pin,slack
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_1[23]:A,8385
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_1[23]:B,8207
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_1[23]:C,8097
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_1[23]:D,8023
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_1[23]:Y,8023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_0[3]:A,8226
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_0[3]:B,8102
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_0[3]:C,7919
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_0[3]:Y,7919
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:CLK,7189
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:D,11335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:EN,6635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:Q,7189
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:A,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:C,4680
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:IPC,4680
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_315_i:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_315_i:B,10693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_315_i:C,9318
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_315_i:D,10356
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_315_i:Y,9318
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:EN,10267
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:CLK,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:Q,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[5]:A,10313
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[5]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[5]:C,4119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[5]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[5]:Y,3997
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:C,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:Y,5424
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[3]:A,6038
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[3]:B,7326
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[3]:C,2572
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[3]:D,4489
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[3]:Y,2572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_2:A,7793
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_2:B,6347
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_2:C,7014
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_2:D,6351
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_2:Y,6347
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_6L11_1_0:A,5638
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_6L11_1_0:B,6926
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_6L11_1_0:C,1786
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_6L11_1_0:D,3393
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_6L11_1_0:Y,1786
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:C,12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:IPC,12965
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:CLK,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:Q,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21_FCINST1:CO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21_FCINST1:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:A,1879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:B,1254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:C,3935
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:D,3630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:Y,1254
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_2:A,9002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_2:B,8472
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_2:C,7762
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_2:D,7796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_2:Y,7762
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[5]:A,7359
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[5]:B,7268
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[5]:C,2951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[5]:D,2777
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[5]:Y,2777
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:CLK,9483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:D,9364
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:Q,9483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:CLK,4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:D,9187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:Q,4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:CLK,8523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:EN,9218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:Q,8523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SLn,
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:CLK,1830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:Q,1830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:A,5619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:B,5528
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:C,1348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:D,2260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:Y,1348
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_2_0[23]:A,8452
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_2_0[23]:B,6984
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_2_0[23]:C,9477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_2_0[23]:Y,6984
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:CLK,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:D,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:Q,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:A,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:FCO,2564
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:A,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:B,8526
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:C,5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:D,4932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:Y,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m1:A,8261
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m1:B,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m1:Y,8255
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:A,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:D,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:FCO,2564
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:CLK,537
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:Q,537
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[5]:A,7285
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[5]:B,7178
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[5]:C,6926
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[5]:Y,6926
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:B,996116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:S,996013
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:CLK,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:Q,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:CLK,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:EN,9471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:Q,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:A,6024
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:B,9441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:C,4127
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:D,4681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:Y,4127
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[6]:A,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[6]:B,11942
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[6]:Y,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:CLK,658
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:D,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:Q,658
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:CLK,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:Q,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[27]:A,10630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[27]:B,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[27]:C,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[27]:D,7976
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[27]:Y,6930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21_FCINST1:CO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21_FCINST1:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:A,4930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:B,5975
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:C,8636
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:D,8331
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:Y,4930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa:A,8228
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa:B,8191
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa:C,4705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa:D,4564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa:Y,4564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:A,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:Y,10703
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI55HK:A,9181
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI55HK:B,8174
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI55HK:C,9209
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI55HK:D,9166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI55HK:Y,8174
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:D,10436
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[13]:A,8623
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[13]:B,7316
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[13]:C,6821
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[13]:D,3037
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[13]:Y,3037
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:CLK,8404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:Q,8404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:A,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:D,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:FCO,2564
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:A,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:B,3217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:C,3127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:D,2881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:A,10349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:B,3130
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCO,3003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:CLK,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:D,9077
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:Q,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:CLK,8500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:Q,8500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:SLn,
SF2_MSS_sys_sb_0/OR3_0/U0:A,3139
SF2_MSS_sys_sb_0/OR3_0/U0:B,3048
SF2_MSS_sys_sb_0/OR3_0/U0:C,2788
SF2_MSS_sys_sb_0/OR3_0/U0:Y,2788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:C,13103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:IPC,13103
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:CLK,8170
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:D,5562
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:Q,8170
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o4[0]:A,10765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o4[0]:B,10551
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o4[0]:C,9508
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o4[0]:D,7618
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o4[0]:Y,7618
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_RNINHO74:A,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_RNINHO74:B,6211
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_RNINHO74:C,7933
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_RNINHO74:D,6705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_RNINHO74:Y,5713
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:A,11365
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:B,11274
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:C,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:Y,8990
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:EN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:IPENn,11650
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:A,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:D,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:FCO,2560
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:CLK,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:D,10546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:Q,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[3]:A,10936
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[3]:B,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[3]:C,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[3]:D,10429
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[3]:Y,6867
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:C,8445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:B,8108
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:C,7011
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:Y,7011
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[7]:A,8629
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[7]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[7]:C,7916
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[7]:D,7919
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[7]:Y,7916
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:A,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:D,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:CLK,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:Q,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:A,4133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:C,4255
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:Y,4133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:A,9744
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:B,9688
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:C,9584
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:D,9470
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:Y,9470
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_7:A,10608
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_7:B,10558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_7:C,10445
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_7:D,10335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_7:Y,10335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:B,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:C,11544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:FCI,9995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:FCO,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:S,8948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a5_0_0[3]:A,9535
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a5_0_0[3]:B,9332
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a5_0_0[3]:C,6068
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a5_0_0[3]:Y,6068
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:A,2575
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:B,1950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:C,4641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:D,4336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:Y,1950
GPIO_IN_ibuf[1]/U0/U_IOINFF:A,
GPIO_IN_ibuf[1]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:CLK,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:D,9399
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:Q,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:CLK,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:D,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:Q,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:CLK,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:Q,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_o2_2:A,5785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_o2_2:B,5556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_o2_2:C,5641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_o2_2:Y,5556
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:A,8445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:B,5837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:C,8308
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:Y,5837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_6:A,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_6:B,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_6:C,10563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_6:D,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_6:Y,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4[19]:A,10782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4[19]:B,10792
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4[19]:C,8154
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4[19]:D,6918
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4[19]:Y,6918
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:A,8362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:B,8263
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:C,5454
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:Y,5454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:CLK,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:Q,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:CLK,3215
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:Q,3215
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:A,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:B,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:C,1842
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:D,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:Y,537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:CLK,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:D,11638
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:EN,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:Q,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:A,6824
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:B,5719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:C,2972
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:Y,2972
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:D,8334
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:Y,8334
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_0:A,7763
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_0:B,6817
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_0:C,7283
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_0:Y,6817
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:CLK,9702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:D,5843
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:Q,9702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_0_0_0:A,3546
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_0_0_0:B,3935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_0_0_0:Y,3546
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:A,3407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:B,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:C,7470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:D,7350
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:Y,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:A,9446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:B,9355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:C,4260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:D,4864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:Y,4260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:A,11745
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:B,7981
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:C,7325
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:D,7047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:Y,7047
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:A,7530
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:C,7916
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:Y,7530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:CLK,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:Q,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:A,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:D,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:FCO,2560
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m3_1_1[0]:A,8777
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m3_1_1[0]:B,8478
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m3_1_1[0]:C,8646
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m3_1_1[0]:Y,8478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:C,12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:IPC,12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],5317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],5207
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],4891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],4877
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],8558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[10],5163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[11],4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[12],6191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[13],5934
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[14],6242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[15],5985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[1],8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[2],8445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[3],4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[4],6269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[5],5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[6],6319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[7],6011
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[8],5159
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[9],4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],12999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],11533
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],11504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],11471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],11532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],11333
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],11539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],11420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],11421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],11387
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],11568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],11440
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],11433
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],11352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],11339
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],11473
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],11427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,5475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:D,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:CLK,10944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:Q,10944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:CLK,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:Q,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:CLK,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:EN,10515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:Q,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:A,10275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:B,3062
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCO,3003
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_12:A,8461
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_12:B,7156
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_12:C,6661
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_12:Y,6661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:CLK,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:Q,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:CLK,2857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:Q,2857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:A,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:D,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:CLK,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:Q,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:CLK,7285
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:D,6919
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:EN,8369
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:Q,7285
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:D,10436
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:Y,10436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:A,6775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:B,6950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:C,1343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:D,1950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:Y,1343
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:A,3060
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCO,2838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:CLK,5501
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:D,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:Q,5501
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:CLK,2907
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:Q,2907
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_0[3]:A,6665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_0[3]:B,5967
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_0[3]:C,9111
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_0[3]:D,8974
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_0[3]:Y,5967
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:A,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:D,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCO,2560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:D,11775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:CLK,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:Q,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:YWn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:A,9517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:B,8922
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:C,8551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:D,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:Y,5757
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:A,1830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:B,2924
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCO,1659
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:A,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:D,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:FCO,2564
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux[3]:A,3197
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux[3]:B,2572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux[3]:C,5091
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux[3]:D,4947
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux[3]:Y,2572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[2]:A,9543
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[2]:B,3200
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[2]:C,9359
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[2]:D,9278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[2]:Y,3200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:A,10235
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:B,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:Y,5701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a2[19]:A,6914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a2[19]:B,6843
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a2[19]:C,6755
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a2[19]:D,5544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a2[19]:Y,5544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1[3]:A,7168
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1[3]:B,7112
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1[3]:Y,7112
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:A,5590
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:Y,5590
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0_a2_0:A,8174
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0_a2_0:B,8205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0_a2_0:Y,8174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:CLK,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:Q,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:A,4780
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:B,5825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:C,8486
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:D,8181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:Y,4780
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:A,837
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:B,715
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:C,716
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:D,574
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:Y,574
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:CLK,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:Q,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_112_i:A,9446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_112_i:B,10564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_112_i:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_112_i:D,11616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_112_i:Y,9446
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:CLK,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:Q,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_i_a2[3]:A,10829
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_i_a2[3]:B,10607
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_i_a2[3]:C,10701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_i_a2[3]:Y,10607
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:CLK,1873
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:EN,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:Q,1873
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:CLK,8536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:EN,9218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:Q,8536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:CLK,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:Q,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:A,3111
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCO,2838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[7]:A,10215
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[7]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[7]:C,4119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[7]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[7]:Y,3997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_13:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:A,5513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:B,7189
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:C,7097
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:Y,5513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:CLK,9476
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:D,9723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:Q,9476
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:SLn,
SPISDI0_ibuf/U0/U_IOINFF:A,
SPISDI0_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:A,11906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:B,10632
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:Y,10632
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m69:A,11844
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m69:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m69:C,8169
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m69:D,10468
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m69:Y,8169
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SLn,
SPISCLK1_obuf/U0/U_IOPAD:D,
SPISCLK1_obuf/U0/U_IOPAD:E,
SPISCLK1_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:CLK,2763
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:Q,2763
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:CLK,4727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:Q,4727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un138_framesync_0_a2_2:A,5812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un138_framesync_0_a2_2:B,5690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un138_framesync_0_a2_2:C,5606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un138_framesync_0_a2_2:D,5494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un138_framesync_0_a2_2:Y,5494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:A,10325
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:C,4119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:Y,3997
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:CLK,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:EN,7131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:Q,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_1:A,3985
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_1:B,3925
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_1:Y,3925
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:CLK,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:D,9568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:EN,9452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:Q,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:A,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:D,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:A,10669
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:B,8468
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:Y,8468
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_0[1]:A,5905
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_0[1]:B,5560
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_0[1]:C,3934
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_0[1]:Y,3934
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:CLK,8263
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:D,11393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:EN,6735
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:Q,8263
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:CLK,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:D,8948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:Q,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:CLK,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:Q,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:A,9064
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:B,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:C,9458
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:D,9671
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:Y,7805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:CLK,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:Q,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:A,10944
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:B,8987
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:C,8024
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:D,7384
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:Y,7384
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[0]:A,8168
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[0]:B,7530
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[0]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[0]:D,8800
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[0]:Y,7530
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:CLK,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:Q,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:A,9427
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:B,9336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:C,4241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:D,4845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:Y,4241
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:CLK,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:D,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:Q,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:A,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:D,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCO,2560
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:A,6926
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:B,6910
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:C,3460
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:D,5713
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:Y,3460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:A,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:Y,1659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_1_2[23]:A,9800
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_1_2[23]:B,8660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_1_2[23]:C,8414
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_1_2[23]:D,8385
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_1_2[23]:Y,8385
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_10:A,8581
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_10:B,7287
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_10:C,6792
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_10:Y,6792
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:CLK,2873
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:Q,2873
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[11]:A,5005
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[11]:B,6123
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[11]:Y,5005
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:B,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:C,8129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPB,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPC,8129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:A,4754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:B,5799
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:C,8460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:D,8155
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:Y,4754
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:A,8023
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:B,11777
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:C,5460
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:Y,5460
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:B,995945
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:S,996272
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_2:A,9603
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_2:B,9547
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_2:C,9451
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_2:D,9333
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_2:Y,9333
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:CLK,1678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:Q,1678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:A,5206
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:B,4601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:C,7262
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:D,6957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:Y,4601
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:Y,10060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[1]:A,6107
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[1]:B,5454
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[1]:C,4762
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[1]:D,3410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[1]:Y,3410
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:D,10434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:EN,10267
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:A,9655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:B,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:C,9516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:D,9398
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:Y,8226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:A,1510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:B,8144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:C,3431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:D,4285
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:Y,1510
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:CLK,8275
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:D,11507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:EN,6946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:Q,8275
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:CLK,3096
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:Q,3096
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:A,3174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:B,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:C,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCO,2779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:CLK,9664
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:D,10476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:Q,9664
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:A,9445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:B,10686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:Y,9445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:D,9588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:A,6670
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:B,6582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:C,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:Y,3276
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:A,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:D,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:CLK,2990
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:Q,2990
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:A,8147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:B,6224
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:C,5281
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:D,4937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:Y,4937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNI67IQ[5]:A,2150
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNI67IQ[5]:B,6742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNI67IQ[5]:C,1135
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNI67IQ[5]:D,1944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNI67IQ[5]:Y,1135
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:A,5571
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:B,5459
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:C,3811
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:D,3050
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:Y,3050
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[8]:A,5020
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[8]:B,6188
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[8]:Y,5020
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_2:A,7325
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_2:B,7965
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_2:Y,7325
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:D,9585
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:CLK,7297
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:D,11393
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:EN,6882
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:Q,7297
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:CLK,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:Q,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_0[7]:A,4406
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_0[7]:B,5760
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_0[7]:C,4061
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_0[7]:D,1298
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_0[7]:Y,1298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:A,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:B,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:D,11621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:Y,8479
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:A,4095
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:B,9465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:C,4564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:Y,4095
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:A,2777
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:B,1135
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:C,2834
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:D,4128
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:Y,1135
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[12]:A,8405
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[12]:B,7100
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[12]:C,6605
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[12]:D,2821
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[12]:Y,2821
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[4]:A,4306
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[4]:B,4236
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[4]:C,3013
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[4]:D,3972
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[4]:Y,3013
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:CLK,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:D,10280
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:Q,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,484
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,484
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:D,9595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_27:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m56:A,9649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m56:B,7971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m56:C,11626
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m56:D,10344
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m56:Y,7971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:A,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:B,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:C,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:D,2813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[6]:A,4667
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[6]:B,3397
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[6]:C,6976
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[6]:D,5138
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[6]:Y,3397
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:A,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:B,9301
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:C,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:Y,7910
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:A,10581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:B,9460
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:C,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:D,10335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:Y,9460
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:A,11898
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:C,7971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:D,8369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:Y,7971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:A,11922
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:C,10534
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:D,10374
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:Y,10374
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0:A,8228
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0:B,6824
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0:C,3840
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0:D,4603
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0:Y,3840
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:A,8966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:B,8452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:C,8804
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:D,7752
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:Y,7752
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_ns:A,7965
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_ns:B,4438
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_ns:C,1860
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_ns:Y,1860
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:A,7199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:B,11808
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:D,6748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:Y,5628
GPIO_OUT_obuf[1]/U0/U_IOPAD:D,
GPIO_OUT_obuf[1]/U0/U_IOPAD:E,
GPIO_OUT_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:A,11829
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:B,10650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:C,9351
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:D,9332
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:Y,9332
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[8]:A,9567
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[8]:B,10701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[8]:C,8069
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[8]:D,8963
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[8]:Y,8069
SPISCLK0_obuf/U0/U_IOENFF:A,
SPISCLK0_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:A,3824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:B,9330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:C,4234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:Y,3824
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:CLK,9446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:D,7971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:Q,9446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:CLK,6869
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:D,11326
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:EN,6882
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:Q,6869
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:CLK,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:D,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:Q,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:SLn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:YWn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:CLK,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:D,7035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:Q,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:CLK,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:D,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:EN,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:Q,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,2788
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,2788
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:DEVRST_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:FF_TO_START,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:POWER_ON_RESET_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TCK,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TDI,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TMS,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TRSTB,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:UTDO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0_RNI63HK[0]:A,5004
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0_RNI63HK[0]:B,3842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0_RNI63HK[0]:C,6080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0_RNI63HK[0]:Y,3842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:CLK,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:Q,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0:A,4971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0:B,5336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0:Y,4971
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:Y,10613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:A,9035
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:B,8715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:C,8553
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:D,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:Y,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:CLK,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:Q,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:B,11685
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:C,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:D,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:Y,11685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:A,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:B,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:Y,7355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_4_1[0]:A,9696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_4_1[0]:B,9640
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_4_1[0]:C,6830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_4_1[0]:Y,6830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:CLK,11498
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:D,11391
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:EN,7830
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:Q,11498
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:A,5731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:Y,5731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable:A,7948
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable:B,7677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable:C,6347
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable:D,6137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable:Y,6137
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:B,11631
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:C,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:D,11274
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:S,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:CLK,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:EN,10515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:Q,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:CLK,3026
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:Q,3026
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:D,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:EN,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:C,8409
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:CLK,7195
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:D,11685
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:Q,7195
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:A,10314
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:B,5562
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:Y,5562
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m94_i:A,10589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m94_i:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m94_i:Y,10589
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:C,13122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:IPC,13122
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:C,11352
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPC,11352
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:B,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:C,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:D,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:Y,8256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:CLK,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:Q,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:CLK,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:Q,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:A,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:C,9393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:D,9261
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:A,5447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:B,3252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:C,7094
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:Y,3252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:A,9442
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:B,9351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:C,4256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:D,4860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:Y,4256
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:CLK,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:D,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:Q,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m71:A,10515
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m71:B,11679
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m71:Y,10515
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:A,2580
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:B,1955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:C,4646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:D,4341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:Y,1955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:A,5468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:B,5314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:C,2220
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:D,2117
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:Y,2117
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:CLK,7871
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:D,7669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:Q,7871
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:A,5595
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:B,4970
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:C,7661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:D,7356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:Y,4970
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:CLK,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:D,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:Q,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:A,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:B,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:C,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:D,2813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI84MB2[0]:A,8236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI84MB2[0]:B,4187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI84MB2[0]:C,9219
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI84MB2[0]:D,7257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI84MB2[0]:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI84MB2[0]:FCO,4187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI84MB2[0]:Y,4335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a2_0_a4_0[18]:A,7990
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a2_0_a4_0[18]:B,9486
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a2_0_a4_0[18]:Y,7990
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:A,1348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:B,7970
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:C,3257
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:D,4111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:Y,1348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_165_i:A,9497
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_165_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_165_i:Y,9497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:CLK,5745
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:EN,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:Q,5745
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3_i_a2[2]:A,10583
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3_i_a2[2]:B,10476
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3_i_a2[2]:C,10299
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3_i_a2[2]:D,8988
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3_i_a2[2]:Y,8988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:A,5475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:B,11627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:Y,5475
PWM_obuf[3]/U0/U_IOOUTFF:A,
PWM_obuf[3]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:CLK,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:EN,7131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:Q,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0_a2_2:A,7207
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0_a2_2:B,7515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0_a2_2:C,6879
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0_a2_2:Y,6879
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:CLK,2958
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:Q,2958
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:CLK,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:EN,7131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:Q,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:CLK,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:Q,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:A,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:D,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:CLK,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:Q,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:CLK,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:Q,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[3]:A,4386
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[3]:B,5723
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[3]:C,4041
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[3]:D,1348
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[3]:Y,1348
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[6]:A,8300
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[6]:B,7006
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[6]:C,6843
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[6]:D,3397
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[6]:Y,3397
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIJ8J91:A,1950
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIJ8J91:B,5908
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIJ8J91:C,2048
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIJ8J91:Y,1950
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:A,4123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:B,3498
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:C,6189
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:D,5884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:Y,3498
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_1:A,5803
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_1:B,5820
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_1:Y,5803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:CLK,8579
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:D,7788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:Q,8579
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:CLK,7633
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:D,5731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:Q,7633
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:A,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:B,5649
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:C,8350
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:D,8050
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:Y,4630
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:A,5639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:B,5014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:C,7705
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:D,7400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:Y,5014
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:C,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:CLK,3060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:Q,3060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:C,12999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:IPC,12999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:CLK,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:Q,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:B,7551
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:C,6919
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:Y,6919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:CLK,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:Q,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:CLK,11631
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:D,11216
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:EN,7830
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:Q,11631
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:A,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:D,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out_RNICQSD:A,9392
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out_RNICQSD:B,4267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out_RNICQSD:C,9270
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out_RNICQSD:Y,4267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:CLK,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:Q,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:A,5614
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:B,4989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:C,7680
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:D,7375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:Y,4989
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:A,10436
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:B,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:Y,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIUHUG1[1]:A,11771
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIUHUG1[1]:B,10550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIUHUG1[1]:C,9340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIUHUG1[1]:D,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIUHUG1[1]:Y,8255
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:D,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:EN,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:B,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:Y,8256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:A,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:D,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:A,2880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:B,2255
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:C,4946
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:D,4641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:Y,2255
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:A,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:D,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:FCO,2560
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_40_0_i:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_40_0_i:B,10681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_40_0_i:C,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_40_0_i:D,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_40_0_i:Y,10681
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:A,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:B,4133
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:C,6834
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:D,6549
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:Y,3114
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:CLK,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:D,9450
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:Q,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:C,12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:IPC,12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:D,9568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel_0_a2_0_0:A,5465
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel_0_a2_0_0:B,5687
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel_0_a2_0_0:Y,5465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2_0[12]:A,6536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2_0[12]:B,7816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2_0[12]:Y,6536
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:CLK,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:Q,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_0[6]:A,1343
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_0[6]:B,4113
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_0[6]:C,3824
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_0[6]:Y,1343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:CLK,7161
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:D,8196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:Q,7161
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:A,5157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:B,5026
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:C,5020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:D,2945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:Y,2945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:CLK,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:Q,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_2:A,8243
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_2:B,6908
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_2:C,6606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_2:D,5630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_2:Y,5630
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:B,9399
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:Y,9399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:CLK,6165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:D,2945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:Q,6165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:CLK,4719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:Q,4719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_a5_0:A,8029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_a5_0:B,7938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_a5_0:Y,7938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:C,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_0_RNIV9MH2:A,9549
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_0_RNIV9MH2:B,9365
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_0_RNIV9MH2:C,9274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_0_RNIV9MH2:D,8174
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_0_RNIV9MH2:Y,8174
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:C,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:CLK,1697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:Q,1697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:A,996253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:B,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:Y,2830
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m3:A,9449
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m3:B,9405
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m3:C,9354
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m3:D,9266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m3:Y,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:D,9579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:CLK,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:Q,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_0[2]:A,10702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_0[2]:B,10491
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_0[2]:C,6752
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_0[2]:D,6727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_0[2]:Y,6727
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:Y,10142
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:C,4584
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:IPC,4584
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:D,9585
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:A,3050
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:B,996028
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:C,995938
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:D,2655
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCI,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCO,2570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAK375[1]:A,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAK375[1]:B,4206
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAK375[1]:C,9238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAK375[1]:D,7257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAK375[1]:FCI,4187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAK375[1]:FCO,4187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAK375[1]:S,4420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:CLK,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:Q,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:CLK,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:Q,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1[0]:A,7267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1[0]:B,5359
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1[0]:C,5384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1[0]:D,2956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1[0]:Y,2956
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[2]:A,10334
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[2]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[2]:C,4119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[2]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[2]:Y,3997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:CLK,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:Q,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:EN,5475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:IPENn,5475
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:A,8443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:B,9206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:C,7047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:D,7754
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:Y,7047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:A,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:B,4470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:C,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:Y,1662
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:A,996215
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:B,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:Y,2830
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_306_i:A,10771
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_306_i:B,11812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_306_i:Y,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:B,11650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:C,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:D,11293
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:S,8669
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:CLK,3009
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:Q,3009
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:C,8456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:CLK,8296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:D,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:Q,8296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:CLK,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:Q,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:B,11665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:C,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:D,7788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:Y,7788
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:CLK,5985
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:EN,6895
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:Q,5985
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:CLK,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:Q,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:CLK,5542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:D,6727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:Q,5542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2:A,7896
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2:B,7830
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2:Y,7830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:CLK,9535
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:D,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:Q,9535
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:A,11833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:B,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:C,11703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:Y,11642
GPIO_OUT_obuf[2]/U0/U_IOENFF:A,
GPIO_OUT_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[1]:A,6996
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[1]:B,8284
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[1]:C,3934
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[1]:D,5447
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[1]:Y,3934
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:B,11808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:Y,11731
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m4_RNIL7OJ:A,6884
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m4_RNIL7OJ:B,4806
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m4_RNIL7OJ:C,3050
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m4_RNIL7OJ:Y,3050
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:CLK,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:Q,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21_FCINST1:CO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21_FCINST1:FCI,2560
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2[0]:A,4353
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2[0]:B,4272
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2[0]:C,4170
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2[0]:D,4077
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2[0]:Y,4077
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:CLK,8605
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:D,7530
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:EN,8369
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:Q,8605
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:CLK,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:Q,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:CLK,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:Q,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:A,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:D,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:A,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:D,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:CLK,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:Q,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s[1]:A,3554
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s[1]:B,3299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s[1]:C,3546
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s[1]:Y,3299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:A,5504
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:B,4879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:C,7570
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:D,7265
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:Y,4879
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIS6DM1[4]:A,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIS6DM1[4]:B,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIS6DM1[4]:Y,4717
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:A,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:B,996078
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:S,996051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:C,8462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:Y,7278
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0_0:A,3812
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0_0:B,4739
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0_0:C,7978
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0_0:D,6576
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0_0:Y,3812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:A,7358
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:B,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:C,9436
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:D,9310
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:Y,7162
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_bm:A,5667
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_bm:B,3475
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_bm:C,7281
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_bm:Y,3475
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[1]:A,11852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[1]:B,11647
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[1]:C,9017
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[1]:D,7868
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[1]:Y,7868
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:CLK,6085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:EN,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:Q,6085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:CLK,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:Q,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[9]:A,4637
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[9]:B,6833
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[9]:C,4292
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[9]:D,4199
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[9]:Y,4199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:A,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:B,4470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:C,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:Y,1662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:B,8909
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:FCI,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:FCO,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:S,8928
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:A,8332
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:B,7384
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:C,9550
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:Y,7384
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_o5:A,7168
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_o5:B,7061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_o5:C,7138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_o5:Y,7061
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1_2[6]:A,8542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1_2[6]:B,8531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1_2[6]:Y,8531
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:CLK,8630
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:D,7384
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:EN,8369
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:Q,8630
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:B,8439
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:C,4122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:D,2956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:Y,2956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_o2:A,9388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_o2:B,9336
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_o2:C,8189
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_o2:Y,8189
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:A,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:B,3217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:C,3127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:D,2881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:CLK,7281
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:EN,6895
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:Q,7281
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:CLK,7578
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:EN,9218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:Q,7578
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:A,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:D,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:A,8355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:B,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:C,9728
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:D,8707
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:Y,5902
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:A,8795
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:B,8818
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:C,8990
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:D,8154
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:Y,8154
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0_0[5]:A,9371
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0_0[5]:B,6585
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0_0[5]:C,4669
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0_0[5]:Y,4669
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:CLK,2941
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:Q,2941
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:IPENn,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:B,8936
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPB,8936
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:A,5633
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:B,3431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:C,7266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:Y,3431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:A,2047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:B,3092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:C,5753
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:D,5448
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:Y,2047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:A,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:A,3279
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:B,3223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:C,3082
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:D,2972
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:Y,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:A,2053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:B,3098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:C,5759
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:D,5454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:Y,2053
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:C,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPC,11745
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:A,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:D,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:CLK,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:Q,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:A,4750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:B,5795
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:C,8456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:D,8151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:Y,4750
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:A,11802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:B,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:C,8357
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:D,9241
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:Y,8357
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:A,10544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:B,10531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:Y,10531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:CLK,9522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:D,5561
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:Q,9522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:A,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:C,8296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:D,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_2:A,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_2:B,4135
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_2:C,4829
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_2:D,4139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_2:Y,4135
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_1[5]:A,5803
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_1[5]:B,4908
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_1[5]:C,6004
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_1[5]:D,5603
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_1[5]:Y,4908
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:A,9492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:B,9444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:Y,9444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:CLK,7593
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:D,4335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:Q,7593
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:A,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:D,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:A,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:D,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:FCO,2564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a4_4:A,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a4_4:B,10354
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a4_4:C,10476
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a4_4:D,10350
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a4_4:Y,10350
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[14]:A,5050
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[14]:B,6173
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[14]:Y,5050
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:A,2845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:B,2220
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:C,4911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:D,4606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:Y,2220
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:C,11433
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPC,11433
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:A,9329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:C,10421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:D,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:Y,8253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_o4_0:A,8326
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_o4_0:B,7053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_o4_0:C,9555
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_o4_0:D,9397
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_o4_0:Y,7053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:CLK,4947
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:EN,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:Q,4947
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:CLK,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:Q,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_0[2]:A,9543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_0[2]:B,6752
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_0[2]:C,9396
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_0[2]:Y,6752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:CLK,9640
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:D,11391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:EN,6735
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:Q,9640
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:A,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:B,3200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:C,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:D,2864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:EN,10267
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:A,9646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:B,9590
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:C,9486
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:D,9372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:Y,9372
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:A,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:B,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:C,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:D,2813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:A,3263
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:B,4308
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:C,6969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:D,6664
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:Y,3263
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[1]:A,11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[1]:B,11867
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[1]:Y,11712
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:C,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
GPIO_IN_ibuf[2]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[2]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:CLK,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:Q,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:C,10546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:Y,10546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m79_e:A,8317
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m79_e:B,10650
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m79_e:C,10512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m79_e:Y,8317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:CLK,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:Q,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:A,2166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:B,3199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:C,5872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:D,5567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:Y,2166
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[7]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[7]:B,9577
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[7]:C,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[7]:Y,9577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:A,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:Y,1659
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:A,10876
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:B,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:C,10716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:D,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:Y,10581
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:D,9606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:D,11216
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:A,8034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:B,7903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:C,4786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:D,4637
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:Y,4637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:A,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:D,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCO,2560
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_9L18:A,7878
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_9L18:B,6181
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_9L18:C,4753
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_9L18:Y,4753
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:CLK,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:Q,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:CLK,8352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:D,4390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:Q,8352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_4[3]:A,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_4[3]:B,9235
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_4[3]:C,9100
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_4[3]:D,8196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_4[3]:Y,8196
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:CLK,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:Q,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:CLK,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:D,11314
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:EN,7830
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:Q,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21_FCINST1:CO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21_FCINST1:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:A,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:D,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21_FCINST1:CO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21_FCINST1:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:A,4631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:B,5650
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:C,8351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:D,8066
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:Y,4631
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[3]:A,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[3]:B,11899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[3]:Y,11745
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:A,5646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:B,5021
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:C,7712
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:D,7407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:Y,5021
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:A,5616
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:B,5540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:C,1343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:D,2255
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:Y,1343
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:A,8227
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:B,6802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:C,8009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:FCO,6802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:Y,7191
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un92_fsmsta:A,4760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un92_fsmsta:B,6991
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un92_fsmsta:Y,4760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:A,11691
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:B,8119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:C,10066
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:Y,8119
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0:YWn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:D,11335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:Q,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:C,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPC,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:C,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:IPC,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:CLK,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:Q,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:CLK,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:Q,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:A,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:D,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:A,3935
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:B,3330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:C,5991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:D,5686
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:Y,3330
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:A,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:B,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:Y,8479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:A,2047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:B,3092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:C,5753
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:D,5448
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:Y,2047
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:CLK,6070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:D,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:Q,6070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:C,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:Y,7278
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:A,5402
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:B,5352
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:C,4129
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:D,5088
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:Y,4129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:A,1923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:B,1298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:C,3989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:D,3684
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:Y,1298
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:C,11577
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:D,7788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:Y,7788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a3_2:A,10414
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a3_2:B,9329
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a3_2:C,10355
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a3_2:D,10229
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a3_2:Y,9329
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:A,1868
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:B,2958
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCO,1659
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:A,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:B,9543
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:C,10609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:D,10499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:Y,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:CLK,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:Q,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:A,4198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:B,6372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:C,3284
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:D,2945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:Y,2945
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_8:A,8490
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_8:B,7207
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_8:C,6712
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_8:Y,6712
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOOUTFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:A,10237
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:B,3028
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCO,3003
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[29]:A,8204
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[29]:B,5928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[29]:C,10674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[29]:D,9377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[29]:Y,5928
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,4199
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,4199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:Y,1659
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:CLK,8154
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:D,11216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:EN,6946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:Q,8154
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m96:A,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m96:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m96:C,8162
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m96:Y,8162
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:CLK,628
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:Q,628
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:A,10730
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:B,11839
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:C,8456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:D,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:Y,8456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:A,1298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:B,2343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:C,5004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:D,4699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:Y,1298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:A,4894
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:B,5939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:C,8600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:D,8295
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:Y,4894
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SLn,
RX_ibuf/U0/U_IOINFF:A,
RX_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:A,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:D,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:FCO,2560
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[1]:A,10936
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[1]:B,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[1]:C,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[1]:D,10429
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[1]:Y,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:CLK,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:Q,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:A,6946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:B,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:Y,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:A,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:B,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:C,10535
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:D,9251
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:Y,7162
ip_interface_inst:A,
ip_interface_inst:B,
ip_interface_inst:C,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:A,10392
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:C,4119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:Y,3997
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:A,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:D,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCO,2564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:B,8292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:Y,8292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:CLK,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:D,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:Q,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:CLK,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:Q,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:A,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:D,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:FCO,2564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0:A,5975
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0:B,5877
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0:C,5630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0:D,4639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0:Y,4639
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:A,10690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:Y,10690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:CLK,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:Q,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:CLK,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:Q,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:A,890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:B,768
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:C,769
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:D,627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:Y,627
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:C,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[6]:A,4791
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[6]:B,3548
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[6]:C,3013
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[6]:Y,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:CLK,2975
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:Q,2975
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:CLK,7195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:D,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:Q,7195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_14:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:C,9403
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:D,10254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:Y,9403
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_2:A,8492
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_2:B,7187
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_2:C,6692
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_2:Y,6692
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:B,7850
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:FCI,7336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:FCO,7336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:S,7398
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:CLK,9393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:D,10374
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:Q,9393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:A,627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:B,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:C,1761
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:Y,567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:A,7603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:B,7498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:C,4238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:D,3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:Y,3932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21_FCINST1:CO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21_FCINST1:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:A,3047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:B,2422
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:C,5109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:D,4804
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:Y,2422
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[2]:A,3354
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[2]:B,4304
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[2]:C,4514
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[2]:D,4457
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[2]:Y,3354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:C,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:D,11553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:Y,9408
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:B,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:D,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:Y,8256
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:CLK,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:D,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:Q,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2[2]:A,6727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2[2]:B,9362
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2[2]:Y,6727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:CLK,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:D,8184
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:Q,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:CLK,4737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:D,11393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:EN,6635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:Q,4737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:B,996002
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:S,996225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:A,9003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:B,9467
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:C,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:D,8438
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:Y,5849
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[9]:A,5626
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[9]:B,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[9]:C,10396
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[9]:D,5536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[9]:Y,4477
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:A,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:B,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:C,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:FCO,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:Y,8601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:A,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:B,3200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:C,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:D,2864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:FCO,2779
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[9]:A,5773
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[9]:B,5683
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[9]:C,5056
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[9]:D,4292
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[9]:Y,4292
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:CLK,860
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:EN,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:Q,860
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[5]:A,2777
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[5]:B,8283
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[5]:C,3188
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[5]:Y,2777
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:D,9571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:CLK,2839
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:Q,2839
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:A,9369
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:B,9278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:C,9233
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:D,9141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:Y,9141
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:B,10590
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:C,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:Y,9267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:CLK,2876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:Q,2876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a3_1_0:A,10594
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a3_1_0:B,10538
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a3_1_0:C,10514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a3_1_0:D,10340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a3_1_0:Y,10340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0:A,5536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0:B,5587
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0:Y,5536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:A,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:D,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:D,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:EN,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:IPC,
SPISDO0_obuf/U0/U_IOOUTFF:A,
SPISDO0_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0:A,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0:B,11742
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0:C,6971
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0:D,8996
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0:Y,6971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:A,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:D,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:B,996135
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:S,995994
TX_obuf/U0/U_IOPAD:D,
TX_obuf/U0/U_IOPAD:E,
TX_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[2]:A,8391
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[2]:B,8277
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[2]:C,7978
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[2]:Y,7978
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:CLK,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:Q,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa:A,11671
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa:B,11573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa:C,6951
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa:D,6137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa:Y,6137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_a2:A,4613
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_a2:B,4564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_a2:Y,4564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:D,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:EN,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:A,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:Y,1659
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config_0_x2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config_0_x2:Y,10613
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],8134
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],8108
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],8129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],13122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],13111
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],13128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],13118
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],7309
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,5475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_21:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:A,3714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:B,4759
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:C,7420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:D,7115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:Y,3714
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:CLK,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:Q,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:A,4586
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:B,5605
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:C,8306
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:D,8013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:Y,4586
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:CLK,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:Q,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:B,10467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:C,9403
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:Y,9403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:CLK,7354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:D,11391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:EN,6635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:Q,7354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:A,10784
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:B,10709
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:C,10648
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:D,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:Y,10507
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:A,5843
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:C,8029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:Y,5843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:A,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:FCO,2560
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:CLK,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:Q,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:A,7838
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:B,7788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:Y,7788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:B,6852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:D,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:Y,4477
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:B,11665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:C,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:Y,11665
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a2[3]:A,5967
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a2[3]:B,8079
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a2[3]:Y,5967
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:B,996261
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:S,996212
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:CLK,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:Q,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:CLK,2924
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:Q,2924
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:IPENn,
GPIO_OUT_obuf[0]/U0/U_IOENFF:A,
GPIO_OUT_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:A,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:B,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:C,5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:D,10458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:Y,3944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:CLK,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:Q,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[5]:A,10792
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[5]:B,10574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[5]:C,8129
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[5]:D,7669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[5]:Y,7669
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:CLK,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:Q,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:A,9724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:B,9664
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:C,9606
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:D,8317
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:Y,8317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:A,5021
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:B,6066
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:C,8727
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:D,8422
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:Y,5021
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:EN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:IPENn,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:D,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:B,9690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:C,11716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:Y,9690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:IPENn,
GPIO_OUT_obuf[2]/U0/U_IOPAD:D,
GPIO_OUT_obuf[2]/U0/U_IOPAD:E,
GPIO_OUT_obuf[2]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:A,3009
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:B,995810
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCO,2838
SPISCLK1_obuf/U0/U_IOENFF:A,
SPISCLK1_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[2]:A,1936
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[2]:B,1331
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[2]:C,3992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[2]:D,3687
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[2]:Y,1331
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_RNIU4LL:A,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_RNIU4LL:B,10362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_RNIU4LL:Y,8255
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:A,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:B,996288
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:Y,2928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:A,6085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:B,3840
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:C,5965
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:Y,3840
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:A,2895
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:B,995708
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCO,2838
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:A,8002
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:B,7871
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:C,4754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:D,4605
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:Y,4605
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_1_0[2]:A,7109
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_1_0[2]:B,7148
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_1_0[2]:Y,7109
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m30:A,10853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m30:B,10754
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m30:C,10693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m30:D,10573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m30:Y,10573
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:C,8429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:CLK,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:Q,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:CLK,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:Q,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:D,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:CLK,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:EN,12856
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:Q,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:A,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:B,3200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:C,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:D,2864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:FCO,2779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:A,9177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:B,9104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:C,9007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:D,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:Y,8889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:CO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:FCI,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIGQHI:A,8591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIGQHI:B,9578
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIGQHI:Y,8591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:A,3225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:B,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:C,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:A,1735
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:B,2839
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCO,1659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4_RNIE2GF:A,6914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4_RNIE2GF:B,7095
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4_RNIE2GF:Y,6914
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:A,8610
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:B,8554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:C,7358
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:Y,7358
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:A,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:B,3200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:C,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:D,2864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:A,3330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:B,4349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:C,7050
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:D,6765
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:Y,3330
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4_0[22]:A,9083
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4_0[22]:B,5544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4_0[22]:C,10535
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4_0[22]:Y,5544
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_22:B,
SPISCLK1_obuf/U0/U_IOOUTFF:A,
SPISCLK1_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:D,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_a2:A,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_a2:B,8110
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_a2:Y,5556
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:A,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:CLK,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:Q,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:A,10685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:B,10602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:C,9259
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:D,10318
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:Y,9259
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:A,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:B,8617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:C,5337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:D,4987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:Y,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:B,11427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:C,11533
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPB,11427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPC,11533
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:D,8169
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:EN,10471
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:Q,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:C,10252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:D,5561
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:Y,5561
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_3[7]:A,5166
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_3[7]:B,4972
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_3[7]:C,4842
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_3[7]:D,3684
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_3[7]:Y,3684
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:CLK,10604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:D,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:Q,10604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config_0_a2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config_0_a2:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config_0_a2:Y,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:CLK,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:Q,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0[0]:A,9465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0[0]:B,7035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0[0]:C,9478
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0[0]:Y,7035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:CLK,5896
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:D,11236
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:EN,7388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:Q,5896
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:SLn,
GPIO_OUT_obuf[0]/U0/U_IOPAD:D,
GPIO_OUT_obuf[0]/U0/U_IOPAD:E,
GPIO_OUT_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_1[7]:A,4621
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_1[7]:B,3727
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_1[7]:C,4915
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_1[7]:D,3684
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_1[7]:Y,3684
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2_RNI0H444:A,3842
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2_RNI0H444:B,6821
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2_RNI0H444:C,1860
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2_RNI0H444:D,3050
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2_RNI0H444:Y,1860
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:A,11868
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:D,11606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:Y,11606
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_1_1[7]:A,5582
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_1_1[7]:B,3684
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_1_1[7]:C,8154
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_1_1[7]:D,4618
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_1_1[7]:Y,3684
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:CLK,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:Q,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:A,2485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:B,1860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:C,4551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:D,4246
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:Y,1860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:CLK,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:Q,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:A,10434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:B,3215
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCO,3003
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_7L14_1:A,6922
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_7L14_1:B,5025
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_7L14_1:C,9495
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_7L14_1:Y,5025
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:B,996174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:S,995937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:A,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:B,3217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:C,3127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:D,2881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCO,2779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:B,8069
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:C,8029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:Y,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_133_mux_i:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_133_mux_i:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_133_mux_i:C,10440
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_133_mux_i:D,10433
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_133_mux_i:Y,10433
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:CLK,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:Q,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:A,10635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:B,8257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:C,11627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:D,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:Y,8257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_0_0:A,5170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_0_0:B,5006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_0_0:C,3546
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_0_0:D,3903
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_0_0:Y,3546
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:A,5210
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:B,5229
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:C,4128
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:D,4129
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:Y,4128
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:CLK,4911
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:D,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:Q,4911
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:A,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:D,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:A,8611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:B,8474
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:C,8576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:D,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:Y,8271
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_0:A,8507
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_0:B,7202
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_0:C,6707
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_0:Y,6707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:CLK,7266
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:EN,6895
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:Q,7266
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21_FCINST1:CO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21_FCINST1:FCI,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:A,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:B,9419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:C,6191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:D,5934
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:Y,4810
SPISS0_obuf/U0/U_IOPAD:D,
SPISS0_obuf/U0/U_IOPAD:E,
SPISS0_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:A,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:FCO,2564
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:YWn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI7H8I8[2]:A,8166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI7H8I8[2]:B,4166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI7H8I8[2]:C,9195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI7H8I8[2]:D,7195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI7H8I8[2]:FCI,4187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI7H8I8[2]:FCO,4278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI7H8I8[2]:S,4166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21_FCINST1:CO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21_FCINST1:FCI,2779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:CLK,8580
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:D,10592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:Q,8580
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:A,10725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:B,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:C,10421
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:D,10350
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:Y,10350
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:CLK,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:Q,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNI9U685[0]:A,628
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNI9U685[0]:B,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNI9U685[0]:C,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNI9U685[0]:Y,484
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a4_3:A,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a4_3:B,10558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a4_3:C,9406
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a4_3:Y,9406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:CLK,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:D,9318
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:Q,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:CLK,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:Q,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:C,8421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:CLK,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:Q,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:A,10485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:B,3266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCO,3003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:A,5552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:Y,5552
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:A,5375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:B,4750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:C,7441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:D,7136
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:Y,4750
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_4[3]:A,6928
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_4[3]:B,8384
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_4[3]:Y,6928
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:A,11737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:B,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:Y,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:A,10521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:B,10513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:C,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:Y,10453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m[4]:A,4668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m[4]:B,4675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m[4]:C,3169
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m[4]:D,3199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m[4]:Y,3169
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:A,11643
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:B,10642
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:C,9114
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:D,6879
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:Y,6879
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:A,4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:B,9472
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:C,6242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:D,5985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:Y,4857
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:A,996244
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:B,3019
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:Y,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:CLK,3094
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:Q,3094
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SLn,
PWM_obuf[1]/U0/U_IOPAD:D,
PWM_obuf[1]/U0/U_IOPAD:E,
PWM_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:CLK,9495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:D,11314
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:EN,6946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:Q,9495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:CLK,6110
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:D,11335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:EN,7388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:Q,6110
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:B,11665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:C,11626
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:Y,10343
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:CLK,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:D,10690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:Q,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:A,5502
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:B,4166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:C,11695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:D,5434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:Y,4166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m61_ns:A,9523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m61_ns:B,9439
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m61_ns:C,8254
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m61_ns:D,7971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m61_ns:Y,7971
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:CLK,3139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:D,11606
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:Q,3139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_0_2:A,5837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_0_2:B,4639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_0_2:C,6869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_0_2:D,6751
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_0_2:Y,4639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:A,2569
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:B,1944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:C,4635
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:D,4330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:Y,1944
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:A,1792
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:B,2890
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCO,1659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:CLK,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:D,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:Q,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:A,10017
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:B,8983
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:C,8154
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:D,6895
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:Y,6895
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNI95IF:A,8452
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNI95IF:B,8385
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNI95IF:Y,8385
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:A,9596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:B,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:D,11539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:Y,9513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen:A,8313
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen:B,8263
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen:C,8166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen:D,6797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen:Y,6797
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:A,11790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:C,4377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:Y,4377
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:A,5615
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:B,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:Y,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:CLK,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:Q,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:SLn,
PWM_obuf[1]/U0/U_IOENFF:A,
PWM_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:A,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:D,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:FCO,2560
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_2:A,4529
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_2:B,4271
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_2:Y,4271
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:A,9606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:C,8531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:D,9156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:Y,8531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:C,12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:IPC,12979
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:Y,10060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:A,2589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:B,1964
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:C,4655
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:D,4350
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:Y,1964
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m35:A,11844
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m35:B,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m35:C,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m35:Y,11708
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:CLK,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:Q,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:SLn,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:CLK,8690
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:D,6919
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:EN,8369
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:Q,8690
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_0:A,9566
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_0:B,9483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_0:Y,9483
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:Y,7278
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_7:A,8427
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_7:B,7189
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_7:C,6694
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_7:Y,6694
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:A,6812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:B,6756
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:C,4937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:D,6435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:Y,4937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:CLK,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:Q,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:A,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:D,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:FCO,2564
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:D,11314
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:Q,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:A,1964
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:B,3009
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:C,5670
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:D,5365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:Y,1964
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,6725
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:B,6692
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,6725
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,6692
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:B,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:D,5633
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:Y,5628
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:A,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:B,6798
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:D,6928
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:Y,6798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[0]:A,2192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[0]:B,3211
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[0]:C,5912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[0]:D,5609
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[0]:Y,2192
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:B,996242
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:S,996231
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:A,1811
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:B,2907
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCO,1659
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:A,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:D,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:A,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:D,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:B,996299
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:S,996272
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o5_0_0[12]:A,5803
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o5_0_0[12]:B,5559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o5_0_0[12]:C,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o5_0_0[12]:Y,4477
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:CLK,9724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:D,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:EN,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:Q,9724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:D,9690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:EN,10337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:A,5379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:B,4754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:C,7445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:D,7140
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:Y,4754
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:A,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:C,9276
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:D,9401
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:Y,9276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:A,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:D,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCO,2564
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:Y,10654
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:A,9465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:B,10510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:C,8878
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:D,8988
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:Y,8878
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_ns:A,7002
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_ns:B,3475
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_ns:C,897
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_ns:Y,897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:A,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:B,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:C,7284
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:D,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:Y,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:A,9966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:B,9450
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:C,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:D,8767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:Y,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:CLK,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:Q,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:CLK,10652
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:D,8354
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:Q,10652
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:CLK,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:Q,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:CLK,3026
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:Q,3026
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI95C51[9]:A,4879
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI95C51[9]:B,4780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI95C51[9]:C,4719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI95C51[9]:Y,4719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:CLK,9481
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:D,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:Q,9481
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:CLK,9165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:D,8928
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:Q,9165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:CLK,9102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:D,8948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:Q,9102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:CLK,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:EN,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:Q,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:B,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:C,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:D,11160
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:S,8764
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:A,3094
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCO,2838
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,1860
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,1860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:A,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_1:A,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_1:B,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_1:C,2777
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_1:Y,2777
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_a4[3]:A,10718
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_a4[3]:B,10660
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_a4[3]:C,3200
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_a4[3]:Y,3200
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[15]:A,5049
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[15]:B,6176
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[15]:Y,5049
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:A,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:B,3200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:C,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:D,2864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:FCO,2779
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:A,10215
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:B,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:Y,5556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:CLK,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:Q,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:B,10467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:C,9259
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:Y,9259
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:A,6918
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:D,6658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:Y,5628
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe_RNI7SV9:A,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe_RNI7SV9:B,10180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe_RNI7SV9:Y,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:C,8438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:Y,7278
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa:A,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa:B,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa:C,9285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa:D,9146
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa:Y,9146
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:CLK,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:D,7411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:Q,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:CLK,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:EN,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:Q,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:A,10741
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:B,9609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:D,11503
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:Y,9609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s_RNIE2142[1]:A,4795
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s_RNIE2142[1]:B,4647
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s_RNIE2142[1]:C,6617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s_RNIE2142[1]:D,3589
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s_RNIE2142[1]:Y,3589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[2]:A,1834
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[2]:B,1229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[2]:C,3890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[2]:D,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[2]:Y,1229
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:CLK,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:Q,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:A,1944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:B,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:C,5650
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:D,5345
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:Y,1944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:A,9623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:C,9171
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:D,9076
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:Y,9076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:A,1950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:B,2995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:C,5656
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:D,5351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:Y,1950
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_4:A,8586
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_4:B,7285
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_4:C,6790
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_4:Y,6790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:CLK,10674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:D,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:Q,10674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:A,2705
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:B,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:C,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:Y,2570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:CLK,7722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:D,5571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:Q,7722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:A,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:B,4470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:C,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:Y,1662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:CLK,9499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:D,11236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:EN,6735
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:Q,9499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_a5:A,6918
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_a5:B,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_a5:C,5587
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_a5:Y,5587
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:A,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:B,10642
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:Y,10642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:CLK,8250
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:D,11326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:EN,6946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:Q,8250
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:SLn,
SPISDO0_obuf/U0/U_IOENFF:A,
SPISDO0_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIPRT9:A,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIPRT9:B,9370
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIPRT9:C,9254
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIPRT9:Y,8255
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[1]:A,8643
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[1]:B,8536
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[1]:C,8284
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[1]:Y,8284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:CLK,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:Q,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:C,13128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:IPC,13128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:A,9540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:B,8357
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:C,10553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:D,10363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:Y,8357
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:A,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:B,4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:C,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:D,10356
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:Y,3847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:C,11826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPC,11826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:C,12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:IPC,12957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:Y,1659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:CLK,6112
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:D,6367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:Q,6112
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:CLK,9177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:D,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:Q,9177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:A,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:Y,11721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:CLK,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:Q,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:A,10313
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:B,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:Y,5701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_am:A,5589
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_am:B,5536
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_am:C,1229
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_am:D,897
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_am:Y,897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:CLK,4323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:D,4267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:Q,4323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:CLK,7029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:Q,7029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:A,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:D,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:FCO,2560
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:S,8618
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:IPC,
TX_obuf/U0/U_IOENFF:A,
TX_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:CLK,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:Q,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a4_2:A,10854
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a4_2:B,10796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a4_2:C,10722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a4_2:D,10589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a4_2:Y,10589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:A,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:B,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:C,3144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:D,2898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:A,1968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:B,1343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:C,4034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:D,3729
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:Y,1343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:A,5210
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:B,4605
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:C,7266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:D,6961
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:Y,4605
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0_RNI54C31[7]:A,5737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0_RNI54C31[7]:B,5388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0_RNI54C31[7]:C,3368
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0_RNI54C31[7]:D,4156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0_RNI54C31[7]:Y,3368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:CLK,7512
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:D,10502
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:EN,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:Q,7512
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:CLK,1849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:Q,1849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:A,10348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:B,9141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:C,10289
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:Y,9141
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:A,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:D,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:A,10506
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:B,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:Y,5556
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:B,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:C,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:D,11217
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:S,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:CLK,9268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:EN,10515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:Q,9268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2[12]:A,5948
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2[12]:B,6986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2[12]:C,4600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2[12]:D,5556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2[12]:Y,4600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:CLK,5715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:D,4639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:Q,5715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:A,6919
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:B,10003
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:Y,6919
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:CLK,5665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:D,7047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:Q,5665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:C,8429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:Y,7278
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:IPC,
PWM_obuf[6]/U0/U_IOOUTFF:A,
PWM_obuf[6]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[26]:A,10684
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[26]:B,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[26]:C,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[26]:D,7976
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[26]:Y,6930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:A,3174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:B,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:C,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:A,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:D,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:D,9595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0_a2_3:A,9177
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0_a2_3:B,7761
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0_a2_3:C,6879
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0_a2_3:D,8676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0_a2_3:Y,6879
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:A,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:B,10652
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:C,8205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:Y,8205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:CLK,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:Q,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m2[15]:A,10905
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m2[15]:B,9245
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m2[15]:C,7199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m2[15]:Y,7199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNI773M[3]:A,9365
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNI773M[3]:B,9507
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNI773M[3]:C,9371
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNI773M[3]:Y,9365
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_am_1_0:A,5258
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_am_1_0:B,5114
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_am_1_0:C,2021
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_am_1_0:D,1860
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_am_1_0:Y,1860
SPISDI1_ibuf/U0/U_IOPAD:PAD,
SPISDI1_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:D,9548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:CLK,9444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:D,11335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:EN,6735
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:Q,9444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[22]:A,10630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[22]:B,10670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[22]:C,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[22]:D,7976
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[22]:Y,6930
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[7]:A,9577
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[7]:B,8629
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[7]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[7]:Y,8629
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:A,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:B,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:C,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:D,2847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:CLK,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:Q,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:SLn,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_0_0[23]:A,8207
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_0_0[23]:B,9659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_0_0[23]:C,8481
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_0_0[23]:Y,8207
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[1]:A,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[1]:B,6798
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[1]:C,11711
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[1]:D,6928
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[1]:Y,6798
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:C,11473
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPC,11473
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m9:A,9392
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m9:B,9282
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m9:C,9194
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m9:D,9076
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m9:Y,9076
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[7]:A,8316
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[7]:B,7873
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[7]:C,9373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[7]:D,9224
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[7]:Y,7873
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:C,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_11:A,8586
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_11:B,7310
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_11:C,6815
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_11:Y,6815
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:A,2879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:B,2260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:C,4935
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:D,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:Y,2260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:B,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:D,5544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:Y,5544
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:A,2876
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:B,995691
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCO,2838
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:B,11499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:C,11686
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPB,11499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPC,11686
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3[16]:A,8365
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3[16]:B,10756
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3[16]:C,7195
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3[16]:D,8217
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3[16]:Y,7195
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:A,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:D,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:FCO,2560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m66:A,10604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m66:B,10505
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m66:C,10468
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m66:Y,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:A,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:B,7628
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:C,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:D,9691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:Y,7628
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:B,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:D,11621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:Y,7355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:A,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:D,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:FCO,2564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o3[1]:A,10576
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o3[1]:B,10550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o3[1]:Y,10550
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:C,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3[5]:A,8462
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3[5]:B,7247
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3[5]:C,8323
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3[5]:Y,7247
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:A,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:D,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCO,2564
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:CLK,9242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:D,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:Q,9242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:B,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:C,9508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:Y,9508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3[6]:A,9702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3[6]:B,6888
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3[6]:C,5000
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3[6]:D,3645
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3[6]:Y,3645
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:B,996097
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:S,996032
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:CLK,10646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:D,4337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:Q,10646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:CLK,9349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:D,10558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:Q,9349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:CLK,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:Q,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:A,10390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:B,11769
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:C,4119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:Y,3997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:CLK,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:Q,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:D,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:CLK,8376
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:D,11326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:EN,6735
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:Q,8376
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:A,10730
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:B,8591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:C,11677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:D,11662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:Y,8591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:CLK,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:Q,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:D,9571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:C,11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPC,11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:A,11906
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:B,9531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:C,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:Y,9531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:A,9662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:B,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:D,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:Y,9408
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:CLK,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:Q,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:B,11612
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:C,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:D,11255
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:S,8703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:A,8305
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:B,8188
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:C,4760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:Y,4760
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:B,11831
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:C,11577
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:Y,11577
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:CLK,4989
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:Q,4989
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:C,8398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:Y,7278
PWM_obuf[0]/U0/U_IOPAD:D,
PWM_obuf[0]/U0/U_IOPAD:E,
PWM_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:CLK,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:D,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:Q,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:S,996139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2[3]:A,9476
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2[3]:B,9401
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2[3]:Y,9401
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_48_i:A,11868
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_48_i:B,10673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_48_i:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_48_i:Y,10673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE:A,9470
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE:B,9372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE:C,9539
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE:D,9241
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE:Y,9241
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0[0]:A,4323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0[0]:B,3842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0[0]:C,6486
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0[0]:D,4408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0[0]:Y,3842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:CLK,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:D,9116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:EN,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:Q,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:CLK,7685
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:D,6798
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:EN,8369
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:Q,7685
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:C,11798
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPC,11798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:A,1510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:B,2555
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:C,5216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:D,4911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:Y,1510
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:CLK,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:Q,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:A,7115
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:B,9445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:C,9114
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:Y,7115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c2:A,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c2:B,10761
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c2:Y,9738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:A,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:B,7108
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:C,1510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:D,2117
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:Y,1510
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:D,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:SLn,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOINFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:CLK,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:EN,7131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:Q,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:A,5519
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:B,4335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:C,5375
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:D,5265
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:Y,4335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:A,11906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:C,9471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:D,9450
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:Y,9450
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a2:A,9372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a2:B,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a2:Y,9372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:CLK,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:D,8364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:Q,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:D,9579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:CLK,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:EN,7830
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:Q,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:A,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:B,9574
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:C,6319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:D,6011
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:Y,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[2]:A,10567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[2]:B,10469
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[2]:C,4267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[2]:Y,4267
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[4]:A,5016
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[4]:B,8269
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[4]:C,6865
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[4]:Y,5016
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:B,996021
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:S,996206
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:B,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:D,11331
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:S,8635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:A,9423
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:B,9366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:C,9240
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:Y,9240
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:C,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:IPC,13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:CLK,5981
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:D,11507
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:EN,6882
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:Q,5981
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOINFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_5:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_5:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_5:C,10668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_5:D,10581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a4_5:Y,10581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:CLK,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:Q,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux_0[3]:A,2572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux_0[3]:B,3617
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux_0[3]:C,6294
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux_0[3]:D,5981
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_0_0_wmux_0[3]:Y,2572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:A,10790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:B,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:Y,8458
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:A,1343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:B,7978
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:C,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:D,4130
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:Y,1343
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_2:A,4157
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_2:B,4342
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_2:C,4051
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_2:D,3811
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_2:Y,3811
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[10]:A,5024
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[10]:B,6143
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[10]:Y,5024
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:C,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:IPC,13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out_RNI8PC5:A,11806
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out_RNI8PC5:Y,11806
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_ns[1]:A,4426
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_ns[1]:B,4366
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_ns[1]:C,3123
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_ns[1]:D,2741
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_ns[1]:Y,2741
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_o2_1:A,6935
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_o2_1:B,6869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_o2_1:C,5587
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_0_o2_1:Y,5587
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:A,1348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:B,2387
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:C,5054
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:D,4749
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:Y,1348
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:CLK,9696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:D,11391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:EN,6946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:Q,9696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:CLK,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:Q,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:CLK,9702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:D,11236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:EN,6946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:Q,9702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:CO,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:FCI,2838
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[4]:A,8376
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[4]:B,5590
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[4]:C,3674
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[4]:Y,3674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m56_i:A,9593
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m56_i:B,7985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m56_i:C,11577
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m56_i:D,10303
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m56_i:Y,7985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_a3_0_0[6]:A,10635
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_a3_0_0[6]:B,10501
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_a3_0_0[6]:C,10509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_a3_0_0[6]:Y,10501
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:A,10325
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:B,6367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:C,9456
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:D,9349
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:Y,6367
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:CLK,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:Q,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:A,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:Y,1659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:CLK,7987
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:Q,7987
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:C,4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:IPC,4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:CLK,10842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:Q,10842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:D,9631
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:CLK,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:Q,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:A,7195
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:C,4639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:D,6703
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:Y,4639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i[6]:A,10668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i[6]:B,8966
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i[6]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i[6]:D,10501
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i[6]:Y,8966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:CLK,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:EN,7131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:Q,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1JR32[0]:A,7191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1JR32[0]:B,3223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1JR32[0]:C,9502
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1JR32[0]:D,6849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1JR32[0]:Y,3223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:A,8558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:Y,8253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:A,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:D,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCO,2560
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[3]:A,3577
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[3]:B,3884
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[3]:C,7010
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[3]:D,5726
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[3]:Y,3577
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:A,9151
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:B,8020
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:C,9214
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:Y,8020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIMLONG[4]:A,8420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIMLONG[4]:B,4404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIMLONG[4]:C,9436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIMLONG[4]:D,7398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIMLONG[4]:FCI,4328
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIMLONG[4]:FCO,4328
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIMLONG[4]:S,4403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:A,2008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:B,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:C,5714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:D,5409
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:Y,2008
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:A,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:B,7445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:Y,7070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_1_i_a4:A,8248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_1_i_a4:B,8192
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_1_i_a4:C,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_1_i_a4:D,7987
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_o2_1_i_a4:Y,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[3]:A,7247
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[3]:B,9224
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[3]:Y,7247
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:CLK,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:Q,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:A,10799
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:B,10701
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:C,10534
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:D,10547
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:Y,10534
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:A,5519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:B,4894
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:C,7585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:D,7280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:Y,4894
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNIM04A:A,10420
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNIM04A:B,8369
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNIM04A:C,8630
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNIM04A:D,8882
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNIM04A:Y,8369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:CLK,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:Q,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:CLK,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:Q,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:C,11387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPC,11387
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_i:A,9183
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_i:B,7945
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_i:C,9579
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_i:D,9857
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_i:Y,7945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:B,8890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:C,11582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:FCI,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:FCO,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:S,8947
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:CLK,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:D,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:Q,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:A,10546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:B,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:Y,10446
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:A,8169
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:B,6744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:C,7964
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:FCI,6802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:FCO,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:S,6744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:C,8445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:CLK,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:Q,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4_0[20]:A,9083
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4_0[20]:B,5544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4_0[20]:C,10528
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4_0[20]:Y,5544
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:CLK,10788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:D,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:Q,10788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:CLK,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:Q,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[6]:A,10716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[6]:B,10529
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[6]:C,8117
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[6]:D,7971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[6]:Y,7971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:CLK,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:Q,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:A,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:B,3217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:C,3127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:D,2881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:FCO,2779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[9]:A,5056
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[9]:B,6180
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[9]:Y,5056
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m63:A,10773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m63:B,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m63:C,10606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m63:D,7971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m63:Y,7971
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1:A,9599
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1:B,9535
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1:C,6715
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1:Y,6715
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:B,11420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:C,11352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPB,11420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPC,11352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:CLK,5838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:EN,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:Q,5838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[4]:A,11798
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[4]:B,11938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[4]:Y,11798
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:C,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:Y,5424
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:CLK,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:D,10564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:Q,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:CLK,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:Q,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:A,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:B,2763
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCO,1659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:C,13118
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPC,13118
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:CLK,10157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:Q,10157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[3]:A,6651
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[3]:B,6573
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[3]:C,3257
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[3]:Y,3257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:A,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:D,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:A,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:D,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:A,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:B,4470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:C,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:Y,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:CLK,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:Q,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:A,2135
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:B,1510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:C,4201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:D,3896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:Y,1510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:CLK,7834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:D,7644
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:Q,7834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:SLn,
PWM_obuf[7]/U0/U_IOPAD:D,
PWM_obuf[7]/U0/U_IOPAD:E,
PWM_obuf[7]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:CLK,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:D,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:Q,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SLn,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:CLK,9278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:D,4329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:Q,9278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:B,10713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:C,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:D,11621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:Y,10713
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:CLK,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:Q,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:CLK,3198
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:Q,3198
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:CLK,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:Q,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:Y,10139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:CLK,8646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:Q,8646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:B,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPB,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:CLK,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:Q,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:A,4429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:B,4320
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:C,4232
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:D,2945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:Y,2945
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:A,2971
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:B,995776
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCO,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_189:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_189:B,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_189:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_189:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_189:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_189:FCO,996139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:CLK,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:D,10433
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:Q,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:CO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:FCI,2564
PWM_obuf[7]/U0/U_IOOUTFF:A,
PWM_obuf[7]/U0/U_IOOUTFF:Y,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:A,9936
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:B,8983
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:C,8403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:D,6635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:Y,6635
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:C,11634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:Y,11520
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:A,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:FCO,2564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:A,6950
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:B,5716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:C,11788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:D,6855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:Y,5716
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:A,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:B,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:Y,11656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:CLK,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:Q,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:SLn,
ADC_RST_obuf/U0/U_IOPAD:D,
ADC_RST_obuf/U0/U_IOPAD:E,
ADC_RST_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:CLK,620
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:D,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:Q,620
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:A,5591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:Y,5591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:A,10468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:B,3249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCO,3003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1_RNO:A,9734
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1_RNO:B,9506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1_RNO:C,9396
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1_RNO:D,5909
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1_RNO:Y,5909
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:A,8264
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:B,6824
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:C,8044
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:FCI,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:FCO,6935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:S,6824
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:A,4032
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:B,3407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:C,6098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:D,5793
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:Y,3407
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:CLK,6059
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:D,11393
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:EN,7388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:Q,6059
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:CLK,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:Q,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:CLK,7850
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:D,5552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:Q,7850
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:CLK,4593
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:D,4377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:Q,4593
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m103:A,8570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m103:B,8522
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m103:C,8426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m103:Y,8426
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:CLK,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:Q,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:Y,1659
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:CLK,9275
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:D,8909
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:Q,9275
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_0_wmux:A,8546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_0_wmux:B,8463
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_0_wmux:C,8467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_0_wmux:D,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_0_wmux:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_0_wmux:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_0_wmux:Y,8162
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:C,11533
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPC,11533
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:B,8117
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:C,7707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:Y,5518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:A,10688
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:B,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:C,8257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:Y,8257
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:A,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:B,11680
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:Y,11680
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:B,11498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:C,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:D,11141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:FCI,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:S,8764
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:C,8398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:Y,7278
SPISS1_obuf/U0/U_IOPAD:D,
SPISS1_obuf/U0/U_IOPAD:E,
SPISS1_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:CLK,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:Q,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:A,996177
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:B,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:Y,2830
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:CLK,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:D,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:Q,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:A,3719
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:B,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:C,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:D,5470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:Y,3114
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:A,11810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:C,9456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:D,9220
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:Y,9220
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:CLK,5091
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:D,5967
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:Q,5091
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:CLK,7090
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:Q,7090
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_18:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:CLK,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:Q,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:CLK,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:Q,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_a2_1[2]:A,9546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_a2_1[2]:B,9465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_a2_1[2]:C,10701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_a2_1[2]:D,9530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_a2_1[2]:Y,9465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:A,5242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:B,4637
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:C,7298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:D,6993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:Y,4637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:A,10842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:B,11839
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:C,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:D,10255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:Y,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:A,11891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:D,11638
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:Y,11638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:A,1861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:B,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:C,5567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:D,5262
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:Y,1861
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_a2:A,10648
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_a2:B,10735
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_a2:Y,10648
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:A,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:B,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:C,11747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:D,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:Y,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[6]:A,1343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[6]:B,4316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[6]:Y,1343
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:CLK,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:Q,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2:A,5986
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2:B,5869
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2:C,5736
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2:Y,5736
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:A,8299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:B,6882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:C,8089
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:FCI,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:FCO,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:S,6942
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:CLK,716
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:EN,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:Q,716
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:A,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:B,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:C,3144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:D,2898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5:A,7062
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5:B,8143
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5:C,5877
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5:D,6547
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5:Y,5877
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:CLK,8462
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:D,8531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:Q,8462
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un134_fsmsta:A,10491
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un134_fsmsta:B,8100
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un134_fsmsta:C,6951
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un134_fsmsta:Y,6951
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:A,3559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:B,4604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:C,7281
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:D,6968
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:Y,3559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:A,7131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:B,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:Y,7131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:A,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:D,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:A,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:B,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:C,3144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:D,2898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:A,11833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:B,11680
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:C,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:D,10337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:Y,10337
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:A,3084
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:B,996062
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:C,995972
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:D,2689
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCI,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCO,2570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[6]:A,8474
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[6]:B,8375
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[6]:C,8222
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[6]:D,6438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[6]:Y,6438
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m90:A,10717
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m90:B,10646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m90:C,10558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m90:D,10440
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m90:Y,10440
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:D,9548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:CLK,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:Q,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:B,10564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:C,11724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:D,11654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:Y,10564
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:C,11440
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPC,11440
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4[0]:A,8443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4[0]:B,10792
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4[0]:Y,8443
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:CLK,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:Q,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[3]:A,7685
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[3]:B,7578
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[3]:C,7326
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m3[3]:Y,7326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:A,6165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:B,6119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:C,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:D,5823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:Y,4717
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL2,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:Y,10060
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_1:A,8075
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_1:B,7754
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_1:C,9226
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_1:D,7834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_1:Y,7754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:A,3174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:B,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:C,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:A,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCO,2564
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOOUTFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:A,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:D,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:CLK,8629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:D,9595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:EN,9452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:Q,8629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:CLK,8643
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:D,6798
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:EN,8369
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:Q,8643
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:A,9459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:B,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:C,9412
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:D,9240
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:Y,8418
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21_FCINST1:CO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21_FCINST1:FCI,2560
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:A,10846
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:B,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:C,6817
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:D,6798
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:Y,6798
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:B,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:C,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:D,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:Y,8256
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:A,8524
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:B,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:C,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:D,8268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:Y,7162
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:CLK,8391
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:D,6798
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:EN,8369
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:Q,8391
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:A,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:B,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:C,3144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:D,2898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:A,3117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:B,997411
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:Y,2779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:A,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:C,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:D,7792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:Y,7792
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:A,10730
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:B,8364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:C,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:Y,8364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:A,8028
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:B,7897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:C,4780
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:D,4631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:Y,4631
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_0_RNI09FU:A,10121
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_0_RNI09FU:B,9347
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_0_RNI09FU:C,8369
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_0_RNI09FU:D,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_0_RNI09FU:Y,8369
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:EN,6577
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SLn,
PWM_obuf[3]/U0/U_IOENFF:A,
PWM_obuf[3]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:A,2626
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:B,2021
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:C,4682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:D,4377
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:Y,2021
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:CLK,7098
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:D,9372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:Q,7098
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:A,948
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:B,899
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:C,787
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:D,658
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:Y,658
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:CLK,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:D,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:Q,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SLn,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_0_0:A,8642
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_0_0:B,7661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_0_0:C,8119
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_0_0:Y,7661
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:A,3016
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:B,995994
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:C,995904
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:D,2621
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCI,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCO,2570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:A,10313
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:B,3096
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCO,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:CLK,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:Q,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_1[9]:A,6885
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_1[9]:B,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_1[9]:C,9349
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_1[9]:D,6828
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_1[9]:Y,4477
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m4:A,3335
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m4:B,3264
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m4:C,6782
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m4:D,3050
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m4:Y,3050
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_c[4]:A,4822
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_c[4]:B,9773
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_c[4]:C,4737
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_c[4]:D,4003
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_c[4]:Y,4003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:D,8953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:EN,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:CLK,9383
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:EN,6722
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:Q,9383
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:CLK,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:D,11335
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:EN,7830
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:Q,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:A,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:B,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:Y,2830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:A,10630
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:C,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:D,10139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:Y,5671
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:CLK,6816
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:D,11236
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:EN,6882
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:Q,6816
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:A,11898
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:C,11626
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:D,11554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:Y,11554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:S,8601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:A,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:B,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:C,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:D,2714
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:Y,537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:CLK,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:Q,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:A,10392
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:B,10195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:C,7762
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:D,6962
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:Y,6962
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:CLK,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:Q,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:Y,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:A,2058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:B,3103
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:C,5764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:D,5459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:Y,2058
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a2:A,9702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a2:B,9644
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a2:C,9372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a2:Y,9372
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[7]:A,4636
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[7]:B,3368
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[7]:C,6947
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[7]:D,5064
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[7]:Y,3368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:CLK,8375
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:D,11784
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:Q,8375
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:CLK,9599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:D,11314
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:EN,6635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:Q,9599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:CLK,9104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:D,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:Q,9104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:CLK,5908
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:EN,6722
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:Q,5908
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:A,8562
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:B,8425
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:C,5163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:D,4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:Y,4857
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:A,6511
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:B,6380
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:C,3263
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:D,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:Y,3114
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:C,8456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:B,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:D,5633
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:Y,5628
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:CLK,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:D,12899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:Q,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,6792
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:B,6752
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,6792
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,6752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIEQKT1:A,5084
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIEQKT1:B,3293
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIEQKT1:C,6927
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIEQKT1:D,4450
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIEQKT1:Y,3293
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:A,11737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:B,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:Y,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:CLK,9423
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:D,9355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:Q,9423
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:A,3225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:B,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:C,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:FCO,2779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:CLK,9543
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:D,5495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:Q,9543
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:A,3174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:B,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:C,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCO,2779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:A,6740
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,6740
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,6718
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,6718
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO_0[4]:A,10830
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO_0[4]:B,10689
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO_0[4]:C,9327
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO_0[4]:D,7247
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO_0[4]:Y,7247
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_9L18_1:A,9786
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_9L18_1:B,9722
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_9L18_1:C,7878
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_9L18_1:Y,7878
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:A,2857
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:B,995674
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCO,2838
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:CLK,7810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:D,5533
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:Q,7810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa_0_a2:A,4255
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa_0_a2:B,6030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa_0_a2:Y,4255
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:A,11768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:B,9590
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:C,9276
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:Y,9276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:IPC,
SPISS0_obuf/U0/U_IOENFF:A,
SPISS0_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:A,2952
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:B,995759
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCO,2838
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:A,8374
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:B,6934
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:C,8154
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:FCI,6935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:FCO,7041
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:S,6934
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:C,11421
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPC,11421
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a3_2:A,9275
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a3_2:B,9176
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a3_2:C,9061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a3_2:D,7834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a3_2:Y,7834
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:CLK,10812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:D,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:Q,10812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_166_i:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_166_i:B,11788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_166_i:Y,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_9:A,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_9:B,10668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_9:C,9509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_9:D,10445
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_9:Y,9509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:A,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:B,3217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:C,3127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:D,2881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCO,2779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:C,8020
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:D,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:Y,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:CLK,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:D,11507
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:EN,7830
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:Q,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:A,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:B,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:C,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:D,2847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:FCO,2779
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2:A,4106
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2:B,3840
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2:C,2956
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2:D,1860
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2:Y,1860
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m6:A,8303
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m6:B,8254
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m6:Y,8254
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:CLK,7358
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:D,7965
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:Q,7358
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_32_0_i:A,10573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_32_0_i:B,11812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_32_0_i:Y,10573
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_4_0[7]:A,9808
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_4_0[7]:B,7557
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_4_0[7]:C,7894
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_4_0[7]:D,4972
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_4_0[7]:Y,4972
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:B,7593
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:C,7441
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:D,7195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:FCO,7195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNI9C362[1]:A,9596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNI9C362[1]:B,10815
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNI9C362[1]:Y,9596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:B,11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:C,11617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPB,11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPC,11617
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:CLK,1735
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:Q,1735
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:CLK,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:D,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:Q,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:A,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:C,12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:IPC,12991
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,6660
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:CLK,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:Q,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:B,11593
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:C,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:S,8720
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:B,996174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:S,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:B,996173
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:S,995956
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:A,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:B,514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:C,2835
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:D,2661
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:Y,484
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:B,11333
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:C,11440
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPB,11333
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPC,11440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:CLK,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:D,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:Q,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:B,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:C,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPB,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[7]:A,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[7]:B,9476
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[7]:C,9081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[7]:D,7873
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[7]:Y,7873
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:A,3117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:B,995956
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:Y,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:A,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:D,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:D,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:IPC,
SPISDI0_ibuf/U0/U_IOPAD:PAD,
SPISDI0_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:B,7612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:FCI,7195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:FCO,7286
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:S,7195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:A,2821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:B,6240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:Y,2821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:A,4095
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:B,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:Y,3997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,1510
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,4148
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,1510
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,4148
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:A,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:B,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:C,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:Y,8601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:CLK,6926
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:D,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:Q,6926
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:CLK,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:Q,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0_0:A,8860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0_0:B,8344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0_0:C,7445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0_0:D,7601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0_0:Y,7445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:CLK,1925
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:Q,1925
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:A,3479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:B,4524
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:C,7185
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:D,6880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:Y,3479
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:CLK,9734
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:D,8119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:EN,4124
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:Q,9734
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_34_0_i:A,11868
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_34_0_i:B,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_34_0_i:C,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_34_0_i:D,11586
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_34_0_i:Y,11586
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:B,10564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:C,11749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:Y,10564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:A,4002
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:B,3397
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:C,5896
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:D,5745
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:Y,3397
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:A,8972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:B,9450
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:C,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:D,8438
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:Y,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:CLK,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:Q,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c1:A,7368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c1:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c1:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:CLK,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:Q,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:CLK,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:Q,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:A,2742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:B,2117
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:C,4808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:D,4503
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:Y,2117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:A,1697
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:B,2805
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCO,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:A,9450
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:B,9359
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:C,4264
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:D,4868
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:Y,4264
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:D,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:E,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:CLK,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:Q,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:CLK,9416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:D,10714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:Q,9416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_2[16]:A,4639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_2[16]:B,9078
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_2[16]:C,6870
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_2[16]:Y,4639
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[7]:A,9868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[7]:B,7070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[7]:C,5166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[7]:Y,5166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:CLK,5690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:D,8285
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:EN,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:Q,5690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:A,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:D,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCO,2560
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m6_i:A,11860
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m6_i:B,11769
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m6_i:Y,11769
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[7]:A,1298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[7]:B,4271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[7]:Y,1298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_0[3]:A,4978
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_0[3]:B,4689
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_0[3]:C,6020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_0[3]:D,4627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_0[3]:Y,4627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:A,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:B,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:C,10592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:Y,10592
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_0:A,9543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_0:B,9509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_0:Y,9509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:CLK,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:Q,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:CLK,6179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:EN,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:Q,6179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2[23]:A,8124
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2[23]:B,6984
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2[23]:C,6879
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2[23]:D,5460
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2[23]:Y,5460
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:CLK,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:D,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:Q,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[1]:A,6090
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[1]:B,3934
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[1]:C,3083
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[1]:D,2741
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[1]:Y,2741
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIPDR61[16]:A,9526
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIPDR61[16]:B,9427
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIPDR61[16]:C,9366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIPDR61[16]:D,7660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIPDR61[16]:Y,7660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:A,3225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:B,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:C,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:A,3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:B,8515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:C,5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:D,4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:Y,3932
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:C,13128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:IPC,13128
PWM_obuf[7]/U0/U_IOENFF:A,
PWM_obuf[7]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:CLK,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:Q,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:SLn,
SPISDO1_obuf/U0/U_IOOUTFF:A,
SPISDO1_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:A,7983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:B,7852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:C,4735
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:D,4586
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:Y,4586
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:C,13130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:IPC,13130
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0_0_RNO:A,5864
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0_0_RNO:B,5515
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0_0_RNO:C,3812
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0_0_RNO:D,4286
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_0_0_RNO:Y,3812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:A,9453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:B,9362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:C,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:D,9116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:Y,9116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:C,8481
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_23:B,
PWM_obuf[2]/U0/U_IOPAD:D,
PWM_obuf[2]/U0/U_IOPAD:E,
PWM_obuf[2]/U0/U_IOPAD:PAD,
SPISDO1_obuf/U0/U_IOENFF:A,
SPISDO1_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:CLK,8583
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:EN,9218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:Q,8583
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:EN,12736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:IPENn,12736
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0[2]:A,10775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0[2]:B,10701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0[2]:C,10651
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0[2]:D,10510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0[2]:Y,10510
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:A,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:D,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:A,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:D,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCO,2564
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:D,9631
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fifo_full_tx_i:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fifo_full_tx_i:B,11812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fifo_full_tx_i:C,11724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fifo_full_tx_i:D,11606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fifo_full_tx_i:Y,11606
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:A,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:B,8292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:C,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:Y,8292
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_1[6]:A,6438
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_1[6]:B,4848
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_1[6]:C,3441
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_1[6]:D,3013
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_1[6]:Y,3013
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,1254
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,4163
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,1254
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,4163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:CLK,6756
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:D,6810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:Q,6756
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:A,4184
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:B,3559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:C,6235
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:D,5937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:Y,3559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[25]:A,10630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[25]:B,8122
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[25]:C,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[25]:Y,6930
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:A,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:Y,10703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[4],4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[5],4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[6],3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[7],3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[8],3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[0],4228
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[10],4238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[11],3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[12],5166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[13],4863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[14],5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[15],4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[1],3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[2],4344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[3],4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[4],5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[5],4932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[6],5337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[7],4987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[8],4196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[9],3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[4],12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[5],12999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[6],12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[7],12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[8],12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[0],11686
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[10],11490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[11],11522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[12],11575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[13],11456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[14],11377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[15],11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[1],11550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[2],11624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[3],11518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[4],11684
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[5],11571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[6],11617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[7],11898
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[8],11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[9],11499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WEN,5475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:CLK,2788
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:Q,2788
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:A,4989
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:B,4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:C,4737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:D,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:Y,4717
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:A,10396
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:B,5562
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:Y,5562
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:CLK,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:Q,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:A,9956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:B,10160
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:C,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:D,7609
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:Y,6926
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_0[4]:A,4958
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_0[4]:B,3704
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_0[4]:C,3169
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_0[4]:Y,3169
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:C,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:Y,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m99_e_0:A,4521
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m99_e_0:B,4135
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m99_e_0:Y,4135
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:A,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:B,2950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:C,5611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:D,5306
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:Y,1905
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:CLK,3266
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:Q,3266
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:A,9499
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:B,10644
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:Y,9499
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:B,995964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:S,996263
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:CLK,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:Q,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:A,6625
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:B,6537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:C,3252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:Y,3252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:A,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:B,3217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:C,3127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:D,2881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:C,12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPC,12986
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a2:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a2:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:A,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:B,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:C,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:D,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:Y,8941
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0:A,6121
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0:B,5767
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0:C,4719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0:D,3925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0:Y,3925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_3[4]:A,5590
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_3[4]:B,9253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_3[4]:C,3299
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_3[4]:D,3199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_3[4]:Y,3199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:CLK,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:D,8205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:Q,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:A,8354
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:Y,8354
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:C,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:Y,5424
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:C,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:A,996206
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:B,3019
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:Y,2779
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:D,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:E,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:CLK,7025
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:D,11326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:EN,6635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:Q,7025
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:CLK,7148
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:D,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:Q,7148
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:A,6804
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:B,6686
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,6804
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,6686
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:A,5015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:B,6060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:C,8721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:D,8416
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:Y,5015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:A,1973
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:B,1348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:C,4029
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:D,3724
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:Y,1348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:CLK,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:Q,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a4_2:A,10813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a4_2:B,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a4_2:C,10674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a4_2:Y,10674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:A,7968
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:B,6685
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:C,9196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:Y,6685
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:A,3623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:B,4668
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:C,7329
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:D,7024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:Y,3623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:D,9568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:CLK,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:D,9403
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:Q,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:CLK,9500
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:D,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:Q,9500
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[0]:A,5811
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[0]:B,5466
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[0]:C,3840
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[0]:D,4216
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[0]:Y,3840
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:B,11665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:C,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:Y,7162
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_bm[1]:A,3166
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_bm[1]:B,8170
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_bm[1]:C,2741
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_bm[1]:D,2916
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_bm[1]:Y,2741
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_1:A,4319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_1:B,3308
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_1:C,5778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_1:D,5036
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_1:Y,3308
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:CLK,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:Q,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:Y,10142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:A,11790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:C,11693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:D,5434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:Y,5434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:C,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:A,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:B,4470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:C,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:Y,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0:A,7906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0:B,7602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0:C,7445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0:Y,7445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_2:A,9394
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_2:B,9295
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_2:C,9242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_2:D,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_2:Y,9142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:CLK,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:Q,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:A,1343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:B,2388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:C,5049
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:D,4744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:Y,1343
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a2:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a2:Y,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:CLK,8154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:D,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:Q,8154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_143_i:A,11833
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_143_i:B,10471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_143_i:C,11689
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_143_i:D,11581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_143_i:Y,10471
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:A,718
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:B,658
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:C,1852
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:Y,658
PWM_obuf[4]/U0/U_IOPAD:D,
PWM_obuf[4]/U0/U_IOPAD:E,
PWM_obuf[4]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:Y,7278
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:CLK,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:Q,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:C,8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:IPC,8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_2_sqmuxa:A,10882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_2_sqmuxa:B,10807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_2_sqmuxa:Y,10807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:CLK,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:D,11769
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:Q,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:B,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPB,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:A,8631
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:B,8332
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:C,8500
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:Y,8332
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:A,2982
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:B,995960
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:C,995870
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:D,2587
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCI,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCO,2570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:A,1773
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:B,2873
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCO,1659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:A,10589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:B,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:C,9372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:D,9382
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:Y,9372
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:A,3714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:B,3623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:C,6590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:Y,3623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:A,4601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:B,5620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:C,8321
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:D,8036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:Y,4601
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:CLK,7971
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:D,11391
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:Q,7971
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_i_a2_0:A,5763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_i_a2_0:B,5715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_i_a2_0:C,4564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_i_a2_0:D,5501
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_i_a2_0:Y,4564
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_2:A,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_2:B,9571
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_2:C,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_2:D,9268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_2:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_2:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_2:Y,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:D,9446
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:A,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:A,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:B,3200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:C,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:D,2864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:FCO,2779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:CLK,4873
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:D,8966
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:Q,4873
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:A,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:D,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:FCO,2564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:EN,10352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:IPENn,10352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:CLK,10735
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:D,10534
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:EN,12686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:Q,10735
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[6]:A,6805
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[6]:B,9499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[6]:C,3501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[6]:D,4742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[6]:Y,3501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:C,8427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:IPC,8427
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:CLK,8659
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:D,7916
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:EN,8369
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:Q,8659
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:CLK,2838
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:Q,2838
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SLn,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:A,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:B,3019
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:Y,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:A,5459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:B,3257
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:C,7092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:Y,3257
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2_0[3]:A,10761
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2_0[3]:B,10713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2_0[3]:Y,10713
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:B,11539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:C,11433
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPB,11539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPC,11433
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:A,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:CLK,7196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:D,4390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:Q,7196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:CLK,5937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:EN,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:Q,5937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s_RNI8S042[1]:A,4991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s_RNI8S042[1]:B,4843
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s_RNI8S042[1]:C,6830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s_RNI8S042[1]:D,3842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_s_RNI8S042[1]:Y,3842
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[11]:A,5722
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[11]:B,5632
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[11]:C,5005
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[11]:D,4241
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[11]:Y,4241
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:CLK,8362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:D,11393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:EN,6946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:Q,8362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:CLK,6785
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:D,11216
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:EN,6882
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:Q,6785
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:B,9723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:D,11606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:Y,9723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2[7]:A,3447
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2[7]:B,3199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2[7]:C,4061
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2[7]:D,3941
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2[7]:Y,3199
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:CLK,8522
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:D,11665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:Q,8522
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:A,4924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:B,4631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:C,8987
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:D,8867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:Y,4631
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:A,11868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:B,9355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:C,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:D,11575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:Y,9355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_1[12]:A,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_1[12]:B,2821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_1[12]:C,4048
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_1[12]:D,5112
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_1[12]:Y,2821
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[3],1786
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[4],2192
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[0],4006
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[1],2741
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[2],4304
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[3],4136
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[4],3293
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[5],1786
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[6],5138
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[7],5064
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[3],10379
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[4],10801
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[0],11533
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[1],11421
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[2],11387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[3],11568
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[4],11440
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[5],11433
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[6],11352
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[7],11339
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WEN,6918
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:CLK,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:Q,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[3]:A,10607
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[3]:B,11816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[3]:C,8878
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[3]:D,8196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[3]:Y,8196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0:A,10622
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0:B,10519
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0:C,5187
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0:D,7004
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0:Y,5187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:A,11868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:C,9335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:D,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:Y,9142
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a2:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a2:B,11665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a2:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a2:D,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a2:Y,11665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:A,10725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:D,7919
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:Y,5628
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:CLK,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:Q,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:C,8552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPC,8552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:C,8421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:B,8947
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:FCI,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:FCO,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:S,8890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:A,4786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:B,5831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:C,8492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:D,8187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:Y,4786
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_0[6]:A,9446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_0[6]:B,7971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_0[6]:C,9307
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_0[6]:Y,7971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:A,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:D,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:CLK,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:Q,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:A,8257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:B,9353
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:Y,8257
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[4]:A,4390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[4]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[4]:Y,4390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:A,5191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:B,4586
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:C,7247
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:D,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:Y,4586
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a2[24]:A,5633
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a2[24]:B,7951
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a2[24]:Y,5633
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:A,11883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:C,8391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:Y,8391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:A,10628
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:B,10632
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:C,10558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:Y,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:A,4879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:B,4586
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:C,8942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:D,8822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:Y,4586
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:CLK,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:Q,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:A,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:D,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:B,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:C,13110
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPB,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPC,13110
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:EN,6722
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:CLK,7221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:D,11507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:EN,6635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:Q,7221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:C,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21_FCINST1:CO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21_FCINST1:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:A,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:B,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:C,3144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:D,2898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[1]:A,3947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[1]:B,9453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[1]:C,4358
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[1]:Y,3947
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:CLK,484
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:Q,484
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:A,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:B,8590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:Y,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:CLK,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:EN,7131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:Q,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:A,9041
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:B,9519
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:C,6735
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:D,8695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:Y,6735
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:A,9419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:B,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:C,9275
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:D,9165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:Y,9165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2_0[0]:A,5655
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2_0[0]:B,5313
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2_0[0]:C,5242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2_0[0]:D,2821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2_0[0]:Y,2821
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:CLK,688
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:D,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:Q,688
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:D,9606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:A,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:D,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:FCO,2564
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:CLK,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:Q,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:A,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:B,10674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:C,9372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:D,9406
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:Y,9372
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:CLK,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:D,11606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:Q,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:A,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:D,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:A,8509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:B,8372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:C,5159
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:D,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:Y,4810
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:A,9472
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:B,9381
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:C,4286
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:D,4890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:Y,4286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:CLK,6161
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:D,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:Q,6161
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:CLK,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:Q,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_1:A,8498
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_1:B,7191
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_1:C,6696
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_1:Y,6696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:CLK,7368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:D,9508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:Q,7368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:CLK,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:Q,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:CLK,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:Q,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:A,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:D,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[2]:A,1229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[2]:B,2248
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[2]:C,4949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[2]:D,4676
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[2]:Y,1229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:CLK,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:Q,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa:A,4119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa:B,4760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa:Y,4119
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:A,673
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:B,597
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:C,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:Y,537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:D,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:C,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:IPC,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[5]:A,11803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[5]:B,11941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[5]:Y,11803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:A,2210
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:B,3255
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:C,5916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:D,5611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:Y,2210
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:B,11456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:C,11684
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPB,11456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPC,11684
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_a3:A,7250
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_a3:B,7029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_a3:C,5967
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_a3:Y,5967
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:A,7752
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:B,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:C,10063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:D,9610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:Y,6979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:A,3191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:B,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:C,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:D,2796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:A,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:D,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:CLK,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:Q,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_0:A,8233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_0:B,8138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_0:C,4639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_0:D,7988
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_0:Y,4639
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:A,11898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:C,10476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:D,10550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:Y,10476
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:C,13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPC,13133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:CLK,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:D,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:Q,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[2]:A,9769
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[2]:B,9678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[2]:C,5361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[2]:D,5187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[2]:Y,5187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:CLK,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:Q,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:A,8271
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:B,8172
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:C,8119
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:D,8020
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:Y,8020
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:A,9515
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:B,9459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:C,9355
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:D,9241
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:Y,9241
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:A,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:B,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:C,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:D,2847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_21:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:A,8404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:B,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:Y,8368
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:CLK,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:D,10491
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:Q,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:A,7739
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:B,6649
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:C,7928
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:Y,6649
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:B,11727
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:C,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:Y,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:C,9259
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:D,10254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:Y,9259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:A,9517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:B,8912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:C,8551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:D,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:Y,5757
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:CLK,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:D,11806
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:Q,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:A,3191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:B,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:C,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:D,2796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCO,2779
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:B,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPB,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:A,10366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:B,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCO,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:CLK,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:Q,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[2]:A,11736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[2]:B,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[2]:Y,11736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1:A,10622
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1:B,10504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1:C,9266
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1:D,9076
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1:Y,9076
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:A,10390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:B,10195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:C,7762
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:D,6962
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:Y,6962
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:A,8529
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:B,8438
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:C,4121
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:D,3947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:Y,3947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:A,5523
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:B,4898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:C,7589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:D,7284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:Y,4898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:A,4898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:B,4605
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:C,8961
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:D,8841
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:Y,4605
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:A,1849
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:B,2941
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCO,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:A,5405
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:B,4780
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:C,7471
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:D,7166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:Y,4780
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_14:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:CLK,8071
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:D,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:EN,6879
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:Q,8071
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:C,4484
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:IPC,4484
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:CLK,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:D,8318
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:Q,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[4]:A,4003
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[4]:B,3293
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[4]:C,5016
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[4]:D,3460
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[4]:Y,3293
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOENFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:C,12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPC,12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0_RNI43C31[6]:A,5766
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0_RNI43C31[6]:B,5417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0_RNI43C31[6]:C,3397
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0_RNI43C31[6]:D,4187
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0_RNI43C31[6]:Y,3397
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:CLK,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:EN,7131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:Q,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:CLK,10490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:D,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:Q,10490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:CLK,11650
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:D,11507
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:Q,11650
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:CLK,6045
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:D,11216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:EN,7388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:Q,6045
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_1[4]:A,10625
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_1[4]:B,9456
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_1[4]:C,10599
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_1[4]:Y,9456
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:CLK,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:Q,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_190:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_190:B,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_190:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_190:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_190:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_190:FCO,995918
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:A,6727
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:B,6596
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:C,3479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:D,3330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:Y,3330
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:A,8804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:B,7722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:C,8538
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:Y,7722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:A,10506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:B,7223
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:C,5967
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:D,6169
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:Y,5967
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:CLK,3079
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:Q,3079
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4[20]:A,8205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4[20]:B,7018
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4[20]:C,10594
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_i_a4[20]:Y,7018
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:A,5212
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:B,5058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:C,1964
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:D,1861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:Y,1861
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:CLK,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:Q,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:A,5235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:B,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:C,7291
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:D,6986
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:Y,4630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_0_sqmuxa:A,4124
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_0_sqmuxa:B,9409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_0_sqmuxa:Y,4124
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:A,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:B,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:C,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:D,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:Y,8888
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:A,9338
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:B,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:C,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:D,9102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:Y,9102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[4]:A,8585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[4]:B,8494
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[4]:C,4177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[4]:D,4003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[4]:Y,4003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:CLK,4611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:D,5544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:Q,4611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:A,5571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:Y,5571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:A,6744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:B,2945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:C,9209
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:D,6547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:Y,2945
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:CLK,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:Q,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_0:A,9481
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_0:B,9320
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_0:C,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_0:Y,7042
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:B,7551
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:C,6919
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:Y,6919
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:CLK,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:Q,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[1]:A,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[1]:B,11757
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[1]:C,8878
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[1]:D,7459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[1]:Y,7459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:A,11745
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:B,7376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:C,7127
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:D,6685
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:Y,6685
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:A,1955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:B,3000
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:C,5661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:D,5356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:Y,1955
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:CLK,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:Q,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_o2[5]:A,8114
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_o2[5]:B,8431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_o2[5]:Y,8114
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:CLK,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:Q,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:A,2486
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:B,1861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:C,4552
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:D,4247
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:Y,1861
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:CLK,8277
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:EN,9218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:Q,8277
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_1[7]:A,6928
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_1[7]:B,7748
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_1[7]:Y,6928
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:A,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:B,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:Y,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:C,4337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:Y,4337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:A,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:A,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:B,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:C,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:D,2847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:A,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:D,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:CLK,5823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:D,6962
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:Q,5823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_188_i:A,4219
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_188_i:B,4123
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_188_i:C,4099
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_188_i:D,3975
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_188_i:Y,3975
PWM_obuf[5]/U0/U_IOPAD:D,
PWM_obuf[5]/U0/U_IOPAD:E,
PWM_obuf[5]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[3]:A,10506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[3]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[3]:C,4119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[3]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[3]:Y,3997
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:CLK,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:Q,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:A,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:D,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCO,2560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:CLK,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:D,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:Q,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:A,11795
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:B,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:Y,11672
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2:A,6882
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2:B,7768
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2:C,10125
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2:D,9945
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2:Y,6882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:A,4779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:B,5824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:C,8485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:D,8180
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:Y,4779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:A,10417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:B,3198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCO,3003
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:CLK,10713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:D,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:Q,10713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un54_fsmdet_0_tz:A,4873
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un54_fsmdet_0_tz:B,4627
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un54_fsmdet_0_tz:C,4727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un54_fsmdet_0_tz:D,4600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un54_fsmdet_0_tz:Y,4600
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2:A,4240
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2:B,4153
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2:Y,4153
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:A,10557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:B,11595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:C,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:Y,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_i_a2_0_RNI8N4A1:A,7082
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_i_a2_0_RNI8N4A1:B,6983
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_i_a2_0_RNI8N4A1:C,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_i_a2_0_RNI8N4A1:D,4564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_i_a2_0_RNI8N4A1:Y,4564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:CLK,4484
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:D,5434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:Q,4484
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:A,7446
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:B,7354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:C,4323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:D,5432
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:Y,4323
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:CO,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:FCI,3003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:CLK,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:Q,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:A,9966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:B,9450
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:C,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:D,8707
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:Y,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:A,5411
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:B,4786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:C,7474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:D,7169
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:Y,4786
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:A,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:B,8424
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:C,5166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:D,4863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:Y,3847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:A,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:Y,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:CLK,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:D,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:Q,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:A,10707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:C,3200
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:D,4249
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:Y,3200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0:A,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0:B,10409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0:C,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0:Y,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:CLK,5606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:D,11665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:EN,11580
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:Q,5606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:A,2572
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:B,1348
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:C,6775
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:D,4577
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:Y,1348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:EN,10267
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[0]:A,4478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[0]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[0]:Y,4478
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2:A,4178
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2:B,4623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2:Y,4178
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:CLK,9369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:D,3925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:Q,9369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:CLK,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:Q,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:CLK,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:Q,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:B,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:C,11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPB,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPC,11078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:CLK,9394
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:D,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:Q,9394
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:CLK,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:Q,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:CLK,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:Q,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:A,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:B,996297
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:Y,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:A,1906
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:B,2992
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCO,1659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:CLK,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:D,9531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:Q,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:A,7628
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:B,6919
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:D,7910
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:Y,6919
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:A,8442
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:C,9348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:Y,8442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:CLK,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:D,4241
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:Q,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m52_e:A,11724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m52_e:B,11683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m52_e:C,9218
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m52_e:D,11380
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m52_e:Y,9218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_o2:A,8092
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_o2:B,9207
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_o2:Y,8092
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_USBA_DATA0_MGPIO2A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_BASE,897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_MDDR_APB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:COLF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CONFIG_PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CRSF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2HCALIB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[0],2788
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[1],484
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_AVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_HOSTDISCON,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_IDDIG,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_M3_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_PLL_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXACTIVE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXERROR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALIDH,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_SESSEND,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_TXREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VBUSVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_MDDR_ARESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARVALID_HWRITE1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWVALID_HWRITE0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_BREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_MASTLOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_TRANS1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[0],3996
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[12],4236
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[13],3972
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[14],4099
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[15],3013
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[1],4053
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[2],897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[3],1522
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[4],2777
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[5],3194
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[6],2955
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[7],3259
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[8],4529
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ENABLE,5291
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[0],1860
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[10],4167
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[11],4148
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[12],2821
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[13],3037
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[14],4193
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[15],4192
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[16],6718
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[17],6660
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[18],6661
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[19],6815
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[1],1254
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[20],6792
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[21],6725
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[22],6712
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[23],6694
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[24],6804
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[25],6740
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[26],6790
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[27],6752
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[28],6692
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[29],6696
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[2],897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[30],6707
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[31],6686
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[3],1348
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[4],1510
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[5],1135
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[6],1343
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[7],1298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[8],4163
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[9],4199
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RESP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_SEL,3024
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[0],10139
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[10],11424
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[11],11392
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[12],11437
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[13],11289
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[14],11505
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[15],11393
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[16],11686
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[17],11550
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[18],11624
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[19],11518
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[1],10142
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[20],11684
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[21],11571
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[22],11617
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[23],11898
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[24],11708
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[25],11499
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[26],11490
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[27],11522
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[28],11575
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[29],11456
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[2],10060
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[30],11377
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[31],11418
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[3],10255
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[4],10163
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[5],10148
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[6],9943
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[7],9105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[8],11346
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[9],11369
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WRITE,5465
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RMW_AXI,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[32],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[33],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[34],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[35],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[36],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[37],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[38],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[39],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[40],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[41],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[42],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[43],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[44],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[45],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[46],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[47],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[48],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[49],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[50],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[51],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[52],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[53],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[54],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[55],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[56],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[57],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[58],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[59],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[60],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[61],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[62],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[63],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WLAST,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:GTX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_USBC_DATA1_MGPIO31B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_USBC_DATA0_MGPIO30B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PSEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDIF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO0A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO10A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO12A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO13A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO14A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO15A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO16A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO17B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO18B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO19B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO1A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO20B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO21B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO22B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO24B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO27B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO28B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO29B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO2A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO30B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO31B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO3A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO4A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO5A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO6A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO7A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO8A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO9A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_USBC_DATA7_MGPIO19B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_MGPIO22B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_MGPIO20B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_USBC_DATA6_MGPIO18B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_MGPIO21B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_USBC_DATA5_MGPIO17B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_USBC_STP_MGPIO28B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_USBC_NXT_MGPIO29B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_MGPIO13B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_MGPIO16B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_MGPIO14B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DTR_MGPIO12B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_MGPIO15B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_MGPIO11B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_USBC_DATA3_MGPIO26B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_USBC_DATA4_MGPIO25B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PSLVERR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDC_RMII_MDC_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD3_USBB_DATA4_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD0_RMII_TXD0_USBB_DIR_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD1_RMII_TXD1_USBB_STP_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD2_USBB_DATA5_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD3_USBB_DATA6_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_DVF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_ERRF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_EV,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SLEEPHOLDREQ,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_OUT,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_USBA_DIR_MGPIO5A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_MGPIO6A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_USBA_STP_MGPIO6A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_USBA_NXT_MGPIO7A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_MGPIO8A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_MGPIO9A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_USBA_DATA6_MGPIO9A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_MGPIO10A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_USBA_DATA7_MGPIO10A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS5_MGPIO20A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS6_MGPIO21A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS7_MGPIO22A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SCK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_MGPIO11A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_MGPIO12A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_MGPIO13A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_MGPIO14A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_MGPIO15A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_MGPIO16A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS4_MGPIO17A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS5_MGPIO18A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS6_MGPIO23A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS7_MGPIO24A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:TX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USBC_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_GPIO_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:XCLK_FAB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:A,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:B,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:C,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:D,2813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:CLK,7325
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:D,4478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:Q,7325
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:CLK,9687
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:EN,6577
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:Q,9687
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:C,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPC,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:B,7810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:FCI,7336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:S,7336
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:CLK,4613
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:D,5544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:Q,4613
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:C,12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPC,12993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:CLK,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:Q,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:Y,7278
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_4:A,7062
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_4:B,7012
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_4:C,6915
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_4:D,6797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_4:Y,6797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:CLK,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:Q,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:CLK,9662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:D,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:Q,9662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:A,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:C,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:Y,9427
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata47_0:A,4481
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata47_0:B,5413
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata47_0:Y,4481
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:CLK,6235
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:D,6367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:Q,6235
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:Y,1659
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:B,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:C,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPB,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:CLK,7082
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:D,5348
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:Q,7082
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:CLK,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:Q,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_312_i:A,10570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_312_i:B,11734
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_312_i:C,10536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_312_i:Y,10536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_2[2]:A,8381
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_2[2]:B,7061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_2[2]:C,6752
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_2[2]:Y,6752
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta:A,4705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta:B,6947
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta:Y,4705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:CLK,8467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:EN,10515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:Q,8467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:B,11377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:C,11571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPB,11377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPC,11571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:CLK,4627
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:Q,4627
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0S4DC[3]:A,8276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0S4DC[3]:B,4276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0S4DC[3]:C,9305
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0S4DC[3]:D,7286
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0S4DC[3]:FCI,4278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0S4DC[3]:FCO,4328
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0S4DC[3]:S,4276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:A,2999
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:B,995977
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:C,995887
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:D,2604
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCI,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCO,2570
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:C,8438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:CLK,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:Q,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:A,3225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:B,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:C,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_1_0[1]:A,6179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_1_0[1]:B,3934
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_1_0[1]:C,6059
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3_1_0[1]:Y,3934
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:CLK,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:Q,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_1[3]:A,5636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_1[3]:B,5761
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_1[3]:Y,5636
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:CLK,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:D,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:EN,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:Q,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:CLK,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:D,10123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:Q,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:A,9246
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:B,9147
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:C,9094
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:D,7788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:Y,7788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:A,10451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:B,3232
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCO,3003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:A,9615
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:B,11816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:Y,9615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_1:A,9579
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_1:B,9539
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_1:Y,9539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:Y,7278
PWM_obuf[6]/U0/U_IOPAD:D,
PWM_obuf[6]/U0/U_IOPAD:E,
PWM_obuf[6]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:C,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:IPC,10967
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:A,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:D,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:CLK,7203
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:D,11391
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:EN,6882
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:Q,7203
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:SLn,
PWM_obuf[3]/U0/U_IOPAD:D,
PWM_obuf[3]/U0/U_IOPAD:E,
PWM_obuf[3]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:A,4352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:B,2150
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:C,5985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:Y,2150
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[14]:A,5767
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[14]:B,5677
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[14]:C,5050
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[14]:D,4286
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[14]:Y,4286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2_1[12]:A,6031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2_1[12]:B,5948
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2_1[12]:Y,5948
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNI3EMF1[2]:A,10812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNI3EMF1[2]:B,10713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNI3EMF1[2]:C,10652
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNI3EMF1[2]:Y,10652
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m99_e:A,4156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m99_e:B,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m99_e:Y,4156
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:A,10694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:B,10638
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:C,8276
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:D,8020
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:Y,8020
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0:A,8179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0:B,8075
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0:C,7047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0:Y,7047
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_3_0_a2:A,9701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_3_0_a2:B,9653
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_3_0_a2:Y,9653
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:A,7705
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:B,7600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:C,4344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:D,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:Y,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_2:A,4420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_2:B,4328
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_2:C,4276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_2:D,4166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_2:Y,4166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[0]:A,2899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[0]:B,2294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[0]:C,4955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[0]:D,4650
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[0]:Y,2294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:CLK,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:Q,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:A,4017
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:B,3953
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:C,4053
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:D,3996
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:Y,3953
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:A,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:B,10496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:C,8024
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:D,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:Y,6897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_4_0:A,9653
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_4_0:B,9333
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_4_0:C,10566
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_4_0:D,10448
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_4_0:Y,9333
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:A,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:B,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:C,8174
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:Y,8174
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:A,11841
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:B,11758
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:Y,11758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:A,2633
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:B,2008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:C,4699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:D,4394
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:Y,2008
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:CLK,9007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:D,8334
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:Q,9007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:CLK,3130
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:Q,3130
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:A,4085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:B,3460
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:C,6112
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:D,5838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:Y,3460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0:A,4242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0:B,3188
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0:C,3646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_0:Y,3188
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:A,3225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:B,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:C,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCO,2779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:CLK,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:D,11775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:Q,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:CLK,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:D,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:Q,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[2]:A,1331
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[2]:B,2350
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[2]:C,5051
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[2]:D,4767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[2]:Y,1331
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:CLK,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:Q,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:C,8462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:A,4127
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:B,4178
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:C,4119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:Y,4119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:A,5257
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:B,3188
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:C,5445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:D,5073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:Y,3188
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:A,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:B,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:Y,6584
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[1]:A,4292
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[1]:B,5629
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[1]:C,3947
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[1]:D,1254
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[1]:Y,1254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:A,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:Y,10703
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:C,4877
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPC,4877
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:C,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:D,9943
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:Y,5671
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:A,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:D,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:FCO,2564
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[3]:A,4947
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[3]:B,4602
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[3]:C,2572
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[3]:Y,2572
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:Q,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m56:A,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m56:B,10741
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m56:Y,7952
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:A,5571
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:B,5495
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:C,1298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:D,2210
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:Y,1298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:A,10506
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:B,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:Y,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_3_0_a2:A,2048
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_3_0_a2:B,2543
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_3_0_a2:Y,2048
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:CLK,9253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:D,5561
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:Q,9253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:A,2220
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:B,3265
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:C,5926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:D,5621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:Y,2220
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:A,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:D,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:CLK,10573
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:D,8591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:Q,10573
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:A,5236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:B,4631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:C,7292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:D,6987
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:Y,4631
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:A,6730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:B,6905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:C,1298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:D,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:Y,1298
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:A,1887
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:B,2975
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCO,1659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1:A,7444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1:B,7358
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1:Y,7358
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:A,1058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:B,2077
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:C,4778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:D,4480
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:Y,1058
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:C,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:A,3117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:B,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:Y,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:A,4104
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:B,3479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:C,6170
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:D,5865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:Y,3479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:CLK,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:D,4390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:Q,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:A,8390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:Y,8390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:A,11806
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:D,10280
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:Y,10280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:A,10383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:B,3164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCO,3003
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:CLK,7838
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:D,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:Q,7838
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:CLK,4959
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:D,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:Q,4959
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0:A,9529
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0:B,8443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0:C,9534
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0:D,9404
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0:Y,8443
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:B,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPB,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:A,9541
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:B,8922
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:C,8551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:D,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:Y,5757
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:CLK,7407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:D,10404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:EN,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:Q,7407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:A,5306
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:B,5152
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:C,2058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:D,1955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:Y,1955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:B,6754
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:D,11521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:Y,6754
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:A,1925
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:B,3009
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCO,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:A,5256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:B,5102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:C,2008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:D,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:Y,1905
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:CLK,8260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:D,8878
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:Q,8260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[4]:A,1510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[4]:B,4483
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[4]:Y,1510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:A,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:B,5928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:D,6706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:Y,5772
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:A,3684
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:B,1298
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:C,3368
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:D,4516
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:Y,1298
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4_RNO:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4_RNO:Y,11891
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:A,4339
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:B,3714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:C,6405
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:D,6100
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:Y,3714
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:CLK,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:Q,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:CLK,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:Q,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_m2:A,9248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_m2:B,8419
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_m2:C,10573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_m2:Y,8419
ADC_CLK_obuf/U0/U_IOPAD:D,
ADC_CLK_obuf/U0/U_IOPAD:E,
ADC_CLK_obuf/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[0]/U0/U_IOINFF:A,
GPIO_IN_ibuf[0]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:CLK,7096
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:D,4390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:Q,7096
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:CLK,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:EN,10515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:Q,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel_0_a2:A,8076
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel_0_a2:B,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel_0_a2:C,8120
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel_0_a2:Y,7805
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:CLK,4584
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:D,6754
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:Q,4584
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:A,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCO,2560
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:CLK,4780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:Q,4780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:CLK,8498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:EN,9218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:Q,8498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:A,11775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:B,11647
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:D,11475
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:Y,11475
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:B,6911
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:D,5348
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:Y,5348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:CLK,8554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:D,7788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:Q,8554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI4UJH1:A,1786
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI4UJH1:B,5624
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI4UJH1:C,1950
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI4UJH1:Y,1786
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:CLK,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:Q,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21_FCINST1:CO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21_FCINST1:FCI,2779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:CLK,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:D,11475
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:Q,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:CLK,1716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:Q,1716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:CO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:A,4213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:B,3714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:C,2777
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:Y,2777
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:A,9956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:B,10160
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:C,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:D,7661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:Y,5903
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:A,10591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:B,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:Y,10515
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[3]:A,2572
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[3]:B,3577
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[3]:C,4938
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[3]:D,4136
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[3]:Y,2572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:B,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:C,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPB,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:A,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:B,997534
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:Y,2928
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:EN,6918
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:IPENn,6918
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:CLK,4984
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:EN,6577
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:Q,4984
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[8]:A,5737
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[8]:B,5647
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[8]:C,5020
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[8]:D,4256
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[8]:Y,4256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:A,3623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:B,3330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:C,7686
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:D,7566
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:Y,3330
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:CLK,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:D,8390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:Q,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:C,11807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPC,11807
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1:A,8316
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1:B,8213
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1:C,4739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1:D,4681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1:Y,4681
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_a3_0_0[3]:A,9706
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_a3_0_0[3]:B,9553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_a3_0_0[3]:C,7800
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_a3_0_0[3]:D,4866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_a3_0_0[3]:Y,4866
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:B,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:Y,8256
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:CLK,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:D,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:Q,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:CLK,8248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:D,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:Q,8248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:C,10599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:D,11592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:Y,10599
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:A,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:D,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCO,2564
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:CLK,9508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:D,11335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:EN,6946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:Q,9508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un20_fsmmod:A,4614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un20_fsmmod:B,4506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un20_fsmmod:C,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un20_fsmmod:Y,4477
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_1:A,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_1:B,8554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_1:C,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_1:D,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_1:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_1:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_1:Y,8253
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:CLK,9166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:D,8185
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:Q,9166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:A,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:B,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:C,9679
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:D,9390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:Y,3944
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:A,3368
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:B,4387
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:C,7098
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:D,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:Y,3368
RX_ibuf/U0/U_IOPAD:PAD,
RX_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:A,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:B,6378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:Y,5659
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:CLK,7111
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:EN,6895
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:Q,7111
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:CLK,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:Q,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m104:A,8579
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m104:B,8426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m104:C,9598
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m104:D,9518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m104:Y,8426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:CLK,10592
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:D,7247
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:Q,10592
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:CLK,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:D,9370
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:EN,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:Q,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:CLK,9371
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:D,11314
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:EN,6735
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:Q,9371
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:A,11744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:B,10404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:D,11536
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:Y,10404
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:CLK,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:Q,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_a3_2_a0_2[3]:A,8275
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_a3_2_a0_2[3]:B,5454
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_a3_2_a0_2[3]:C,4627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_a3_2_a0_2[3]:Y,4627
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:D,11393
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:Q,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_3:A,3160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_3:B,3090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_3:C,10378
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_3:D,2945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_3:Y,2945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0:A,11641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0:B,11630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0:C,9413
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0:D,9312
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0:Y,9312
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:A,9221
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:B,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:C,9077
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:Y,6897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:B,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:Y,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:B,8948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:FCI,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:S,8852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:A,2672
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:B,2047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:C,4738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:D,4433
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:Y,2047
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:A,11609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:B,10367
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:C,10267
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:Y,10267
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:CLK,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:Q,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:C,12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:IPC,12979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_0_sqmuxa:A,3925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_0_sqmuxa:B,9295
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_0_sqmuxa:Y,3925
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:A,2741
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:B,1254
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:C,6681
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:D,3410
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:Y,1254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:D,11507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:Q,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_1_0_a2:A,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_1_0_a2:B,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_1_0_a2:Y,8418
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:A,3191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:B,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:C,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:D,2796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:CLK,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:D,10696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:Q,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:A,10235
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:B,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:Y,5556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:CLK,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:Q,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:A,11867
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:B,11812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:C,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:D,11463
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:Y,10441
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:CLK,2805
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:Q,2805
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:CLK,6998
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:EN,6895
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:Q,6998
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:B,8114
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:C,8029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:Y,5518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:B,8948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:FCI,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:FCO,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:S,8871
ADC_CLK_obuf/U0/U_IOOUTFF:A,
ADC_CLK_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:C,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPC,11800
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:A,8419
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:B,8221
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:C,10340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:D,9329
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:Y,8221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:CLK,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:Q,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:CLK,4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:D,9463
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:Q,4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:A,2965
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:B,995935
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:C,995853
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:D,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCO,2570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_1:A,4198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_1:B,4229
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_1:Y,4198
PWM_obuf[1]/U0/U_IOOUTFF:A,
PWM_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:CLK,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:Q,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_8:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_8:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_8:C,10668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_8:D,10604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_8:Y,10604
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:CLK,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:Q,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:A,10812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:B,10749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:C,9502
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:D,9405
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:Y,9405
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:C,11568
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPC,11568
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_8L16:A,1786
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_8L16:B,1135
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_8L16:Y,1135
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:A,1716
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:B,2822
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCO,1659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:CLK,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:D,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:Q,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[1]:A,6557
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[1]:B,6479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[1]:C,3163
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[1]:Y,3163
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:A,620
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:B,544
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:C,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:Y,484
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:A,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:D,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:FCO,2564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:D,7971
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:CLK,2992
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:Q,2992
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[2]:A,4728
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[2]:B,9732
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[2]:C,4304
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[2]:D,4471
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[2]:Y,4304
PWM_obuf[5]/U0/U_IOENFF:A,
PWM_obuf[5]/U0/U_IOENFF:Y,
SPISDI1_ibuf/U0/U_IOINFF:A,
SPISDI1_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[2]:A,8531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[2]:B,10521
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[2]:Y,8531
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:A,6919
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:B,10003
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:Y,6919
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[6]:A,10667
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[6]:B,8114
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[6]:C,10674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[6]:Y,8114
PWM_obuf[4]/U0/U_IOOUTFF:A,
PWM_obuf[4]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:A,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:D,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:A,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:D,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:A,9471
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:B,9380
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:C,4285
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:D,4889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:Y,4285
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:A,10294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:B,3079
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCO,3003
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config_0_a2:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config_0_a2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config_0_a2:Y,10613
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:A,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:B,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:Y,2830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:A,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:D,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:FCO,2564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[4]:A,10630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[4]:B,9502
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[4]:C,10494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[4]:Y,9502
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m71_2:A,5250
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m71_2:B,5278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m71_2:C,5184
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m71_2:D,4627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m71_2:Y,4627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m5[8]:A,8069
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m5[8]:B,9589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m5[8]:C,8385
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m5[8]:Y,8069
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0[5]:A,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0[5]:B,8114
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0[5]:C,10660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0[5]:D,10524
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0[5]:Y,8114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:CLK,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:Q,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:C,8481
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNINUJ8[4]:A,9623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNINUJ8[4]:B,9540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNINUJ8[4]:Y,9540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[2]:A,1331
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[2]:B,1229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[2]:C,4181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[2]:Y,1229
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[2]:A,4390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[2]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[2]:Y,4390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:B,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:C,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPB,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[18]:A,7990
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[18]:B,6797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[18]:C,5641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[18]:D,5348
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[18]:Y,5348
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:CLK,673
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:D,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:Q,673
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,6661
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,6661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:B,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:Y,11852
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:Y,10139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:A,7309
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:B,10253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:C,7935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:Y,7309
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:CLK,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:Q,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:CLK,2822
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:Q,2822
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:CLK,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:Q,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:CLK,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:Q,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:CLK,2914
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:Q,2914
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:Y,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:A,2422
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:B,3467
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:C,6128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:D,5823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:Y,2422
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:CLK,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:D,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:Q,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:A,8695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:B,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:C,9397
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:D,8767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:Y,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:A,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:D,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:C,12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:IPC,12991
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:CLK,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:Q,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:C,8826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:IPC,8826
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:D,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:EN,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:CLK,6983
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:D,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:Q,6983
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:A,9478
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:B,9387
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:C,4292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:D,4896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:Y,4292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:CLK,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:Q,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:SLn,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:CLK,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:Q,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:B,11471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:C,11387
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPB,11471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPC,11387
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:CLK,6160
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:EN,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:Q,6160
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:CLK,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:Q,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:A,11737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:B,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:Y,11650
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:A,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:B,5928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:D,6706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:Y,5772
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[11]:A,4586
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[11]:B,6791
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[11]:C,4241
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[11]:D,4148
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[11]:Y,4148
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:CLK,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:Q,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:A,9966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:B,9467
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:C,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:D,8707
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:Y,5659
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:A,5108
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:B,4061
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:C,4863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:Y,4061
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:A,5478
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:B,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:C,7111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:Y,3276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:A,2021
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:B,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:C,5741
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:D,5442
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:Y,2021
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[0]:A,2294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[0]:B,3313
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[0]:C,6005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[0]:D,5700
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[0]:Y,2294
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:CLK,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:Q,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:B,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:C,11747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:D,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:Y,9513
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:A,3888
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:B,3263
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:C,5954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:D,5649
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:Y,3263
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:C,8020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:Y,8020
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2[1]:A,9690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2[1]:B,10705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2[1]:Y,9690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_5:A,10630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_5:B,9483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_5:C,9431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_5:D,8185
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_5:Y,8185
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[15]:A,4630
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[15]:B,6830
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[15]:C,4285
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[15]:D,4192
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[15]:Y,4192
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:CLK,7182
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:D,9460
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:Q,7182
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:CLK,8147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:D,5561
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:Q,8147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:A,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:D,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:FCO,2560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:CLK,7259
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:D,6951
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:EN,8221
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:Q,7259
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:CLK,8364
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:EN,6637
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:Q,8364
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:A,2260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:B,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:C,5966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:D,5661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:Y,2260
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:A,3026
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCO,2838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:B,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:D,5633
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:Y,5628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:A,5295
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:B,5141
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:C,2047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:D,1944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:Y,1944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:CLK,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:Q,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:A,996291
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:B,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:Y,2830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:B,5495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:C,11685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:D,11483
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:Y,5495
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:A,10332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:B,3113
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCO,3003
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0:A,10278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0:B,10497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0:C,11619
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0:D,11377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0:Y,10278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:A,10761
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:B,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:Y,8479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:CLK,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:Q,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:CLK,9221
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:D,9552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:Q,9221
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:A,10218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:B,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCO,3003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,6694
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:B,6707
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,6694
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,6707
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:D,11216
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:Q,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:CLK,3045
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:Q,3045
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:A,6109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:B,9941
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:C,7656
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:Y,6109
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:A,10776
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:B,8468
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:C,10681
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:Y,8468
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:CLK,6968
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:D,11314
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:EN,6882
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:Q,6968
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:A,10235
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:B,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:Y,5556
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:A,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:D,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:A,10350
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:B,11539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:C,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:D,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:Y,8122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:A,3191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:B,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:C,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:D,2796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:FCO,2779
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:A,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:D,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCO,2564
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:CLK,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:D,8391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:Q,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:B,7652
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:FCI,7195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:FCO,7195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:S,7257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:CLK,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:D,11727
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:Q,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:CLK,1868
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:Q,1868
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:A,8099
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:B,7981
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:C,10586
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:D,9232
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:Y,7981
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[6]:A,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[6]:Y,11721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:A,8547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:B,6946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:C,9928
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:D,7722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:Y,6946
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[0]:A,5315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[0]:B,5714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[0]:C,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[0]:D,4236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[0]:Y,3551
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46_0:A,3393
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46_0:B,4350
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46_0:Y,3393
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:A,11770
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:Y,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:A,10701
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:B,10602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:C,9444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:D,7965
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:Y,7965
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:A,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:D,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCO,2564
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:CLK,764
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:D,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:Q,764
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:C,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPC,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:CLK,8244
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:EN,6895
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:Q,8244
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:A,3117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:B,996032
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:Y,2779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:CLK,3003
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:Q,3003
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:CLK,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:Q,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:A,5843
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:C,8029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:Y,5843
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:CLK,4893
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:EN,6577
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:Q,4893
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:CLK,9555
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:D,4133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:EN,5187
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:Q,9555
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:A,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:C,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:Y,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[3]:A,1348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[3]:B,4312
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[3]:Y,1348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:A,10400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:B,3181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCO,3003
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:A,9211
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:B,9047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:C,7938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:D,7459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:Y,7459
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:CLK,10491
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:D,10589
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:EN,10471
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:Q,10491
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:CLK,769
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:EN,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:Q,769
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:CLK,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:Q,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:C,10340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:D,9116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:Y,9116
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:C,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:Y,5424
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:CLK,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:Q,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:D,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:EN,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:CLK,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:Q,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:C,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:IPC,10837
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:CLK,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:Q,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,1348
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,4167
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,1348
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,4167
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:CLK,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:Q,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_0:A,7204
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_0:B,5830
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_0:C,5556
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_0:Y,5556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:Y,1659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:CLK,2952
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:Q,2952
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_167_i:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_167_i:B,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_167_i:Y,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:B,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:C,11563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:FCI,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:FCO,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:S,8948
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:C,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:Y,5424
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:C,7309
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPC,7309
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:CLK,5494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:D,5460
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:Q,5494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:A,11810
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:B,11580
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:C,11674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:D,11582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:Y,11580
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_1[2]:A,7108
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_1[2]:B,7109
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_1[2]:C,6685
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_1[2]:D,6736
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_o2_1[2]:Y,6685
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:A,4923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:B,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:C,8986
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:D,8866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:Y,4630
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:CLK,597
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:D,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:Q,597
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:CLK,9466
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:EN,6637
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:Q,9466
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:A,6774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:B,6934
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:C,1348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:D,1955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:Y,1348
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72:A,5535
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72:B,5697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72:C,3633
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72:D,4783
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72:Y,3633
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[7]:A,8643
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[7]:B,8552
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[7]:C,4235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[7]:D,4061
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[7]:Y,4061
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[3]:A,7325
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[3]:B,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[3]:C,7196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[3]:D,7096
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[3]:Y,4717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:B,5127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPB,5127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:A,7614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:B,7509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:C,4228
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:D,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:Y,3944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:A,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:D,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:FCO,2560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1[6]:A,8365
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1[6]:B,7035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1[6]:C,8260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1[6]:Y,7035
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m60:A,10730
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m60:B,10685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m60:Y,10685
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:CLK,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:Q,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:CLK,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:Q,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m72:A,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m72:B,11727
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m72:Y,7952
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:A,9237
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:B,7618
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:C,11749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:Y,7618
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:B,5317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPB,5317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_2[6]:A,3789
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_2[6]:B,3633
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_2[6]:C,9500
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_2[6]:D,3503
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_2[6]:Y,3503
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:A,3067
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:B,996045
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:C,995955
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:D,2672
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCI,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCO,2570
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:B,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:C,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPB,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[2]:A,10936
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[2]:B,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[2]:C,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[2]:D,10429
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[2]:Y,6867
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[15]:A,5766
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[15]:B,5676
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[15]:C,5049
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[15]:D,4285
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[15]:Y,4285
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_30_0_i:A,11868
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_30_0_i:B,10491
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_30_0_i:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_30_0_i:D,11610
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_30_0_i:Y,10491
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],4584
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],4611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],4484
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],4593
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],4323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],4323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],13130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],13103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],13128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],13110
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:B,7062
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:C,8352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:D,7998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:FCI,7041
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:S,7041
PWM_obuf[4]/U0/U_IOENFF:A,
PWM_obuf[4]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:CLK,3113
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:Q,3113
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:CLK,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:Q,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o4[17]:A,9481
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o4[17]:B,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o4[17]:C,6748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o4[17]:D,8783
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o4[17]:Y,6748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2:A,7962
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2:B,7871
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2:C,7834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2:Y,7834
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:CLK,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:Q,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0:A,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0:B,2150
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0:C,2598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0:D,2885
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0:Y,2150
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:A,7139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:B,11816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:D,6748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:Y,5628
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:A,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:D,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:FCO,2560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:CLK,9478
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:D,9276
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:Q,9478
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:CLK,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:Q,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_3L3:A,6715
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_3L3:B,4627
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_3L3:C,4577
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_3L3:Y,4577
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:C,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:Y,7278
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:CLK,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:D,11767
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:EN,6971
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:Q,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:CLK,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:D,5843
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:Q,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:CLK,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:D,10680
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:Q,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:A,8623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:B,8532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:C,4215
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:D,4041
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:Y,4041
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:CLK,8205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:D,11691
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:EN,9312
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:Q,8205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:A,996196
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:B,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:Y,2830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:B,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:C,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPB,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:D,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:SLn,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[5]:A,4390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[5]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[5]:Y,4390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21_FCINST1:CO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21_FCINST1:FCI,2560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4_RNIQUK42:A,6161
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4_RNIQUK42:B,6070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4_RNIQUK42:C,4705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4_RNIQUK42:D,4719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4_RNIQUK42:Y,4705
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:CLK,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:Q,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:A,7028
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:D,6658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:Y,5628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:A,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:B,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:C,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:D,2847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:D,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:EN,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_1:A,3199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_1:B,5291
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_1:Y,3199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:CLK,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:Q,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:B,7633
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:FCI,7195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:FCO,7195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:S,7257
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:C,4618
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:IPC,4618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:CLK,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:Q,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:A,5087
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:B,5351
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:C,3953
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:D,2916
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:Y,2916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:A,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:B,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:C,3144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:D,2898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCO,2779
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:Y,10142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:C,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:IPC,10967
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:A,6918
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:B,7707
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:Y,6918
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:EN,12792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:IPENn,12792
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:CLK,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:Q,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:CLK,544
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:D,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:Q,544
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:A,4839
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:B,4937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:C,4360
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:D,4437
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:Y,4360
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:A,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:Y,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:A,6160
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:B,6110
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:C,3812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:Y,3812
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:A,11806
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:B,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:Y,11757
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:B,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:C,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:Y,10532
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a3_4:A,10493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a3_4:B,8189
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a3_4:C,7845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a3_4:D,7834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_a3_4:Y,7834
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m94:A,10573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m94:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m94:Y,10573
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:CLK,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:Q,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:Y,11517
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[7]:A,8271
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[7]:B,6975
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[7]:C,6812
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[7]:D,3368
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1_1[7]:Y,3368
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m73:A,10589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m73:B,10536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m73:Y,10536
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:A,11906
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:B,7873
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:C,8029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:Y,5518
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:A,5360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:B,4735
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:C,7426
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:D,7121
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:Y,4735
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[5]:A,3559
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[5]:B,4724
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[5]:C,4287
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[5]:D,3971
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[5]:Y,3559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:IPENn,
SPISDO1_obuf/U0/U_IOPAD:D,
SPISDO1_obuf/U0/U_IOPAD:E,
SPISDO1_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:A,3174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:B,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:C,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_15:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_3_0_a4[23]:A,9270
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_3_0_a4[23]:B,9334
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_3_0_a4[23]:C,6696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_3_0_a4[23]:D,5460
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_a2_3_0_a4[23]:Y,5460
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_x2[3]:A,8377
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_x2[3]:B,8317
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_x2[3]:Y,8317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_underrun:A,10944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_underrun:B,10842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_underrun:Y,10842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:A,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:B,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:C,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:D,2813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:FCO,2779
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:A,4753
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:B,4552
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:C,3654
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:D,1135
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:Y,1135
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:A,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:D,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:C,8492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:IPC,8492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:D,11326
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:Q,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:A,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:D,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:FCO,2564
SPISS1_obuf/U0/U_IOENFF:A,
SPISS1_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:CLK,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:Q,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:SLn,
SPISCLK0_obuf/U0/U_IOPAD:D,
SPISCLK0_obuf/U0/U_IOPAD:E,
SPISCLK0_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:A,2117
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:B,3162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:C,5823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:D,5518
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:Y,2117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:CLK,3028
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:Q,3028
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3:A,10676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3:B,10559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3:C,9526
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3:D,9456
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3:Y,9456
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:A,7041
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:B,9588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:C,3160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:D,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:Y,3160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:A,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:Y,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:CLK,3009
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:Q,3009
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4_0_1[3]:A,10710
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4_0_1[3]:B,10646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4_0_1[3]:C,10555
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4_0_1[3]:Y,10555
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:CLK,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:Q,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:CLK,7441
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:D,6962
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:Q,7441
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:A,11770
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:Y,11753
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:B,996280
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:S,996291
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:A,9403
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:B,10463
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:Y,9403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:A,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:B,9540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:C,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:D,10362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:Y,9540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:CLK,3043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:Q,3043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:A,10710
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:B,10471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:C,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:D,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:Y,10441
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_2:A,2945
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_2:B,3392
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_2:Y,2945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:D,9588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:A,9416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:B,5928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:C,10681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:D,9305
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:Y,5928
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:A,1754
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:B,2856
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCO,1659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[5]:A,9022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[5]:B,7669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[5]:C,11726
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[5]:D,10531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[5]:Y,7669
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:CLK,7557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:EN,8357
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:Q,7557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_3:A,8547
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_3:B,7247
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_3:C,6752
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_3:Y,6752
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:EN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:IPENn,11650
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:A,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:B,1873
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:C,1789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:D,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:Y,484
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:CLK,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:Q,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:CLK,8317
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:D,10564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:Q,8317
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:CLK,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:Q,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:CLK,10443
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:EN,12686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:Q,10443
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:A,4324
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:B,4020
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:C,3511
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:D,2821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:Y,2821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_2_1:A,4609
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_2_1:B,9627
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_2_1:C,897
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_2_1:D,3015
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_2_1:Y,897
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOENFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:D,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:EN,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO:A,8490
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO:B,7181
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO:C,6686
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO:Y,6686
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:A,9541
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:B,8912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:C,8551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:D,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:Y,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:A,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:D,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:A,1678
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:B,2788
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCO,1659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:B,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPB,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:CLK,9362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:D,12923
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:Q,9362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:B,11522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:C,11624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPB,11522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPC,11624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:A,7221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:B,4408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:C,7077
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:Y,4408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:A,11790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:B,11781
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:C,5544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:Y,5544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:A,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:B,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:C,3144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:D,2898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:C,11693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:D,9077
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:Y,9077
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:CLK,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:Q,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:CLK,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:D,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:Q,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:A,10675
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:B,9499
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:D,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:Y,9499
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_7L14:A,4932
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_7L14:B,5025
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_7L14:C,4628
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_7L14:D,4552
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_7L14:Y,4552
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_RNO:A,9308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_RNO:B,4124
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_RNO:C,11527
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_RNO:D,11377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_RNO:Y,4124
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:A,3117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:B,995975
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:Y,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:A,3117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:B,995994
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:Y,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:A,3077
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCO,2838
SPI_0_DO_M2F_obuf/U0/U_IOPAD:D,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:E,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:A,9370
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:C,10340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:Y,9370
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:B,11781
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:C,9187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:Y,9187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:A,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCO,2564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:CLK,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:D,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:Q,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_am_1_0:A,4295
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_am_1_0:B,4151
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_am_1_0:C,1058
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_am_1_0:D,897
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_0_am_1_0:Y,897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:CLK,7129
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:D,9372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:Q,7129
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:CLK,8281
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:EN,6577
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:Q,8281
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:A,10356
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:B,10443
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:Y,10356
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_14:A,8520
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_14:B,7213
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_14:C,6718
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_14:Y,6718
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:A,5475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:B,11627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:Y,5475
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:CLK,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:D,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:Q,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:CO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:FCI,2779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:CLK,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:D,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:Q,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:C,8108
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:IPC,8108
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:D,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:EN,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_o2_0[3]:A,8343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_o2_0[3]:B,8019
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_o2_0[3]:C,9463
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_o2_0[3]:D,9327
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_o2_0[3]:Y,8019
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:CLK,7284
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:D,9259
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:Q,7284
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:C,4329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:Y,4329
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:CLK,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:Q,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:CLK,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:Q,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:A,4970
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:B,6015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:C,8676
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:D,8371
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:Y,4970
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:CLK,8192
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:Q,8192
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:CLK,2895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:Q,2895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:CLK,10327
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:D,9690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:Q,10327
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:A,9003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:B,9450
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:C,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:D,8438
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:Y,5849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:A,10882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:B,10826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:C,10730
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:D,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:Y,10699
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:CLK,8552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:D,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:EN,9218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:Q,8552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[0]:A,11826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[0]:B,11959
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[0]:Y,11826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0:A,8318
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0:B,11808
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0:Y,8318
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:CLK,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:Q,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:CLK,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:Q,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,11770
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:D,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q,11770
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m25:A,8273
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m25:B,8140
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m25:C,6849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m25:Y,6849
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:CLK,10785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:D,9499
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:EN,12686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:Q,10785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_am[1]:A,8364
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_am[1]:B,8281
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_am[1]:C,3123
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_am[1]:D,8094
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_i_m3_am[1]:Y,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:A,5021
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:B,4930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:C,7897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:Y,4930
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:B,11532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:C,11568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPB,11532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPC,11568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:A,4924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:B,5969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:C,8630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:D,8325
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:Y,4924
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:D,11391
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:Q,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:B,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:C,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPB,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:A,1298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:B,7933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:C,3252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:D,4113
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:Y,1298
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:CLK,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:D,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:Q,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_3:A,4166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_3:B,5429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_3:C,4922
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_3:D,4895
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_3:Y,4166
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:A,574
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:B,514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:C,1708
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:Y,514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:A,7805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:B,7707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:C,10578
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:D,10414
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:Y,7707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:A,8580
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:B,7557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:C,8489
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:D,8342
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:Y,7557
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:A,3498
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:B,4543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:C,7204
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:D,6899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:Y,3498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:CLK,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:Q,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_2[4]:A,6798
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_2[4]:B,7617
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_2[4]:Y,6798
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:Y,7278
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[10]:A,5741
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[10]:B,5651
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[10]:C,5024
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[10]:D,4260
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[10]:Y,4260
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:CLK,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:Q,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:ALn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:A,5014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:B,6059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:C,8720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:D,8415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:Y,5014
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_7:A,10813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_7:B,10771
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_7:C,10643
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_7:D,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_1_a4_7:Y,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_115_mux_i:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_115_mux_i:B,10564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_115_mux_i:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_115_mux_i:Y,10564
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNITPAU_0:A,8582
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNITPAU_0:B,7967
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNITPAU_0:C,6649
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNITPAU_0:D,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNITPAU_0:Y,5556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:A,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:D,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1:A,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1:B,8749
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1:Y,5903
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_2[1]:A,10573
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_2[1]:B,10490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_2[1]:C,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_2[1]:D,10337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_2[1]:Y,9347
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:CLK,5732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:EN,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:Q,5732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:D,11314
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_1_RNI5D9L:A,3410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_1_RNI5D9L:B,3645
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_1_RNI5D9L:Y,3410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:CO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:A,4989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:B,6034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:C,8695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:D,8390
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:Y,4989
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:A,7025
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:B,6926
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:C,4159
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:Y,4159
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:C,11634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:Y,11520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:A,3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:B,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:C,9577
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:D,9288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:Y,3847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:A,4930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:B,4637
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:C,8993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:D,8873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:Y,4637
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:CLK,9214
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:D,7985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:Q,9214
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[5]:A,5533
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[5]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[5]:Y,5533
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:A,5015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:B,4924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:C,7891
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:Y,4924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_x2[1]:A,9349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_x2[1]:B,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_x2[1]:Y,9347
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:CLK,1811
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:Q,1811
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:CLK,10609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:D,7945
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:Q,10609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:CLK,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:Q,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:CLK,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:EN,10515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:Q,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m11_e:A,7686
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m11_e:B,7957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m11_e:C,7587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m11_e:D,5561
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m11_e:Y,5561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:CLK,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:Q,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1:A,10702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1:B,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1:C,10427
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1:D,10512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1:Y,10427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:CLK,9338
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:D,8890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:Q,9338
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_18:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:CLK,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:Q,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:CLK,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:Q,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:A,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:B,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:C,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:D,2813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:FCO,2779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:A,6825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:B,6747
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:C,3431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:Y,3431
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
SF2_MSS_sys_sb_0/OR3_1/U0:A,2788
SF2_MSS_sys_sb_0/OR3_1/U0:B,4063
SF2_MSS_sys_sb_0/OR3_1/U0:C,4010
SF2_MSS_sys_sb_0/OR3_1/U0:Y,2788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:CLK,6294
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:D,9509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:Q,6294
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:EN,6577
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:A,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:B,11808
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:C,7965
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:D,9151
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:Y,7965
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:CLK,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:Q,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAV3IL[5]:A,4452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAV3IL[5]:B,8306
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAV3IL[5]:C,9386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAV3IL[5]:D,7336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAV3IL[5]:FCI,4328
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAV3IL[5]:S,4328
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[12]:A,10710
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[12]:B,10587
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[12]:C,7660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[12]:D,6536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[12]:Y,6536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:A,9313
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:B,7858
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:C,7797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:Y,7797
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:A,7035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:B,11677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:C,9511
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:Y,7035
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:Y,10139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:CLK,4879
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:D,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:Q,4879
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:A,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:CLK,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:D,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:Q,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[0]:A,9466
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[0]:B,9383
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[0]:C,4225
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[0]:D,9196
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[0]:Y,4225
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:EN,10267
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:A,11945
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:B,11855
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:C,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:Y,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:B,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:Y,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:CLK,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:Q,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:C,10148
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:D,5561
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:Y,5561
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:YL,3143
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:CLK,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:D,8456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:Q,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:CLK,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:Q,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:A,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:D,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCO,2564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0:A,8248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0:B,9241
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0:C,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0:D,7834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0:Y,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0_RNI62L31:A,10580
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0_RNI62L31:B,10610
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0_RNI62L31:C,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0_RNI62L31:D,5791
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0_RNI62L31:Y,5713
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:B,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:Y,11835
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:CLK,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:Q,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:CLK,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:D,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:EN,10536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:Q,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:B,11504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:C,11421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPB,11504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPC,11421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:C,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:IPC,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:B,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPB,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNIOVDP[4]:A,8259
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNIOVDP[4]:B,8161
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNIOVDP[4]:C,8092
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNIOVDP[4]:Y,8092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:C,8134
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:IPC,8134
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:B,11669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:C,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:D,11312
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:S,8652
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:CLK,7652
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:D,5591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:Q,7652
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:CLK,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:Q,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:CLK,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:EN,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:Q,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:C,10163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:D,5561
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:Y,5561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[3]:A,4041
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[3]:B,9547
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[3]:C,4452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[3]:Y,4041
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNI25AR:A,6793
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNI25AR:B,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNI25AR:C,6830
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNI25AR:Y,5701
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:CLK,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:D,8442
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:Q,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2:A,9033
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2:B,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2:C,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2:D,9671
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2:Y,7805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:CLK,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:Q,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[2]:A,9770
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[2]:B,9687
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[2]:C,4514
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[2]:D,9500
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[2]:Y,4514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:CLK,6119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:D,4478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:Q,6119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:B,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:D,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:Y,11682
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1_RNIGMJE[3]:A,6755
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1_RNIGMJE[3]:B,7112
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1_RNIGMJE[3]:Y,6755
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:B,2192
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:C,1786
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPB,2192
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPC,1786
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[21]:A,10782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[21]:B,10768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[21]:C,7028
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[21]:D,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[21]:Y,7028
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:B,8117
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:C,7707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:Y,5518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:C,12999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:IPC,12999
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:CLK,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:Q,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[14]:A,4631
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[14]:B,6836
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[14]:C,4286
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[14]:D,4193
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[14]:Y,4193
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:B,11536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:C,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:D,11179
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:S,8764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_m5:A,8506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_m5:B,10744
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_m5:C,7053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_m5:D,6951
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_m5:Y,6951
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:CLK,9644
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:D,5716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:Q,9644
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:A,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:B,2053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:C,4744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:D,4439
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:Y,2053
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un19_framesync_1_i_o2_i_o2_i_a2:A,7090
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un19_framesync_1_i_o2_i_o2_i_a2:B,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un19_framesync_1_i_o2_i_o2_i_a2:Y,7042
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:CLK,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:Q,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[6]:A,3645
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[6]:B,3503
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[6]:C,3501
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[6]:D,3013
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[6]:Y,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:A,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:B,995649
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCO,2838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:A,6357
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:B,5187
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:C,11619
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:D,6994
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:Y,5187
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:B,9165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:C,9102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:D,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:FCO,9995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:Y,8852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a5:A,5665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a5:B,5558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a5:C,5542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a5:D,5424
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a5:Y,5424
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[28]:A,8204
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[28]:B,5928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[28]:C,10674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[28]:D,9377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[28]:Y,5928
PWM_obuf[2]/U0/U_IOENFF:A,
PWM_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:CLK,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:D,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:Q,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:A,10628
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:B,11626
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:C,9471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:D,10310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:Y,9471
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:A,1760
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:B,1135
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:C,3826
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:D,3521
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:Y,1135
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:A,11783
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:B,11769
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:C,3925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:D,7986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:Y,3925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:A,3460
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:B,4505
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:C,7182
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:D,6869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:Y,3460
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:A,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:FCO,2564
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:CLK,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:EN,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:Q,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:A,3043
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCO,2838
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:A,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:B,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:C,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:D,2813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:CLK,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:Q,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:A,3225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:B,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:C,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:A,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:Y,1659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_2[4]:A,3599
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_2[4]:B,3674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_2[4]:C,3169
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_2[4]:D,3308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_2[4]:Y,3169
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:CLK,2835
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:D,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:Q,2835
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[3]:A,4390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[3]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[3]:Y,4390
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:A,5301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:B,5147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:C,2053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:D,1950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:Y,1950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:C,11736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPC,11736
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:A,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:B,996250
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:Y,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:A,6680
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:B,6840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:C,1254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:D,1861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:Y,1254
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un54_fsmdet_0:A,4600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un54_fsmdet_0:B,4650
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un54_fsmdet_0:Y,4600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:CLK,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:Q,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:A,3117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:B,996013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:Y,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:C,12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPC,12986
PWM_obuf[2]/U0/U_IOOUTFF:A,
PWM_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:CLK,7444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:D,7792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:Q,7444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_305_i:A,11868
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_305_i:B,10673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_305_i:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_305_i:D,11621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_305_i:Y,10673
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:A,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:D,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:A,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:D,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:A,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:A,7694
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:B,5561
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:C,8212
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:D,7609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:Y,5561
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:A,4971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:B,6410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:C,4378
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:D,4166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:Y,4166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:A,4985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:B,6030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:C,8691
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:D,8386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:Y,4985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[4]:A,10592
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[4]:B,9401
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[4]:C,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[4]:D,10327
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[4]:Y,9401
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:CLK,514
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:D,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:Q,514
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2[0]:A,8537
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2[0]:B,8531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2[0]:C,9517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2[0]:D,9399
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2[0]:Y,8531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],5127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],5017
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],4618
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],4680
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],4743
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],6080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[10],6143
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[11],6123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[12],8405
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[13],8623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[14],6173
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[15],6176
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[1],6107
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[2],5878
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[3],6020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[4],4958
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[5],6004
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[6],4791
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[7],4618
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[8],6188
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[9],6180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:CLK,2979
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:D,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:Q,2979
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:CLK,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:D,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:Q,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:SLn,
GPIO_IN_ibuf[2]/U0/U_IOINFF:A,
GPIO_IN_ibuf[2]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:A,4985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:B,4894
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:C,7861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:Y,4894
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_13:A,8456
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_13:B,7155
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_13:C,6660
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_13:Y,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:A,3191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:B,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:C,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:D,2796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNI77NS:A,4984
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNI77NS:B,4893
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNI77NS:C,2621
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNI77NS:D,1950
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNI77NS:Y,1950
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:CLK,8323
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:D,9276
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:Q,8323
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:A,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:B,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:Y,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:A,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:A,2914
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:B,995725
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCO,2838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:CLK,10531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:D,12876
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:EN,11680
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:Q,10531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:IPC,
SPISS0_obuf/U0/U_IOOUTFF:A,
SPISS0_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21_FCINST1:CO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21_FCINST1:FCI,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:A,4419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:B,3800
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:C,3447
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:Y,3447
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:B,996040
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:S,996187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:C,4891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:IPC,4891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1_0[6]:A,7282
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1_0[6]:B,7226
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1_0[6]:C,7161
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1_0[6]:D,7035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_1_0[6]:Y,7035
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_sqmuxa_18_0_a2_0_a2:A,6885
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_sqmuxa_18_0_a2_0_a2:B,7192
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_sqmuxa_18_0_a2_0_a2:Y,6885
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:CLK,9177
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:EN,10515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:Q,9177
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:A,3225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:B,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:C,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[0]:A,8605
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[0]:B,8498
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[0]:C,8228
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[0]:Y,8228
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:CLK,4506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:D,7618
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:Q,4506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:C,11339
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPC,11339
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:A,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:D,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_13:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:EN,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:IPENn,9431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:A,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:D,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:FCO,2560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_a2_1_0[2]:A,9838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_a2_1_0[2]:B,9747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_a2_1_0[2]:C,9546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_a2_1_0[2]:D,9566
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_a2_1_0[2]:Y,9546
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:A,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:B,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:D,11606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:Y,8504
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:A,2255
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:B,3300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:C,5961
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:D,5656
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:Y,2255
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:CLK,10526
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:D,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:Q,10526
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:A,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:D,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:FCO,2564
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[8]:A,4601
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[8]:B,6806
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[8]:C,4256
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[8]:D,4163
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[8]:Y,4163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:CLK,7612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:D,5590
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:Q,7612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:A,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:B,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:C,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:D,9055
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:Y,9055
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:A,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:A,9234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:B,9143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:C,4048
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:D,4652
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:Y,4048
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:CLK,2108
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:EN,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:Q,2108
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:CLK,1887
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:Q,1887
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:A,7998
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:B,7867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:C,4750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:D,4601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:Y,4601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:A,10565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:B,9452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:C,11634
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:D,10501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:Y,9452
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_o2:A,7293
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_o2:B,7241
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_o2:C,7172
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_o2:D,7062
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_o2:Y,7062
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:A,6810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:Y,6810
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_6:A,8649
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_6:B,7299
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_6:C,6804
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_6:Y,6804
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:CLK,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:Q,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:A,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:B,996269
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:Y,2928
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:CLK,7077
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:D,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:Q,7077
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:CLK,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:D,11326
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:EN,7830
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:Q,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:C,11585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:Y,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:CLK,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:D,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:Q,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:CLK,4614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:D,8174
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:Q,4614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_0[0]:A,9434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_0[0]:B,9343
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_0[0]:Y,9343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:A,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:D,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:FCO,2560
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_3:A,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_3:B,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_3:C,10564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_3:D,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_3:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_3:Y,8162
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:A,10313
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:B,6367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:Y,6367
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:B,11575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:C,11518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPB,11575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPC,11518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un3_penable_0_a2_2:A,5801
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un3_penable_0_a2_2:B,5667
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un3_penable_0_a2_2:C,4271
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un3_penable_0_a2_2:D,3925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un3_penable_0_a2_2:Y,3925
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_0:A,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_0:B,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_0:Y,10345
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:B,8114
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:C,8029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:Y,5518
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:CLK,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:Q,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:SLn,
ADC_RST_obuf/U0/U_IOENFF:A,
ADC_RST_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:B,10673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:C,8205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:Y,8205
GPIO_IN_ibuf[1]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[1]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:CLK,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:Q,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:CLK,10744
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:D,11335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:EN,6137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:Q,10744
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:CLK,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:D,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:Q,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[1]:A,10846
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[1]:B,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[1]:C,6817
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[1]:D,6798
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[1]:Y,6798
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:CLK,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:Q,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i[3]:A,9520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i[3]:B,9437
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i[3]:C,6685
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i[3]:D,8168
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i[3]:Y,6685
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:A,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:Y,1659
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:CLK,9419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:D,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:Q,9419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:C,4743
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPC,4743
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_sqmuxa_0_a5:A,9377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_sqmuxa_0_a5:B,9425
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_sqmuxa_0_a5:Y,9377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_0:A,3941
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_0:B,3950
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_0:Y,3941
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:A,4637
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:B,5656
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:C,8357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:D,8053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:Y,4637
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a5_2:A,10836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a5_2:B,10787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a5_2:C,9601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a5_2:D,10582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a5_2:Y,9601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:CLK,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:Q,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:SLn,
PWM_obuf[0]/U0/U_IOENFF:A,
PWM_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:A,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:B,7308
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:Y,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:A,5525
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:B,5434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:C,1254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:D,2166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:Y,1254
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:A,10393
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:B,5562
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:Y,5562
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49:A,4077
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49:B,3013
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49:C,3975
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49:Y,3013
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:A,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:B,8354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:C,6543
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:D,3599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:Y,3599
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:B,996375
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:S,996196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:CLK,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:Q,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:CO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:FCI,2564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[3],11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[4],10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[5],10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[6],10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[0],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[1],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[2],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[3],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[4],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[5],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[6],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[7],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_CLK,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_EN,12792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[3],13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[6],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WEN,12736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:CLK,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:Q,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:CLK,9077
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:D,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:Q,9077
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_a2_1:A,4795
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_a2_1:B,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_a2_1:Y,4795
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_1[3]:A,9140
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_1[3]:B,10621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_1[3]:C,6068
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_1[3]:D,5967
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_1[3]:Y,5967
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:C,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:IPC,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_1:A,7146
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_1:B,8348
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_1:C,5975
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_1:D,6645
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_0_a5_1:Y,5975
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,4192
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,4192
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIHL08:A,3293
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIHL08:B,7110
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIHL08:Y,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[5]:A,1135
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[5]:B,4108
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[5]:Y,1135
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:B,996204
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:S,996269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:B,996337
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:S,996234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:EN,5475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:IPENn,5475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_26:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIVJR61[18]:A,8401
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIVJR61[18]:B,8302
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIVJR61[18]:C,8249
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIVJR61[18]:D,6536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIVJR61[18]:Y,6536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:A,8027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:B,7896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:C,4779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:D,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:Y,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:A,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:D,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:CLK,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:Q,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:SLn,
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:B,996318
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:S,996253
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_RNI3MHE1[0]:A,3050
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_RNI3MHE1[0]:B,4006
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_RNI3MHE1[0]:C,4225
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_RNI3MHE1[0]:D,4153
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_RNI3MHE1[0]:Y,3050
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m61_ns_1:A,8219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m61_ns_1:B,8163
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m61_ns_1:C,8056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m61_ns_1:D,7971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m61_ns_1:Y,7971
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:CLK,2856
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:Q,2856
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[0]:A,10502
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[0]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[0]:Y,10502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:A,1522
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:B,897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:C,3588
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:D,3283
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:Y,897
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[7]:A,8659
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[7]:B,8552
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[7]:C,8271
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[7]:Y,8271
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m4[17]:A,10854
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m4[17]:B,9222
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m4[17]:C,7139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m4[17]:Y,7139
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:CLK,5812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:D,10638
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:EN,10278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:Q,5812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:CLK,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:Q,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:A,10730
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:B,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:Y,8458
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:CLK,4600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:D,7459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:Q,4600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[1]:A,10584
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[1]:B,4241
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[1]:C,10400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[1]:Y,4241
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[24]:A,10684
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[24]:B,8122
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[24]:C,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_0_a4[24]:Y,6930
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:S,996244
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0:A,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0:B,9456
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0:C,9333
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0:D,8185
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0:Y,8185
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:CLK,6812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:D,5407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:Q,6812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:A,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:D,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCO,2564
ADC_CLK_obuf/U0/U_IOENFF:A,
ADC_CLK_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:A,10638
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:B,11647
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:Y,10638
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:A,9023
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:B,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:Y,8990
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:A,2683
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:B,2058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:C,4749
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:D,4444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:Y,2058
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_1[0]:A,10928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_1[0]:B,10676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_1[0]:C,8546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_1[0]:D,7035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_1[0]:Y,7035
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:CLK,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:Q,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:A,7411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:Y,7411
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:CLK,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:D,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:Q,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:A,7628
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:B,6919
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:D,7910
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:Y,6919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:CLK,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:Q,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:B,11490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:C,11550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPB,11490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPC,11550
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:A,3174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:B,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:C,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:A,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:B,3200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:C,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:D,2864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:FCO,2779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_313_i:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_313_i:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_313_i:C,8317
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_313_i:D,10366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_313_i:Y,8317
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:A,3973
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:B,3368
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:C,6045
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:D,5732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:Y,3368
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:A,1944
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:B,3026
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCI,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCO,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:A,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:Y,1659
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m3[0]:A,8478
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m3[0]:B,7530
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m3[0]:C,9618
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m3[0]:Y,7530
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:A,3174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:B,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:C,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:FCO,2779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:A,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:Y,10703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:B,8928
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:FCI,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:FCO,8852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:S,8909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:CLK,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:Q,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:CLK,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:Q,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:A,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:D,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:FCO,2560
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:A,5110
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:B,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:C,3840
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:D,4264
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:Y,3840
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:CLK,3181
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:Q,3181
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:CLK,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:Q,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:A,10639
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:B,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:C,6817
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:D,6798
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:Y,6798
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:D,11601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:EN,9055
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:CO,1659
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:FCI,1659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:C,11803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPC,11803
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2_1:A,2956
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2_1:B,4514
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2_1:C,2998
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_2_1:Y,2956
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:CLK,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:D,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:Q,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:A,11821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:C,9446
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:D,10380
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:Y,9446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:Y,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:B,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:C,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPB,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:A,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCO,2564
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_4L5:A,4963
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_4L5:B,2572
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_4L5:C,4866
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_4L5:D,5619
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_4L5:Y,2572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:A,7512
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:B,7407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:C,4196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:D,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:Y,3847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:A,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:B,3217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:C,3127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:D,2881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCO,2779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:A,9420
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:B,7247
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:D,9502
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:Y,7247
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:CLK,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:Q,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA_i_m3[6]:A,8690
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA_i_m3[6]:B,8583
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA_i_m3[6]:C,8300
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA_i_m3[6]:Y,8300
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_0[2]:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_0[2]:B,10835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_0[2]:C,9606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_0[2]:D,10604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a3_0[2]:Y,9606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:A,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:B,10157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:C,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:D,9814
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:Y,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21_FCINST1:CO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21_FCINST1:FCI,2564
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:A,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:B,6798
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:D,6928
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:Y,6798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:A,1254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:B,2293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:C,4960
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:D,4655
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:Y,1254
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNITPAU:A,8561
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNITPAU:B,7939
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNITPAU:C,6649
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNITPAU:D,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNITPAU:Y,5556
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:CLK,8268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:D,9259
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:Q,8268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:CLK,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:Q,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:CLK,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:Q,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:C,5017
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:IPC,5017
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:A,10313
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:B,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:Y,5556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:CLK,4815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:D,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:Q,4815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:CLK,7282
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:D,11335
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:EN,6882
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:Q,7282
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:CLK,9412
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:D,10353
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:EN,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:Q,9412
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:CLK,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:Q,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:A,2530
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:B,1905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:C,4596
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:D,4291
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:Y,1905
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14_0:A,5036
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14_0:B,5068
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14_0:Y,5036
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:A,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:B,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:C,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:Y,3847
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:CLK,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:EN,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:Q,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_2:A,4403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_2:B,4336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_2:C,10547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_2:D,4335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_2:Y,4335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:A,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:D,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:A,5640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:B,5015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:C,7706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:D,7401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:Y,5015
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:A,3117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:B,996051
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:Y,2779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:CO,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:FCI,2570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:A,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:D,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:A,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:B,4470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:C,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:Y,1662
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:CLK,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:D,8468
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:Q,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:A,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:B,996212
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:Y,2928
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:CLK,2788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:D,9076
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:EN,9141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:Q,2788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:A,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:B,3217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:C,3127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:D,2881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:FCO,2779
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m69_0:A,5752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m69_0:B,5692
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m69_0:C,5535
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m69_0:Y,5535
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:A,6844
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:B,6637
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:Y,6637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:A,5475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:B,11627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:Y,5475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:A,1135
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:B,2180
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:C,4841
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:D,4536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:Y,1135
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:A,2785
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:B,2166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:C,4841
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:D,4536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:Y,2166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:A,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:B,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:C,6269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:D,5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:Y,5994
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m55_e_0:A,10806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m55_e_0:B,9593
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m55_e_0:C,10668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m55_e_0:Y,9593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:CLK,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:Q,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:A,10604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:B,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:C,9509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:D,10293
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:Y,9509
PWM_obuf[0]/U0/U_IOOUTFF:A,
PWM_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:A,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:B,3200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:C,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:D,2864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:A,10539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:B,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:Y,10532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:A,10235
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:C,4119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:D,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:Y,3997
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:CLK,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:D,10676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:EN,7115
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:Q,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:A,4401
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:B,4198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:C,4826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:D,5187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:Y,4198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:A,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:D,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:FCO,2560
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_1:A,9623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_1:B,10785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_1:Y,9623
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[13]:A,3330
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[13]:B,3037
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[13]:C,4264
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[13]:D,5328
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[13]:Y,3037
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[3],11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[4],10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[5],10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[6],10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[0],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[1],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[2],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[3],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[4],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[5],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[6],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[7],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_CLK,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_EN,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[3],13125
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[4],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[6],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[0],11826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[1],11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[2],11736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[3],11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[4],11798
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[5],11803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[6],11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[7],11807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WEN,10352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:A,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:B,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:C,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:Y,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:CLK,8474
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:D,11236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:EN,6635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:Q,8474
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_N_2L1:A,4486
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_N_2L1:B,4355
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_N_2L1:C,4335
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_N_2L1:D,3971
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_N_2L1:Y,3971
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:CLK,6946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:D,8442
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:Q,6946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:A,3117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:B,995937
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:Y,2779
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:CLK,9550
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:D,11326
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:Q,9550
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:CLK,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:D,8020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:Q,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:CLK,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:EN,7131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:Q,3488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:A,11906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:Y,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:B,996394
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:S,996177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:CLK,1754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:Q,1754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen:A,7139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen:B,9610
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen:Y,7139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:EN,5475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:IPENn,5475
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:A,11775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:Y,11775
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:A,10274
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:B,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:C,10160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:D,10003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:Y,8889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:A,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:D,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCO,2560
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:CLK,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:D,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:Q,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:CLK,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:Q,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:C,10353
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:Y,10353
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:A,5404
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:B,4779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:C,7470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:D,7165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:Y,4779
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:C,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:Y,5424
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_0_sqmuxa_1[0]:A,10568
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_0_sqmuxa_1[0]:B,5205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_0_sqmuxa_1[0]:C,4124
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_0_sqmuxa_1[0]:Y,4124
SPISCLK0_obuf/U0/U_IOOUTFF:A,
SPISCLK0_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:CLK,3111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:Q,3111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_0_1[3]:A,7013
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_0_1[3]:B,8243
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_0_1[3]:C,6665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_0_1[3]:D,6784
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_0_1[3]:Y,6665
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:A,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:B,10594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:C,9335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:Y,9335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:CLK,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:D,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:Q,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_42_0_i:A,10779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_42_0_i:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_42_0_i:Y,10779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:CLK,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:Q,3015
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:B,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:D,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:Y,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2_0[7]:A,3941
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2_0[7]:B,4527
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2_0[7]:Y,3941
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[4],8936
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[5],8826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[6],8427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[7],8492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[8],8552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[0],8520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[10],8586
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[11],8547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[12],8492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[13],8498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[14],8507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[15],8490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[1],8456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[2],8461
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[3],8586
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[4],8581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[5],8494
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[6],8490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[7],8427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[8],8649
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[9],8541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[4],12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[5],12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[6],12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[7],12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[8],12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[10],13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[11],13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[12],13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[13],12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[14],12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[15],12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[8],13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[9],13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WEN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:CLK,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:D,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:Q,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_4[5]:A,4772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_4[5]:B,3654
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_4[5]:C,4908
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_4[5]:D,4669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CoreAPB3_0_APBmslave4_PRDATA_m_4[5]:Y,3654
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:A,996225
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:B,3019
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:Y,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:CLK,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:D,11586
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:Q,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:A,11867
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:Y,11839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:CLK,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:Q,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:B,996059
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:S,996070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata_0:A,3685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata_0:B,3625
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata_0:C,3447
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata_0:Y,3447
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:CLK,3062
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:Q,3062
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_9:A,8494
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_9:B,7220
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_9:C,6725
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_9:Y,6725
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[1]:A,4478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[1]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[1]:Y,4478
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:A,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:B,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:C,3144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:D,2898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:CLK,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:Q,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:CLK,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:Q,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SLn,
PWM_obuf[5]/U0/U_IOOUTFF:A,
PWM_obuf[5]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:CLK,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:Q,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SLn,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:CLK,8056
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:D,11393
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:Q,8056
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:SLn,
SF2_MSS_sys_sb_0/OR2_1/U0:A,
SF2_MSS_sys_sb_0/OR2_1/U0:B,
SF2_MSS_sys_sb_0/OR2_1/U0:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:B,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:C,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPB,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,1298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,4193
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,1298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,4193
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:A,10215
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:B,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:Y,5556
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,6815
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,6815
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:A,9195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:B,8891
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:C,8355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:Y,8355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:C,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:Y,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:A,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:D,2602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:FCO,2564
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:A,10506
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:B,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:Y,5556
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:CLK,8570
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:D,11577
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:Q,8570
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:CLK,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:Q,2640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:A,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:B,7628
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:C,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:D,9691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:Y,7628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:CLK,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:D,11437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:Q,2662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0[18]:A,7084
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0[18]:B,9369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0[18]:C,6797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0[18]:Y,6797
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:A,11775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:Y,11775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:CLK,4564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:D,5544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:Q,4564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[5]:A,7761
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[5]:B,9522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[5]:C,3654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[5]:D,4774
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[5]:Y,3654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:A,804
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:B,755
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:C,643
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:D,514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:Y,514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:A,8664
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:B,8527
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:C,8629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:D,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:Y,4935
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_0:A,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_0:B,9480
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_0:C,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_0:D,9177
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_0:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_0:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m3_4_wmux_0:Y,8162
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:C,4611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:IPC,4611
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:IPC,
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:A,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:Y,11721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[6]:A,8406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[6]:B,8315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[6]:C,3998
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[6]:D,3824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1_0[6]:Y,3824
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:A,5548
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:B,4923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:C,7614
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:D,7309
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:Y,4923
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:C,13111
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:IPC,13111
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:A,11829
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:C,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:D,9921
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:Y,5671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:A,5365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:B,3163
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:C,6998
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:Y,3163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:CLK,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:Q,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1:A,10676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1:B,9105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1:C,5909
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1:D,4133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1:Y,4133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:CLK,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:D,9497
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:Q,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2[0]:A,6356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2[0]:B,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2[0]:C,6212
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2[0]:Y,3551
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[0]:A,8443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[0]:B,7644
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[0]:C,11726
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[0]:D,10617
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[0]:Y,7644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:B,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:Y,11739
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_2[3]:A,9366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_2[3]:B,8196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_2[3]:C,9287
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_2[3]:Y,8196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:CLK,10337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:D,10632
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:Q,10337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:A,3117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:B,996070
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:Y,2779
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_0_sqmuxa_3:A,8191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_0_sqmuxa_3:B,8166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_0_sqmuxa_3:Y,8166
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:CLK,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:Q,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:CLK,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:Q,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:CLK,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:D,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:Q,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_1:A,3024
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_1:B,3013
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_1:Y,3013
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:A,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:B,4470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:C,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:Y,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:A,897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:B,1942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:C,4603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:D,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:Y,897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:CLK,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:D,10599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:Q,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIS1V7[5]:A,5787
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIS1V7[5]:B,5493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIS1V7[5]:C,2150
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIS1V7[5]:Y,2150
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:S,996158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:B,996185
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:S,996288
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:CLK,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:Q,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:A,4611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:B,3410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:C,5868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:D,4360
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:Y,3410
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:CO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:CLK,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:Q,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:CLK,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:Q,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:D,9615
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1_0[3]:A,8327
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1_0[3]:B,5719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1_0[3]:C,8198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1_0[3]:D,8078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1_0[3]:Y,5719
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:CLK,9295
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:D,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:Q,9295
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:CLK,10710
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:D,3200
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:Q,10710
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:CLK,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:Q,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI78GE2[3]:A,8537
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI78GE2[3]:B,8404
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI78GE2[3]:C,6024
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI78GE2[3]:Y,6024
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:B,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:C,10502
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:D,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:Y,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:A,11802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:B,9540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:C,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:Y,9363
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0:A,8670
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0:B,8579
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0:Y,8579
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:B,8348
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:D,5636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:Y,5628
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:A,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:B,5928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:D,6706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:Y,5772
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:CLK,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:D,8292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:Q,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_a2_RNIEBSL:A,6696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_a2_RNIEBSL:B,7107
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_a2_RNIEBSL:Y,6696
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[4]:A,8630
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[4]:B,8523
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[4]:C,8269
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[4]:Y,8269
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:CLK,10536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:D,9446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:Q,10536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a4_3:A,10813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a4_3:B,10771
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a4_3:C,10612
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a4_3:D,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a4_3:Y,10548
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:A,3225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:B,3166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:C,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:D,2830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:CLK,7097
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:D,4166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:Q,7097
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:CLK,3249
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:Q,3249
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[1]:A,1254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[1]:B,4218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[1]:Y,1254
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:C,12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:IPC,12979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:CLK,5424
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:D,7868
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:Q,5424
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:CLK,9732
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:D,5562
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:Q,9732
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_am:A,6552
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_am:B,6499
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_am:C,2192
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_am:D,1860
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_am:Y,1860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:B,11835
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:C,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:D,11630
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:Y,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNINNKV3[2]:A,6942
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNINNKV3[2]:B,5837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNINNKV3[2]:C,3090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNINNKV3[2]:Y,3090
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:A,996234
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:B,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:Y,2830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:A,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:B,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:C,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:D,2847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:A,10467
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:B,9116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:C,10423
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:D,10277
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:Y,9116
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:A,2821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:B,7675
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:Y,2821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_27:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:A,10475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:B,9240
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:C,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:Y,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:C,11339
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPC,11339
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:D,11554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:CLK,10505
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:D,11335
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:EN,7805
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:Q,10505
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_3[3]:A,7540
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_3[3]:B,7836
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_3[3]:C,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_3[3]:Y,6867
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:CLK,1944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:Q,1944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:EN,10267
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:CLK,1906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:Q,1906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:CLK,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:Q,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:CLK,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:D,9405
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:EN,10267
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:Q,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:CLK,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:Q,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:CLK,9770
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:D,11335
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:EN,6637
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:Q,9770
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:CLK,3232
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:Q,3232
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:CLK,5965
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:D,11391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:EN,7388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:Q,5965
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:CLK,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:Q,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2:A,6941
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2:B,6877
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2:C,6828
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2:D,6736
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2:Y,6736
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SLn,
ADC_RST_obuf/U0/U_IOOUTFF:A,
ADC_RST_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:A,628
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:B,658
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:C,2979
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:D,2805
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:Y,628
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:CLK,7178
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:EN,9218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:Q,7178
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:A,10313
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:B,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:Y,5556
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:CLK,5558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:D,6685
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:Q,5558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:A,10837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:B,10746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:C,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:Y,10693
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:A,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:D,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:B,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:C,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPB,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:CLK,9428
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:D,5562
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:Q,9428
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:A,11937
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:B,10619
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:C,10591
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:D,10434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:Y,10434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:CLK,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:Q,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,6712
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:B,6696
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,6712
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,6696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:CLK,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:Q,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:A,11945
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:B,10651
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:C,10531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:D,10434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:Y,10434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:B,9423
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:C,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:Y,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:D,10685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:EN,8257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:CLK,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:D,10434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:EN,10267
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:Q,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_1:A,9472
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_1:B,8871
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_1:C,6882
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_1:Y,6882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1:A,5736
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1:B,5465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1:C,4135
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1:D,3925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1:Y,3925
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:A,3191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:B,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:C,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:D,2796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_0[7]:A,7605
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_0[7]:B,7557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_0[7]:Y,7557
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:A,1254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:B,7876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:C,3163
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:D,4017
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:Y,1254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:CLK,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:EN,10515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:Q,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:A,5163
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:B,7282
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:C,3812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:D,4340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:Y,3812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:CLK,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:D,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:Q,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0:A,6946
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0:B,7047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0:C,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0:D,4600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0:Y,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[1]:A,10582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[1]:B,10376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[1]:C,7919
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[1]:D,7459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0[1]:Y,7459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:B,9478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:Y,8466
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:A,4894
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:B,4601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:C,8957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:D,8837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:Y,4601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:A,4387
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:B,3871
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:C,2951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:D,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:Y,2951
PWM_obuf[6]/U0/U_IOENFF:A,
PWM_obuf[6]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:A,4061
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:B,9567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:C,4454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:Y,4061
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_4:A,9487
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_4:B,9431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a3_0_4:Y,9431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:CLK,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:EN,6926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:Q,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:A,5549
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:B,4924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:C,7615
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:D,7310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:Y,4924
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:CLK,11734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:D,8317
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:Q,11734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:A,3191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:B,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:C,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:D,2796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:FCO,2779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:A,10764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:B,10714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:Y,10714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a5[3]:A,10790
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a5[3]:B,9345
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a5[3]:C,8019
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a5[3]:D,7223
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_a5[3]:Y,7223
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_o2_0:A,8224
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_o2_0:B,8168
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_o2_0:Y,8168
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:A,2990
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:B,995793
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCO,2838
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:CLK,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:Q,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[0]:A,4424
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[0]:B,9428
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[0]:C,4006
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[0]:D,4174
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[0]:Y,4006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:CLK,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:D,8947
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:Q,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:CLK,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:Q,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:CLK,9808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:D,11216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:EN,6635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:Q,9808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
TX_obuf/U0/U_IOOUTFF:A,
TX_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:A,10572
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:B,9343
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:C,9305
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:D,7788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:Y,7788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:CLK,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:D,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:Q,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:CLK,8576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:D,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:EN,9452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:Q,8576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:A,857
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:B,808
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:C,696
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:D,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:Y,567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:A,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:D,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCO,2564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:A,7797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:B,11816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:D,6622
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:Y,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree_RNO:A,11691
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree_RNO:Y,11691
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:CLK,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:Q,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:B,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:C,5407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:Y,5407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:A,5408
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:B,5332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:C,1135
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:D,2047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:Y,1135
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:CLK,5763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:Q,5763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:EN,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:A,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:D,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:A,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:D,2645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:CLK,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:Q,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:CLK,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:EN,5956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:Q,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:CLK,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:D,11741
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:Q,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_bm:A,6630
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_bm:B,4438
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_bm:C,8244
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m7_i_m4_bm:Y,4438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:B,7722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:FCI,7286
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:FCO,7336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:S,7286
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:A,981
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:B,859
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:C,860
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:D,718
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:Y,718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:A,3034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:D,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCO,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:A,3191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:B,3132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:C,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:D,2796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCO,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:CLK,7605
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:EN,9220
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:Q,7605
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:CLK,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:Q,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1_i_o3_i_o2:A,6963
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1_i_o3_i_o2:B,6907
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1_i_o3_i_o2:C,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1_i_o3_i_o2:Y,6673
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:CLK,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:Q,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:A,5783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:B,5702
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:C,1510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:D,2422
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:Y,1510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:A,5610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:B,4985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:C,7676
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:D,7371
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:Y,4985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:A,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:D,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:FCO,2560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:CLK,9401
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:D,10713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:Q,9401
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:A,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:B,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:C,10555
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:D,10437
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:Y,9408
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:CLK,1792
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:Q,1792
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:CLK,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:Q,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:CLK,8219
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:D,9403
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:Q,8219
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:CO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:FCI,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:CLK,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:Q,2621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i_a2[3]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i_a2[3]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i_a2[3]:C,11585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i_a2[3]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i_a2[3]:Y,11520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:IPENn,
SPISDO0_obuf/U0/U_IOPAD:D,
SPISDO0_obuf/U0/U_IOPAD:E,
SPISDO0_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[2]:A,10779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[2]:B,8063
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[2]:C,6727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[2]:Y,6727
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[0]:A,2294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[0]:B,2192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[0]:C,5144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[0]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[0]:Y,2192
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:B,11555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:C,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:D,11198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:S,8754
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:A,996187
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:B,3019
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:Y,2779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:A,2108
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:B,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:C,1933
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:D,628
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:Y,628
SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:A,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:B,4470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:C,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:Y,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:A,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:D,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:FCO,2560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:B,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:C,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPB,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:CLK,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:Q,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:B,7018
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:D,5544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:Y,5544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:CLK,7964
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:D,2972
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:Q,7964
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:A,3293
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:B,6809
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:C,1510
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:D,3169
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:Y,1510
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:A,10567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:B,10469
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:C,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:Y,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:A,10807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:B,11839
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:C,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:D,10060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:Y,5671
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:CLK,10160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:D,12930
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:Q,10160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:A,8154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:B,8071
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:C,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:D,7910
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:Y,6897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:A,1860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:B,2905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:C,5566
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:D,5261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:Y,1860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:A,8442
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:Y,8442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:C,12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:IPC,12957
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:C,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPC,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o3:A,10440
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o3:B,10407
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o3:C,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o3:D,8092
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o3:Y,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_0:A,4719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_0:B,9282
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_0:Y,4719
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:A,5555
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:B,4930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:C,7617
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:D,7312
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:Y,4930
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:A,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:Y,10703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:B,4323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:C,4593
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPB,4323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPC,4593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:CLK,3077
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:Q,3077
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:C,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:Y,5424
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:CLK,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:EN,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:Q,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:CLK,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:D,11289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:Q,3129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:A,11775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:Y,11775
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:A,9237
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:B,9146
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:C,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:D,9141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:Y,9141
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:CO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:FCI,2560
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:A,2672
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:B,2047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:C,4738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:D,4433
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:Y,2047
SPISS1_obuf/U0/U_IOOUTFF:A,
SPISS1_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:CLK,1773
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:EN,2763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:Q,1773
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:B,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:C,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPB,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:C,5207
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:IPC,5207
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:B,996154
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:S,995975
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:CLK,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:Q,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_2:A,5827
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_2:B,5187
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_2:C,897
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_2:D,3812
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m8_0_2:Y,897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
GPIO_OUT_obuf[1]/U0/U_IOENFF:A,
GPIO_OUT_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:CLK,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:D,9609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:Q,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un26_sdao_int_0_a2:A,7195
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un26_sdao_int_0_a2:B,7259
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un26_sdao_int_0_a2:C,7192
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un26_sdao_int_0_a2:Y,7192
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa_0_a2:A,3997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa_0_a2:B,9367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa_0_a2:C,4795
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa_0_a2:Y,3997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:SLn,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:A,996158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:B,2830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:Y,2830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:A,4605
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:B,5624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:C,8325
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:D,8040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:Y,4605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:B,1659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:D,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:Y,1659
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_5[7]:A,4772
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_5[7]:B,4624
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_5[7]:C,10526
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_5[7]:D,4516
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_5[7]:Y,4516
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:CLK,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:Q,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:B,996223
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:S,996250
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m43:A,10788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m43:B,10673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m43:Y,10673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:A,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:Y,10703
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:D,11369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:CLK,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:Q,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:A,6934
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:B,9467
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:C,3082
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:D,5630
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:Y,3082
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:B,996166
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:S,996297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:CLK,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:Q,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:A,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:B,10578
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:Y,8226
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:B,8117
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:C,6536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:Y,5518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:CLK,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:Q,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:A,4879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:B,5924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:C,8585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:D,8280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:Y,4879
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:A,3397
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:B,4416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:C,7129
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:D,6816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:Y,3397
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:CLK,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:D,11505
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:EN,5849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:Q,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:A,9405
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:B,10647
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:Y,9405
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:CLK,10709
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:Q,10709
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m24:A,10769
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m24:B,10698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m24:C,10609
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m24:D,10491
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m24:Y,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:A,5835
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:B,5490
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:C,3460
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:D,4240
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:Y,3460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:CLK,8546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:D,10564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:Q,8546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:A,1663
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:B,1058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:C,3719
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:D,3414
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:Y,1058
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:A,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:B,11816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:Y,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D,10703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:EN,10267
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:A,3006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:D,2611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCO,2560
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:A,764
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:B,688
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:C,628
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:Y,628
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_0:A,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_0:B,6879
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_0:Y,6879
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,1135
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,2821
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,1135
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,2821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:CLK,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:D,11346
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:EN,6979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:Q,2628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[0]:A,2797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[0]:B,2192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[0]:C,4853
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[0]:D,4548
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[0]:Y,2192
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o5_0[12]:A,5424
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o5_0[12]:B,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o5_0[12]:C,5494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o5_0[12]:Y,4477
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:CLK,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:Q,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:CLK,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:D,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:Q,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:C,5424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:Y,5424
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:CLK,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:Q,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:A,11790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:B,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:D,4267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:Y,4267
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:CLK,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:D,11775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:Q,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_p1:A,6061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_p1:B,5967
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_p1:Y,5967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:A,11807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:B,11947
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:Y,11807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:CLK,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:D,11424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:EN,5902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:Q,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:A,4376
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:B,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:C,2972
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:D,4122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:Y,2972
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:C,11898
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPC,11898
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:A,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:B,996231
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:Y,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:CLK,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:Q,2583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:A,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:B,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:C,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:D,2847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:A,10256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:B,3045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCI,3003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCO,3003
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:CLK,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:D,5518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:Q,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:CLK,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:D,11393
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:EN,7830
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:Q,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:CLK,567
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:D,5556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:Q,567
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:A,996263
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:B,3019
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:C,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:Y,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:A,3407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:B,4452
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:C,7113
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:D,6808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:Y,3407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_0_0_0:A,5590
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_0_0_0:B,8250
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_0_0_0:Y,5590
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:A,8487
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:B,8437
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:C,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:Y,8226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:A,4970
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:B,4879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:C,7846
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:Y,4879
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:B,6930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:C,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:D,5633
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:Y,5628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:A,4735
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:B,5780
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:C,8441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:D,8136
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:Y,4735
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:A,4923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:B,5968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:C,8629
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:D,8324
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:Y,4923
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:CLK,7094
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:EN,6895
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:Q,7094
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:D,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_sqmuxa_0_a5:A,9377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_sqmuxa_0_a5:B,9425
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_sqmuxa_0_a5:Y,9377
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_RNIGQST2[2]:A,3354
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_RNIGQST2[2]:B,897
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_RNIGQST2[2]:C,6807
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_RNIGQST2[2]:D,3589
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_RNIGQST2[2]:Y,897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:CLK,7788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:D,9332
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:Q,7788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3[0]:A,9416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3[0]:B,8185
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3[0]:C,7919
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3[0]:Y,7919
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:A,4898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:B,5943
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:C,8604
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:D,8299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:Y,4898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:A,11937
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:Y,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:C,10555
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:D,4241
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:Y,4241
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ALn,3143
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:CLK,3147
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:EN,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:Q,3147
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:CLK,4705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:D,5628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:Q,4705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:B,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:C,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPB,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m10:A,10735
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m10:B,10651
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m10:Y,10651
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:A,10215
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:B,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:Y,5701
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,1343
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,3037
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,1343
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,3037
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:A,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:B,9364
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:Y,9364
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:CLK,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:Q,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:CLK,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:D,8205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:Q,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:CLK,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:Q,3053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[10]:A,4605
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[10]:B,6810
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[10]:C,4260
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[10]:D,4167
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[10]:Y,4167
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:A,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:B,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:C,9502
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:Y,9502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:A,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:D,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:A,3498
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:B,3407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:C,6374
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:Y,3407
GPIO_IN_ibuf[0]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[0]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267:A,9601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267:B,6951
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267:C,10427
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267:Y,6951
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:CLK,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:EN,7070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:Q,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:CLK,7092
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:EN,6895
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:Q,7092
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:A,10596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:B,10473
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:C,7539
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:D,6622
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:Y,6622
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:A,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:D,2679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCO,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:CLK,7267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:EN,6109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:Q,7267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:A,5014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:B,4923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:C,7890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:Y,4923
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:CLK,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:EN,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:Q,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:CLK,7910
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:D,7011
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:Q,7910
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:CLK,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:Q,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:B,10801
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:C,10379
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPB,10801
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPC,10379
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:CLK,7281
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:D,10350
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:Q,7281
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:D,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:E,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:B,9552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:C,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:Y,9552
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:A,4989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:B,4898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:C,7865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:Y,4898
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:A,3033
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:B,996011
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:C,995921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:D,2638
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCI,2570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCO,2570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_4_1[2]:A,9508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_4_1[2]:B,9444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_4_1[2]:C,6617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_4_1[2]:Y,6617
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_2[7]:A,9677
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_2[7]:B,9593
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_2[7]:Y,9593
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3_1:A,10672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3_1:B,10688
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3_1:C,10565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3_1:Y,10565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_41_0_i:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_41_0_i:B,10681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_41_0_i:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_41_0_i:Y,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:C,9348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:D,8184
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:Y,8184
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:A,3174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:B,3115
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:C,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:D,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:FCO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:A,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:D,2594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:FCI,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:FCO,2560
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:A,10650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:B,10667
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:Y,10650
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:B,996356
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:S,996215
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:A,6904
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:B,3397
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:C,3013
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:D,1343
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:Y,1343
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:B,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:C,13125
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPB,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPC,13125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:D,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:A,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:B,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:C,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:D,2847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:FCO,2779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:A,6790
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,6790
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:A,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:D,2659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:FCO,2564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:CLK,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:Q,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_5:A,8541
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_5:B,7235
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_5:C,6740
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_5:Y,6740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:CLK,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:D,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:Q,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:CLK,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:Q,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0_RNI85HK[2]:A,4808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0_RNI85HK[2]:B,3589
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0_RNI85HK[2]:C,5878
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0_RNI85HK[2]:Y,3589
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:A,2933
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:B,995742
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCI,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCO,2838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4:A,4959
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4:B,4911
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4:C,4815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4:D,4705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_a2_0_a4:Y,4705
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2:A,5538
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2:B,5786
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2:C,4376
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2:D,3335
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2:Y,3335
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_6L11:A,3559
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_6L11:B,1786
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_6L11:C,6593
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_6L11:D,4481
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_6L11:Y,1786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:A,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:B,3149
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:C,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:D,2813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCI,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCO,2779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m36:A,10796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m36:B,10681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/m36:Y,10681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:CLK,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:D,11392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:EN,5757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:Q,3040
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:A,2835
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:B,2210
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:C,4901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:D,4596
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:Y,2210
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3[1]:A,5204
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3[1]:B,7297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3[1]:C,3934
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3[1]:D,4358
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m3[1]:Y,3934
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:B,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:C,11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPB,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPC,11078
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21_FCINST1:CO,2779
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21_FCINST1:FCI,2779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:A,7384
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:C,7916
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:Y,7384
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:CLK,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:D,11631
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:Q,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:C,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:Y,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0[2]:A,5513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0[2]:B,6364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0[2]:C,3589
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0[2]:D,4159
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_0[2]:Y,3589
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:CLK,9868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:D,11216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:EN,6735
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:Q,9868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:SLn,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[11]:A,7805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[11]:B,7707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[11]:C,10571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[11]:D,10398
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[11]:Y,7707
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:A,4248
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:B,3623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:C,6314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:D,6009
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:Y,3623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_d_0[4]:A,1510
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_d_0[4]:B,4233
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_d_0[4]:Y,1510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:A,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:D,2697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:FCI,2564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:FCO,2564
DEVRST_N,
SCL<0>,
SDA<0>,
GPIO_IN<0>,
GPIO_IN<1>,
GPIO_IN<2>,
RX,
SPISDI0,
SPISDI1,
SPI_0_CLK_F2M,
SPI_0_DI_F2M,
SPI_0_SS0_F2M,
ADC_CLK,
ADC_RST,
GPIO_OUT<0>,
GPIO_OUT<1>,
GPIO_OUT<2>,
PWM<0>,
PWM<1>,
PWM<2>,
PWM<3>,
PWM<4>,
PWM<5>,
PWM<6>,
PWM<7>,
SPISCLK0,
SPISCLK1,
SPISDO0,
SPISDO1,
SPISS0,
SPISS1,
SPI_0_CLK_M2F,
SPI_0_DO_M2F,
SPI_0_SS0_M2F,
SPI_0_SS0_M2F_OE,
SPI_0_SS1_M2F,
SPI_0_SS2_M2F,
SPI_0_SS3_M2F,
SPI_0_SS4_M2F,
TX,
