Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Oct 22 19:22:32 2017
| Host         : DESKTOP-9UFTEMN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_elevator_control_control_sets_placed.rpt
| Design       : lab8_elevator_control
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------+----------------------+------------------+----------------+
|          Clock Signal         |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------+----------------------+------------------+----------------+
|  SSD/XLXI_10/XLXI_76/XLXN_116 |                      |                      |                1 |              2 |
|  clk_IBUF_BUFG                | counter2[27]_i_2_n_0 | counter2[27]_i_1_n_0 |               13 |             28 |
|  clk_IBUF_BUFG                | counter[27]_i_2_n_0  | counter[27]_i_1_n_0  |               12 |             28 |
|  clk_IBUF_BUFG                |                      |                      |               39 |             63 |
+-------------------------------+----------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


