Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Apr 11 14:30:31 2023
| Host         : DESKTOP-BP3BTNT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    19          
TIMING-18  Warning           Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (15)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: divider/outClock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.036        0.000                      0                  398        0.076        0.000                      0                  398        4.500        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.036        0.000                      0                  398        0.076        0.000                      0                  398        4.500        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 1.364ns (17.869%)  route 6.269ns (82.131%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X1Y54          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDSE (Prop_fdse_C_Q)         0.419     5.747 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=13, routed)          1.056     6.802    countSort/thirdCounter/thirdIterator[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.296     7.098 f  countSort/thirdCounter/outReg[29]_i_3/O
                         net (fo=1, routed)           0.570     7.669    countSort/thirdCounter/outReg[29]_i_3_n_0
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.124     7.793 r  countSort/thirdCounter/outReg[29]_i_2/O
                         net (fo=34, routed)          1.105     8.897    countSort/thirdCounter/outReg[29]_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.021 r  countSort/thirdCounter/count[63]_i_29/O
                         net (fo=1, routed)           0.799     9.820    countSort/thirdCounter/count[63]_i_29_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.944 r  countSort/thirdCounter/count[63]_i_14/O
                         net (fo=4, routed)           1.094    11.038    countSort/thirdCounter/count[63]_i_14_n_0
    SLICE_X7Y53          LUT3 (Prop_lut3_I1_O)        0.124    11.162 r  countSort/thirdCounter/outReg[31]_i_6/O
                         net (fo=24, routed)          0.848    12.011    countSort/thirdCounter/outReg[31]_i_6_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.153    12.164 r  countSort/thirdCounter/outReg[28]_i_1/O
                         net (fo=2, routed)           0.797    12.961    countSort/thirdCounter_n_98
    SLICE_X6Y53          FDRE                                         r  countSort/outReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.603    15.026    countSort/clock_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  countSort/outReg_reg[12]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y53          FDRE (Setup_fdre_C_D)       -0.252    14.997    countSort/outReg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 1.363ns (18.108%)  route 6.164ns (81.892%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X1Y54          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDSE (Prop_fdse_C_Q)         0.419     5.747 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=13, routed)          1.056     6.802    countSort/thirdCounter/thirdIterator[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.296     7.098 f  countSort/thirdCounter/outReg[29]_i_3/O
                         net (fo=1, routed)           0.570     7.669    countSort/thirdCounter/outReg[29]_i_3_n_0
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.124     7.793 r  countSort/thirdCounter/outReg[29]_i_2/O
                         net (fo=34, routed)          1.105     8.897    countSort/thirdCounter/outReg[29]_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.021 r  countSort/thirdCounter/count[63]_i_29/O
                         net (fo=1, routed)           0.799     9.820    countSort/thirdCounter/count[63]_i_29_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.944 r  countSort/thirdCounter/count[63]_i_14/O
                         net (fo=4, routed)           1.094    11.038    countSort/thirdCounter/count[63]_i_14_n_0
    SLICE_X7Y53          LUT3 (Prop_lut3_I1_O)        0.124    11.162 r  countSort/thirdCounter/outReg[31]_i_6/O
                         net (fo=24, routed)          0.859    12.022    countSort/thirdCounter/outReg[31]_i_6_n_0
    SLICE_X7Y52          LUT5 (Prop_lut5_I3_O)        0.152    12.174 r  countSort/thirdCounter/outReg[30]_i_1/O
                         net (fo=2, routed)           0.681    12.855    countSort/thirdCounter_n_93
    SLICE_X7Y51          FDRE                                         r  countSort/outReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.604    15.027    countSort/clock_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  countSort/outReg_reg[14]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.283    14.967    countSort/outReg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 1.595ns (21.279%)  route 5.901ns (78.721%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X1Y54          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDSE (Prop_fdse_C_Q)         0.419     5.747 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=13, routed)          1.056     6.802    countSort/thirdCounter/thirdIterator[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.296     7.098 f  countSort/thirdCounter/outReg[29]_i_3/O
                         net (fo=1, routed)           0.570     7.669    countSort/thirdCounter/outReg[29]_i_3_n_0
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.124     7.793 r  countSort/thirdCounter/outReg[29]_i_2/O
                         net (fo=34, routed)          1.105     8.897    countSort/thirdCounter/outReg[29]_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.021 r  countSort/thirdCounter/count[63]_i_29/O
                         net (fo=1, routed)           0.799     9.820    countSort/thirdCounter/count[63]_i_29_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.944 r  countSort/thirdCounter/count[63]_i_14/O
                         net (fo=4, routed)           0.869    10.813    countSort/thirdCounter/count[63]_i_14_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.150    10.963 f  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=40, routed)          1.011    11.975    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.358    12.333 r  countSort/thirdCounter/outReg[31]_i_2/O
                         net (fo=2, routed)           0.491    12.823    countSort/thirdCounter_n_97
    SLICE_X7Y50          FDRE                                         r  countSort/outReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.604    15.027    countSort/clock_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  countSort/outReg_reg[31]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)       -0.275    14.975    countSort/outReg_reg[31]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -12.823    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 1.569ns (20.766%)  route 5.987ns (79.234%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X1Y54          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDSE (Prop_fdse_C_Q)         0.419     5.747 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=13, routed)          1.056     6.802    countSort/thirdCounter/thirdIterator[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.296     7.098 f  countSort/thirdCounter/outReg[29]_i_3/O
                         net (fo=1, routed)           0.570     7.669    countSort/thirdCounter/outReg[29]_i_3_n_0
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.124     7.793 r  countSort/thirdCounter/outReg[29]_i_2/O
                         net (fo=34, routed)          1.105     8.897    countSort/thirdCounter/outReg[29]_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.021 r  countSort/thirdCounter/count[63]_i_29/O
                         net (fo=1, routed)           0.799     9.820    countSort/thirdCounter/count[63]_i_29_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.944 r  countSort/thirdCounter/count[63]_i_14/O
                         net (fo=4, routed)           0.869    10.813    countSort/thirdCounter/count[63]_i_14_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.150    10.963 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=40, routed)          0.952    11.916    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.332    12.248 r  countSort/thirdCounter/outReg[3]_i_1/O
                         net (fo=4, routed)           0.636    12.883    countSort/thirdCounter_n_4
    SLICE_X4Y52          FDRE                                         r  countSort/outReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.604    15.027    countSort/clock_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  countSort/outReg_reg[0]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y52          FDRE (Setup_fdre_C_CE)      -0.205    15.045    countSort/outReg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 1.569ns (20.766%)  route 5.987ns (79.234%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X1Y54          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDSE (Prop_fdse_C_Q)         0.419     5.747 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=13, routed)          1.056     6.802    countSort/thirdCounter/thirdIterator[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.296     7.098 f  countSort/thirdCounter/outReg[29]_i_3/O
                         net (fo=1, routed)           0.570     7.669    countSort/thirdCounter/outReg[29]_i_3_n_0
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.124     7.793 r  countSort/thirdCounter/outReg[29]_i_2/O
                         net (fo=34, routed)          1.105     8.897    countSort/thirdCounter/outReg[29]_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.021 r  countSort/thirdCounter/count[63]_i_29/O
                         net (fo=1, routed)           0.799     9.820    countSort/thirdCounter/count[63]_i_29_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.944 r  countSort/thirdCounter/count[63]_i_14/O
                         net (fo=4, routed)           0.869    10.813    countSort/thirdCounter/count[63]_i_14_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.150    10.963 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=40, routed)          0.952    11.916    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.332    12.248 r  countSort/thirdCounter/outReg[3]_i_1/O
                         net (fo=4, routed)           0.636    12.883    countSort/thirdCounter_n_4
    SLICE_X4Y52          FDRE                                         r  countSort/outReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.604    15.027    countSort/clock_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  countSort/outReg_reg[1]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y52          FDRE (Setup_fdre_C_CE)      -0.205    15.045    countSort/outReg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 1.569ns (20.766%)  route 5.987ns (79.234%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X1Y54          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDSE (Prop_fdse_C_Q)         0.419     5.747 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=13, routed)          1.056     6.802    countSort/thirdCounter/thirdIterator[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.296     7.098 f  countSort/thirdCounter/outReg[29]_i_3/O
                         net (fo=1, routed)           0.570     7.669    countSort/thirdCounter/outReg[29]_i_3_n_0
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.124     7.793 r  countSort/thirdCounter/outReg[29]_i_2/O
                         net (fo=34, routed)          1.105     8.897    countSort/thirdCounter/outReg[29]_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.021 r  countSort/thirdCounter/count[63]_i_29/O
                         net (fo=1, routed)           0.799     9.820    countSort/thirdCounter/count[63]_i_29_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.944 r  countSort/thirdCounter/count[63]_i_14/O
                         net (fo=4, routed)           0.869    10.813    countSort/thirdCounter/count[63]_i_14_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.150    10.963 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=40, routed)          0.952    11.916    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.332    12.248 r  countSort/thirdCounter/outReg[3]_i_1/O
                         net (fo=4, routed)           0.636    12.883    countSort/thirdCounter_n_4
    SLICE_X4Y52          FDRE                                         r  countSort/outReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.604    15.027    countSort/clock_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  countSort/outReg_reg[2]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y52          FDRE (Setup_fdre_C_CE)      -0.205    15.045    countSort/outReg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 1.569ns (20.766%)  route 5.987ns (79.234%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X1Y54          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDSE (Prop_fdse_C_Q)         0.419     5.747 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=13, routed)          1.056     6.802    countSort/thirdCounter/thirdIterator[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.296     7.098 f  countSort/thirdCounter/outReg[29]_i_3/O
                         net (fo=1, routed)           0.570     7.669    countSort/thirdCounter/outReg[29]_i_3_n_0
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.124     7.793 r  countSort/thirdCounter/outReg[29]_i_2/O
                         net (fo=34, routed)          1.105     8.897    countSort/thirdCounter/outReg[29]_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.021 r  countSort/thirdCounter/count[63]_i_29/O
                         net (fo=1, routed)           0.799     9.820    countSort/thirdCounter/count[63]_i_29_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.944 r  countSort/thirdCounter/count[63]_i_14/O
                         net (fo=4, routed)           0.869    10.813    countSort/thirdCounter/count[63]_i_14_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.150    10.963 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=40, routed)          0.952    11.916    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.332    12.248 r  countSort/thirdCounter/outReg[3]_i_1/O
                         net (fo=4, routed)           0.636    12.883    countSort/thirdCounter_n_4
    SLICE_X4Y52          FDRE                                         r  countSort/outReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.604    15.027    countSort/clock_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  countSort/outReg_reg[3]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y52          FDRE (Setup_fdre_C_CE)      -0.205    15.045    countSort/outReg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 1.597ns (21.382%)  route 5.872ns (78.618%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X1Y54          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDSE (Prop_fdse_C_Q)         0.419     5.747 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=13, routed)          1.056     6.802    countSort/thirdCounter/thirdIterator[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.296     7.098 f  countSort/thirdCounter/outReg[29]_i_3/O
                         net (fo=1, routed)           0.570     7.669    countSort/thirdCounter/outReg[29]_i_3_n_0
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.124     7.793 r  countSort/thirdCounter/outReg[29]_i_2/O
                         net (fo=34, routed)          1.105     8.897    countSort/thirdCounter/outReg[29]_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.021 r  countSort/thirdCounter/count[63]_i_29/O
                         net (fo=1, routed)           0.799     9.820    countSort/thirdCounter/count[63]_i_29_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.944 r  countSort/thirdCounter/count[63]_i_14/O
                         net (fo=4, routed)           0.869    10.813    countSort/thirdCounter/count[63]_i_14_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.150    10.963 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=40, routed)          0.960    11.923    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.360    12.283 r  countSort/thirdCounter/outReg[20]_i_1/O
                         net (fo=2, routed)           0.513    12.797    countSort/thirdCounter_n_102
    SLICE_X3Y52          FDRE                                         r  countSort/outReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.606    15.029    countSort/clock_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  countSort/outReg_reg[4]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)       -0.283    14.985    countSort/outReg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 1.595ns (21.277%)  route 5.901ns (78.723%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X1Y54          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDSE (Prop_fdse_C_Q)         0.419     5.747 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=13, routed)          1.056     6.802    countSort/thirdCounter/thirdIterator[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.296     7.098 f  countSort/thirdCounter/outReg[29]_i_3/O
                         net (fo=1, routed)           0.570     7.669    countSort/thirdCounter/outReg[29]_i_3_n_0
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.124     7.793 r  countSort/thirdCounter/outReg[29]_i_2/O
                         net (fo=34, routed)          1.105     8.897    countSort/thirdCounter/outReg[29]_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.021 r  countSort/thirdCounter/count[63]_i_29/O
                         net (fo=1, routed)           0.799     9.820    countSort/thirdCounter/count[63]_i_29_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.944 r  countSort/thirdCounter/count[63]_i_14/O
                         net (fo=4, routed)           0.869    10.813    countSort/thirdCounter/count[63]_i_14_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.150    10.963 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=40, routed)          0.876    11.839    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.358    12.197 r  countSort/thirdCounter/outReg[22]_i_1/O
                         net (fo=2, routed)           0.627    12.824    countSort/thirdCounter_n_91
    SLICE_X6Y52          FDRE                                         r  countSort/outReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.604    15.027    countSort/clock_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  countSort/outReg_reg[22]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y52          FDRE (Setup_fdre_C_D)       -0.236    15.014    countSort/outReg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 1.597ns (21.440%)  route 5.852ns (78.560%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X1Y54          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDSE (Prop_fdse_C_Q)         0.419     5.747 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=13, routed)          1.056     6.802    countSort/thirdCounter/thirdIterator[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.296     7.098 f  countSort/thirdCounter/outReg[29]_i_3/O
                         net (fo=1, routed)           0.570     7.669    countSort/thirdCounter/outReg[29]_i_3_n_0
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.124     7.793 r  countSort/thirdCounter/outReg[29]_i_2/O
                         net (fo=34, routed)          1.105     8.897    countSort/thirdCounter/outReg[29]_i_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     9.021 r  countSort/thirdCounter/count[63]_i_29/O
                         net (fo=1, routed)           0.799     9.820    countSort/thirdCounter/count[63]_i_29_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.944 r  countSort/thirdCounter/count[63]_i_14/O
                         net (fo=4, routed)           0.869    10.813    countSort/thirdCounter/count[63]_i_14_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.150    10.963 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=40, routed)          0.960    11.923    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.360    12.283 r  countSort/thirdCounter/outReg[20]_i_1/O
                         net (fo=2, routed)           0.493    12.776    countSort/thirdCounter_n_102
    SLICE_X6Y52          FDRE                                         r  countSort/outReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.604    15.027    countSort/clock_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  countSort/outReg_reg[20]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y52          FDRE (Setup_fdre_C_D)       -0.233    15.017    countSort/outReg_reg[20]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                  2.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 filter1/bottomSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/bus_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.472%)  route 0.183ns (49.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.671     1.591    filter1/clock_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  filter1/bottomSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  filter1/bottomSignal_reg/Q
                         net (fo=33, routed)          0.183     1.914    filter1/bottomSignalButton
    SLICE_X0Y50          LUT4 (Prop_lut4_I2_O)        0.045     1.959 r  filter1/bus[13]_i_1/O
                         net (fo=1, routed)           0.000     1.959    shiftRegister/bus_reg[31]_0[13]
    SLICE_X0Y50          FDRE                                         r  shiftRegister/bus_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.878     2.043    shiftRegister/clock_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  shiftRegister/bus_reg[13]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.091     1.883    shiftRegister/bus_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 filter1/bottomSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/bus_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.335%)  route 0.184ns (49.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.671     1.591    filter1/clock_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  filter1/bottomSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  filter1/bottomSignal_reg/Q
                         net (fo=33, routed)          0.184     1.915    filter1/bottomSignalButton
    SLICE_X0Y50          LUT4 (Prop_lut4_I2_O)        0.045     1.960 r  filter1/bus[5]_i_1/O
                         net (fo=1, routed)           0.000     1.960    shiftRegister/bus_reg[31]_0[5]
    SLICE_X0Y50          FDRE                                         r  shiftRegister/bus_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.878     2.043    shiftRegister/clock_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  shiftRegister/bus_reg[5]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.092     1.884    shiftRegister/bus_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/bus_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.605     1.524    countSort/clock_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  countSort/outReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  countSort/outReg_reg[6]/Q
                         net (fo=1, routed)           0.080     1.745    filter1/tempDigits[6]
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.045     1.790 r  filter1/bus[6]_i_1/O
                         net (fo=1, routed)           0.000     1.790    shiftRegister/bus_reg[31]_0[6]
    SLICE_X2Y52          FDRE                                         r  shiftRegister/bus_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.878     2.043    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  shiftRegister/bus_reg[6]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.121     1.658    shiftRegister/bus_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 filter1/bottomSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/bus_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.783%)  route 0.249ns (57.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.671     1.591    filter1/clock_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  filter1/bottomSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  filter1/bottomSignal_reg/Q
                         net (fo=33, routed)          0.249     1.981    filter1/bottomSignalButton
    SLICE_X1Y50          LUT4 (Prop_lut4_I2_O)        0.045     2.026 r  filter1/bus[17]_i_1/O
                         net (fo=1, routed)           0.000     2.026    shiftRegister/bus_reg[31]_0[17]
    SLICE_X1Y50          FDRE                                         r  shiftRegister/bus_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.878     2.043    shiftRegister/clock_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  shiftRegister/bus_reg[17]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.884    shiftRegister/bus_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 filter1/bottomSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/bus_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.783%)  route 0.249ns (57.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.671     1.591    filter1/clock_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  filter1/bottomSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  filter1/bottomSignal_reg/Q
                         net (fo=33, routed)          0.249     1.981    filter1/bottomSignalButton
    SLICE_X1Y50          LUT4 (Prop_lut4_I2_O)        0.045     2.026 r  filter1/bus[21]_i_1/O
                         net (fo=1, routed)           0.000     2.026    shiftRegister/bus_reg[31]_0[21]
    SLICE_X1Y50          FDRE                                         r  shiftRegister/bus_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.878     2.043    shiftRegister/clock_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  shiftRegister/bus_reg[21]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.884    shiftRegister/bus_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/bus_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.604     1.523    countSort/clock_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  countSort/outReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  countSort/outReg_reg[1]/Q
                         net (fo=1, routed)           0.116     1.781    filter1/tempDigits[1]
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.045     1.826 r  filter1/bus[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    shiftRegister/bus_reg[31]_0[1]
    SLICE_X2Y52          FDRE                                         r  shiftRegister/bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.878     2.043    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  shiftRegister/bus_reg[1]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.121     1.684    shiftRegister/bus_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/bus_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.604     1.523    countSort/clock_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  countSort/outReg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  countSort/outReg_reg[25]/Q
                         net (fo=1, routed)           0.116     1.781    filter1/tempDigits[25]
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.045     1.826 r  filter1/bus[25]_i_1/O
                         net (fo=1, routed)           0.000     1.826    shiftRegister/bus_reg[31]_0[25]
    SLICE_X2Y52          FDRE                                         r  shiftRegister/bus_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.878     2.043    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  shiftRegister/bus_reg[25]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.121     1.684    shiftRegister/bus_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 shiftRegister/bus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.603     1.522    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y53          FDRE                                         r  shiftRegister/bus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  shiftRegister/bus_reg[16]/Q
                         net (fo=3, routed)           0.063     1.726    countSort/Q[16]
    SLICE_X5Y53          FDRE                                         r  countSort/currentValue_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.874     2.039    countSort/clock_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  countSort/currentValue_reg[16]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.047     1.582    countSort/currentValue_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 shiftRegister/bus_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.835%)  route 0.136ns (49.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.604     1.523    shiftRegister/clock_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  shiftRegister/bus_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  shiftRegister/bus_reg[15]/Q
                         net (fo=3, routed)           0.136     1.801    countSort/Q[15]
    SLICE_X2Y51          FDRE                                         r  countSort/currentValue_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.878     2.043    countSort/clock_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  countSort/currentValue_reg[15]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.076     1.639    countSort/currentValue_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 filter3/thisCounter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/topSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.755%)  route 0.120ns (39.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.600     1.519    filter3/thisCounter/clock_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  filter3/thisCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  filter3/thisCounter/out_reg[1]/Q
                         net (fo=5, routed)           0.120     1.780    filter3/thisCounter/out_reg[1]
    SLICE_X2Y64          LUT6 (Prop_lut6_I3_O)        0.045     1.825 r  filter3/thisCounter/topSignal_i_1__1/O
                         net (fo=1, routed)           0.000     1.825    filter3/thisCounter_n_1
    SLICE_X2Y64          FDRE                                         r  filter3/topSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.872     2.037    filter3/clock_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  filter3/topSignal_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.121     1.655    filter3/topSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y61     countSort/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y60    countSort/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y57    countSort/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y54     countSort/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y55     countSort/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y54    countSort/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y55     countSort/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y56    countSort/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y56    countSort/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     countSort/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     countSort/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y60    countSort/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y60    countSort/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57    countSort/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57    countSort/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54     countSort/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54     countSort/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y55     countSort/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y55     countSort/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     countSort/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     countSort/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y60    countSort/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y60    countSort/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57    countSort/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57    countSort/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54     countSort/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54     countSort/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y55     countSort/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y55     countSort/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.992ns  (logic 3.974ns (44.190%)  route 5.018ns (55.810%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[6]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[6]/Q
                         net (fo=1, routed)           5.018     5.474    outMask_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.992 r  outMask_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.992    outMask[6]
    K2                                                                r  outMask[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.713ns  (logic 4.008ns (51.963%)  route 3.705ns (48.037%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[3]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[3]/Q
                         net (fo=1, routed)           3.705     4.161    outMask_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.713 r  outMask_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.713    outMask[3]
    J14                                                               r  outMask[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 3.992ns (54.958%)  route 3.271ns (45.042%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[1]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[1]/Q
                         net (fo=1, routed)           3.271     3.727    outMask_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.263 r  outMask_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.263    outMask[1]
    J18                                                               r  outMask[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.247ns  (logic 3.949ns (54.489%)  route 3.298ns (45.511%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[2]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segmentRegister/tempSegmentReg_reg[2]/Q
                         net (fo=1, routed)           3.298     3.754    segmentValues_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.247 r  segmentValues_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.247    segmentValues[2]
    K16                                                               r  segmentValues[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 3.992ns (55.603%)  route 3.187ns (44.397%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[0]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[0]/Q
                         net (fo=1, routed)           3.187     3.643    outMask_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     7.179 r  outMask_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.179    outMask[0]
    J17                                                               r  outMask[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 4.142ns (58.031%)  route 2.996ns (41.969%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[3]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segmentRegister/tempSegmentReg_reg[3]/Q
                         net (fo=1, routed)           2.996     3.415    segmentValues_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.723     7.138 r  segmentValues_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.138    segmentValues[3]
    K13                                                               r  segmentValues[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.887ns  (logic 3.993ns (57.986%)  route 2.893ns (42.014%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[6]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segmentRegister/tempSegmentReg_reg[6]/Q
                         net (fo=1, routed)           2.893     3.349    segmentValues_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.887 r  segmentValues_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.887    segmentValues[6]
    L18                                                               r  segmentValues[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.886ns  (logic 4.141ns (60.139%)  route 2.745ns (39.861%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[4]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  anodesRegister/tempAnodes_reg[4]/Q
                         net (fo=1, routed)           2.745     3.164    outMask_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.722     6.886 r  outMask_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.886    outMask[4]
    P14                                                               r  outMask[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 4.143ns (63.115%)  route 2.421ns (36.885%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[5]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  anodesRegister/tempAnodes_reg[5]/Q
                         net (fo=1, routed)           2.421     2.840    outMask_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.724     6.564 r  outMask_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.564    outMask[5]
    T14                                                               r  outMask[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.305ns  (logic 3.990ns (63.280%)  route 2.315ns (36.720%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[4]/C
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segmentRegister/tempSegmentReg_reg[4]/Q
                         net (fo=1, routed)           2.315     2.771    segmentValues_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.305 r  segmentValues_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.305    segmentValues[4]
    P15                                                               r  segmentValues[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.184ns (46.782%)  route 0.209ns (53.218%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  counter/out_reg[0]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter/out_reg[0]/Q
                         net (fo=19, routed)          0.209     0.350    counter/out_reg[0]_0
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.043     0.393 r  counter/tempAnodes[5]_i_1/O
                         net (fo=1, routed)           0.000     0.393    anodesRegister/D[5]
    SLICE_X0Y52          FDRE                                         r  anodesRegister/tempAnodes_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.051%)  route 0.209ns (52.949%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  counter/out_reg[0]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/out_reg[0]/Q
                         net (fo=19, routed)          0.209     0.350    counter/out_reg[0]_0
    SLICE_X0Y52          LUT4 (Prop_lut4_I1_O)        0.045     0.395 r  counter/tempAnodes[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    anodesRegister/D[2]
    SLICE_X0Y52          FDRE                                         r  anodesRegister/tempAnodes_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.787%)  route 0.220ns (54.213%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  counter/out_reg[0]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter/out_reg[0]/Q
                         net (fo=19, routed)          0.220     0.361    counter/out_reg[0]_0
    SLICE_X0Y52          LUT1 (Prop_lut1_I0_O)        0.045     0.406 r  counter/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.406    counter/out[0]_i_1__3_n_0
    SLICE_X0Y52          FDRE                                         r  counter/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.226ns (55.474%)  route 0.181ns (44.526%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  counter/out_reg[2]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/out_reg[2]/Q
                         net (fo=13, routed)          0.181     0.309    counter/out_reg[2]_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I2_O)        0.098     0.407 r  counter/tempAnodes[0]_i_1/O
                         net (fo=1, routed)           0.000     0.407    anodesRegister/D[0]
    SLICE_X0Y54          FDRE                                         r  anodesRegister/tempAnodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.226ns (52.985%)  route 0.201ns (47.015%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  counter/out_reg[1]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/out_reg[1]/Q
                         net (fo=18, routed)          0.201     0.329    counter/out_reg[1]_0
    SLICE_X0Y54          LUT3 (Prop_lut3_I1_O)        0.098     0.427 r  counter/out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.427    counter/out[2]_i_1__2_n_0
    SLICE_X0Y54          FDRE                                         r  counter/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.227ns (53.095%)  route 0.201ns (46.905%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  counter/out_reg[1]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter/out_reg[1]/Q
                         net (fo=18, routed)          0.201     0.329    counter/out_reg[1]_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I0_O)        0.099     0.428 r  counter/tempAnodes[6]_i_1/O
                         net (fo=1, routed)           0.000     0.428    anodesRegister/D[6]
    SLICE_X0Y54          FDRE                                         r  anodesRegister/tempAnodes_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/outClock_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/outClock_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.248ns (57.885%)  route 0.180ns (42.115%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  divider/outClock_reg/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.203     0.203 f  divider/outClock_reg/Q
                         net (fo=19, routed)          0.180     0.383    divider/outClock
    SLICE_X1Y55          LUT1 (Prop_lut1_I0_O)        0.045     0.428 r  divider/outClock_i_1/O
                         net (fo=1, routed)           0.000     0.428    divider/outClock_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  divider/outClock_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.227ns (52.314%)  route 0.207ns (47.686%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  counter/out_reg[1]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter/out_reg[1]/Q
                         net (fo=18, routed)          0.207     0.335    counter/out_reg[1]_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I2_O)        0.099     0.434 r  counter/tempAnodes[3]_i_1/O
                         net (fo=1, routed)           0.000     0.434    anodesRegister/D[3]
    SLICE_X0Y54          FDRE                                         r  anodesRegister/tempAnodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.227ns (52.314%)  route 0.207ns (47.686%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  counter/out_reg[1]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter/out_reg[1]/Q
                         net (fo=18, routed)          0.207     0.335    counter/out_reg[1]_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I0_O)        0.099     0.434 r  counter/tempAnodes[7]_i_1/O
                         net (fo=1, routed)           0.000     0.434    anodesRegister/D[7]
    SLICE_X0Y54          FDRE                                         r  anodesRegister/tempAnodes_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.227ns (49.320%)  route 0.233ns (50.680%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  counter/out_reg[1]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/out_reg[1]/Q
                         net (fo=18, routed)          0.233     0.361    counter/out_reg[1]_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.099     0.460 r  counter/tempAnodes[1]_i_1/O
                         net (fo=1, routed)           0.000     0.460    anodesRegister/D[1]
    SLICE_X0Y54          FDRE                                         r  anodesRegister/tempAnodes_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shiftRegister/bus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.167ns  (logic 1.144ns (36.123%)  route 2.023ns (63.877%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  shiftRegister/bus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  shiftRegister/bus_reg[11]/Q
                         net (fo=3, routed)           1.045     6.829    shiftRegister/Q[11]
    SLICE_X2Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.953 r  shiftRegister/tempSegmentReg[6]_i_6/O
                         net (fo=1, routed)           0.000     6.953    shiftRegister/tempSegmentReg[6]_i_6_n_0
    SLICE_X2Y50          MUXF7 (Prop_muxf7_I0_O)      0.241     7.194 r  shiftRegister/tempSegmentReg_reg[6]_i_2/O
                         net (fo=7, routed)           0.978     8.172    shiftRegister/tempSegmentReg_reg[6]_i_2_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.323     8.495 r  shiftRegister/tempSegmentReg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.495    segmentRegister/D[5]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.167ns  (logic 1.149ns (36.281%)  route 2.018ns (63.719%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  shiftRegister/bus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  shiftRegister/bus_reg[11]/Q
                         net (fo=3, routed)           1.045     6.829    shiftRegister/Q[11]
    SLICE_X2Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.953 r  shiftRegister/tempSegmentReg[6]_i_6/O
                         net (fo=1, routed)           0.000     6.953    shiftRegister/tempSegmentReg[6]_i_6_n_0
    SLICE_X2Y50          MUXF7 (Prop_muxf7_I0_O)      0.241     7.194 r  shiftRegister/tempSegmentReg_reg[6]_i_2/O
                         net (fo=7, routed)           0.973     8.167    shiftRegister/tempSegmentReg_reg[6]_i_2_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I0_O)        0.328     8.495 r  shiftRegister/tempSegmentReg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.495    segmentRegister/D[3]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.154ns  (logic 1.147ns (36.367%)  route 2.007ns (63.633%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  shiftRegister/bus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  shiftRegister/bus_reg[11]/Q
                         net (fo=3, routed)           1.045     6.829    shiftRegister/Q[11]
    SLICE_X2Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.953 r  shiftRegister/tempSegmentReg[6]_i_6/O
                         net (fo=1, routed)           0.000     6.953    shiftRegister/tempSegmentReg[6]_i_6_n_0
    SLICE_X2Y50          MUXF7 (Prop_muxf7_I0_O)      0.241     7.194 r  shiftRegister/tempSegmentReg_reg[6]_i_2/O
                         net (fo=7, routed)           0.962     8.156    shiftRegister/tempSegmentReg_reg[6]_i_2_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I0_O)        0.326     8.482 r  shiftRegister/tempSegmentReg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.482    segmentRegister/D[1]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.142ns  (logic 1.119ns (35.615%)  route 2.023ns (64.385%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  shiftRegister/bus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  shiftRegister/bus_reg[11]/Q
                         net (fo=3, routed)           1.045     6.829    shiftRegister/Q[11]
    SLICE_X2Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.953 f  shiftRegister/tempSegmentReg[6]_i_6/O
                         net (fo=1, routed)           0.000     6.953    shiftRegister/tempSegmentReg[6]_i_6_n_0
    SLICE_X2Y50          MUXF7 (Prop_muxf7_I0_O)      0.241     7.194 f  shiftRegister/tempSegmentReg_reg[6]_i_2/O
                         net (fo=7, routed)           0.978     8.172    shiftRegister/tempSegmentReg_reg[6]_i_2_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.298     8.470 r  shiftRegister/tempSegmentReg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.470    segmentRegister/D[4]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.137ns  (logic 1.119ns (35.672%)  route 2.018ns (64.328%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  shiftRegister/bus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  shiftRegister/bus_reg[11]/Q
                         net (fo=3, routed)           1.045     6.829    shiftRegister/Q[11]
    SLICE_X2Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.953 r  shiftRegister/tempSegmentReg[6]_i_6/O
                         net (fo=1, routed)           0.000     6.953    shiftRegister/tempSegmentReg[6]_i_6_n_0
    SLICE_X2Y50          MUXF7 (Prop_muxf7_I0_O)      0.241     7.194 r  shiftRegister/tempSegmentReg_reg[6]_i_2/O
                         net (fo=7, routed)           0.973     8.167    shiftRegister/tempSegmentReg_reg[6]_i_2_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I0_O)        0.298     8.465 r  shiftRegister/tempSegmentReg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.465    segmentRegister/D[2]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.126ns  (logic 1.119ns (35.797%)  route 2.007ns (64.203%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  shiftRegister/bus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  shiftRegister/bus_reg[11]/Q
                         net (fo=3, routed)           1.045     6.829    shiftRegister/Q[11]
    SLICE_X2Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.953 r  shiftRegister/tempSegmentReg[6]_i_6/O
                         net (fo=1, routed)           0.000     6.953    shiftRegister/tempSegmentReg[6]_i_6_n_0
    SLICE_X2Y50          MUXF7 (Prop_muxf7_I0_O)      0.241     7.194 r  shiftRegister/tempSegmentReg_reg[6]_i_2/O
                         net (fo=7, routed)           0.962     8.156    shiftRegister/tempSegmentReg_reg[6]_i_2_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I0_O)        0.298     8.454 r  shiftRegister/tempSegmentReg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.454    segmentRegister/D[0]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.904ns  (logic 1.119ns (38.534%)  route 1.785ns (61.466%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.725     5.328    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  shiftRegister/bus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  shiftRegister/bus_reg[11]/Q
                         net (fo=3, routed)           1.045     6.829    shiftRegister/Q[11]
    SLICE_X2Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.953 r  shiftRegister/tempSegmentReg[6]_i_6/O
                         net (fo=1, routed)           0.000     6.953    shiftRegister/tempSegmentReg[6]_i_6_n_0
    SLICE_X2Y50          MUXF7 (Prop_muxf7_I0_O)      0.241     7.194 r  shiftRegister/tempSegmentReg_reg[6]_i_2/O
                         net (fo=7, routed)           0.740     7.934    shiftRegister/tempSegmentReg_reg[6]_i_2_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I0_O)        0.298     8.232 r  shiftRegister/tempSegmentReg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.232    segmentRegister/D[6]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shiftRegister/bus_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.382ns (58.348%)  route 0.273ns (41.652%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.604     1.523    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  shiftRegister/bus_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  shiftRegister/bus_reg[28]/Q
                         net (fo=2, routed)           0.062     1.749    shiftRegister/Q[28]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.045     1.794 f  shiftRegister/tempSegmentReg[6]_i_9/O
                         net (fo=1, routed)           0.000     1.794    shiftRegister/tempSegmentReg[6]_i_9_n_0
    SLICE_X3Y53          MUXF7 (Prop_muxf7_I1_O)      0.065     1.859 f  shiftRegister/tempSegmentReg_reg[6]_i_3/O
                         net (fo=7, routed)           0.211     2.070    shiftRegister/tempSegmentReg_reg[6]_i_3_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.108     2.178 r  shiftRegister/tempSegmentReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.178    segmentRegister/D[2]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.382ns (58.348%)  route 0.273ns (41.652%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.604     1.523    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  shiftRegister/bus_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  shiftRegister/bus_reg[28]/Q
                         net (fo=2, routed)           0.062     1.749    shiftRegister/Q[28]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  shiftRegister/tempSegmentReg[6]_i_9/O
                         net (fo=1, routed)           0.000     1.794    shiftRegister/tempSegmentReg[6]_i_9_n_0
    SLICE_X3Y53          MUXF7 (Prop_muxf7_I1_O)      0.065     1.859 r  shiftRegister/tempSegmentReg_reg[6]_i_3/O
                         net (fo=7, routed)           0.211     2.070    shiftRegister/tempSegmentReg_reg[6]_i_3_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I2_O)        0.108     2.178 r  shiftRegister/tempSegmentReg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.178    segmentRegister/D[3]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.381ns (58.195%)  route 0.274ns (41.805%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.604     1.523    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  shiftRegister/bus_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  shiftRegister/bus_reg[28]/Q
                         net (fo=2, routed)           0.062     1.749    shiftRegister/Q[28]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  shiftRegister/tempSegmentReg[6]_i_9/O
                         net (fo=1, routed)           0.000     1.794    shiftRegister/tempSegmentReg[6]_i_9_n_0
    SLICE_X3Y53          MUXF7 (Prop_muxf7_I1_O)      0.065     1.859 r  shiftRegister/tempSegmentReg_reg[6]_i_3/O
                         net (fo=7, routed)           0.212     2.071    shiftRegister/tempSegmentReg_reg[6]_i_3_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I0_O)        0.107     2.178 r  shiftRegister/tempSegmentReg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.178    segmentRegister/D[5]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.382ns (58.259%)  route 0.274ns (41.741%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.604     1.523    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  shiftRegister/bus_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  shiftRegister/bus_reg[28]/Q
                         net (fo=2, routed)           0.062     1.749    shiftRegister/Q[28]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  shiftRegister/tempSegmentReg[6]_i_9/O
                         net (fo=1, routed)           0.000     1.794    shiftRegister/tempSegmentReg[6]_i_9_n_0
    SLICE_X3Y53          MUXF7 (Prop_muxf7_I1_O)      0.065     1.859 r  shiftRegister/tempSegmentReg_reg[6]_i_3/O
                         net (fo=7, routed)           0.212     2.071    shiftRegister/tempSegmentReg_reg[6]_i_3_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I0_O)        0.108     2.179 r  shiftRegister/tempSegmentReg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.179    segmentRegister/D[4]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.356ns (53.268%)  route 0.312ns (46.732%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.605     1.524    shiftRegister/clock_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  shiftRegister/bus_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  shiftRegister/bus_reg[9]/Q
                         net (fo=3, routed)           0.076     1.741    shiftRegister/Q[9]
    SLICE_X1Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  shiftRegister/tempSegmentReg[6]_i_12/O
                         net (fo=1, routed)           0.000     1.786    shiftRegister/tempSegmentReg[6]_i_12_n_0
    SLICE_X1Y50          MUXF7 (Prop_muxf7_I0_O)      0.062     1.848 r  shiftRegister/tempSegmentReg_reg[6]_i_5/O
                         net (fo=7, routed)           0.236     2.085    shiftRegister/tempSegmentReg_reg[6]_i_5_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.108     2.193 r  shiftRegister/tempSegmentReg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.193    segmentRegister/D[6]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.356ns (53.188%)  route 0.313ns (46.812%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.605     1.524    shiftRegister/clock_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  shiftRegister/bus_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  shiftRegister/bus_reg[9]/Q
                         net (fo=3, routed)           0.076     1.741    shiftRegister/Q[9]
    SLICE_X1Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  shiftRegister/tempSegmentReg[6]_i_12/O
                         net (fo=1, routed)           0.000     1.786    shiftRegister/tempSegmentReg[6]_i_12_n_0
    SLICE_X1Y50          MUXF7 (Prop_muxf7_I0_O)      0.062     1.848 r  shiftRegister/tempSegmentReg_reg[6]_i_5/O
                         net (fo=7, routed)           0.237     2.086    shiftRegister/tempSegmentReg_reg[6]_i_5_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.108     2.194 r  shiftRegister/tempSegmentReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.194    segmentRegister/D[0]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/bus_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.360ns (53.467%)  route 0.313ns (46.534%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.605     1.524    shiftRegister/clock_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  shiftRegister/bus_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  shiftRegister/bus_reg[9]/Q
                         net (fo=3, routed)           0.076     1.741    shiftRegister/Q[9]
    SLICE_X1Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  shiftRegister/tempSegmentReg[6]_i_12/O
                         net (fo=1, routed)           0.000     1.786    shiftRegister/tempSegmentReg[6]_i_12_n_0
    SLICE_X1Y50          MUXF7 (Prop_muxf7_I0_O)      0.062     1.848 r  shiftRegister/tempSegmentReg_reg[6]_i_5/O
                         net (fo=7, routed)           0.237     2.086    shiftRegister/tempSegmentReg_reg[6]_i_5_n_0
    SLICE_X1Y52          LUT4 (Prop_lut4_I2_O)        0.112     2.198 r  shiftRegister/tempSegmentReg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.198    segmentRegister/D[1]
    SLICE_X1Y52          FDRE                                         r  segmentRegister/tempSegmentReg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetButton
                            (input port)
  Destination:            filter3/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.231ns  (logic 1.631ns (31.179%)  route 3.600ns (68.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  resetButton (IN)
                         net (fo=0)                   0.000     0.000    resetButton
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  resetButton_IBUF_inst/O
                         net (fo=1, routed)           3.600     5.107    filter3/synchronizationSignal/resetButton_IBUF
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.124     5.231 r  filter3/synchronizationSignal/tempReg_i_1/O
                         net (fo=1, routed)           0.000     5.231    filter3/synchronizationSignal/signal0
    SLICE_X2Y64          FDRE                                         r  filter3/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.600     5.023    filter3/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  filter3/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 inp[0]
                            (input port)
  Destination:            shiftRegister/bus_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.005ns  (logic 1.602ns (32.001%)  route 3.403ns (67.999%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  inp[0] (IN)
                         net (fo=0)                   0.000     0.000    inp[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  inp_IBUF[0]_inst/O
                         net (fo=1, routed)           3.024     4.501    filter1/inp_IBUF[0]
    SLICE_X3Y53          LUT4 (Prop_lut4_I0_O)        0.124     4.625 r  filter1/bus[0]_i_1/O
                         net (fo=1, routed)           0.379     5.005    shiftRegister/bus_reg[31]_0[0]
    SLICE_X2Y53          FDRE                                         r  shiftRegister/bus_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.605     5.028    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  shiftRegister/bus_reg[0]/C

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            shiftRegister/bus_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.299ns  (logic 1.604ns (37.300%)  route 2.696ns (62.700%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  inp_IBUF[1]_inst/O
                         net (fo=1, routed)           2.696     4.175    filter1/inp_IBUF[1]
    SLICE_X2Y52          LUT4 (Prop_lut4_I0_O)        0.124     4.299 r  filter1/bus[1]_i_1/O
                         net (fo=1, routed)           0.000     4.299    shiftRegister/bus_reg[31]_0[1]
    SLICE_X2Y52          FDRE                                         r  shiftRegister/bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.606     5.029    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  shiftRegister/bus_reg[1]/C

Slack:                    inf
  Source:                 inp[2]
                            (input port)
  Destination:            shiftRegister/bus_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.084ns  (logic 1.609ns (39.401%)  route 2.475ns (60.599%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  inp[2] (IN)
                         net (fo=0)                   0.000     0.000    inp[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  inp_IBUF[2]_inst/O
                         net (fo=1, routed)           2.475     3.960    filter1/inp_IBUF[2]
    SLICE_X4Y54          LUT4 (Prop_lut4_I0_O)        0.124     4.084 r  filter1/bus[2]_i_1/O
                         net (fo=1, routed)           0.000     4.084    shiftRegister/bus_reg[31]_0[2]
    SLICE_X4Y54          FDRE                                         r  shiftRegister/bus_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.603     5.026    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  shiftRegister/bus_reg[2]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            filter1/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.627ns  (logic 1.477ns (40.715%)  route 2.150ns (59.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  button_IBUF_inst/O
                         net (fo=1, routed)           2.150     3.627    filter1/synchronizationSignal/button_IBUF
    SLICE_X0Y48          FDRE                                         r  filter1/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.772     5.194    filter1/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  filter1/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            shiftRegister/bus_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.460ns  (logic 1.601ns (46.277%)  route 1.859ns (53.723%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  inp_IBUF[3]_inst/O
                         net (fo=1, routed)           1.859     3.336    filter1/inp_IBUF[3]
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.124     3.460 r  filter1/bus[3]_i_1/O
                         net (fo=1, routed)           0.000     3.460    shiftRegister/bus_reg[31]_0[3]
    SLICE_X3Y50          FDRE                                         r  shiftRegister/bus_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.606     5.029    shiftRegister/clock_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  shiftRegister/bus_reg[3]/C

Slack:                    inf
  Source:                 sortButton
                            (input port)
  Destination:            filter2/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.388ns  (logic 1.486ns (43.854%)  route 1.902ns (56.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  sortButton (IN)
                         net (fo=0)                   0.000     0.000    sortButton
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sortButton_IBUF_inst/O
                         net (fo=1, routed)           1.902     3.388    filter2/synchronizationSignal/sortButton_IBUF
    SLICE_X4Y68          FDRE                                         r  filter2/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.593     5.016    filter2/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  filter2/synchronizationSignal/tempReg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            shiftRegister/bus_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.290ns (28.665%)  route 0.722ns (71.335%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  inp_IBUF[3]_inst/O
                         net (fo=1, routed)           0.722     0.967    filter1/inp_IBUF[3]
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.012 r  filter1/bus[3]_i_1/O
                         net (fo=1, routed)           0.000     1.012    shiftRegister/bus_reg[31]_0[3]
    SLICE_X3Y50          FDRE                                         r  shiftRegister/bus_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.878     2.043    shiftRegister/clock_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  shiftRegister/bus_reg[3]/C

Slack:                    inf
  Source:                 sortButton
                            (input port)
  Destination:            filter2/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.254ns (24.553%)  route 0.779ns (75.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  sortButton (IN)
                         net (fo=0)                   0.000     0.000    sortButton
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  sortButton_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.033    filter2/synchronizationSignal/sortButton_IBUF
    SLICE_X4Y68          FDRE                                         r  filter2/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.865     2.030    filter2/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  filter2/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            filter1/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.244ns (21.416%)  route 0.897ns (78.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=1, routed)           0.897     1.141    filter1/synchronizationSignal/button_IBUF
    SLICE_X0Y48          FDRE                                         r  filter1/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.948     2.113    filter1/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  filter1/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 inp[2]
                            (input port)
  Destination:            shiftRegister/bus_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.298ns (22.957%)  route 1.000ns (77.043%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  inp[2] (IN)
                         net (fo=0)                   0.000     0.000    inp[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  inp_IBUF[2]_inst/O
                         net (fo=1, routed)           1.000     1.253    filter1/inp_IBUF[2]
    SLICE_X4Y54          LUT4 (Prop_lut4_I0_O)        0.045     1.298 r  filter1/bus[2]_i_1/O
                         net (fo=1, routed)           0.000     1.298    shiftRegister/bus_reg[31]_0[2]
    SLICE_X4Y54          FDRE                                         r  shiftRegister/bus_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.874     2.039    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  shiftRegister/bus_reg[2]/C

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            shiftRegister/bus_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.292ns (21.268%)  route 1.083ns (78.732%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  inp_IBUF[1]_inst/O
                         net (fo=1, routed)           1.083     1.330    filter1/inp_IBUF[1]
    SLICE_X2Y52          LUT4 (Prop_lut4_I0_O)        0.045     1.375 r  filter1/bus[1]_i_1/O
                         net (fo=1, routed)           0.000     1.375    shiftRegister/bus_reg[31]_0[1]
    SLICE_X2Y52          FDRE                                         r  shiftRegister/bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.878     2.043    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  shiftRegister/bus_reg[1]/C

Slack:                    inf
  Source:                 inp[0]
                            (input port)
  Destination:            shiftRegister/bus_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.290ns (17.834%)  route 1.338ns (82.166%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  inp[0] (IN)
                         net (fo=0)                   0.000     0.000    inp[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  inp_IBUF[0]_inst/O
                         net (fo=1, routed)           1.222     1.467    filter1/inp_IBUF[0]
    SLICE_X3Y53          LUT4 (Prop_lut4_I0_O)        0.045     1.512 r  filter1/bus[0]_i_1/O
                         net (fo=1, routed)           0.116     1.629    shiftRegister/bus_reg[31]_0[0]
    SLICE_X2Y53          FDRE                                         r  shiftRegister/bus_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.877     2.042    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y53          FDRE                                         r  shiftRegister/bus_reg[0]/C

Slack:                    inf
  Source:                 resetButton
                            (input port)
  Destination:            filter3/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.320ns (18.487%)  route 1.409ns (81.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  resetButton (IN)
                         net (fo=0)                   0.000     0.000    resetButton
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  resetButton_IBUF_inst/O
                         net (fo=1, routed)           1.409     1.684    filter3/synchronizationSignal/resetButton_IBUF
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.045     1.729 r  filter3/synchronizationSignal/tempReg_i_1/O
                         net (fo=1, routed)           0.000     1.729    filter3/synchronizationSignal/signal0
    SLICE_X2Y64          FDRE                                         r  filter3/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.872     2.037    filter3/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  filter3/synchronizationSignal/tempReg_reg/C





