LIBRARY ieee;
USE ieee.std_logic_1164.all;
use work.pacoteS.all;

ENTITY atividade2_2 IS
    PORT (
        D      : IN  STD_LOGIC;
        Resetn : IN  STD_LOGIC;
        Clock  : IN  STD_LOGIC;
        Q      : OUT STD_LOGIC
    );
END atividade2_2;

architecture behavior of atividade2_2 is

begin

sincrono: flipflopS port map (D, Resetn, Clock, Q);

end behavior;