# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PE_6.srcs/sources_1/new/jk_ff.vhd" \
"../../../../PE_6.srcs/sim_1/new/tb_jk_ff.vhd" \

# Do not sort compile order
nosort
