$date
  Mon Aug 19 21:46:14 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_textio $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module rom_tb $end
$var integer 32 ! addr_s $end
$var reg 8 " data_s[7:0] $end
$var reg 3 # addr_s2[2:0] $end
$scope module dut $end
$var integer 32 $ addr $end
$var reg 8 % data[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0 !
b00000000 "
b000 #
b0 $
b00000000 %
#10000000
b1 !
b00000010 "
b001 #
b1 $
b00000010 %
#20000000
b10 !
b00000100 "
b010 #
b10 $
b00000100 %
#30000000
b11 !
b00001000 "
b011 #
b11 $
b00001000 %
#40000000
b100 !
b00010000 "
b100 #
b100 $
b00010000 %
#50000000
b101 !
b00100000 "
b101 #
b101 $
b00100000 %
#60000000
b110 !
b01000000 "
b110 #
b110 $
b01000000 %
#70000000
b111 !
b10000000 "
b111 #
b111 $
b10000000 %
#80000000
