Coverage Report by instance with details

=================================================================================
=== Instance: /custom_async_fifo_tb/iDUT/u_sync_r2w
=== Design Unit: work.custom_sync_r2w
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /custom_async_fifo_tb/iDUT/u_sync_r2w

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/rtl/sync_r2w.sv
------------------------------------IF Branch------------------------------------
    15                                        62     Count coming in to IF
    15              1                          1     
    17              1                         61     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /custom_async_fifo_tb/iDUT/u_sync_r2w --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/rtl/sync_r2w.sv
    14              1                         62     
    16              1                          1     
    18              1                         61     

=================================================================================
=== Instance: /custom_async_fifo_tb/iDUT/u_sync_w2r
=== Design Unit: work.custom_sync_w2r
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /custom_async_fifo_tb/iDUT/u_sync_w2r

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/rtl/sync_w2r.sv
------------------------------------IF Branch------------------------------------
    15                                       109     Count coming in to IF
    15              1                          1     
    17              1                        108     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /custom_async_fifo_tb/iDUT/u_sync_w2r --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/rtl/sync_w2r.sv
    14              1                        109     
    16              1                          1     
    18              1                        108     

=================================================================================
=== Instance: /custom_async_fifo_tb/iDUT/u_fifomem
=== Design Unit: work.custom_fifomem
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /custom_async_fifo_tb/iDUT/u_fifomem

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/rtl/fifomem.sv
------------------------------------IF Branch------------------------------------
    21                                       100     Count coming in to IF
    21              1                         51     
                                              49     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /custom_async_fifo_tb/iDUT/u_fifomem --

  File ./async_fifo/rtl/fifomem.sv
----------------Focused Condition View-------------------
Line       21 Item    1  (wen & ~fifo_full)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /custom_async_fifo_tb/iDUT/u_fifomem --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/rtl/fifomem.sv
    18              1                         88     
    20              1                        100     
    22              1                         51     

=================================================================================
=== Instance: /custom_async_fifo_tb/iDUT/u_rptr_empty
=== Design Unit: work.custom_rptr_empty
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for instance /custom_async_fifo_tb/iDUT/u_rptr_empty

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/rtl/rptr_empty.sv
------------------------------------IF Branch------------------------------------
    23                                        63     Count coming in to IF
    23              1                          1     
    25              1                         62     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                        65     Count coming in to IF
    37              1                          1     
    40              1                         64     
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         3         0   100.00%

================================Expression Details================================

Expression Coverage for instance /custom_async_fifo_tb/iDUT/u_rptr_empty --

  File ./async_fifo/rtl/rptr_empty.sv
----------------Focused Expression View-----------------
Line       33 Item    1  (rgray_next == wptr_sync2_rdclk)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       34 Item    1  (((rgray_next + 1) == wptr_sync2_rdclk) || fifo_empty_val)
Expression totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /custom_async_fifo_tb/iDUT/u_rptr_empty --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/rtl/rptr_empty.sv
    22              1                         63     
    24              1                          1     
    26              1                         62     
    29              1                         37     
    30              1                         96     
    31              1                         67     
    33              1                        119     
    34              1                        152     
    36              1                         65     
    38              1                          1     
    39              1                          1     
    41              1                         64     
    42              1                         64     

=================================================================================
=== Instance: /custom_async_fifo_tb/iDUT/u_wptr_full
=== Design Unit: work.custom_wptr_full
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for instance /custom_async_fifo_tb/iDUT/u_wptr_full

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/rtl/wptr_full.sv
------------------------------------IF Branch------------------------------------
    24                                        77     Count coming in to IF
    24              1                          1     
    26              1                         76     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    38                                         6     Count coming in to IF
    38              1                          1     
    41              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         3         0   100.00%

================================Expression Details================================

Expression Coverage for instance /custom_async_fifo_tb/iDUT/u_wptr_full --

  File ./async_fifo/rtl/wptr_full.sv
----------------Focused Expression View-----------------
Line       34 Item    1  (wgray_next == {~rptr_sync2_wrclk[4:3],rptr_sync2_wrclk[2:0]})
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       35 Item    1  (((wgray_next - 1) == {~rptr_sync2_wrclk[4:3],rptr_sync2_wrclk[2:0]}) || fifo_full_val)
Expression totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /custom_async_fifo_tb/iDUT/u_wptr_full --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/rtl/wptr_full.sv
    23              1                         77     
    25              1                          1     
    27              1                         76     
    30              1                         53     
    31              1                        103     
    32              1                         99     
    34              1                        131     
    35              1                        133     
    37              1                          6     
    39              1                          1     
    40              1                          1     
    42              1                          5     
    43              1                          5     

=================================================================================
=== Instance: /custom_async_fifo_tb/test
=== Design Unit: work.test
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /custom_async_fifo_tb/test --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/sim/async_fifo_test.sv
    13              1                          1     
    16              1                          1     
    19              1                          1     

=================================================================================
=== Instance: /custom_async_fifo_tb
=== Design Unit: work.custom_async_fifo_tb
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      12        12         0   100.00%

================================Statement Details================================

Statement Coverage for instance /custom_async_fifo_tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo_tb.sv
    22              1                          1     
    23              1                          1     
    23              2                          1     
    27              1                          1     
    29              1                          1     
    29              2                        200     
    29              3                        199     
    35              1                          1     
    36              1                          1     
    37              1                          1     
    37              2                        278     
    37              3                        277     

=================================================================================
=== Instance: /new_proj_pkg
=== Design Unit: work.new_proj_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26        16        10    61.53%

================================Branch Details================================

Branch Coverage for instance /new_proj_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/sim/transaction.sv
------------------------------------CASE Branch------------------------------------
    63                                   ***0***     Count coming in to CASE
    64     1 (CP=( 8))                    ***0***     
    65     1 (CP=( 8))                    ***0***     
    66     1 (CP=( 8))                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 4 branches = 0.00%


  File ./async_fifo/sim/package.sv
------------------------------------CASE Branch------------------------------------
    9                                    ***0***     Count coming in to CASE
    9      1 (CP=( 8))                    ***0***     
    9      1 (CP=( 8))                    ***0***     
    9      1 (CP=( 8))                    ***0***     
    9      1 (CP=( 8))                    ***0***     
Branch totals: 0 hits of 4 branches = 0.00%


  File ./async_fifo/sim/scoreboard.sv
------------------------------------IF Branch------------------------------------
    42                                        99     Count coming in to IF
    42     1 (CP=( 8, 4))                         19     
                                              80     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                        99     Count coming in to IF
    47     1 (CP=( 8, 4))                         51     
                                              48     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                        51     Count coming in to IF
    48     1 (CP=( 8, 4))                         12     
    51     1 (CP=( 8, 4))                         39     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                        39     Count coming in to IF
    57     1 (CP=( 8, 4))                          6     
                                              33     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                       139     Count coming in to IF
    71     1 (CP=( 8, 4))                         24     
                                             115     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                       139     Count coming in to IF
    76     1 (CP=( 8, 4))                         35     
                                             104     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                        35     Count coming in to IF
    77     1 (CP=( 8, 4))                    ***0***     
    80     1 (CP=( 8, 4))                         35     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    83                                        35     Count coming in to IF
    83     1 (CP=( 8, 4))                    ***0***     
                                              35     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    89                                        35     Count coming in to IF
    89     1 (CP=( 8, 4))                          3     
                                              32     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      11         9         2    81.81%

================================Condition Details================================

Condition Coverage for instance /new_proj_pkg --

  File ./async_fifo/sim/scoreboard.sv
----------------Focused Condition View-------------------
Line       42 Item    1 (CP=( 8, 4)) (tx_wr.tx_wr.full_flag != this.full_local)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       47 Item    1 (CP=( 8, 4)) (tx_wr.tx_wr.req_wr && ~tx_wr.tx_wr.full_flag)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       48 Item    1 (CP=( 8, 4)) (size(this.fifo) >= DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       57 Item    1 (CP=( 8, 4)) (size(this.fifo) == DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       71 Item    1 (CP=( 8, 4)) (tx_rd.tx_rd.empty_flag != this.empty_local)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       76 Item    1 (CP=( 8, 4)) (tx_rd.tx_rd.req_rd && ~tx_rd.tx_rd.empty_flag)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       77 Item    1 (CP=( 8, 4)) (size(this.fifo) <= 0)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (size(this.fifo) <= 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (size(this.fifo) <= 0)_0  -                             
  Row   2:    ***0***  (size(this.fifo) <= 0)_1  -                             

----------------Focused Condition View-------------------
Line       83 Item    1 (CP=( 8, 4)) (this.data_temp != tx_rd.tx_rd.data_rd)
Condition totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (this.data_temp != tx_rd.tx_rd.data_rd)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:          1  (this.data_temp != tx_rd.tx_rd.data_rd)_0  -                             
  Row   2:    ***0***  (this.data_temp != tx_rd.tx_rd.data_rd)_1  -                             

----------------Focused Condition View-------------------
Line       89 Item    1 (CP=( 8, 4)) (size(this.fifo) == 0)
Condition totals: 1 of 1 input term covered = 100.00%



Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     128       114        14    89.06%

================================Statement Details================================

Statement Coverage for instance /new_proj_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ./async_fifo/sim/transaction.sv
    31     1 (CP=( 8))                    ***0***     
    32     1 (CP=( 8))                    ***0***     
    34     1 (CP=( 8))                    ***0***     
    35     1 (CP=( 8))                    ***0***     
    36     1 (CP=( 8))                    ***0***     
    37     1 (CP=( 8))                    ***0***     
    42     1 (CP=( 8))                    ***0***     
    62     1 (CP=( 8))                    ***0***     
    64     1 (CP=( 8))                    ***0***     
    65     1 (CP=( 8))                    ***0***     
    66     1 (CP=( 8))                    ***0***     
    71     1 (CP=( 8))                    ***0***     
  File ./async_fifo/sim/generator.sv
    18     1 (CP=( 8, 4))                          1     
    19     1 (CP=( 8, 4))                          1     
    20     1 (CP=( 8, 4))                          1     
    24     1 (CP=( 8, 4))                          1     
    28     1 (CP=( 8, 4))                        100     
    29     1 (CP=( 8, 4))                        100     
    30     1 (CP=( 8, 4))                        100     
    31     1 (CP=( 8, 4))                        100     
    32     1 (CP=( 8, 4))                        100     
    35     1 (CP=( 8, 4))                        100     
    36     1 (CP=( 8, 4))                        100     
    38     1 (CP=( 8, 4))                          1     
    39     1 (CP=( 8, 4))                          1     
  File ./async_fifo/sim/driver.sv
    17     1 (CP=( 8, 4))                          1     
    18     1 (CP=( 8, 4))                          1     
    19     1 (CP=( 8, 4))                          1     
    24     1 (CP=( 8, 4))                          1     
    25     1 (CP=( 8, 4))                          1     
    26     1 (CP=( 8, 4))                          1     
    27     1 (CP=( 8, 4))                          1     
    28     1 (CP=( 8, 4))                          1     
    29     1 (CP=( 8, 4))                          1     
    30     1 (CP=( 8, 4))                          1     
    31     1 (CP=( 8, 4))                          1     
    32     1 (CP=( 8, 4))                          1     
    37     1 (CP=( 8, 4))                          1     
    39     1 (CP=( 8, 4))                          1     
    41     1 (CP=( 8, 4))                        101     
    42     1 (CP=( 8, 4))                        100     
    43     1 (CP=( 8, 4))                        100     
    44     1 (CP=( 8, 4))                        100     
    45     1 (CP=( 8, 4))                        100     
    47     1 (CP=( 8, 4))                          1     
    49     1 (CP=( 8, 4))                        101     
    50     1 (CP=( 8, 4))                        100     
    51     1 (CP=( 8, 4))                        100     
    52     1 (CP=( 8, 4))                        100     
  File ./async_fifo/sim/monitor_wr.sv
    12     1 (CP=( 8, 4))                          1     
    13     1 (CP=( 8, 4))                          1     
    17     1 (CP=( 8, 4))                          1     
    18     1 (CP=( 8, 4))                          1     
    19     1 (CP=( 8, 4))                        101     
    21     1 (CP=( 8, 4))                        101     
    22     1 (CP=( 8, 4))                        100     
    23     1 (CP=( 8, 4))                        100     
    24     1 (CP=( 8, 4))                        100     
    25     1 (CP=( 8, 4))                        100     
    26     1 (CP=( 8, 4))                        100     
  File ./async_fifo/sim/monitor_rd.sv
    9      1 (CP=( 8, 4))                          1     
    12     1 (CP=( 8, 4))                          1     
    13     1 (CP=( 8, 4))                          1     
    17     1 (CP=( 8, 4))                          1     
    18     1 (CP=( 8, 4))                          1     
    19     1 (CP=( 8, 4))                        140     
    21     1 (CP=( 8, 4))                        140     
    22     1 (CP=( 8, 4))                        139     
    23     1 (CP=( 8, 4))                        139     
    24     1 (CP=( 8, 4))                        139     
    25     1 (CP=( 8, 4))                        139     
    26     1 (CP=( 8, 4))                        139     
  File ./async_fifo/sim/scoreboard.sv
    19     1 (CP=( 8, 4))                          1     
    20     1 (CP=( 8, 4))                          1     
    23     1 (CP=( 8, 4))                          1     
    24     1 (CP=( 8, 4))                          1     
    25     1 (CP=( 8, 4))                          1     
    29     1 (CP=( 8, 4))                          1     
    31     1 (CP=( 8, 4))                          1     
    32     1 (CP=( 8, 4))                          1     
    37     1 (CP=( 8, 4))                          1     
    38     1 (CP=( 8, 4))                          1     
    39     1 (CP=( 8, 4))                        100     
    43     1 (CP=( 8, 4))                         19     
    49     1 (CP=( 8, 4))                         12     
    52     1 (CP=( 8, 4))                         39     
    53     1 (CP=( 8, 4))                         39     
    54     1 (CP=( 8, 4))                         39     
    56     1 (CP=( 8, 4))                         39     
    57     1 (CP=( 8, 4))                          6     
    58     1 (CP=( 8, 4))                         39     
    66     1 (CP=( 8, 4))                          1     
    67     1 (CP=( 8, 4))                          1     
    68     1 (CP=( 8, 4))                        140     
    72     1 (CP=( 8, 4))                         24     
    78     1 (CP=( 8, 4))                    ***0***     
    81     1 (CP=( 8, 4))                         35     
    82     1 (CP=( 8, 4))                         35     
    84     1 (CP=( 8, 4))                    ***0***     
    86     1 (CP=( 8, 4))                         35     
    88     1 (CP=( 8, 4))                         35     
    89     1 (CP=( 8, 4))                          3     
    90     1 (CP=( 8, 4))                         35     
  File ./async_fifo/sim/env.sv
    29     1 (CP=( 8, 4))                          1     
    32     1 (CP=( 8, 4))                          1     
    33     1 (CP=( 8, 4))                          1     
    34     1 (CP=( 8, 4))                          1     
    35     1 (CP=( 8, 4))                          1     
    38     1 (CP=( 8, 4))                          1     
    39     1 (CP=( 8, 4))                          1     
    40     1 (CP=( 8, 4))                          1     
    41     1 (CP=( 8, 4))                          1     
    42     1 (CP=( 8, 4))                          1     
    47     1 (CP=( 8, 4))                          1     
    53     1 (CP=( 8, 4))                          1     
    54     1 (CP=( 8, 4))                          1     
    55     1 (CP=( 8, 4))                          1     
    56     1 (CP=( 8, 4))                          1     
    57     1 (CP=( 8, 4))                          1     
    63     1 (CP=( 8, 4))                          1     
    64     1 (CP=( 8, 4))                          1     
    65     1 (CP=( 8, 4))                          1     
    70     1 (CP=( 8, 4))                          1     
    71     1 (CP=( 8, 4))                          1     
    72     1 (CP=( 8, 4))                          1     
    73     1 (CP=( 8, 4))                          1     
    74     1 (CP=( 8, 4))                          1     
    75     1 (CP=( 8, 4))                          1     


Total Coverage By Instance (filtered view): 87.93%

