<stg><name>relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8></name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer8_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer6_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:3 %store_ln41 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln41 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body4:0 %i_5 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body4:1 %icmp_ln41 = icmp_eq  i7 %i_5, i7 81

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body4:3 %i_6 = add i7 %i_5, i7 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:4 %br_ln41 = br i1 %icmp_ln41, void %for.body4.split, void %for.end15

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body4.split:85 %store_ln41 = store i7 %i_6, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.body4.split:2 %layer6_out_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer6_out

]]></Node>
<StgValue><ssdm name="layer6_out_read"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="128">
<![CDATA[
for.body4.split:3 %out_data_data_64 = trunc i128 %layer6_out_read

]]></Node>
<StgValue><ssdm name="out_data_data_64"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="128">
<![CDATA[
for.body4.split:4 %trunc_ln45 = trunc i128 %layer6_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:5 %p_Val2_69 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="p_Val2_69"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:6 %p_Val2_44 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:7 %in_data_data = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="in_data_data"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:8 %trunc_ln44_s = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:9 %out_data_data_65 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="out_data_data_65"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:10 %trunc_ln45_s = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 16, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln45_s"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:11 %in_data_data_38 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="in_data_data_38"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:12 %trunc_ln44_29 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 24, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln44_29"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:13 %out_data_data_66 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="out_data_data_66"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:14 %trunc_ln45_1 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 32, i32 38

]]></Node>
<StgValue><ssdm name="trunc_ln45_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:15 %in_data_data_39 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="in_data_data_39"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:16 %trunc_ln44_30 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 40, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln44_30"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:17 %out_data_data_67 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="out_data_data_67"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:18 %trunc_ln45_2 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 48, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln45_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:19 %in_data_data_40 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="in_data_data_40"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:20 %trunc_ln44_31 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln44_31"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:21 %p_Val2_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:22 %trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 64, i32 70

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:23 %p_Val2_45 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:24 %trunc_ln44_32 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 72, i32 78

]]></Node>
<StgValue><ssdm name="trunc_ln44_32"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:25 %p_Val2_40 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:26 %trunc_ln810_s = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 80, i32 86

]]></Node>
<StgValue><ssdm name="trunc_ln810_s"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:27 %p_Val2_41 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:28 %trunc_ln44_33 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 88, i32 94

]]></Node>
<StgValue><ssdm name="trunc_ln44_33"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:29 %p_Val2_42 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:30 %trunc_ln810_21 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 96, i32 102

]]></Node>
<StgValue><ssdm name="trunc_ln810_21"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:31 %p_Val2_43 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer6_out_read, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:32 %trunc_ln44_34 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 104, i32 110

]]></Node>
<StgValue><ssdm name="trunc_ln44_34"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:33 %trunc_ln810_22 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 112, i32 118

]]></Node>
<StgValue><ssdm name="trunc_ln810_22"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:34 %trunc_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i128.i32.i32, i128 %layer6_out_read, i32 120, i32 126

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:35 %icmp_ln1649 = icmp_sgt  i8 %out_data_data_64, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:36 %out_data_data = select i1 %icmp_ln1649, i7 %trunc_ln45, i7 0

]]></Node>
<StgValue><ssdm name="out_data_data"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:38 %icmp_ln1649_70 = icmp_sgt  i8 %in_data_data, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_70"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:39 %out_data_data_54 = select i1 %icmp_ln1649_70, i7 %trunc_ln44_s, i7 0

]]></Node>
<StgValue><ssdm name="out_data_data_54"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:41 %icmp_ln1649_71 = icmp_sgt  i8 %out_data_data_65, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_71"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:42 %out_data_data_55 = select i1 %icmp_ln1649_71, i7 %trunc_ln45_s, i7 0

]]></Node>
<StgValue><ssdm name="out_data_data_55"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:44 %icmp_ln1649_72 = icmp_sgt  i8 %in_data_data_38, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_72"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:45 %out_data_data_57 = select i1 %icmp_ln1649_72, i7 %trunc_ln44_29, i7 0

]]></Node>
<StgValue><ssdm name="out_data_data_57"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:47 %icmp_ln1649_73 = icmp_sgt  i8 %out_data_data_66, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_73"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:48 %out_data_data_58 = select i1 %icmp_ln1649_73, i7 %trunc_ln45_1, i7 0

]]></Node>
<StgValue><ssdm name="out_data_data_58"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:50 %icmp_ln1649_74 = icmp_sgt  i8 %in_data_data_39, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_74"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:51 %out_data_data_60 = select i1 %icmp_ln1649_74, i7 %trunc_ln44_30, i7 0

]]></Node>
<StgValue><ssdm name="out_data_data_60"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:53 %icmp_ln1649_75 = icmp_sgt  i8 %out_data_data_67, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_75"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:54 %out_data_data_61 = select i1 %icmp_ln1649_75, i7 %trunc_ln45_2, i7 0

]]></Node>
<StgValue><ssdm name="out_data_data_61"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:56 %icmp_ln1649_76 = icmp_sgt  i8 %in_data_data_40, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_76"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:57 %out_data_data_63 = select i1 %icmp_ln1649_76, i7 %trunc_ln44_31, i7 0

]]></Node>
<StgValue><ssdm name="out_data_data_63"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:59 %icmp_ln1649_77 = icmp_sgt  i8 %p_Val2_s, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_77"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:60 %select_ln51 = select i1 %icmp_ln1649_77, i7 %trunc_ln, i7 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:62 %icmp_ln1649_78 = icmp_sgt  i8 %p_Val2_45, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_78"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:63 %p_Val2_74 = select i1 %icmp_ln1649_78, i7 %trunc_ln44_32, i7 0

]]></Node>
<StgValue><ssdm name="p_Val2_74"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:65 %icmp_ln1649_79 = icmp_sgt  i8 %p_Val2_40, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_79"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:66 %select_ln51_56 = select i1 %icmp_ln1649_79, i7 %trunc_ln810_s, i7 0

]]></Node>
<StgValue><ssdm name="select_ln51_56"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:68 %icmp_ln1649_80 = icmp_sgt  i8 %p_Val2_41, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_80"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:69 %p_Val2_75 = select i1 %icmp_ln1649_80, i7 %trunc_ln44_33, i7 0

]]></Node>
<StgValue><ssdm name="p_Val2_75"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:71 %icmp_ln1649_81 = icmp_sgt  i8 %p_Val2_42, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_81"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:72 %select_ln51_58 = select i1 %icmp_ln1649_81, i7 %trunc_ln810_21, i7 0

]]></Node>
<StgValue><ssdm name="select_ln51_58"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:74 %icmp_ln1649_82 = icmp_sgt  i8 %p_Val2_43, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_82"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:75 %p_Val2_76 = select i1 %icmp_ln1649_82, i7 %trunc_ln44_34, i7 0

]]></Node>
<StgValue><ssdm name="p_Val2_76"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:77 %icmp_ln1649_83 = icmp_sgt  i8 %p_Val2_69, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_83"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:78 %select_ln51_60 = select i1 %icmp_ln1649_83, i7 %trunc_ln810_22, i7 0

]]></Node>
<StgValue><ssdm name="select_ln51_60"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split:80 %icmp_ln1649_84 = icmp_sgt  i8 %p_Val2_44, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1649_84"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body4.split:81 %p_Val2_77 = select i1 %icmp_ln1649_84, i7 %trunc_ln3, i7 0

]]></Node>
<StgValue><ssdm name="p_Val2_77"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0">
<![CDATA[
for.end15:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body4.split:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.split:1 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:37 %zext_ln45 = zext i7 %out_data_data

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:40 %zext_ln51 = zext i7 %out_data_data_54

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:43 %zext_ln45_7 = zext i7 %out_data_data_55

]]></Node>
<StgValue><ssdm name="zext_ln45_7"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:46 %zext_ln51_31 = zext i7 %out_data_data_57

]]></Node>
<StgValue><ssdm name="zext_ln51_31"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:49 %zext_ln45_8 = zext i7 %out_data_data_58

]]></Node>
<StgValue><ssdm name="zext_ln45_8"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:52 %zext_ln51_32 = zext i7 %out_data_data_60

]]></Node>
<StgValue><ssdm name="zext_ln51_32"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:55 %zext_ln45_9 = zext i7 %out_data_data_61

]]></Node>
<StgValue><ssdm name="zext_ln45_9"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:58 %zext_ln51_33 = zext i7 %out_data_data_63

]]></Node>
<StgValue><ssdm name="zext_ln51_33"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:61 %zext_ln1649 = zext i7 %select_ln51

]]></Node>
<StgValue><ssdm name="zext_ln1649"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:64 %zext_ln51_34 = zext i7 %p_Val2_74

]]></Node>
<StgValue><ssdm name="zext_ln51_34"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:67 %zext_ln1649_27 = zext i7 %select_ln51_56

]]></Node>
<StgValue><ssdm name="zext_ln1649_27"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:70 %zext_ln51_35 = zext i7 %p_Val2_75

]]></Node>
<StgValue><ssdm name="zext_ln51_35"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:73 %zext_ln1649_28 = zext i7 %select_ln51_58

]]></Node>
<StgValue><ssdm name="zext_ln1649_28"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:76 %zext_ln51_36 = zext i7 %p_Val2_76

]]></Node>
<StgValue><ssdm name="zext_ln51_36"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="7">
<![CDATA[
for.body4.split:79 %zext_ln1649_29 = zext i7 %select_ln51_60

]]></Node>
<StgValue><ssdm name="zext_ln1649_29"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="127" op_0_bw="127" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
for.body4.split:82 %or_ln57_s = bitconcatenate i127 @_ssdm_op_BitConcatenate.i127.i7.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i7 %p_Val2_77, i8 %zext_ln1649_29, i8 %zext_ln51_36, i8 %zext_ln1649_28, i8 %zext_ln51_35, i8 %zext_ln1649_27, i8 %zext_ln51_34, i8 %zext_ln1649, i8 %zext_ln51_33, i8 %zext_ln45_9, i8 %zext_ln51_32, i8 %zext_ln45_8, i8 %zext_ln51_31, i8 %zext_ln45_7, i8 %zext_ln51, i8 %zext_ln45

]]></Node>
<StgValue><ssdm name="or_ln57_s"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="127">
<![CDATA[
for.body4.split:83 %zext_ln57 = zext i127 %or_ln57_s

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.body4.split:84 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer8_out, i128 %zext_ln57

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
for.body4.split:86 %br_ln41 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
