---

    # 
  # 
  # ======== Result =========
  # 
  # best option name IVF4096,PQ16
  # nprobe: 29
  # QPS 4318.055641231263
  # stage_option_list
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 72.0
  #         FF: 34634
  #         LUT: 27012
  #         DSP48E: 174
  #         
  # QPS: 6368.267831149928
  # Cycles per query: 21984
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 3
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 5781.03
  #         LUT: 6303.21
  #         DSP48E: 0
  #         
  # QPS: 17008.868910217472
  # Cycles per query: 8231
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 1
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 1
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 351.0
  #         URAM: 104
  #         FF: 64425
  #         LUT: 46529
  #         DSP48E: 270
  #         
  # QPS: 5444.928438083385
  # Cycles per query: 25712
  # PE_NUM_TABLE_CONSTRUCTION: 5
  # Stage 5:
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 756.0
  #         URAM: 0.0
  #         FF: 211716.0
  #         LUT: 196968.0
  #         DSP48E: 1080.0
  #         
  # QPS: 4318.055641231263
  # Cycles per query: 32422
  # HBM_CHANNEL_NUM: 12
  # STAGE5_COMP_PE_NUM: 36
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 146.0
  #         URAM: 0
  #         FF: 157001.09999999998
  #         LUT: 165191.7
  #         DSP48E: 0
  #         
  # QPS: 6329.6862284112485
  # Cycles per query: 22118
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 344323
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 1695.0
  #         URAM: 176.0
  #         FF: 797701.13
  #         LUT: 635764.9099999999
  #         DSP48E: 1528.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 1255.0
  #         URAM: 176.0
  #         FF: 473557.13
  #         LUT: 442003.91
  #         DSP48E: 1524.0
  #         
  # Per Stage Utilization rate (Total = FPGA):
  # 
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '1.928191489361702%', 'FF': '1.32831676485027%', 'LUT': '2.071980854197349%', 'URAM': '7.5%'}
  # Stage 3: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '0.0%', 'FF': '0.22171967047128127%', 'LUT': '0.48349364874815903%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '8.705357142857142%', 'DSP48E': '2.992021276595745%', 'FF': '2.470890095729013%', 'LUT': '3.5690506872852232%', 'URAM': '10.833333333333334%'}
  # Stage 5: {'BRAM_18K': '18.75%', 'DSP48E': '11.96808510638298%', 'FF': '8.119937407952872%', 'LUT': '15.10861561119293%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '3.6210317460317465%', 'DSP48E': '0.0%', 'FF': '6.021458486745212%', 'LUT': '12.67118464653903%', 'URAM': '0.0%'}
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # 
  # Stage 2: {'BRAM_18K': '0.0796812749003984%', 'DSP48E': '11.41732283464567%', 'FF': '7.313584318749461%', 'LUT': '6.1112581560647286%', 'URAM': '40.909090909090914%'}
  # LUT only:
  # Stage 2: 6.1112581560647286%
  # Stage 3: {'BRAM_18K': '0.0796812749003984%', 'DSP48E': '0.0%', 'FF': '1.220767175440902%', 'LUT': '1.4260529957755352%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 1.4260529957755352%
  # Stage 4: {'BRAM_18K': '27.96812749003984%', 'DSP48E': '17.716535433070867%', 'FF': '13.604483159191375%', 'LUT': '10.526829954965784%', 'URAM': '59.09090909090909%'}
  # LUT only:
  # Stage 4: 10.526829954965784%
  # Stage 5: {'BRAM_18K': '60.2390438247012%', 'DSP48E': '70.86614173228347%', 'FF': '44.7075942030479%', 'LUT': '44.56250172085582%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 44.56250172085582%
  # Stage 6: {'BRAM_18K': '11.633466135458168%', 'DSP48E': '0.0%', 'FF': '33.15357114357036%', 'LUT': '37.37335717233814%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 37.37335717233814%
  # Total Utilization rate:
  # {'BRAM_18K': '42.038690476190474%', 'DSP48E': '16.93262411347518%', 'FF': '30.594207550932744%', 'LUT': '48.766945109229255%', 'URAM': '18.333333333333332%'}


  # Constants
  NLIST: 4096
  NPROBE: 29
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: False
  OPQ_UNROLL_FACTOR: <--OPQ_unroll_factor--> # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 3

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 1 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 1 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 5

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 12 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 36

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
