"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axi_uartlite_v2_0_21
"C:\Program Files\ModelSim\win64/vmap" axi_uartlite_v2_0_21 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axi_uartlite_v2_0_21
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work axi_uartlite_v2_0_21 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/axi_uartlite_v2_0_21/.cxl.vhdl.axi_uartlite_v2_0_21.axi_uartlite_v2_0_21.nt64.cmf
