<strong>verilog-read-decls</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.<br/>
<br/>
(verilog-read-decls)<br/>
<br/>
Compute signal declaration information for the current module at point.<br/>
Return an array of [outputs inouts inputs wire reg assign const].