// Seed: 2644664303
module module_0 (
    output wand id_0,
    output tri id_1,
    output supply1 id_2
);
  assign id_0 = -1;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri id_3,
    input tri id_4
);
  tri0 id_6;
  assign id_1 = id_6 - -1'b0 >= id_4 - id_6;
  not primCall (id_0, id_2);
  wire id_7;
  assign id_1 = -1'd0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  assign id_6 = id_6;
endmodule : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_10;
  wire id_11;
  localparam id_12 = id_10;
endmodule
module module_3 (
    input logic id_0,
    input logic id_1,
    id_3
);
  logic id_5, id_6;
  assign id_5 = 1;
  assign id_3 = -1;
  wor id_7 = -1 * 1;
  id_8(
      id_4 === ~-1'b0, id_5, -1, -1, id_0, id_1 != id_4
  );
  assign id_4 = id_4;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  always cover (id_8) id_4 <= 1;
  assign id_6 = 1;
  assign id_3 = id_1;
endmodule
