\documentclass{mycv}

\name[Andrew Ang]{Andrew Ang}
\email{andrewang321@gmail.com}
\github{Ang-Andrew}
\linkedin{andrewang1}

\addbibresource{publications.bib}

\begin{document}

\newcommand{\SubItem}[1]{
    {\setlength\itemindent{15pt} \item[-] #1}
}

\maketitle%

\section{Professional \\ Profile}

Highly skilled electronic engineer with extensive experience in areas of FPGA design, embedded development and high-speed PCB design. 
Consistently successful by being innovative, self-driven and determined.

\section{Professional \\ Experience}

\subsection{Arista Networks}[Sydney, NSW, Australia]
\begin{positions}
  \entry{FPGA Design Engineer}{Jan 2019~--~Present}
\end{positions}

\begin{itemize}[noitemsep]
  \item Delivered mutiple key FPGA solutions for low-latency network applications for the \href{https://www.arista.com/en/products/7130-network-applications-quick-look}{Arista 7130 devices}
    \SubItem{\href{https://www.arista.com/assets/data/pdf/ProductBrief-MetaProtect-Firewall.pdf}{\underline{MetaProtect}} : 135 ns packet filtering}
    \SubItem{\href{https://www.arista.com/assets/data/pdf/ProductBrief-SwitchApp.pdf}{\underline{SwitchApp}} : 480 Gbps layer 2 switching latency as low as 92 ns}
    \SubItem{Multiple SLR designs with strict timing requirements}
  \item Developed wide-coverage, internal FPGA testbenches for regression testing in both simulation and in hardware
  \item Owned customer support engagements consisting of prompt colloboration with support engineers and relaying fast turn-around solutions.
  \item Led live APAC customer workshops for Arista 7130 FPGA development
\end{itemize}

\subsection{Dosec Designs}[Sydney, NSW, Australia]
\begin{positions}
  \entry{Junior Hardware Design Engineer}{Mar 2018~--~Jan 2019}
\end{positions}

\begin{itemize}[noitemsep]
  \item Electronic development of critical sub-system components to address robust IoT sensor solutions
  \SubItem{PCB development aimed for robustness and long-lasting field sensors}
  \SubItem{Microcontroller development (MSP430, PSoC)}
  \SubItem{Preparing Engineering Design Specifications (EDS) for clients}
\end{itemize}

\subsection{Victoria University of Wellington}[Wellington, New Zealand]
\begin{positions}
  \entry{Summer Research Assistant at Victoria University of Wellington}{Nov 2016~--~Feb 2017}
\end{positions}

\begin{itemize}[noitemsep]
  \item Proof of concept development of a system for Magnetic Resonance Imaging (MRI) using FPGA solutions
  \item Gained experience in Linux kernel development including developing device drivers for PCI Express endpoint devices.
\end{itemize}

\section{Education}

\subsection{Victoria University of Wellington}[Wellington, New Zealand]
\vspace{-\parskip}%
\begin{itemize}[label={}]
  \item Master of Engineering (ME) with Distinction \printdate{Feb 2017~--~Mar 2018}
  \item Dissertation: \href{https://tewaharoa.victoria.ac.nz/discovery/fulldisplay?docid=alma99178858497202386&context=L&vid=64VUW_INST:VUWNUI&search_scope=MyInst_and_CI&tab=all&lang=en}{\underline{Development of an Open PXIe System based on FPGA Modules}}
  \item Advisor: \href{https://people.wgtn.ac.nz/robin.dykstra}{\underline{Dr. Robin Dykstra}}
\end{itemize}

\subsection{Victoria University of Wellington}[Wellington, New Zealand]
\vspace{-\parskip}%
\begin{itemize}[label={}]
  \item BE(Hons) Electronics and Computer System Engineering Honours \printdate{2013~--~2016}
\end{itemize}

\section{Skills}

\begin{description}
  \item[Programming] VHDL, Verilog, Python, C, Tcl
  \item[Tools] Vivado, Altium Desiginer
  \item[Project Mangement] Git, Continous Integration/Deployment, Attlasian Development and Colloboration Tools
\end{description}

\section{Publications}%

\publications{publications.bib}

\end{document}
