Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Jul 15 04:31:59 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file calculadora_retentor_timing_summary_routed.rpt -rpx calculadora_retentor_timing_summary_routed.rpx -warn_on_violation
| Design       : calculadora_retentor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: debouncer/PB_posedge_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debouncer_up/PB_state_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: driver/divider/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pwm_3bit/slow_clock_/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.171        0.000                      0                  437        0.101        0.000                      0                  437        4.500        0.000                       0                   249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.171        0.000                      0                  437        0.101        0.000                      0                  437        4.500        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 pwm_3bit/slow_clock_/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_3bit/slow_clock_/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.124ns (26.470%)  route 3.122ns (73.530%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.723     5.326    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  pwm_3bit/slow_clock_/counter_reg[4]/Q
                         net (fo=2, routed)           0.811     6.655    pwm_3bit/slow_clock_/counter[4]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  pwm_3bit/slow_clock_/counter[31]_i_8/O
                         net (fo=1, routed)           0.573     7.352    pwm_3bit/slow_clock_/counter[31]_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.150     7.502 f  pwm_3bit/slow_clock_/counter[31]_i_4/O
                         net (fo=2, routed)           0.823     8.325    pwm_3bit/slow_clock_/counter[31]_i_4_n_0
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.332     8.657 r  pwm_3bit/slow_clock_/counter[31]_i_1/O
                         net (fo=31, routed)          0.915     9.572    pwm_3bit/slow_clock_/clk_out
    SLICE_X6Y97          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.604    15.027    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[25]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.524    14.743    pwm_3bit/slow_clock_/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 pwm_3bit/slow_clock_/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_3bit/slow_clock_/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.124ns (26.470%)  route 3.122ns (73.530%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.723     5.326    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  pwm_3bit/slow_clock_/counter_reg[4]/Q
                         net (fo=2, routed)           0.811     6.655    pwm_3bit/slow_clock_/counter[4]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  pwm_3bit/slow_clock_/counter[31]_i_8/O
                         net (fo=1, routed)           0.573     7.352    pwm_3bit/slow_clock_/counter[31]_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.150     7.502 f  pwm_3bit/slow_clock_/counter[31]_i_4/O
                         net (fo=2, routed)           0.823     8.325    pwm_3bit/slow_clock_/counter[31]_i_4_n_0
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.332     8.657 r  pwm_3bit/slow_clock_/counter[31]_i_1/O
                         net (fo=31, routed)          0.915     9.572    pwm_3bit/slow_clock_/clk_out
    SLICE_X6Y97          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.604    15.027    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[26]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.524    14.743    pwm_3bit/slow_clock_/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 pwm_3bit/slow_clock_/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_3bit/slow_clock_/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.124ns (26.470%)  route 3.122ns (73.530%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.723     5.326    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  pwm_3bit/slow_clock_/counter_reg[4]/Q
                         net (fo=2, routed)           0.811     6.655    pwm_3bit/slow_clock_/counter[4]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  pwm_3bit/slow_clock_/counter[31]_i_8/O
                         net (fo=1, routed)           0.573     7.352    pwm_3bit/slow_clock_/counter[31]_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.150     7.502 f  pwm_3bit/slow_clock_/counter[31]_i_4/O
                         net (fo=2, routed)           0.823     8.325    pwm_3bit/slow_clock_/counter[31]_i_4_n_0
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.332     8.657 r  pwm_3bit/slow_clock_/counter[31]_i_1/O
                         net (fo=31, routed)          0.915     9.572    pwm_3bit/slow_clock_/clk_out
    SLICE_X6Y97          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.604    15.027    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[27]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.524    14.743    pwm_3bit/slow_clock_/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 pwm_3bit/slow_clock_/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_3bit/slow_clock_/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.124ns (26.470%)  route 3.122ns (73.530%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.723     5.326    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  pwm_3bit/slow_clock_/counter_reg[4]/Q
                         net (fo=2, routed)           0.811     6.655    pwm_3bit/slow_clock_/counter[4]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  pwm_3bit/slow_clock_/counter[31]_i_8/O
                         net (fo=1, routed)           0.573     7.352    pwm_3bit/slow_clock_/counter[31]_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.150     7.502 f  pwm_3bit/slow_clock_/counter[31]_i_4/O
                         net (fo=2, routed)           0.823     8.325    pwm_3bit/slow_clock_/counter[31]_i_4_n_0
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.332     8.657 r  pwm_3bit/slow_clock_/counter[31]_i_1/O
                         net (fo=31, routed)          0.915     9.572    pwm_3bit/slow_clock_/clk_out
    SLICE_X6Y97          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.604    15.027    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[28]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.524    14.743    pwm_3bit/slow_clock_/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 FDCE_a/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_op/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.891ns (40.255%)  route 2.807ns (59.745%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.721     5.324    FDCE_a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  FDCE_a/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  FDCE_a/Q_reg[5]/Q
                         net (fo=5, routed)           1.179     6.959    FDCE_b/D_a[5]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  FDCE_b/Q[7]_i_7/O
                         net (fo=1, routed)           0.000     7.083    FDCE_a/Q_reg[7]_1[1]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.633 r  FDCE_a/Q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.633    FDCE_a/Q_reg[7]_i_3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.967 r  FDCE_a/Q_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.961     8.927    FDCE_a/Q_reg[11]_i_3_n_6
    SLICE_X7Y90          LUT4 (Prop_lut4_I0_O)        0.303     9.230 r  FDCE_a/Q[9]_i_2/O
                         net (fo=1, routed)           0.667     9.897    FDCE_a/Q[9]_i_2_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.124    10.021 r  FDCE_a/Q[9]_i_1/O
                         net (fo=1, routed)           0.000    10.021    FDCE_op/resultado__0[9]
    SLICE_X7Y90          FDRE                                         r  FDCE_op/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.601    15.024    FDCE_op/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  FDCE_op/Q_reg[9]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)        0.031    15.295    FDCE_op/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 pwm_3bit/slow_clock_/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_3bit/slow_clock_/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.124ns (27.362%)  route 2.984ns (72.638%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.723     5.326    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  pwm_3bit/slow_clock_/counter_reg[4]/Q
                         net (fo=2, routed)           0.811     6.655    pwm_3bit/slow_clock_/counter[4]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  pwm_3bit/slow_clock_/counter[31]_i_8/O
                         net (fo=1, routed)           0.573     7.352    pwm_3bit/slow_clock_/counter[31]_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.150     7.502 f  pwm_3bit/slow_clock_/counter[31]_i_4/O
                         net (fo=2, routed)           0.823     8.325    pwm_3bit/slow_clock_/counter[31]_i_4_n_0
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.332     8.657 r  pwm_3bit/slow_clock_/counter[31]_i_1/O
                         net (fo=31, routed)          0.776     9.434    pwm_3bit/slow_clock_/clk_out
    SLICE_X6Y96          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.603    15.026    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[21]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524    14.742    pwm_3bit/slow_clock_/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 pwm_3bit/slow_clock_/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_3bit/slow_clock_/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.124ns (27.362%)  route 2.984ns (72.638%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.723     5.326    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  pwm_3bit/slow_clock_/counter_reg[4]/Q
                         net (fo=2, routed)           0.811     6.655    pwm_3bit/slow_clock_/counter[4]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  pwm_3bit/slow_clock_/counter[31]_i_8/O
                         net (fo=1, routed)           0.573     7.352    pwm_3bit/slow_clock_/counter[31]_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.150     7.502 f  pwm_3bit/slow_clock_/counter[31]_i_4/O
                         net (fo=2, routed)           0.823     8.325    pwm_3bit/slow_clock_/counter[31]_i_4_n_0
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.332     8.657 r  pwm_3bit/slow_clock_/counter[31]_i_1/O
                         net (fo=31, routed)          0.776     9.434    pwm_3bit/slow_clock_/clk_out
    SLICE_X6Y96          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.603    15.026    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[22]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524    14.742    pwm_3bit/slow_clock_/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 pwm_3bit/slow_clock_/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_3bit/slow_clock_/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.124ns (27.362%)  route 2.984ns (72.638%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.723     5.326    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  pwm_3bit/slow_clock_/counter_reg[4]/Q
                         net (fo=2, routed)           0.811     6.655    pwm_3bit/slow_clock_/counter[4]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  pwm_3bit/slow_clock_/counter[31]_i_8/O
                         net (fo=1, routed)           0.573     7.352    pwm_3bit/slow_clock_/counter[31]_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.150     7.502 f  pwm_3bit/slow_clock_/counter[31]_i_4/O
                         net (fo=2, routed)           0.823     8.325    pwm_3bit/slow_clock_/counter[31]_i_4_n_0
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.332     8.657 r  pwm_3bit/slow_clock_/counter[31]_i_1/O
                         net (fo=31, routed)          0.776     9.434    pwm_3bit/slow_clock_/clk_out
    SLICE_X6Y96          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.603    15.026    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[23]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524    14.742    pwm_3bit/slow_clock_/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 pwm_3bit/slow_clock_/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_3bit/slow_clock_/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.124ns (27.362%)  route 2.984ns (72.638%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.723     5.326    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  pwm_3bit/slow_clock_/counter_reg[4]/Q
                         net (fo=2, routed)           0.811     6.655    pwm_3bit/slow_clock_/counter[4]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  pwm_3bit/slow_clock_/counter[31]_i_8/O
                         net (fo=1, routed)           0.573     7.352    pwm_3bit/slow_clock_/counter[31]_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.150     7.502 f  pwm_3bit/slow_clock_/counter[31]_i_4/O
                         net (fo=2, routed)           0.823     8.325    pwm_3bit/slow_clock_/counter[31]_i_4_n_0
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.332     8.657 r  pwm_3bit/slow_clock_/counter[31]_i_1/O
                         net (fo=31, routed)          0.776     9.434    pwm_3bit/slow_clock_/clk_out
    SLICE_X6Y96          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.603    15.026    pwm_3bit/slow_clock_/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm_3bit/slow_clock_/counter_reg[24]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524    14.742    pwm_3bit/slow_clock_/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 FDCE_a/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_op/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.873ns (40.147%)  route 2.792ns (59.853%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.721     5.324    FDCE_a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  FDCE_a/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  FDCE_a/Q_reg[5]/Q
                         net (fo=5, routed)           1.179     6.959    FDCE_b/D_a[5]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  FDCE_b/Q[7]_i_7/O
                         net (fo=1, routed)           0.000     7.083    FDCE_a/Q_reg[7]_1[1]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.633 r  FDCE_a/Q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.633    FDCE_a/Q_reg[7]_i_3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.946 r  FDCE_a/Q_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.933     8.879    FDCE_a/Q_reg[11]_i_3_n_4
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.306     9.185 r  FDCE_a/Q[11]_i_2/O
                         net (fo=1, routed)           0.680     9.865    FDCE_a/Q[11]_i_2_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.124     9.989 r  FDCE_a/Q[11]_i_1/O
                         net (fo=1, routed)           0.000     9.989    FDCE_op/resultado__0[11]
    SLICE_X6Y90          FDRE                                         r  FDCE_op/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.601    15.024    FDCE_op/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  FDCE_op/Q_reg[11]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)        0.077    15.341    FDCE_op/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  5.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 driver/divider/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/divider/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.605     1.524    driver/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  driver/divider/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  driver/divider/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.783    driver/divider/counter_reg_n_0_[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  driver/divider/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.943    driver/divider/counter0_carry__5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  driver/divider/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.997    driver/divider/counter0_carry__6_n_7
    SLICE_X1Y100         FDRE                                         r  driver/divider/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.872     2.037    driver/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  driver/divider/counter_reg[29]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    driver/divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 driver/divider/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.605     1.524    driver/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  driver/divider/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  driver/divider/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.783    driver/divider/counter_reg_n_0_[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  driver/divider/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.943    driver/divider/counter0_carry__5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  driver/divider/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.008    driver/divider/counter0_carry__6_n_5
    SLICE_X1Y100         FDRE                                         r  driver/divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.872     2.037    driver/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  driver/divider/counter_reg[31]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    driver/divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 debouncer_reset/PB_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_reset/PB_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.598     1.517    debouncer_reset/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  debouncer_reset/PB_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  debouncer_reset/PB_sync_reg[0]/Q
                         net (fo=1, routed)           0.065     1.724    debouncer_reset/PB_sync_reg_n_0_[0]
    SLICE_X0Y103         FDRE                                         r  debouncer_reset/PB_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.871     2.036    debouncer_reset/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  debouncer_reset/PB_sync_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.075     1.592    debouncer_reset/PB_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 driver/divider/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/divider/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.605     1.524    driver/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  driver/divider/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  driver/divider/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.783    driver/divider/counter_reg_n_0_[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  driver/divider/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.943    driver/divider/counter0_carry__5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  driver/divider/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.033    driver/divider/counter0_carry__6_n_6
    SLICE_X1Y100         FDRE                                         r  driver/divider/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.872     2.037    driver/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  driver/divider/counter_reg[30]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    driver/divider/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FDCE_b/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_op/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.924%)  route 0.114ns (38.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.602     1.521    FDCE_b/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  FDCE_b/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  FDCE_b/Q_reg[11]/Q
                         net (fo=3, routed)           0.114     1.777    FDCE_a/D_b[11]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  FDCE_a/Q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.822    FDCE_op/resultado__0[11]
    SLICE_X6Y90          FDRE                                         r  FDCE_op/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.873     2.038    FDCE_op/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  FDCE_op/Q_reg[11]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.120     1.657    FDCE_op/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.565%)  route 0.107ns (36.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.603     1.522    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  u32_to_bcd_inst/shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  u32_to_bcd_inst/shift_reg[27]/Q
                         net (fo=4, routed)           0.107     1.770    u32_to_bcd_inst/shift_reg_n_0_[27]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.045     1.815 r  u32_to_bcd_inst/shift[28]_i_1/O
                         net (fo=1, routed)           0.000     1.815    u32_to_bcd_inst/shift_next[28]
    SLICE_X3Y91          FDRE                                         r  u32_to_bcd_inst/shift_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.876     2.041    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  u32_to_bcd_inst/shift_reg[28]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.092     1.630    u32_to_bcd_inst/shift_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.663%)  route 0.142ns (43.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.600     1.519    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  u32_to_bcd_inst/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u32_to_bcd_inst/shift_reg[3]/Q
                         net (fo=4, routed)           0.142     1.803    u32_to_bcd_inst/shift_reg_n_0_[3]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.848 r  u32_to_bcd_inst/shift[4]_i_1/O
                         net (fo=1, routed)           0.000     1.848    u32_to_bcd_inst/shift_next[4]
    SLICE_X2Y87          FDRE                                         r  u32_to_bcd_inst/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.873     2.038    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  u32_to_bcd_inst/shift_reg[4]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.121     1.656    u32_to_bcd_inst/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.308%)  route 0.139ns (49.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.600     1.519    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  u32_to_bcd_inst/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u32_to_bcd_inst/shift_reg[1]/Q
                         net (fo=5, routed)           0.139     1.800    u32_to_bcd_inst/shift_reg_n_0_[1]
    SLICE_X3Y88          FDRE                                         r  u32_to_bcd_inst/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.875     2.040    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  u32_to_bcd_inst/bcd_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.070     1.607    u32_to_bcd_inst/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FDCE_b/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_op/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.311%)  route 0.144ns (43.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.601     1.520    FDCE_b/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  FDCE_b/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  FDCE_b/Q_reg[5]/Q
                         net (fo=3, routed)           0.144     1.806    FDCE_a/D_b[5]
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.851 r  FDCE_a/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.851    FDCE_op/resultado__0[5]
    SLICE_X6Y88          FDRE                                         r  FDCE_op/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.872     2.037    FDCE_op/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  FDCE_op/Q_reg[5]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.120     1.656    FDCE_op/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 FDCE_a/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_op/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.298%)  route 0.126ns (37.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.600     1.519    FDCE_a/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  FDCE_a/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  FDCE_a/Q_reg[4]/Q
                         net (fo=5, routed)           0.126     1.810    FDCE_a/D_a[4]
    SLICE_X6Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  FDCE_a/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.855    FDCE_op/resultado__0[4]
    SLICE_X6Y89          FDRE                                         r  FDCE_op/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.872     2.037    FDCE_op/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  FDCE_op/Q_reg[4]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.120     1.656    FDCE_op/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     FDCE_a/Q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     FDCE_a/Q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     FDCE_a/Q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     FDCE_a/Q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     FDCE_a/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     FDCE_a/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     FDCE_a/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     FDCE_a/Q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     FDCE_a/Q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     debouncer/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     debouncer/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     debouncer/PB_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     debouncer/PB_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     debouncer/PB_posedge_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     debouncer/PB_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     debouncer/PB_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     debouncer/button_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     debouncer/button_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     debouncer_reset/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     debouncer_up/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     debouncer_up/PB_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     debouncer_up/PB_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     debouncer_up/PB_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     u32_to_bcd_inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     u32_to_bcd_inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     u32_to_bcd_inst/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     u32_to_bcd_inst/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     FDCE_a/Q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     FDCE_a/Q_reg[12]/C



