#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Sat Feb 26 19:04:46 2022
# Process ID: 49940
# Current directory: F:/FPGA/e32e
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43140 F:\FPGA\e32e\e32e.xpr
# Log file: F:/FPGA/e32e/vivado.log
# Journal file: F:/FPGA/e32e\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/e32e/e32e.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'F:/FPGA/e32e/e32e.board'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/FPGA/e32e/e32e.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'F:/FPGA/e32e/e32e.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1440.902 ; gain = 158.445
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uartinfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uartoutfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'a4bram64k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cachemem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'centralclockgen'...
[Sat Feb 26 19:06:43 2022] Launched uartinfifo_synth_1, uartoutfifo_synth_1, centralclockgen_synth_1, synth_1...
Run output will be captured here:
uartinfifo_synth_1: F:/FPGA/e32e/e32e.runs/uartinfifo_synth_1/runme.log
uartoutfifo_synth_1: F:/FPGA/e32e/e32e.runs/uartoutfifo_synth_1/runme.log
centralclockgen_synth_1: F:/FPGA/e32e/e32e.runs/centralclockgen_synth_1/runme.log
synth_1: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 19:06:44 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.902 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 19:15:07 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 19:15:07 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 19:22:31 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 19:22:31 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3256.516 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 19:28:07 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 19:28:07 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3256.516 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 19:41:08 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 19:41:09 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 19:41:47 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 19:41:47 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3256.516 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
archive_project F:/FPGA/e32e.xpr.zip -temp_dir F:/FPGA/e32e/.Xil/Vivado-49940-Programmy -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'F:/FPGA/e32e/.Xil/Vivado-49940-Programmy' for archiving project
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'F:/FPGA/e32e/e32e.board'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'F:/FPGA/e32e/e32e.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'uartinfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'uartoutfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'centralclockgen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'uartinfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'uartoutfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'centralclockgen_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (F:/FPGA/e32e.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3256.605 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 19:49:52 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 19:49:52 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Feb 26 19:55:20 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 19:56:57 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3346.422 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 20:01:31 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 20:01:31 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3350.707 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 20:09:45 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 20:09:45 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3351.430 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 20:17:02 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 20:17:02 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 20:19:46 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 20:19:46 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 20:20:41 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 20:20:41 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.926 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {180} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.MMCM_CLKOUT1_DIVIDE {90} CONFIG.MMCM_CLKOUT2_DIVIDE {45} CONFIG.CLKOUT1_JITTER {122.980} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {219.371} CONFIG.CLKOUT2_PHASE_ERROR {105.461} CONFIG.CLKOUT3_JITTER {191.690} CONFIG.CLKOUT3_PHASE_ERROR {105.461}] [get_ips centralclockgen]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'centralclockgen'...
catch { config_ip_cache -export [get_ips -all centralclockgen] }
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -no_script -sync -force -quiet
reset_run centralclockgen_synth_1
launch_runs centralclockgen_synth_1 -jobs 8
[Sat Feb 26 20:26:18 2022] Launched centralclockgen_synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/centralclockgen_synth_1/runme.log
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Clock_Frequency {180} CONFIG.Full_Threshold_Assert_Value {982} CONFIG.Full_Threshold_Negate_Value {981}] [get_ips uartoutfifo]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uartoutfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uartoutfifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uartoutfifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'uartoutfifo'...
catch { config_ip_cache -export [get_ips -all uartoutfifo] }
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci] -no_script -sync -force -quiet
reset_run uartoutfifo_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/uartoutfifo_synth_1

launch_runs uartoutfifo_synth_1 -jobs 8
[Sat Feb 26 20:26:32 2022] Launched uartoutfifo_synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/uartoutfifo_synth_1/runme.log
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Read_Clock_Frequency {180}] [get_ips uartinfifo]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uartinfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uartinfifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uartinfifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'uartinfifo'...
catch { config_ip_cache -export [get_ips -all uartinfifo] }
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci] -no_script -sync -force -quiet
reset_run uartinfifo_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/uartinfifo_synth_1

launch_runs uartinfifo_synth_1 -jobs 8
[Sat Feb 26 20:26:44 2022] Launched uartinfifo_synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/uartinfifo_synth_1/runme.log
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Feb 26 20:26:53 2022] Launched uartinfifo_synth_1, uartoutfifo_synth_1, synth_1...
Run output will be captured here:
uartinfifo_synth_1: F:/FPGA/e32e/e32e.runs/uartinfifo_synth_1/runme.log
uartoutfifo_synth_1: F:/FPGA/e32e/e32e.runs/uartoutfifo_synth_1/runme.log
synth_1: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 20:26:53 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3509.094 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {160} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {48} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.MMCM_CLKOUT1_DIVIDE {96} CONFIG.MMCM_CLKOUT2_DIVIDE {48} CONFIG.CLKOUT1_JITTER {235.916} CONFIG.CLKOUT1_PHASE_ERROR {301.601} CONFIG.CLKOUT2_JITTER {372.827} CONFIG.CLKOUT2_PHASE_ERROR {301.601} CONFIG.CLKOUT3_JITTER {332.831} CONFIG.CLKOUT3_PHASE_ERROR {301.601}] [get_ips centralclockgen]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'centralclockgen'...
catch { config_ip_cache -export [get_ips -all centralclockgen] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP centralclockgen, cache-ID = c28c81d01f0e2910; cache size = 1.480 MB.
catch { [ delete_ip_run [get_ips -all centralclockgen] ] }
INFO: [Project 1-386] Moving file 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' from fileset 'centralclockgen' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci'
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Clock_Frequency {160} CONFIG.Full_Threshold_Assert_Value {986} CONFIG.Full_Threshold_Negate_Value {985}] [get_ips uartoutfifo]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uartoutfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uartoutfifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uartoutfifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'uartoutfifo'...
catch { config_ip_cache -export [get_ips -all uartoutfifo] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP uartoutfifo, cache-ID = 9bf275d49da42323; cache size = 1.480 MB.
catch { [ delete_ip_run [get_ips -all uartoutfifo] ] }
INFO: [Project 1-386] Moving file 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' from fileset 'uartoutfifo' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci'
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Read_Clock_Frequency {160}] [get_ips uartinfifo]
generate_target all [get_files  F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uartinfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uartinfifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uartinfifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'uartinfifo'...
catch { config_ip_cache -export [get_ips -all uartinfifo] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP uartinfifo, cache-ID = f005bc1606fbe9e8; cache size = 1.480 MB.
catch { [ delete_ip_run [get_ips -all uartinfifo] ] }
INFO: [Project 1-386] Moving file 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' from fileset 'uartinfifo' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci'
export_simulation -of_objects [get_files F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci] -directory F:/FPGA/e32e/e32e.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32e/e32e.ip_user_files -ipstatic_source_dir F:/FPGA/e32e/e32e.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32e/e32e.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32e/e32e.cache/compile_simlib/questa} {riviera=F:/FPGA/e32e/e32e.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32e/e32e.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 20:41:18 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 20:41:18 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3509.094 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
open_project F:/FPGA/e32d/e32d.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'F:/FPGA/e32d/e32d.board'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3526.680 ; gain = 9.285
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Sat Feb 26 20:52:05 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32d/e32d.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Feb 26 20:52:54 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Sat Feb 26 20:53:45 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Feb 26 20:56:04 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Feb 26 20:57:54 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Feb 26 21:00:18 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {90} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.CLKOUT1_JITTER {219.371} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {137.681} CONFIG.CLKOUT2_PHASE_ERROR {105.461}] [get_ips centralclockgen]
generate_target all [get_files  F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'centralclockgen'...
catch { config_ip_cache -export [get_ips -all centralclockgen] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP centralclockgen, cache-ID = 5f99caa962f87880; cache size = 32.249 MB.
catch { [ delete_ip_run [get_ips -all centralclockgen] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32d/e32d.runs/centralclockgen_synth_1

INFO: [Project 1-386] Moving file 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' from fileset 'centralclockgen' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci'
export_simulation -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci] -directory F:/FPGA/e32d/e32d.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32d/e32d.ip_user_files -ipstatic_source_dir F:/FPGA/e32d/e32d.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32d/e32d.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32d/e32d.cache/compile_simlib/questa} {riviera=F:/FPGA/e32d/e32d.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32d/e32d.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Write_Clock_Frequency {100} CONFIG.Full_Threshold_Assert_Value {998} CONFIG.Full_Threshold_Negate_Value {997}] [get_ips uartdataoutfifo]
generate_target all [get_files  F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdataoutfifo/uartdataoutfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uartdataoutfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uartdataoutfifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uartdataoutfifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'uartdataoutfifo'...
export_ip_user_files -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdataoutfifo/uartdataoutfifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdataoutfifo/uartdataoutfifo.xci] -directory F:/FPGA/e32d/e32d.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32d/e32d.ip_user_files -ipstatic_source_dir F:/FPGA/e32d/e32d.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32d/e32d.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32d/e32d.cache/compile_simlib/questa} {riviera=F:/FPGA/e32d/e32d.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32d/e32d.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Read_Clock_Frequency {100}] [get_ips uartdatainfifo]
generate_target all [get_files  F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdatainfifo/uartdatainfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uartdatainfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uartdatainfifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uartdatainfifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'uartdatainfifo'...
export_ip_user_files -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdatainfifo/uartdatainfifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/uartdatainfifo/uartdatainfifo.xci] -directory F:/FPGA/e32d/e32d.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32d/e32d.ip_user_files -ipstatic_source_dir F:/FPGA/e32d/e32d.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32d/e32d.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32d/e32d.cache/compile_simlib/questa} {riviera=F:/FPGA/e32d/e32d.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32d/e32d.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 21:27:46 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
[Sat Feb 26 21:27:46 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/impl_1/runme.log
reset_run impl_1
close [ open F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv w ]
add_files F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:670]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:671]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:672]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:672]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:672]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:673]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:673]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:673]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:674]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:702]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:704]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:705]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:705]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:706]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv:707]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 22:00:28 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 22:06:47 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
[Sat Feb 26 22:06:47 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 22:10:07 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 22:14:01 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 22:17:49 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 22:20:41 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
[Sat Feb 26 22:20:41 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION on [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION off [get_runs synth_1]
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 22:41:54 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 22:44:17 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
generate_target Simulation [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/axi4litebram64/axi4litebram64.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi4litebram64'...
export_ip_user_files -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/axi4litebram64/axi4litebram64.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/FPGA/e32d/e32d.srcs/sources_1/ip/axi4litebram64/axi4litebram64.xci] -directory F:/FPGA/e32d/e32d.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA/e32d/e32d.ip_user_files -ipstatic_source_dir F:/FPGA/e32d/e32d.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA/e32d/e32d.cache/compile_simlib/modelsim} {questa=F:/FPGA/e32d/e32d.cache/compile_simlib/questa} {riviera=F:/FPGA/e32d/e32d.cache/compile_simlib/riviera} {activehdl=F:/FPGA/e32d/e32d.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simhat'
INFO: [Vivado 12-12490] The selected simulation model for 'ddr3clk' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/e32d/e32d.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/FPGA/e32d/e32d.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simhat' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/FPGA/e32d/e32d.sim/sim_1/behav/xsim/axi4litebram64.mif'
INFO: [SIM-utils-43] Exported 'F:/FPGA/e32d/e32d.sim/sim_1/behav/xsim/BOOT.coe'
INFO: [SIM-utils-43] Exported 'F:/FPGA/e32d/e32d.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/e32d/e32d.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj simhat_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/axi_crossbar_0/sim/axi_crossbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/fetchoutfifo/sim/fetchoutfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchoutfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1222]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1226]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1227]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1228]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/framebuffer/sim/framebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module framebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/axi4litebram64/sim/axi4litebram64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4litebram64
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/uartdatainfifo/sim/uartdatainfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartdatainfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/uartdataoutfifo/sim/uartdataoutfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartdataoutfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/videoclockgen/videoclockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/videoclockgen/videoclockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclockgen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/ddr3clk/ddr3clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/ddr3clk/ddr3clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3clk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/peripheralclocks/peripheralclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/peripheralclocks/peripheralclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/centralclockgen/centralclockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centralclockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.gen/sources_1/ip/centralclockgen/centralclockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centralclockgen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/hdmidevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_device
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/tmds_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tmds_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/vgaclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_vga_clk_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmeticlogicunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/axi4litebram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/axi4liteddr3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4ddr3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/axi4liteinterface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/axi4liteuart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4liteuart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/blu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchlogicunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/clockandresetgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockandresetgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/ddr3drv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3drv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/ddr3frontend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3frontend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
WARNING: [VRFC 10-8426] non-net output port 'instronehotout' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:8]
WARNING: [VRFC 10-8426] non-net output port 'isrecordingform' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'aluop' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'bluop' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'func3' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:12]
WARNING: [VRFC 10-8426] non-net output port 'func7' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:13]
WARNING: [VRFC 10-8426] non-net output port 'func12' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:14]
WARNING: [VRFC 10-8426] non-net output port 'rs1' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:15]
WARNING: [VRFC 10-8426] non-net output port 'rs2' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:16]
WARNING: [VRFC 10-8426] non-net output port 'rs3' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:17]
WARNING: [VRFC 10-8426] non-net output port 'rd' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:18]
WARNING: [VRFC 10-8426] non-net output port 'immed' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:20]
WARNING: [VRFC 10-8426] non-net output port 'immsel' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/decoder.sv:21]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/fetchunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchunit
WARNING: [VRFC 10-8426] non-net output port 'busdout' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/fetchunit.sv:24]
WARNING: [VRFC 10-8426] non-net output port 'memready' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/fetchunit.sv:25]
WARNING: [VRFC 10-8426] non-net output port 'writeready' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/fetchunit.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/gpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4gpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/rv32cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/tophat.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tophat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/uartdevice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'rxd_data_ready' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/uartdevice.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'rxd_data' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/uartdevice.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'rxd_endofpacket' cannot be initialized at declaration in SystemVerilog mode [F:/FPGA/e32d/e32d.srcs/sources_1/new/uartdevice.sv:75]
INFO: [VRFC 10-311] analyzing module baudtickgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sources_1/new/wireinterfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA/e32d/e32d.srcs/sim_1/new/simhat.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simhat
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/e32d/e32d.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj simhat_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 3782.793 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/e32d/e32d.sim/sim_1/behav/xsim'
"xelab -wto da762b61ce4b43af8e8dcf94051709b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simhat_behav xil_defaultlib.simhat xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da762b61ce4b43af8e8dcf94051709b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_crossbar_v2_1_25 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simhat_behav xil_defaultlib.simhat xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [F:/FPGA/e32d/e32d.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.gpudataoutput
Compiling module xil_defaultlib.ddr3wires
Compiling module xil_defaultlib.axi4lite
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV_default
Compiling module xil_defaultlib.centralclockgen_clk_wiz
Compiling module xil_defaultlib.centralclockgen
Compiling module xil_defaultlib.peripheralclocks_clk_wiz
Compiling module xil_defaultlib.peripheralclocks
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.ddr3clk_clk_wiz
Compiling module xil_defaultlib.ddr3clk
Compiling module xil_defaultlib.videoclockgen_clk_wiz
Compiling module xil_defaultlib.videoclockgen
Compiling module xil_defaultlib.clockandresetgen
Compiling module xil_defaultlib.baudtickgen_default
Compiling module xil_defaultlib.async_transmitter
Compiling architecture xilinx of entity fifo_generator_v13_2_5.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff18_internal_vhdl_v of entity unisim.FF18_INTERNAL_VHDL [\FF18_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo18e1_v of entity unisim.FIFO18E1 [\FIFO18E1(almost_full_offset="00...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_common_clock=0,c_rd...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_has_valid=1,c_byte...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.uartdataoutfifo
Compiling module xil_defaultlib.baudtickgen(oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling architecture ff18_internal_vhdl_v of entity unisim.FF18_INTERNAL_VHDL [\FF18_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo18e1_v of entity unisim.FIFO18E1 [\FIFO18E1(almost_full_offset="00...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.uartdatainfifo
Compiling module xil_defaultlib.axi4liteuart
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.axi4litebram64
Compiling module xil_defaultlib.axi4bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.framebuffer
Compiling module xil_defaultlib.my_vga_clk_generator_default
Compiling module xil_defaultlib.tmds_encoder
Compiling module xil_defaultlib.hdmi_device_default
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.axi4gpu
Compiling module xil_defaultlib.axi4litewide
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKOUT2_DIVIDE=32,CLKO...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.LUT4(INIT=16'b1100110011001010)
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.ddr3drv
Compiling module xil_defaultlib.ddr3frontend
Compiling module xil_defaultlib.axi4ddr3
Compiling module xil_defaultlib.registerfile
Compiling architecture xilinx of entity fifo_generator_v13_2_5.reset_builtin [\reset_builtin(c_has_int_clk=0)\]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fetchoutfifo
Compiling module xil_defaultlib.fetchunit(RESETVECTOR=-214748364...
Compiling module xil_defaultlib.arithmeticlogicunit
Compiling module xil_defaultlib.branchlogicunit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.rv32cpu
Compiling module xil_defaultlib.fetchunit(RESETVECTOR=-214748364...
Compiling module xil_defaultlib.rv32cpu(HARTID=1)
Compiling module xil_defaultlib.fetchunit(RESETVECTOR=-214748364...
Compiling module xil_defaultlib.rv32cpu(HARTID=2)
Compiling module xil_defaultlib.fetchunit(RESETVECTOR=-214748364...
Compiling module xil_defaultlib.rv32cpu(HARTID=3)
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_decode...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter(C_...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_decerr_slav...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_crossbar_sa...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_0
Compiling module xil_defaultlib.tophat
Compiling module xil_defaultlib.simhat
Compiling module xil_defaultlib.glbl
Built simulation snapshot simhat_behav

****** Webtalk v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source F:/FPGA/e32d/e32d.sim/sim_1/behav/xsim/xsim.dir/simhat_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 26 22:58:22 2022...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:01:08 . Memory (MB): peak = 3793.590 ; gain = 10.797
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/e32d/e32d.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simhat_behav -key {Behavioral:sim_1:Functional:simhat} -tclbatch {simhat.tcl} -view {F:/FPGA/e32d/e32d.srcs/sim_1/imports/e32d/simhat_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
open_wave_config F:/FPGA/e32d/e32d.srcs/sim_1/imports/e32d/simhat_behav.wcfg
source simhat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module simhat.tophatinstance.BOOTRAM.A4LBMemory.inst.\axi_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simhat.tophatinstance.GPU.FB0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
VACTIVE:        480
HACTIVE:        640
VBP:         33
VFP:         10
HBP:         48
HFP:         16
VSLEN:          2
HSLEN:         96
VTOTAL:        525
HTOTAL:        800
VFP_START:        480
HFP_START:        640
VSYNC_START:        490
HSYNC_START:        656
VBP_START:        492
HBP_START:        752
Vertical refresh:      31500
Horizontal refresh:      48000
Framerate:         60
PIXEL Frequency:   25200000
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =   10000
CLKIN1_PERIOD    =  10.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: simhat.tophatinstance.ddr3.ddr3driver.ddr3instance.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
Note: Actual FIFO Depth = 1024
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 1024
Time: 0 fs  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 1 WIDE = 2
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 1024
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 1024
Time: 0 fs  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 1 WIDE = 2
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 1024
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 1024
Time: 0 fs  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 1 WIDE = 2
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 1024
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 1024
Time: 0 fs  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 1 WIDE = 2
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 1024
Time: 0 fs  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 18 C_RD_PRIM_WIDTH = 18 C_RD_PRIM_DEPTH = 1024 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
Note: Actual FIFO Depth = 1024
Time: 0 fs  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 18 C_RD_PRIM_WIDTH = 18 C_RD_PRIM_DEPTH = 1024 DEEP = 1 WIDE = 1
Time: 0 fs  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simhat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:01:32 . Memory (MB): peak = 3835.422 ; gain = 52.629
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3840.105 ; gain = 4.684
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 23:00:46 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 23:02:26 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 23:07:51 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 23:09:49 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32d/e32d.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 23:12:22 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/synth_1/runme.log
[Sat Feb 26 23:12:22 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32d/e32d.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3841.137 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32d/e32d.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32d/e32d.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
open_project F:/FPGA/e32e/e32e.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'F:/FPGA/e32e/e32e.board'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 23:45:53 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 23:48:05 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 23:51:43 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 23:51:43 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sat Feb 26 23:53:14 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sat Feb 26 23:53:14 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3841.137 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sun Feb 27 00:07:40 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sun Feb 27 00:08:33 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sun Feb 27 00:09:47 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sun Feb 27 00:11:45 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sun Feb 27 00:13:29 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3841.137 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sun Feb 27 00:27:44 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sun Feb 27 00:27:44 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sun Feb 27 00:34:42 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sun Feb 27 00:40:32 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/e32e/e32e.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartinfifo/uartinfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/uartoutfifo/uartoutfifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/FPGA/e32e/e32e.srcs/sources_1/ip/centralclockgen/centralclockgen.xci' is already up-to-date
[Sun Feb 27 00:41:08 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Sun Feb 27 00:41:08 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3884.008 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3884.008 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 27 00:52:53 2022...
