Analysis & Synthesis report for Lab1Demo
Tue Dec 09 13:54:51 2025
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main|StageController:inst1|stageSM
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for TOP_KBD:inst5|KBDINTF:inst
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: square_object:inst9
 20. Parameter Settings for User Entity Instance: MyConstant:inst6
 21. Parameter Settings for User Entity Instance: Decoder:inst4
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. SignalTap II Logic Analyzer Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 26. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 27. Elapsed Time Per Partition
 28. Connections to In-System Debugging Instance "auto_signaltap_0"
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 09 13:54:51 2025       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab1Demo                                    ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 657                                         ;
; Total pins                      ; 33                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,536                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; main               ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 16                 ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; RTL/VGA/square_object.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/square_object.sv                                           ;             ;
; RTL/VGA/VGA_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/VGA_Controller.sv                                          ;             ;
; RTL/KEYBOARDX/TOP_KBD.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/KEYBOARDX/TOP_KBD.bdf                                          ;             ;
; RTL/KEYBOARDX/keyPad_decoder.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/KEYBOARDX/keyPad_decoder.sv                                    ;             ;
; KBDINTF.qxp                                                        ; yes             ; User File                                    ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp                                                        ;             ;
; RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv         ;             ;
; CLK_31P5.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5.v                                                         ; CLK_31P5    ;
; CLK_31P5/CLK_31P5_0002.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5/CLK_31P5_0002.v                                           ; CLK_31P5    ;
; RTL/VGA/MyConstant.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/MyConstant.sv                                              ;             ;
; GameControl/StageController.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/GameControl/StageController.sv                                     ;             ;
; Stages/MainMenu.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Stages/MainMenu.sv                                                 ;             ;
; Stages/LevelController.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Stages/LevelController.sv                                          ;             ;
; RTL/GameLoop/main.bdf                                              ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/GameLoop/main.bdf                                              ;             ;
; Decoder.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Decoder.sv                                                         ;             ;
; Bitmaps/MainMenuBitmap.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Bitmaps/MainMenuBitmap.sv                                          ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                                                                   ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                 ;             ;
; db/altsyncram_e884.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/altsyncram_e884.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                                                 ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                              ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                      ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cntr_19i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_iti.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cntr_iti.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ; altera_sld  ;
; db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 375                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 350                      ;
;     -- 7 input functions                    ; 0                        ;
;     -- 6 input functions                    ; 79                       ;
;     -- 5 input functions                    ; 80                       ;
;     -- 4 input functions                    ; 43                       ;
;     -- <=3 input functions                  ; 148                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 657                      ;
;                                             ;                          ;
; I/O pins                                    ; 33                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1536                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 401                      ;
; Total fan-out                               ; 3986                     ;
; Average fan-out                             ; 3.60                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |main                                                                                                                                   ; 350 (1)             ; 657 (0)                   ; 1536              ; 0          ; 33   ; 0            ; |main                                                                                                                                                                                                                                                                                                                                            ; main                              ; work         ;
;    |CLK_31P5:inst7|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|CLK_31P5:inst7                                                                                                                                                                                                                                                                                                                             ; CLK_31P5                          ; CLK_31P5     ;
;       |CLK_31P5_0002:clk_31p5_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst                                                                                                                                                                                                                                                                                                 ; CLK_31P5_0002                     ; CLK_31P5     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                         ; altera_pll                        ; work         ;
;    |TOP_KBD:inst5|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|TOP_KBD:inst5                                                                                                                                                                                                                                                                                                                              ; TOP_KBD                           ; work         ;
;       |KBDINTF:inst|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|TOP_KBD:inst5|KBDINTF:inst                                                                                                                                                                                                                                                                                                                 ; KBDINTF                           ; work         ;
;    |VGA_Controller:inst8|                                                                                                               ; 34 (34)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |main|VGA_Controller:inst8                                                                                                                                                                                                                                                                                                                       ; VGA_Controller                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 223 (2)             ; 541 (48)                  ; 1536              ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 221 (0)             ; 493 (0)                   ; 1536              ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 221 (67)            ; 493 (168)                 ; 1536              ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_e884:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e884:auto_generated                                                                                                                                                 ; altsyncram_e884                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 45 (45)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 31 (1)              ; 136 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 24 (0)              ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 24 (0)              ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (11)             ; 66 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_19i:auto_generated                                                             ; cntr_19i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_iti:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_iti:auto_generated                                                                                      ; cntr_iti                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |main|CLK_31P5:inst7                                                                                                                                                                                                                                                      ; CLK_31P5.v      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|StageController:inst1|stageSM                                                                     ;
+---------------------+-----------------+---------------------+--------------------+----------------+---------------------+
; Name                ; stageSM.S_LEVEL ; stageSM.S_LOSS_MENU ; stageSM.S_WIN_MENU ; stageSM.S_SHOP ; stageSM.S_MAIN_MENU ;
+---------------------+-----------------+---------------------+--------------------+----------------+---------------------+
; stageSM.S_MAIN_MENU ; 0               ; 0                   ; 0                  ; 0              ; 0                   ;
; stageSM.S_SHOP      ; 0               ; 0                   ; 0                  ; 1              ; 1                   ;
; stageSM.S_WIN_MENU  ; 0               ; 0                   ; 1                  ; 0              ; 1                   ;
; stageSM.S_LOSS_MENU ; 0               ; 1                   ; 0                  ; 0              ; 1                   ;
; stageSM.S_LEVEL     ; 1               ; 0                   ; 0                  ; 0              ; 1                   ;
+---------------------+-----------------+---------------------+--------------------+----------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; StageController:inst1|stageSM~4                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; StageController:inst1|stageSM~5                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; StageController:inst1|stageSM~7                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; StageController:inst1|stageSM.S_MAIN_MENU                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; StageController:inst1|stageSM.S_SHOP                                                                                                                                                   ; Lost fanout                                                                                                                                                                                        ;
; StageController:inst1|stageSM.S_WIN_MENU                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; StageController:inst1|stageSM.S_LOSS_MENU                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; StageController:inst1|stageSM.S_LEVEL                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 8                                                                                                                                                  ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 16                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; StageController:inst1|stageSM~4                                                                                                                              ; Lost Fanouts              ; StageController:inst1|stageSM.S_SHOP, StageController:inst1|stageSM.S_LOSS_MENU                                                                               ;
; StageController:inst1|stageSM~5                                                                                                                              ; Lost Fanouts              ; StageController:inst1|stageSM.S_WIN_MENU                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 657   ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 126   ;
; Number of registers using Asynchronous Clear ; 241   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 338   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_Controller:inst8|oVGA_VS                                                                                                                                                                                                                                                                                                    ; 2       ;
; VGA_Controller:inst8|oVGA_HS                                                                                                                                                                                                                                                                                                    ; 5       ;
; VGA_Controller:inst8|oVGA_HS_d                                                                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 12                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_KBD:inst5|KBDINTF:inst                                                                                                       ;
+--------------------------------------------------------------------------------+--------------------+------+--------------------------------------------+
; Assignment                                                                     ; Value              ; From ; To                                         ;
+--------------------------------------------------------------------------------+--------------------+------+--------------------------------------------+
; LOCATION                                                                       ; PIN_Y21            ;      ; ADC_CONVST                                 ;
; LOCATION                                                                       ; PIN_W22            ;      ; ADC_DIN                                    ;
; LOCATION                                                                       ; PIN_V23            ;      ; ADC_DOUT                                   ;
; LOCATION                                                                       ; PIN_W24            ;      ; ADC_SCLK                                   ;
; LOCATION                                                                       ; PIN_AC22           ;      ; AUDOUT[0]                                  ;
; LOCATION                                                                       ; PIN_AH29           ;      ; AUDOUT[1]                                  ;
; LOCATION                                                                       ; PIN_AF30           ;      ; AUDOUT[2]                                  ;
; LOCATION                                                                       ; PIN_AF29           ;      ; AUDOUT[3]                                  ;
; LOCATION                                                                       ; PIN_AG30           ;      ; AUDOUT[4]                                  ;
; LOCATION                                                                       ; PIN_AH30           ;      ; AUDOUT[5]                                  ;
; LOCATION                                                                       ; PIN_Y24            ;      ; AUDOUT[6]                                  ;
; LOCATION                                                                       ; PIN_Y23            ;      ; AUDOUT[7]                                  ;
; LOCATION                                                                       ; PIN_AJ29           ;      ; AUD_ADCDAT                                 ;
; LOCATION                                                                       ; PIN_AF14           ;      ; CLOCK_50                                   ;
; LOCATION                                                                       ; PIN_W17            ;      ; HEX0[0]                                    ;
; LOCATION                                                                       ; PIN_V18            ;      ; HEX0[1]                                    ;
; LOCATION                                                                       ; PIN_AG17           ;      ; HEX0[2]                                    ;
; LOCATION                                                                       ; PIN_AG16           ;      ; HEX0[3]                                    ;
; LOCATION                                                                       ; PIN_AH17           ;      ; HEX0[4]                                    ;
; LOCATION                                                                       ; PIN_AG18           ;      ; HEX0[5]                                    ;
; LOCATION                                                                       ; PIN_AH18           ;      ; HEX0[6]                                    ;
; LOCATION                                                                       ; PIN_AF16           ;      ; HEX1[0]                                    ;
; LOCATION                                                                       ; PIN_V16            ;      ; HEX1[1]                                    ;
; LOCATION                                                                       ; PIN_AE16           ;      ; HEX1[2]                                    ;
; LOCATION                                                                       ; PIN_AD17           ;      ; HEX1[3]                                    ;
; LOCATION                                                                       ; PIN_AE18           ;      ; HEX1[4]                                    ;
; LOCATION                                                                       ; PIN_AE17           ;      ; HEX1[5]                                    ;
; LOCATION                                                                       ; PIN_V17            ;      ; HEX1[6]                                    ;
; LOCATION                                                                       ; PIN_AA21           ;      ; HEX2[0]                                    ;
; LOCATION                                                                       ; PIN_AB17           ;      ; HEX2[1]                                    ;
; LOCATION                                                                       ; PIN_AA18           ;      ; HEX2[2]                                    ;
; LOCATION                                                                       ; PIN_Y17            ;      ; HEX2[3]                                    ;
; LOCATION                                                                       ; PIN_Y18            ;      ; HEX2[4]                                    ;
; LOCATION                                                                       ; PIN_AF18           ;      ; HEX2[5]                                    ;
; LOCATION                                                                       ; PIN_W16            ;      ; HEX2[6]                                    ;
; LOCATION                                                                       ; PIN_Y19            ;      ; HEX3[0]                                    ;
; LOCATION                                                                       ; PIN_W19            ;      ; HEX3[1]                                    ;
; LOCATION                                                                       ; PIN_AD19           ;      ; HEX3[2]                                    ;
; LOCATION                                                                       ; PIN_AA20           ;      ; HEX3[3]                                    ;
; LOCATION                                                                       ; PIN_AC20           ;      ; HEX3[4]                                    ;
; LOCATION                                                                       ; PIN_AA19           ;      ; HEX3[5]                                    ;
; LOCATION                                                                       ; PIN_AD20           ;      ; HEX3[6]                                    ;
; LOCATION                                                                       ; PIN_AD21           ;      ; HEX4[0]                                    ;
; LOCATION                                                                       ; PIN_AG22           ;      ; HEX4[1]                                    ;
; LOCATION                                                                       ; PIN_AE22           ;      ; HEX4[2]                                    ;
; LOCATION                                                                       ; PIN_AE23           ;      ; HEX4[3]                                    ;
; LOCATION                                                                       ; PIN_AG23           ;      ; HEX4[4]                                    ;
; LOCATION                                                                       ; PIN_AF23           ;      ; HEX4[5]                                    ;
; LOCATION                                                                       ; PIN_AH22           ;      ; HEX4[6]                                    ;
; LOCATION                                                                       ; PIN_AF21           ;      ; HEX5[0]                                    ;
; LOCATION                                                                       ; PIN_AG21           ;      ; HEX5[1]                                    ;
; LOCATION                                                                       ; PIN_AF20           ;      ; HEX5[2]                                    ;
; LOCATION                                                                       ; PIN_AG20           ;      ; HEX5[3]                                    ;
; LOCATION                                                                       ; PIN_AE19           ;      ; HEX5[4]                                    ;
; LOCATION                                                                       ; PIN_AF19           ;      ; HEX5[5]                                    ;
; LOCATION                                                                       ; PIN_AB21           ;      ; HEX5[6]                                    ;
; LOCATION                                                                       ; PIN_AK4            ;      ; KEY[1]                                     ;
; LOCATION                                                                       ; PIN_AA14           ;      ; KEY[2]                                     ;
; LOCATION                                                                       ; PIN_AA15           ;      ; KEY[3]                                     ;
; LOCATION                                                                       ; PIN_AD24           ;      ; LEDR[3]                                    ;
; LOCATION                                                                       ; PIN_AG25           ;      ; LEDR[4]                                    ;
; LOCATION                                                                       ; PIN_AK29           ;      ; OVGA[0]                                    ;
; LOCATION                                                                       ; PIN_AH25           ;      ; OVGA[10]                                   ;
; LOCATION                                                                       ; PIN_AK24           ;      ; OVGA[11]                                   ;
; LOCATION                                                                       ; PIN_AJ24           ;      ; OVGA[12]                                   ;
; LOCATION                                                                       ; PIN_AH24           ;      ; OVGA[13]                                   ;
; LOCATION                                                                       ; PIN_AK23           ;      ; OVGA[14]                                   ;
; LOCATION                                                                       ; PIN_AH23           ;      ; OVGA[15]                                   ;
; LOCATION                                                                       ; PIN_AJ21           ;      ; OVGA[16]                                   ;
; LOCATION                                                                       ; PIN_AJ20           ;      ; OVGA[17]                                   ;
; LOCATION                                                                       ; PIN_AH20           ;      ; OVGA[18]                                   ;
; LOCATION                                                                       ; PIN_AJ19           ;      ; OVGA[19]                                   ;
; LOCATION                                                                       ; PIN_AK28           ;      ; OVGA[1]                                    ;
; LOCATION                                                                       ; PIN_AH19           ;      ; OVGA[20]                                   ;
; LOCATION                                                                       ; PIN_AJ17           ;      ; OVGA[21]                                   ;
; LOCATION                                                                       ; PIN_AJ16           ;      ; OVGA[22]                                   ;
; LOCATION                                                                       ; PIN_AK16           ;      ; OVGA[23]                                   ;
; LOCATION                                                                       ; PIN_AK19           ;      ; OVGA[24]                                   ;
; LOCATION                                                                       ; PIN_AK18           ;      ; OVGA[25]                                   ;
; LOCATION                                                                       ; PIN_AJ22           ;      ; OVGA[26]                                   ;
; LOCATION                                                                       ; PIN_AK22           ;      ; OVGA[27]                                   ;
; LOCATION                                                                       ; PIN_AK21           ;      ; OVGA[28]                                   ;
; LOCATION                                                                       ; PIN_AK27           ;      ; OVGA[2]                                    ;
; LOCATION                                                                       ; PIN_AJ27           ;      ; OVGA[3]                                    ;
; LOCATION                                                                       ; PIN_AH27           ;      ; OVGA[4]                                    ;
; LOCATION                                                                       ; PIN_AF26           ;      ; OVGA[5]                                    ;
; LOCATION                                                                       ; PIN_AG26           ;      ; OVGA[6]                                    ;
; LOCATION                                                                       ; PIN_AJ26           ;      ; OVGA[7]                                    ;
; LOCATION                                                                       ; PIN_AK26           ;      ; OVGA[8]                                    ;
; LOCATION                                                                       ; PIN_AJ25           ;      ; OVGA[9]                                    ;
; LOCATION                                                                       ; PIN_AB25           ;      ; PS2_CLK                                    ;
; LOCATION                                                                       ; PIN_AA25           ;      ; PS2_DAT                                    ;
; LOCATION                                                                       ; PIN_AB30           ;      ; SW[0]                                      ;
; LOCATION                                                                       ; PIN_Y27            ;      ; SW[1]                                      ;
; LOCATION                                                                       ; PIN_AB28           ;      ; SW[2]                                      ;
; LOCATION                                                                       ; PIN_AC30           ;      ; SW[3]                                      ;
; LOCATION                                                                       ; PIN_W25            ;      ; SW[4]                                      ;
; LOCATION                                                                       ; PIN_V25            ;      ; SW[5]                                      ;
; LOCATION                                                                       ; PIN_AC28           ;      ; SW[6]                                      ;
; LOCATION                                                                       ; PIN_AD30           ;      ; SW[7]                                      ;
; LOCATION                                                                       ; PIN_AC29           ;      ; SW[8]                                      ;
; LOCATION                                                                       ; PIN_AA30           ;      ; SW[9]                                      ;
; LOCATION                                                                       ; PIN_AA24           ;      ; ball_toggle                                ;
; LOCATION                                                                       ; PIN_AE11           ;      ; greenLight                                 ;
; LOCATION                                                                       ; PIN_AB23           ;      ; ir_write                                   ;
; LOCATION                                                                       ; PIN_AF25           ;      ; numKey[0]                                  ;
; LOCATION                                                                       ; PIN_AE24           ;      ; numKey[1]                                  ;
; LOCATION                                                                       ; PIN_AF24           ;      ; numKey[2]                                  ;
; LOCATION                                                                       ; PIN_AB22           ;      ; numKey[3]                                  ;
; LOCATION                                                                       ; PIN_AF9            ;      ; redLight                                   ;
; LOCATION                                                                       ; PIN_AJ4            ;      ; resetN_pin                                 ;
; LOCATION                                                                       ; PIN_AC23           ;      ; sound_on                                   ;
; LOCATION                                                                       ; PIN_AE7            ;      ; yellowLight                                ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;                                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;                                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;                                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;                                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;                                            ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;                                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;                                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;                                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;                                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;                                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;                                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;                                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;                                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;                                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;                                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;                                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;                                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;                                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;                                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;                                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;                                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;                                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;                                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;                                            ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;                                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;                                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;                                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;                                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;                                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;                                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;                                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;                                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;                                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;                                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;                                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;                                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;                                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;                                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;                                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;                                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;                                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;                                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;                                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;                                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;                                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;                                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;                                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;                                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;                                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;                                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;                                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;                                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;                                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;                                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;                                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;                                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;                                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;                                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;                                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;                                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;                                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;                                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;                                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;                                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;                                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;                                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;                                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;                                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;                                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;                                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;                                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;                                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;                                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;                                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;                                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;                                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;                                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;                                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;                                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;                                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;                                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;                                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;                                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;                                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;                                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;                                            ;
; PRPOF_ID                                                                       ; OFF                ;      ;                                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;                                            ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;                                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;                                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                ;      ;                                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;                                            ;
; PCI_IO                                                                         ; OFF                ;      ;                                            ;
; TURBO_BIT                                                                      ; ON                 ;      ;                                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;                                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;                                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;                                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;                                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;                                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;                                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;                                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;                                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;                                            ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;                                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;                                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;                                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;                                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;                                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;                                            ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;                                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;                                            ;
; PLL_BANDWIDTH_PRESET                                                           ; AUTO               ;      ; *CLK_31P5_0002*|altera_pll:altera_pll_i*|* ;
; PLL_COMPENSATION_MODE                                                          ; DIRECT             ;      ; *CLK_31P5_0002*|altera_pll:altera_pll_i*|* ;
; PLL_AUTO_RESET                                                                 ; OFF                ;      ; *CLK_31P5_0002*|altera_pll:altera_pll_i*|* ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[0]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[1]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[2]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[3]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[4]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[5]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[6]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[7]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUD_ADCDAT                                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[0]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[1]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[2]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[3]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[4]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[5]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[6]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[7]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; CLOCK_50                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; ENABLE_SOF                                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[0]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[1]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[2]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[3]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[4]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[5]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[6]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[0]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[10]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[11]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[12]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[13]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[14]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[15]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[16]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[17]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[18]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[19]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[1]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[20]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[21]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[22]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[23]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[24]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[25]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[26]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[27]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[28]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[2]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[3]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[4]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[5]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[6]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[7]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[8]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[9]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; PS2_CLK                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; PS2_DAT                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; boardersDrawReq                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; greenLight                                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; redLight                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; resetN_pin                                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; yellowLight                                ;
+--------------------------------------------------------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 31.500000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst9 ;
+-----------------+----------+-------------------------------------+
; Parameter Name  ; Value    ; Type                                ;
+-----------------+----------+-------------------------------------+
; OBJECT_WIDTH_X  ; 128      ; Signed Integer                      ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                      ;
; OBJECT_COLOR    ; 00000011 ; Unsigned Binary                     ;
+-----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MyConstant:inst6 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; size           ; 11    ; Signed Integer                       ;
; MyValue        ; 0     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decoder:inst4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE           ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                 ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 24                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 24                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 64                                                                                           ; Untyped        ;
; sld_segment_size                                ; 64                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 92                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 24                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 24                  ; 24               ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 25                          ;
;     CLR               ; 3                           ;
;     CLR SCLR          ; 11                          ;
;     ENA CLR SCLR      ; 11                          ;
; arriav_lcell_comb     ; 40                          ;
;     arith             ; 22                          ;
;         1 data inputs ; 22                          ;
;     normal            ; 18                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 5                           ;
;         6 data inputs ; 2                           ;
; blackbox              ; 1                           ;
;         BDINTF:inst   ; 1                           ;
; boundary_port         ; 35                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.79                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 541                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 48                                                     ;
;     ENA               ; 61                                                     ;
;     ENA CLR           ; 118                                                    ;
;     ENA CLR SCLR      ; 6                                                      ;
;     ENA SCLR          ; 19                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 26                                                     ;
;     SCLR SLD          ; 9                                                      ;
;     plain             ; 215                                                    ;
; arriav_lcell_comb     ; 223                                                    ;
;     arith             ; 58                                                     ;
;         0 data inputs ; 3                                                      ;
;         1 data inputs ; 55                                                     ;
;     normal            ; 165                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 1                                                      ;
;         2 data inputs ; 13                                                     ;
;         3 data inputs ; 12                                                     ;
;         4 data inputs ; 23                                                     ;
;         5 data inputs ; 50                                                     ;
;         6 data inputs ; 64                                                     ;
; boundary_port         ; 204                                                    ;
; stratixv_ram_block    ; 24                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.21                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 92                                       ;
;     normal            ; 92                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                 ; Details                                                                                                                                                        ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                                                                                            ;
; keypadValid                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; keypadValid                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; random:inst17|dout[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; resetN                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i|locked_wire[0] ; N/A                                                                                                                                                            ;
; resetN                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i|locked_wire[0] ; N/A                                                                                                                                                            ;
; square_object:inst8|topLeftY[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; square_object:inst8|topLeftY[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                                                                                            ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 09 13:54:26 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Warning (20031): Parallel compilation is enabled for 16 processors, but there are only 14 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/game_controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smiley_move.sv
    Info (12023): Found entity 1: smiley_move File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/smiley_move.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block_t.bdf
    Info (12023): Found entity 1: Smiley_Block_T
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv
    Info (12023): Found entity 1: smileyBitMap File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/smileyBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv
    Info (12023): Found entity 1: back_ground_draw File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/back_ground_draw.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv
    Info (12023): Found entity 1: square_Hart_object File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/square_Hart_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv
    Info (12023): Found entity 1: HartsMatrixBitMap File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/HartsMatrixBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf
    Info (12023): Found entity 1: HART_DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/objects_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/VGA_Controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/valx.v
    Info (12023): Found entity 1: valX File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/valX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf
    Info (12023): Found entity 1: TOP_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/KEYBOARDX/keyPad_decoder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv
    Info (12023): Found entity 1: simple_up_counter File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/KEYBOARDX/simple_up_counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv
    Info (12023): Found entity 1: random File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/KEYBOARDX/random.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file kbdintf.qxp
    Info (12023): Found entity 1: KBDINTF File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/mili_sec_counter.sv
    Info (12023): Found entity 1: Mili_sec_counter File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/Mili_sec_counter.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/melody_player_1.sv
    Info (12023): Found entity 1: melody_player_1 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/melody_player_1.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/jukebox1.sv
    Info (12023): Found entity 1: JukeBox1 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/JukeBox1.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/SinTable.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/ToneDecoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf
    Info (12023): Found entity 1: AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv
    Info (12023): Found entity 1: i2c File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv
    Info (12023): Found entity 1: DualSerial2parallel File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv
    Info (12023): Found entity 1: CLOCK_500 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv
    Info (12023): Found entity 1: audio_codec_controller File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clk_31p5.v
    Info (12023): Found entity 1: CLK_31P5 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v
    Info (12023): Found entity 1: CLK_31P5_0002 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5/CLK_31P5_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/myconstant.sv
    Info (12023): Found entity 1: MyConstant File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/MyConstant.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/old_objects_mux.sv
    Info (12023): Found entity 1: old_objects_mux File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/old_objects_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd_old.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_KBD_old
Info (12021): Found 1 design units, including 1 entities, in source file gamecontrol/stagecontroller.sv
    Info (12023): Found entity 1: StageController File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/GameControl/StageController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stages/mainmenu.sv
    Info (12023): Found entity 1: MainMenu File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Stages/MainMenu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stages/levelcontroller.sv
    Info (12023): Found entity 1: LevelController File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Stages/LevelController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gameloop/main.bdf
    Info (12023): Found entity 1: main
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: Decoder File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bitmaps/mainmenubitmap.sv
    Info (12023): Found entity 1: MainMenuBitmap File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Bitmaps/MainMenuBitmap.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for "CLOCK_500_ena" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 61
Warning (10236): Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for "CLOCK_SDAT_ena" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 63
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst8"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/VGA_Controller.sv Line: 61
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/VGA_Controller.sv Line: 62
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/VGA_Controller.sv Line: 64
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/VGA_Controller.sv Line: 74
Info (12128): Elaborating entity "CLK_31P5" for hierarchy "CLK_31P5:inst7"
Info (12128): Elaborating entity "CLK_31P5_0002" for hierarchy "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5/CLK_31P5_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5/CLK_31P5_0002.v Line: 85
Info (12133): Instantiated megafunction "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5/CLK_31P5_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "31.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MainMenuBitmap" for hierarchy "MainMenuBitmap:inst10"
Warning (10230): Verilog HDL assignment warning at MainMenuBitmap.sv(98): truncated value with size 8 to match size of target (1) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Bitmaps/MainMenuBitmap.sv Line: 98
Warning (10034): Output port "RGBout" at MainMenuBitmap.sv(9) has no driver File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Bitmaps/MainMenuBitmap.sv Line: 9
Warning (10034): Output port "HitEdgeCode" at MainMenuBitmap.sv(11) has no driver File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Bitmaps/MainMenuBitmap.sv Line: 11
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mainMenuColors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst9"
Info (12128): Elaborating entity "MyConstant" for hierarchy "MyConstant:inst6"
Warning (10230): Verilog HDL assignment warning at MyConstant.sv(14): truncated value with size 32 to match size of target (11) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/MyConstant.sv Line: 14
Info (12128): Elaborating entity "MainMenu" for hierarchy "MainMenu:inst"
Warning (10034): Output port "drLevel" at MainMenu.sv(6) has no driver File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Stages/MainMenu.sv Line: 6
Info (12128): Elaborating entity "TOP_KBD" for hierarchy "TOP_KBD:inst5"
Info (12128): Elaborating entity "keyPad_decoder" for hierarchy "TOP_KBD:inst5|keyPad_decoder:inst2"
Warning (10230): Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/KEYBOARDX/keyPad_decoder.sv Line: 47
Info (12128): Elaborating entity "KBDINTF" for hierarchy "TOP_KBD:inst5|KBDINTF:inst"
Info (12128): Elaborating entity "StageController" for hierarchy "StageController:inst1"
Warning (10036): Verilog HDL or VHDL warning at StageController.sv(13): object "incrementLevel" assigned a value but never read File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/GameControl/StageController.sv Line: 13
Info (10264): Verilog HDL Case Statement information at StageController.sv(29): all case item expressions in this case statement are onehot File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/GameControl/StageController.sv Line: 29
Info (12128): Elaborating entity "LevelController" for hierarchy "LevelController:inst2"
Warning (10230): Verilog HDL assignment warning at LevelController.sv(29): truncated value with size 32 to match size of target (2) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Stages/LevelController.sv Line: 29
Warning (10034): Output port "drLevel" at LevelController.sv(6) has no driver File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Stages/LevelController.sv Line: 6
Warning (10034): Output port "stageEnded" at LevelController.sv(7) has no driver File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Stages/LevelController.sv Line: 7
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "levelData" into its bus
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:inst4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e884.tdf
    Info (12023): Found entity 1: altsyncram_e884 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/altsyncram_e884.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cntr_19i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf
    Info (12023): Found entity 1: cntr_iti File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cntr_iti.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.12.09.13:54:40 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OVGA[26]" is stuck at VCC
    Warning (13410): Pin "OVGA[23]" is stuck at GND
    Warning (13410): Pin "OVGA[22]" is stuck at GND
    Warning (13410): Pin "OVGA[21]" is stuck at GND
    Warning (13410): Pin "OVGA[20]" is stuck at GND
    Warning (13410): Pin "OVGA[19]" is stuck at GND
    Warning (13410): Pin "OVGA[18]" is stuck at GND
    Warning (13410): Pin "OVGA[17]" is stuck at GND
    Warning (13410): Pin "OVGA[16]" is stuck at GND
    Warning (13410): Pin "OVGA[15]" is stuck at GND
    Warning (13410): Pin "OVGA[14]" is stuck at GND
    Warning (13410): Pin "OVGA[13]" is stuck at GND
    Warning (13410): Pin "OVGA[12]" is stuck at GND
    Warning (13410): Pin "OVGA[11]" is stuck at GND
    Warning (13410): Pin "OVGA[10]" is stuck at GND
    Warning (13410): Pin "OVGA[9]" is stuck at GND
    Warning (13410): Pin "OVGA[8]" is stuck at GND
    Warning (13410): Pin "OVGA[7]" is stuck at GND
    Warning (13410): Pin "OVGA[6]" is stuck at GND
    Warning (13410): Pin "OVGA[5]" is stuck at GND
    Warning (13410): Pin "OVGA[4]" is stuck at GND
    Warning (13410): Pin "OVGA[3]" is stuck at GND
    Warning (13410): Pin "OVGA[2]" is stuck at GND
    Warning (13410): Pin "OVGA[1]" is stuck at GND
    Warning (13410): Pin "OVGA[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/output_files/Lab1Demo.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 35 of its 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 46 missing sources or connections.
Info (35026): Attempting to remove 26 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|make~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|make"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|break~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|break"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[8]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[8]"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[7]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[7]"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[6]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[6]"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[5]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[5]"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[4]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[4]"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[3]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[3]"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[2]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[2]"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[1]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[1]"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[0]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|keyCode[0]"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|CLOCK_50~input"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|CLOCK_50"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|resetN~input"
    Info (35027): Removed I/O cell "TOP_KBD:inst5|KBDINTF:inst|resetN"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 99 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|shift_reg[7]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|shift_reg[3]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|shift_reg[8]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|shift_reg[6]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|shift_reg[5]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|shift_reg[4]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|shift_reg[2]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|shift_reg[1]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|shift_reg[0]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|shift_reg[9]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|make" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|brakk" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|keyCode[8]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|keyCode[7]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|keyCode[6]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|keyCode[5]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|keyCode[4]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|keyCode[3]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|keyCode[2]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|keyCode[1]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|keyCode[0]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|SM_BYTEREC.idle_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|SM_BYTEREC.normal_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|SM_BYTEREC.extended_normal_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|SM_BYTEREC.break_normal_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|SM_BYTEREC.extended_break_normal_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|SM_BYTEREC.break_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|SM_BYTEREC.extended_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|SM_BYTEREC.extended_break_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|byterec:inst3|WideOr3" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|dout[7]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|dout[6]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|dout[5]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|dout[4]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|dout[3]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|dout[2]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|dout[1]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|dout[0]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|dout_new" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|SM_BITREC.CHK_DATA_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|SM_BITREC.IDLE_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|SM_BITREC.NEW_DATA_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|SM_BITREC.LOW_CLK_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|lpf:inst5|SM_LPF" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|cntr[3]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|cntr[2]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|cntr[1]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|SM_BITREC.HI_CLK_ST" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|lpf:inst5|cntr[3]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|lpf:inst5|cntr[0]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|lpf:inst5|cntr[2]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|lpf:inst5|cntr[1]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
    Info (35004): Node: "TOP_KBD:inst5|KBDINTF:inst|bitrec:inst4|cntr[0]" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
Info (21057): Implemented 864 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 801 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 5021 megabytes
    Info: Processing ended: Tue Dec 09 13:54:51 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/output_files/Lab1Demo.map.smsg.


