#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jun 21 21:47:33 2018
# Process ID: 12588
# Current directory: C:/Users/will131/Documents/workspace/MIPS_V3.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17032 C:\Users\will131\Documents\workspace\MIPS_V3.2\MIPS_V3.2.xpr
# Log file: C:/Users/will131/Documents/workspace/MIPS_V3.2/vivado.log
# Journal file: C:/Users/will131/Documents/workspace/MIPS_V3.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 789.898 ; gain = 126.727
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 21 21:48:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Thu Jun 21 21:48:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292710305A
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
close_project
open_project C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 22 00:31:53 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Fri Jun 22 00:31:53 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/onboard.sv" into library work [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/onboard.sv:1]
[Fri Jun 22 00:32:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 128 for port tx_show [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
ERROR: [VRFC 10-29] top expects 15 arguments [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 955.961 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 128 for port tx_show [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
ERROR: [VRFC 10-29] top expects 15 arguments [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 00:34:25 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 00:34:25 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 955.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
WARNING: Simulation object /simulation/top/dcache/data_req was not found in the design.
WARNING: Simulation object /simulation/top/dcache/D_SRAM was not found in the design.
WARNING: Simulation object /simulation/top/dcache/dram_rd_addr was not found in the design.
WARNING: Simulation object /simulation/top/dcache/block_id_dly was not found in the design.
WARNING: Simulation object /simulation/top/dcache/cpu_addr was not found in the design.
WARNING: Simulation object /simulation/top/dcache/D_SRAM_block was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.961 ; gain = 0.000
add_wave {{/simulation/tx_show}} {{/simulation/show_len}} 
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
add_wave {{/simulation/top/clks}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.840 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 00:37:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 00:37:13 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1011.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1011.840 ; gain = 0.000
run 2000 ns
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.840 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 00:39:18 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 00:39:18 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1011.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1011.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.840 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 00:42:24 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 00:42:24 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1011.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1011.840 ; gain = 0.000
run 2000 ns
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.840 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 00:45:01 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 00:45:01 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1011.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1011.840 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 22 00:47:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Fri Jun 22 00:47:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
add_wave {{/simulation/top/icache/ins_req}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.078 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/simulation_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 00:52:28 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 00:52:28 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1014.078 ; gain = 0.000
run 2000 ns
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.078 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.078 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292710305A
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 00:58:29 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 00:58:29 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.078 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 01:03:46 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 01:03:46 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1041.750 ; gain = 27.672
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1041.750 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 01:14:37 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 01:14:37 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1041.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1041.750 ; gain = 0.000
run 2000 ns
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1041.750 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 01:18:01 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 01:18:01 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1041.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1041.750 ; gain = 0.000
run 2000 ns
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 22 01:19:40 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Fri Jun 22 01:19:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
add_wave {{/simulation/top/icache/abort}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1041.750 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/simulation_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 01:23:41 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 01:23:41 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1041.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1041.750 ; gain = 0.000
reset_run impl_1
add_wave {{/simulation/top/mips/datapath/check}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
add_wave {{/simulation/top/mips/datapath/checka}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
save_wave_config {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.668 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 01:29:56 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 01:29:56 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1049.668 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 22 01:30:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Fri Jun 22 01:30:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.723 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292710305A
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 01:52:26 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 01:52:26 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1060.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1060.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.723 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/hazardunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopencr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopencr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/flopcr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopcr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/utils/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/controller/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/icache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2458] undeclared symbol block_id_delay, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:45]
INFO: [VRFC 10-2458] undeclared symbol block_id, assumed default net type wire [C:/Users/will131/Documents/workspace/MIPS_V3.2/source/cache/dcache.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/source/simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8f400eb2585d4136bb1294319facdfaf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.flopencr(WIDTH=64)
Compiling module xil_defaultlib.regfile(N=64)
Compiling module xil_defaultlib.signext(PART=16,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=16,ALL=64)
Compiling module xil_defaultlib.sl2(N=32)
Compiling module xil_defaultlib.mux2(WIDTH=64)
Compiling module xil_defaultlib.flopcr(WIDTH=271)
Compiling module xil_defaultlib.mux3(WIDTH=64)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu(N=64)
Compiling module xil_defaultlib.flopr(WIDTH=133)
Compiling module xil_defaultlib.mux4(WIDTH=8)
Compiling module xil_defaultlib.zeroext(PART=8,ALL=64)
Compiling module xil_defaultlib.signext(PART=8,ALL=64)
Compiling module xil_defaultlib.zeroext(PART=32,ALL=64)
Compiling module xil_defaultlib.signext(PART=32,ALL=64)
Compiling module xil_defaultlib.mux5(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopcr(WIDTH=15)
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 22 02:09:36 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 22 02:09:36 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1060.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/will131/Documents/workspace/MIPS_V3.2/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REG 2=                  64
REG 3=                   1
REG 4=                   4
REG 5=                   5
REG 6=                   6
Write                    6 in                   64
Write                    6 in                   64
REG 7=                   8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1060.723 ; gain = 0.000
run 2000 ns
REG 8=                 532
REG 9=                   6
Write                    6 in                  100
Test-Cache ends!
       147
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 22 02:15:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Fri Jun 22 02:15:52 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 22 02:30:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/synth_1/runme.log
[Fri Jun 22 02:30:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/will131/Documents/workspace/MIPS_V3.2/MIPS_V3.2.runs/impl_1/onboard.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
