% \section{Discussion}\label{section:Discussion}
\begin{table}[t]
    \centering
    \caption{State of the Art comparison table for qualitative comparison on the top side, and quantitative comparison on the bottom side.}
        \begin{adjustbox}{width=1\textwidth,center=\textwidth}
        \begin{threeparttable}
        \begin{tabular}{@{}l ccccrrrrc@{}}\toprule
             & \multirow{2}{*}{\gls{isa}} & Reliability & Fault & Split- & \multicolumn{1}{c}{Area} & \multicolumn{1}{c}{Recovery} & \multicolumn{1}{c}{Frequency} & \multicolumn{1}{c}{Area} & Open-
            \\ 
            & & Method & Recovery & Lock & \multicolumn{1}{c}{Increase} & \multicolumn{1}{c}{Cycles} & \multicolumn{1}{c}{[\si{\mega\hertz}]} & \multicolumn{1}{c}{[\si{\milli\meter\squared}]} & Source \\\midrule
            % BAE RAD5500~\cite{berger_quad-core_2015} & PowerPC & \gls{radhard} & - & \xmark & - & - & - & - & \xmark \\
            % Gaisler GR740~\cite{hijorth_gr740_2015} & SPARC & \gls{radhard}+\gls{ecc} & - & \xmark & - & - & - & - & \xmark \\
            % Ramon RC64~\cite{ginosar_rc64_2016} & CEVA X & \gls{radhard} & - & \xmark & - & - & - & - & \xmark \\
            % STRV~\cite{walsemann_strv_2023} & RISC-V & gate-level \gls{tmr} & - & \xmark & - & - & - & - & \xmark \\
            % AURIX TriCore~\cite{infineon_aurixtricore_2016} &  TriCore & \gls{tcls} & - & \xmark & - & - & - & - & \xmark \\
            % NG-Ultra~\cite{danard_ng-ultra_2022} & ARM & Rad-Hard & - & \xmark & - & - & - & - & \xmark % \\
            % \\ \midrule
            \multirow{4}{*}{\textbf{This Work}} & \multirow{4}{*}{\textbf{RISC-V}} & \multirow{2}{*}{\textbf{\gls{dmode}}} & \textbf{SW} & \multirow{4}{*}{\cmark} & \textbf{1.4\%} & \textbf{-} & \multirow{4}{*}{\textbf{430}} & \textbf{0.608} & \multirow{4}{*}{\cmark} \\
            &  &  & \textbf{HW} &  & \textbf{7.8\%} & \textbf{24} &  & \textbf{0.657} &  \\
            &  & \multirow{2}{*}{\textbf{\gls{tmode}}} & \textbf{SW} &  & \textbf{1.8\%} & \textbf{363} &  & \textbf{0.605} & \\
            &  &  & \textbf{HW} &  & \textbf{8.3\%} & \textbf{24} &  & \textbf{0.654} & \\
            ARM DCLS~\cite{iturbe_soft_2016} & ARM & \gls{dcls} & SW & \cmark \tnote{1} & - & App. dep. & - & - & \xmark \\
            ARM TCLS~\cite{iturbe_arm_2019} & ARM & \gls{tcls} & SW & \cmark \tnote{1} & 27\% & 2351 & 314 & 3.640 & \xmark \\
            \citeauthor{shukla_low-overhead_2022}~\cite{shukla_low-overhead_2022} & RISC-V & \gls{dcls} & HW & \cmark \tnote{1} & 17.9\% & 1 & 41 & 0.223 & \xmark \\
            \citeauthor{kempf_adaptive_2021}~\cite{kempf_adaptive_2021} & SPARC & \gls{dcls} & SW & \cmark & 21.3\%\tnote{ 2} & - & 100 & - & \xmark \\
            CEVERO~\cite{silva_cevero_2020} & RISC-V & \gls{dcls} & HW & \xmark & - & 40 & - & - & \cmark \\
            SHAKTI-F~\cite{gupta_shakti-f_2015} & RISC-V & block-level \gls{dmr} & HW & \xmark & 20.5\% & 3 & 330 & 0.325 & \xmark \\
            \citeauthor{gkiokas_fault-tolerant_2019}~\cite{gkiokas_fault-tolerant_2019} & RISC & block-level \gls{tmr} & HW & \xmark & 15\%\tnote{ 2} & 0 & 50.56 & - & \xmark \\
            Duck Core~\cite{li_duckcore_2021} & RISC-V & \gls{ecc} & HW & \xmark & 0.7\%\tnote{ 2} & 3 & 50 & - & \xmark \\
            SafeDE~\cite{bas_safede_2021} & RISC-V & diverse redundancy & HW & \xmark & 0.79\%\tnote{ 2} & - & - & - & \cmark \\
            SafeDM~\cite{bas_safedm_2022} & RISC-V & diverse redundancy & HW & \xmark & 3.4\%\tnote{ 2} & - & - & - & \cmark \\
            \bottomrule
        \end{tabular}
        \begin{tablenotes}
            \item[1] Mode switching only possible during reset
            \item[2] Overhead in CLBs or LUTs
        \end{tablenotes}
        \end{threeparttable}
        \end{adjustbox}
    
    \label{tab:soa_table}
\end{table}
