FIRRTL version 1.1.0
circuit Improved_HbfpTensor :
  module adderTree2 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_sign_man_0 : SInt<16>
    input io_in_sign_man_1 : SInt<16>
    input io_in_sign_man_2 : SInt<16>
    input io_in_sign_man_3 : SInt<16>
    input io_in_exps_0 : UInt<9>
    input io_in_exps_1 : UInt<9>
    input io_in_exps_2 : UInt<9>
    input io_in_exps_3 : UInt<9>
    input io_in_control_signal : UInt<1>
    input io_in_control_signal2 : UInt<1>
    output io_result_tree : UInt<15>

    reg exp_buffer_0 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), exp_buffer_0) @[bundled_block_division.scala 26:60]
    reg exp_buffer_1 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), exp_buffer_1) @[bundled_block_division.scala 26:60]
    reg exp_buffer_2 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), exp_buffer_2) @[bundled_block_division.scala 26:60]
    reg exp_buffer_3 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), exp_buffer_3) @[bundled_block_division.scala 26:60]
    reg man_buffer_two_complement_0 : SInt<19>, clock with :
      reset => (UInt<1>("h0"), man_buffer_two_complement_0) @[bundled_block_division.scala 28:12]
    reg man_buffer_two_complement_1 : SInt<19>, clock with :
      reset => (UInt<1>("h0"), man_buffer_two_complement_1) @[bundled_block_division.scala 28:12]
    reg man_buffer_two_complement_2 : SInt<19>, clock with :
      reset => (UInt<1>("h0"), man_buffer_two_complement_2) @[bundled_block_division.scala 28:12]
    reg man_buffer_two_complement_3 : SInt<19>, clock with :
      reset => (UInt<1>("h0"), man_buffer_two_complement_3) @[bundled_block_division.scala 28:12]
    node _T = eq(io_in_control_signal, UInt<1>("h0")) @[bundled_block_division.scala 33:29]
    node _GEN_0 = mux(_T, io_in_exps_0, exp_buffer_0) @[bundled_block_division.scala 33:37 37:21 26:60]
    node _GEN_1 = mux(_T, io_in_sign_man_0, man_buffer_two_complement_0) @[bundled_block_division.scala 28:12 33:37 38:36]
    node _GEN_2 = mux(_T, io_in_exps_1, exp_buffer_1) @[bundled_block_division.scala 33:37 37:21 26:60]
    node _GEN_3 = mux(_T, io_in_sign_man_1, man_buffer_two_complement_1) @[bundled_block_division.scala 28:12 33:37 38:36]
    node _GEN_4 = mux(_T, io_in_exps_2, exp_buffer_2) @[bundled_block_division.scala 33:37 37:21 26:60]
    node _GEN_5 = mux(_T, io_in_sign_man_2, man_buffer_two_complement_2) @[bundled_block_division.scala 28:12 33:37 38:36]
    node _GEN_6 = mux(_T, io_in_exps_3, exp_buffer_3) @[bundled_block_division.scala 33:37 37:21 26:60]
    node _GEN_7 = mux(_T, io_in_sign_man_3, man_buffer_two_complement_3) @[bundled_block_division.scala 28:12 33:37 38:36]
    reg v : UInt<10>, clock with :
      reset => (UInt<1>("h0"), v) @[bundled_block_division.scala 42:18]
    reg enable : UInt<1>, clock with :
      reset => (UInt<1>("h0"), enable) @[bundled_block_division.scala 43:19]
    node _T_1 = eq(io_in_control_signal2, UInt<1>("h1")) @[bundled_block_division.scala 44:31]
    node _GEN_8 = mux(_T_1, UInt<1>("h1"), enable) @[bundled_block_division.scala 44:39 45:12 43:19]
    node _T_2 = eq(enable, UInt<1>("h1")) @[bundled_block_division.scala 49:41]
    node _T_3 = and(io_in_control_signal, _T_2) @[bundled_block_division.scala 49:30]
    node _v_T = add(v, UInt<1>("h1")) @[bundled_block_division.scala 53:16]
    node _v_T_1 = tail(_v_T, 1) @[bundled_block_division.scala 53:16]
    node _exp_buffer_0_T = gt(exp_buffer_0, exp_buffer_1) @[bundled_block_division.scala 57:31]
    node _exp_buffer_0_T_1 = mux(_exp_buffer_0_T, exp_buffer_0, exp_buffer_1) @[bundled_block_division.scala 56:33]
    node _exp_difference_T = gt(exp_buffer_0, exp_buffer_1) @[bundled_block_division.scala 62:31]
    node _exp_difference_T_1 = sub(exp_buffer_0, exp_buffer_1) @[bundled_block_division.scala 63:31]
    node _exp_difference_T_2 = tail(_exp_difference_T_1, 1) @[bundled_block_division.scala 63:31]
    node _exp_difference_T_3 = sub(exp_buffer_1, exp_buffer_0) @[bundled_block_division.scala 64:35]
    node _exp_difference_T_4 = tail(_exp_difference_T_3, 1) @[bundled_block_division.scala 64:35]
    node exp_difference = mux(_exp_difference_T, _exp_difference_T_2, _exp_difference_T_4) @[bundled_block_division.scala 61:35]
    node _man_buffer_two_complement_0_T = gt(exp_buffer_0, exp_buffer_1) @[bundled_block_division.scala 67:31]
    node _man_buffer_two_complement_0_T_1 = bits(man_buffer_two_complement_1, 18, 18) @[bundled_block_division.scala 68:89]
    node _man_buffer_two_complement_0_T_2 = eq(_man_buffer_two_complement_0_T_1, UInt<1>("h1")) @[bundled_block_division.scala 68:147]
    node _man_buffer_two_complement_0_T_3 = not(man_buffer_two_complement_1) @[bundled_block_division.scala 69:21]
    node _man_buffer_two_complement_0_T_4 = asSInt(_man_buffer_two_complement_0_T_3) @[bundled_block_division.scala 69:21]
    node _man_buffer_two_complement_0_T_5 = add(_man_buffer_two_complement_0_T_4, asSInt(UInt<2>("h1"))) @[bundled_block_division.scala 69:61]
    node _man_buffer_two_complement_0_T_6 = tail(_man_buffer_two_complement_0_T_5, 1) @[bundled_block_division.scala 69:61]
    node _man_buffer_two_complement_0_T_7 = asSInt(_man_buffer_two_complement_0_T_6) @[bundled_block_division.scala 69:61]
    node _man_buffer_two_complement_0_T_8 = dshr(_man_buffer_two_complement_0_T_7, exp_difference) @[bundled_block_division.scala 69:68]
    node _man_buffer_two_complement_0_T_9 = sub(asSInt(UInt<1>("h0")), _man_buffer_two_complement_0_T_8) @[bundled_block_division.scala 69:17]
    node _man_buffer_two_complement_0_T_10 = tail(_man_buffer_two_complement_0_T_9, 1) @[bundled_block_division.scala 69:17]
    node _man_buffer_two_complement_0_T_11 = asSInt(_man_buffer_two_complement_0_T_10) @[bundled_block_division.scala 69:17]
    node _man_buffer_two_complement_0_T_12 = dshr(man_buffer_two_complement_1, exp_difference) @[bundled_block_division.scala 70:51]
    node _man_buffer_two_complement_0_T_13 = mux(_man_buffer_two_complement_0_T_2, _man_buffer_two_complement_0_T_11, _man_buffer_two_complement_0_T_12) @[bundled_block_division.scala 68:51]
    node _man_buffer_two_complement_0_T_14 = add(man_buffer_two_complement_0, _man_buffer_two_complement_0_T_13) @[bundled_block_division.scala 68:46]
    node _man_buffer_two_complement_0_T_15 = tail(_man_buffer_two_complement_0_T_14, 1) @[bundled_block_division.scala 68:46]
    node _man_buffer_two_complement_0_T_16 = asSInt(_man_buffer_two_complement_0_T_15) @[bundled_block_division.scala 68:46]
    node _man_buffer_two_complement_0_T_17 = bits(man_buffer_two_complement_0, 18, 18) @[bundled_block_division.scala 72:89]
    node _man_buffer_two_complement_0_T_18 = eq(_man_buffer_two_complement_0_T_17, UInt<1>("h1")) @[bundled_block_division.scala 72:147]
    node _man_buffer_two_complement_0_T_19 = not(man_buffer_two_complement_0) @[bundled_block_division.scala 73:21]
    node _man_buffer_two_complement_0_T_20 = asSInt(_man_buffer_two_complement_0_T_19) @[bundled_block_division.scala 73:21]
    node _man_buffer_two_complement_0_T_21 = add(_man_buffer_two_complement_0_T_20, asSInt(UInt<2>("h1"))) @[bundled_block_division.scala 73:57]
    node _man_buffer_two_complement_0_T_22 = tail(_man_buffer_two_complement_0_T_21, 1) @[bundled_block_division.scala 73:57]
    node _man_buffer_two_complement_0_T_23 = asSInt(_man_buffer_two_complement_0_T_22) @[bundled_block_division.scala 73:57]
    node _man_buffer_two_complement_0_T_24 = dshr(_man_buffer_two_complement_0_T_23, exp_difference) @[bundled_block_division.scala 73:64]
    node _man_buffer_two_complement_0_T_25 = sub(asSInt(UInt<1>("h0")), _man_buffer_two_complement_0_T_24) @[bundled_block_division.scala 73:17]
    node _man_buffer_two_complement_0_T_26 = tail(_man_buffer_two_complement_0_T_25, 1) @[bundled_block_division.scala 73:17]
    node _man_buffer_two_complement_0_T_27 = asSInt(_man_buffer_two_complement_0_T_26) @[bundled_block_division.scala 73:17]
    node _man_buffer_two_complement_0_T_28 = dshr(man_buffer_two_complement_0, exp_difference) @[bundled_block_division.scala 74:47]
    node _man_buffer_two_complement_0_T_29 = mux(_man_buffer_two_complement_0_T_18, _man_buffer_two_complement_0_T_27, _man_buffer_two_complement_0_T_28) @[bundled_block_division.scala 72:55]
    node _man_buffer_two_complement_0_T_30 = add(man_buffer_two_complement_1, _man_buffer_two_complement_0_T_29) @[bundled_block_division.scala 72:50]
    node _man_buffer_two_complement_0_T_31 = tail(_man_buffer_two_complement_0_T_30, 1) @[bundled_block_division.scala 72:50]
    node _man_buffer_two_complement_0_T_32 = asSInt(_man_buffer_two_complement_0_T_31) @[bundled_block_division.scala 72:50]
    node _man_buffer_two_complement_0_T_33 = mux(_man_buffer_two_complement_0_T, _man_buffer_two_complement_0_T_16, _man_buffer_two_complement_0_T_32) @[bundled_block_division.scala 66:46]
    node _exp_buffer_1_T = gt(exp_buffer_2, exp_buffer_3) @[bundled_block_division.scala 57:31]
    node _exp_buffer_1_T_1 = mux(_exp_buffer_1_T, exp_buffer_2, exp_buffer_3) @[bundled_block_division.scala 56:33]
    node _exp_difference_T_5 = gt(exp_buffer_2, exp_buffer_3) @[bundled_block_division.scala 62:31]
    node _exp_difference_T_6 = sub(exp_buffer_2, exp_buffer_3) @[bundled_block_division.scala 63:31]
    node _exp_difference_T_7 = tail(_exp_difference_T_6, 1) @[bundled_block_division.scala 63:31]
    node _exp_difference_T_8 = sub(exp_buffer_3, exp_buffer_2) @[bundled_block_division.scala 64:35]
    node _exp_difference_T_9 = tail(_exp_difference_T_8, 1) @[bundled_block_division.scala 64:35]
    node exp_difference_1 = mux(_exp_difference_T_5, _exp_difference_T_7, _exp_difference_T_9) @[bundled_block_division.scala 61:35]
    node _man_buffer_two_complement_1_T = gt(exp_buffer_2, exp_buffer_3) @[bundled_block_division.scala 67:31]
    node _man_buffer_two_complement_1_T_1 = bits(man_buffer_two_complement_3, 18, 18) @[bundled_block_division.scala 68:89]
    node _man_buffer_two_complement_1_T_2 = eq(_man_buffer_two_complement_1_T_1, UInt<1>("h1")) @[bundled_block_division.scala 68:147]
    node _man_buffer_two_complement_1_T_3 = not(man_buffer_two_complement_3) @[bundled_block_division.scala 69:21]
    node _man_buffer_two_complement_1_T_4 = asSInt(_man_buffer_two_complement_1_T_3) @[bundled_block_division.scala 69:21]
    node _man_buffer_two_complement_1_T_5 = add(_man_buffer_two_complement_1_T_4, asSInt(UInt<2>("h1"))) @[bundled_block_division.scala 69:61]
    node _man_buffer_two_complement_1_T_6 = tail(_man_buffer_two_complement_1_T_5, 1) @[bundled_block_division.scala 69:61]
    node _man_buffer_two_complement_1_T_7 = asSInt(_man_buffer_two_complement_1_T_6) @[bundled_block_division.scala 69:61]
    node _man_buffer_two_complement_1_T_8 = dshr(_man_buffer_two_complement_1_T_7, exp_difference_1) @[bundled_block_division.scala 69:68]
    node _man_buffer_two_complement_1_T_9 = sub(asSInt(UInt<1>("h0")), _man_buffer_two_complement_1_T_8) @[bundled_block_division.scala 69:17]
    node _man_buffer_two_complement_1_T_10 = tail(_man_buffer_two_complement_1_T_9, 1) @[bundled_block_division.scala 69:17]
    node _man_buffer_two_complement_1_T_11 = asSInt(_man_buffer_two_complement_1_T_10) @[bundled_block_division.scala 69:17]
    node _man_buffer_two_complement_1_T_12 = dshr(man_buffer_two_complement_3, exp_difference_1) @[bundled_block_division.scala 70:51]
    node _man_buffer_two_complement_1_T_13 = mux(_man_buffer_two_complement_1_T_2, _man_buffer_two_complement_1_T_11, _man_buffer_two_complement_1_T_12) @[bundled_block_division.scala 68:51]
    node _man_buffer_two_complement_1_T_14 = add(man_buffer_two_complement_2, _man_buffer_two_complement_1_T_13) @[bundled_block_division.scala 68:46]
    node _man_buffer_two_complement_1_T_15 = tail(_man_buffer_two_complement_1_T_14, 1) @[bundled_block_division.scala 68:46]
    node _man_buffer_two_complement_1_T_16 = asSInt(_man_buffer_two_complement_1_T_15) @[bundled_block_division.scala 68:46]
    node _man_buffer_two_complement_1_T_17 = bits(man_buffer_two_complement_2, 18, 18) @[bundled_block_division.scala 72:89]
    node _man_buffer_two_complement_1_T_18 = eq(_man_buffer_two_complement_1_T_17, UInt<1>("h1")) @[bundled_block_division.scala 72:147]
    node _man_buffer_two_complement_1_T_19 = not(man_buffer_two_complement_2) @[bundled_block_division.scala 73:21]
    node _man_buffer_two_complement_1_T_20 = asSInt(_man_buffer_two_complement_1_T_19) @[bundled_block_division.scala 73:21]
    node _man_buffer_two_complement_1_T_21 = add(_man_buffer_two_complement_1_T_20, asSInt(UInt<2>("h1"))) @[bundled_block_division.scala 73:57]
    node _man_buffer_two_complement_1_T_22 = tail(_man_buffer_two_complement_1_T_21, 1) @[bundled_block_division.scala 73:57]
    node _man_buffer_two_complement_1_T_23 = asSInt(_man_buffer_two_complement_1_T_22) @[bundled_block_division.scala 73:57]
    node _man_buffer_two_complement_1_T_24 = dshr(_man_buffer_two_complement_1_T_23, exp_difference_1) @[bundled_block_division.scala 73:64]
    node _man_buffer_two_complement_1_T_25 = sub(asSInt(UInt<1>("h0")), _man_buffer_two_complement_1_T_24) @[bundled_block_division.scala 73:17]
    node _man_buffer_two_complement_1_T_26 = tail(_man_buffer_two_complement_1_T_25, 1) @[bundled_block_division.scala 73:17]
    node _man_buffer_two_complement_1_T_27 = asSInt(_man_buffer_two_complement_1_T_26) @[bundled_block_division.scala 73:17]
    node _man_buffer_two_complement_1_T_28 = dshr(man_buffer_two_complement_2, exp_difference_1) @[bundled_block_division.scala 74:47]
    node _man_buffer_two_complement_1_T_29 = mux(_man_buffer_two_complement_1_T_18, _man_buffer_two_complement_1_T_27, _man_buffer_two_complement_1_T_28) @[bundled_block_division.scala 72:55]
    node _man_buffer_two_complement_1_T_30 = add(man_buffer_two_complement_3, _man_buffer_two_complement_1_T_29) @[bundled_block_division.scala 72:50]
    node _man_buffer_two_complement_1_T_31 = tail(_man_buffer_two_complement_1_T_30, 1) @[bundled_block_division.scala 72:50]
    node _man_buffer_two_complement_1_T_32 = asSInt(_man_buffer_two_complement_1_T_31) @[bundled_block_division.scala 72:50]
    node _man_buffer_two_complement_1_T_33 = mux(_man_buffer_two_complement_1_T, _man_buffer_two_complement_1_T_16, _man_buffer_two_complement_1_T_32) @[bundled_block_division.scala 66:46]
    node _T_4 = eq(v, UInt<1>("h1")) @[bundled_block_division.scala 81:15]
    node _GEN_9 = mux(_T_4, UInt<1>("h0"), _GEN_8) @[bundled_block_division.scala 81:64 82:16]
    node _v_T_2 = add(v, UInt<1>("h1")) @[bundled_block_division.scala 53:16]
    node _v_T_3 = tail(_v_T_2, 1) @[bundled_block_division.scala 53:16]
    node _exp_buffer_0_T_2 = gt(exp_buffer_0, exp_buffer_1) @[bundled_block_division.scala 57:31]
    node _exp_buffer_0_T_3 = mux(_exp_buffer_0_T_2, exp_buffer_0, exp_buffer_1) @[bundled_block_division.scala 56:33]
    node _exp_difference_T_10 = gt(exp_buffer_0, exp_buffer_1) @[bundled_block_division.scala 62:31]
    node _exp_difference_T_11 = sub(exp_buffer_0, exp_buffer_1) @[bundled_block_division.scala 63:31]
    node _exp_difference_T_12 = tail(_exp_difference_T_11, 1) @[bundled_block_division.scala 63:31]
    node _exp_difference_T_13 = sub(exp_buffer_1, exp_buffer_0) @[bundled_block_division.scala 64:35]
    node _exp_difference_T_14 = tail(_exp_difference_T_13, 1) @[bundled_block_division.scala 64:35]
    node exp_difference_2 = mux(_exp_difference_T_10, _exp_difference_T_12, _exp_difference_T_14) @[bundled_block_division.scala 61:35]
    node _man_buffer_two_complement_0_T_34 = gt(exp_buffer_0, exp_buffer_1) @[bundled_block_division.scala 67:31]
    node _man_buffer_two_complement_0_T_35 = bits(man_buffer_two_complement_1, 18, 18) @[bundled_block_division.scala 68:89]
    node _man_buffer_two_complement_0_T_36 = eq(_man_buffer_two_complement_0_T_35, UInt<1>("h1")) @[bundled_block_division.scala 68:147]
    node _man_buffer_two_complement_0_T_37 = not(man_buffer_two_complement_1) @[bundled_block_division.scala 69:21]
    node _man_buffer_two_complement_0_T_38 = asSInt(_man_buffer_two_complement_0_T_37) @[bundled_block_division.scala 69:21]
    node _man_buffer_two_complement_0_T_39 = add(_man_buffer_two_complement_0_T_38, asSInt(UInt<2>("h1"))) @[bundled_block_division.scala 69:61]
    node _man_buffer_two_complement_0_T_40 = tail(_man_buffer_two_complement_0_T_39, 1) @[bundled_block_division.scala 69:61]
    node _man_buffer_two_complement_0_T_41 = asSInt(_man_buffer_two_complement_0_T_40) @[bundled_block_division.scala 69:61]
    node _man_buffer_two_complement_0_T_42 = dshr(_man_buffer_two_complement_0_T_41, exp_difference_2) @[bundled_block_division.scala 69:68]
    node _man_buffer_two_complement_0_T_43 = sub(asSInt(UInt<1>("h0")), _man_buffer_two_complement_0_T_42) @[bundled_block_division.scala 69:17]
    node _man_buffer_two_complement_0_T_44 = tail(_man_buffer_two_complement_0_T_43, 1) @[bundled_block_division.scala 69:17]
    node _man_buffer_two_complement_0_T_45 = asSInt(_man_buffer_two_complement_0_T_44) @[bundled_block_division.scala 69:17]
    node _man_buffer_two_complement_0_T_46 = dshr(man_buffer_two_complement_1, exp_difference_2) @[bundled_block_division.scala 70:51]
    node _man_buffer_two_complement_0_T_47 = mux(_man_buffer_two_complement_0_T_36, _man_buffer_two_complement_0_T_45, _man_buffer_two_complement_0_T_46) @[bundled_block_division.scala 68:51]
    node _man_buffer_two_complement_0_T_48 = add(man_buffer_two_complement_0, _man_buffer_two_complement_0_T_47) @[bundled_block_division.scala 68:46]
    node _man_buffer_two_complement_0_T_49 = tail(_man_buffer_two_complement_0_T_48, 1) @[bundled_block_division.scala 68:46]
    node _man_buffer_two_complement_0_T_50 = asSInt(_man_buffer_two_complement_0_T_49) @[bundled_block_division.scala 68:46]
    node _man_buffer_two_complement_0_T_51 = bits(man_buffer_two_complement_0, 18, 18) @[bundled_block_division.scala 72:89]
    node _man_buffer_two_complement_0_T_52 = eq(_man_buffer_two_complement_0_T_51, UInt<1>("h1")) @[bundled_block_division.scala 72:147]
    node _man_buffer_two_complement_0_T_53 = not(man_buffer_two_complement_0) @[bundled_block_division.scala 73:21]
    node _man_buffer_two_complement_0_T_54 = asSInt(_man_buffer_two_complement_0_T_53) @[bundled_block_division.scala 73:21]
    node _man_buffer_two_complement_0_T_55 = add(_man_buffer_two_complement_0_T_54, asSInt(UInt<2>("h1"))) @[bundled_block_division.scala 73:57]
    node _man_buffer_two_complement_0_T_56 = tail(_man_buffer_two_complement_0_T_55, 1) @[bundled_block_division.scala 73:57]
    node _man_buffer_two_complement_0_T_57 = asSInt(_man_buffer_two_complement_0_T_56) @[bundled_block_division.scala 73:57]
    node _man_buffer_two_complement_0_T_58 = dshr(_man_buffer_two_complement_0_T_57, exp_difference_2) @[bundled_block_division.scala 73:64]
    node _man_buffer_two_complement_0_T_59 = sub(asSInt(UInt<1>("h0")), _man_buffer_two_complement_0_T_58) @[bundled_block_division.scala 73:17]
    node _man_buffer_two_complement_0_T_60 = tail(_man_buffer_two_complement_0_T_59, 1) @[bundled_block_division.scala 73:17]
    node _man_buffer_two_complement_0_T_61 = asSInt(_man_buffer_two_complement_0_T_60) @[bundled_block_division.scala 73:17]
    node _man_buffer_two_complement_0_T_62 = dshr(man_buffer_two_complement_0, exp_difference_2) @[bundled_block_division.scala 74:47]
    node _man_buffer_two_complement_0_T_63 = mux(_man_buffer_two_complement_0_T_52, _man_buffer_two_complement_0_T_61, _man_buffer_two_complement_0_T_62) @[bundled_block_division.scala 72:55]
    node _man_buffer_two_complement_0_T_64 = add(man_buffer_two_complement_1, _man_buffer_two_complement_0_T_63) @[bundled_block_division.scala 72:50]
    node _man_buffer_two_complement_0_T_65 = tail(_man_buffer_two_complement_0_T_64, 1) @[bundled_block_division.scala 72:50]
    node _man_buffer_two_complement_0_T_66 = asSInt(_man_buffer_two_complement_0_T_65) @[bundled_block_division.scala 72:50]
    node _man_buffer_two_complement_0_T_67 = mux(_man_buffer_two_complement_0_T_34, _man_buffer_two_complement_0_T_50, _man_buffer_two_complement_0_T_66) @[bundled_block_division.scala 66:46]
    node _T_5 = eq(v, UInt<1>("h1")) @[bundled_block_division.scala 81:15]
    node _GEN_10 = mux(_T_5, UInt<1>("h0"), _GEN_9) @[bundled_block_division.scala 81:64 82:16]
    node _GEN_11 = mux(_T_3, _v_T_3, v) @[bundled_block_division.scala 49:50 53:11 42:18]
    node _GEN_12 = mux(_T_3, _exp_buffer_0_T_3, _GEN_0) @[bundled_block_division.scala 49:50 56:27]
    node _GEN_13 = mux(_T_3, _man_buffer_two_complement_0_T_67, _GEN_1) @[bundled_block_division.scala 49:50 66:40]
    node _GEN_14 = mux(_T_3, _exp_buffer_1_T_1, _GEN_2) @[bundled_block_division.scala 49:50 56:27]
    node _GEN_15 = mux(_T_3, _man_buffer_two_complement_1_T_33, _GEN_3) @[bundled_block_division.scala 49:50 66:40]
    node _GEN_16 = mux(_T_3, _GEN_10, _GEN_8) @[bundled_block_division.scala 49:50]
    reg sign_man_hbfp : UInt<19>, clock with :
      reset => (UInt<1>("h0"), sign_man_hbfp) @[bundled_block_division.scala 88:30]
    node _sign_man_hbfp_T = bits(man_buffer_two_complement_0, 18, 18) @[bundled_block_division.scala 92:33]
    node _sign_man_hbfp_T_1 = eq(_sign_man_hbfp_T, UInt<1>("h1")) @[bundled_block_division.scala 94:14]
    node _sign_man_hbfp_T_2 = bits(man_buffer_two_complement_0, 17, 0) @[bundled_block_division.scala 95:43]
    node _sign_man_hbfp_T_3 = cat(UInt<1>("h0"), _sign_man_hbfp_T_2) @[bundled_block_division.scala 95:11]
    node _sign_man_hbfp_T_4 = not(_sign_man_hbfp_T_3) @[bundled_block_division.scala 95:5]
    node _sign_man_hbfp_T_5 = add(_sign_man_hbfp_T_4, UInt<1>("h1")) @[bundled_block_division.scala 98:16]
    node _sign_man_hbfp_T_6 = tail(_sign_man_hbfp_T_5, 1) @[bundled_block_division.scala 98:16]
    node _sign_man_hbfp_T_7 = asUInt(man_buffer_two_complement_0) @[bundled_block_division.scala 99:36]
    node _sign_man_hbfp_T_8 = mux(_sign_man_hbfp_T_1, _sign_man_hbfp_T_6, _sign_man_hbfp_T_7) @[bundled_block_division.scala 91:23]
    reg right_shift : UInt<8>, clock with :
      reset => (UInt<1>("h0"), right_shift) @[bundled_block_division.scala 102:28]
    reg actual_shift : UInt<8>, clock with :
      reset => (UInt<1>("h0"), actual_shift) @[bundled_block_division.scala 103:29]
    node _buf_T = bits(sign_man_hbfp, 17, 6) @[bundled_block_division.scala 105:18]
    node _buf_T_1 = bits(_buf_T, 7, 0) @[Bitwise.scala 114:18]
    node _buf_T_2 = shl(UInt<4>("hf"), 4) @[Bitwise.scala 107:52]
    node _buf_T_3 = xor(UInt<8>("hff"), _buf_T_2) @[Bitwise.scala 107:21]
    node _buf_T_4 = shr(_buf_T_1, 4) @[Bitwise.scala 108:21]
    node _buf_T_5 = and(_buf_T_4, _buf_T_3) @[Bitwise.scala 108:31]
    node _buf_T_6 = bits(_buf_T_1, 3, 0) @[Bitwise.scala 108:46]
    node _buf_T_7 = shl(_buf_T_6, 4) @[Bitwise.scala 108:70]
    node _buf_T_8 = not(_buf_T_3) @[Bitwise.scala 108:82]
    node _buf_T_9 = and(_buf_T_7, _buf_T_8) @[Bitwise.scala 108:80]
    node _buf_T_10 = or(_buf_T_5, _buf_T_9) @[Bitwise.scala 108:39]
    node _buf_T_11 = bits(_buf_T_3, 5, 0) @[Bitwise.scala 107:28]
    node _buf_T_12 = shl(_buf_T_11, 2) @[Bitwise.scala 107:52]
    node _buf_T_13 = xor(_buf_T_3, _buf_T_12) @[Bitwise.scala 107:21]
    node _buf_T_14 = shr(_buf_T_10, 2) @[Bitwise.scala 108:21]
    node _buf_T_15 = and(_buf_T_14, _buf_T_13) @[Bitwise.scala 108:31]
    node _buf_T_16 = bits(_buf_T_10, 5, 0) @[Bitwise.scala 108:46]
    node _buf_T_17 = shl(_buf_T_16, 2) @[Bitwise.scala 108:70]
    node _buf_T_18 = not(_buf_T_13) @[Bitwise.scala 108:82]
    node _buf_T_19 = and(_buf_T_17, _buf_T_18) @[Bitwise.scala 108:80]
    node _buf_T_20 = or(_buf_T_15, _buf_T_19) @[Bitwise.scala 108:39]
    node _buf_T_21 = bits(_buf_T_13, 6, 0) @[Bitwise.scala 107:28]
    node _buf_T_22 = shl(_buf_T_21, 1) @[Bitwise.scala 107:52]
    node _buf_T_23 = xor(_buf_T_13, _buf_T_22) @[Bitwise.scala 107:21]
    node _buf_T_24 = shr(_buf_T_20, 1) @[Bitwise.scala 108:21]
    node _buf_T_25 = and(_buf_T_24, _buf_T_23) @[Bitwise.scala 108:31]
    node _buf_T_26 = bits(_buf_T_20, 6, 0) @[Bitwise.scala 108:46]
    node _buf_T_27 = shl(_buf_T_26, 1) @[Bitwise.scala 108:70]
    node _buf_T_28 = not(_buf_T_23) @[Bitwise.scala 108:82]
    node _buf_T_29 = and(_buf_T_27, _buf_T_28) @[Bitwise.scala 108:80]
    node _buf_T_30 = or(_buf_T_25, _buf_T_29) @[Bitwise.scala 108:39]
    node _buf_T_31 = bits(_buf_T, 11, 8) @[Bitwise.scala 114:47]
    node _buf_T_32 = bits(_buf_T_31, 1, 0) @[Bitwise.scala 114:18]
    node _buf_T_33 = bits(_buf_T_32, 0, 0) @[Bitwise.scala 114:18]
    node _buf_T_34 = bits(_buf_T_32, 1, 1) @[Bitwise.scala 114:47]
    node _buf_T_35 = cat(_buf_T_33, _buf_T_34) @[Cat.scala 33:92]
    node _buf_T_36 = bits(_buf_T_31, 3, 2) @[Bitwise.scala 114:47]
    node _buf_T_37 = bits(_buf_T_36, 0, 0) @[Bitwise.scala 114:18]
    node _buf_T_38 = bits(_buf_T_36, 1, 1) @[Bitwise.scala 114:47]
    node _buf_T_39 = cat(_buf_T_37, _buf_T_38) @[Cat.scala 33:92]
    node _buf_T_40 = cat(_buf_T_35, _buf_T_39) @[Cat.scala 33:92]
    node _buf_T_41 = cat(_buf_T_30, _buf_T_40) @[Cat.scala 33:92]
    node buf = cat(UInt<1>("h0"), _buf_T_41) @[bundled_block_division.scala 104:17]
    node _right_shift_T = bits(buf, 0, 0) @[OneHot.scala 47:45]
    node _right_shift_T_1 = bits(buf, 1, 1) @[OneHot.scala 47:45]
    node _right_shift_T_2 = bits(buf, 2, 2) @[OneHot.scala 47:45]
    node _right_shift_T_3 = bits(buf, 3, 3) @[OneHot.scala 47:45]
    node _right_shift_T_4 = bits(buf, 4, 4) @[OneHot.scala 47:45]
    node _right_shift_T_5 = bits(buf, 5, 5) @[OneHot.scala 47:45]
    node _right_shift_T_6 = bits(buf, 6, 6) @[OneHot.scala 47:45]
    node _right_shift_T_7 = bits(buf, 7, 7) @[OneHot.scala 47:45]
    node _right_shift_T_8 = bits(buf, 8, 8) @[OneHot.scala 47:45]
    node _right_shift_T_9 = bits(buf, 9, 9) @[OneHot.scala 47:45]
    node _right_shift_T_10 = bits(buf, 10, 10) @[OneHot.scala 47:45]
    node _right_shift_T_11 = bits(buf, 11, 11) @[OneHot.scala 47:45]
    node _right_shift_T_12 = bits(buf, 12, 12) @[OneHot.scala 47:45]
    node _right_shift_T_13 = mux(_right_shift_T_11, UInt<4>("hb"), UInt<4>("hc")) @[Mux.scala 47:70]
    node _right_shift_T_14 = mux(_right_shift_T_10, UInt<4>("ha"), _right_shift_T_13) @[Mux.scala 47:70]
    node _right_shift_T_15 = mux(_right_shift_T_9, UInt<4>("h9"), _right_shift_T_14) @[Mux.scala 47:70]
    node _right_shift_T_16 = mux(_right_shift_T_8, UInt<4>("h8"), _right_shift_T_15) @[Mux.scala 47:70]
    node _right_shift_T_17 = mux(_right_shift_T_7, UInt<3>("h7"), _right_shift_T_16) @[Mux.scala 47:70]
    node _right_shift_T_18 = mux(_right_shift_T_6, UInt<3>("h6"), _right_shift_T_17) @[Mux.scala 47:70]
    node _right_shift_T_19 = mux(_right_shift_T_5, UInt<3>("h5"), _right_shift_T_18) @[Mux.scala 47:70]
    node _right_shift_T_20 = mux(_right_shift_T_4, UInt<3>("h4"), _right_shift_T_19) @[Mux.scala 47:70]
    node _right_shift_T_21 = mux(_right_shift_T_3, UInt<2>("h3"), _right_shift_T_20) @[Mux.scala 47:70]
    node _right_shift_T_22 = mux(_right_shift_T_2, UInt<2>("h2"), _right_shift_T_21) @[Mux.scala 47:70]
    node _right_shift_T_23 = mux(_right_shift_T_1, UInt<1>("h1"), _right_shift_T_22) @[Mux.scala 47:70]
    node _right_shift_T_24 = mux(_right_shift_T, UInt<1>("h0"), _right_shift_T_23) @[Mux.scala 47:70]
    node _actual_shift_T = sub(UInt<5>("h11"), right_shift) @[bundled_block_division.scala 110:75]
    node _actual_shift_T_1 = tail(_actual_shift_T, 1) @[bundled_block_division.scala 110:75]
    node _actual_shift_T_2 = sub(_actual_shift_T_1, UInt<3>("h5")) @[bundled_block_division.scala 110:89]
    node _actual_shift_T_3 = tail(_actual_shift_T_2, 1) @[bundled_block_division.scala 110:89]
    node man_out_shifted = dshr(sign_man_hbfp, actual_shift) @[bundled_block_division.scala 112:39]
    node _exp_actual_T = add(exp_buffer_0, actual_shift) @[bundled_block_division.scala 114:31]
    node _io_result_tree_T = bits(man_buffer_two_complement_0, 18, 18) @[bundled_block_division.scala 116:49]
    node exp_actual = _exp_actual_T @[bundled_block_division.scala 113:24 114:14]
    node _io_result_tree_T_1 = bits(exp_actual, 9, 2) @[bundled_block_division.scala 118:18]
    node _io_result_tree_T_2 = cat(_io_result_tree_T, _io_result_tree_T_1) @[bundled_block_division.scala 118:5]
    node _io_result_tree_T_3 = bits(man_out_shifted, 5, 0) @[bundled_block_division.scala 118:45]
    node _io_result_tree_T_4 = cat(_io_result_tree_T_2, _io_result_tree_T_3) @[bundled_block_division.scala 118:27]
    io_result_tree <= _io_result_tree_T_4 @[bundled_block_division.scala 116:18]
    exp_buffer_0 <= mux(reset, UInt<9>("h0"), _GEN_12) @[bundled_block_division.scala 26:{60,60}]
    exp_buffer_1 <= mux(reset, UInt<9>("h0"), _GEN_14) @[bundled_block_division.scala 26:{60,60}]
    exp_buffer_2 <= mux(reset, UInt<9>("h0"), _GEN_4) @[bundled_block_division.scala 26:{60,60}]
    exp_buffer_3 <= mux(reset, UInt<9>("h0"), _GEN_6) @[bundled_block_division.scala 26:{60,60}]
    man_buffer_two_complement_0 <= mux(reset, asSInt(UInt<19>("h0")), _GEN_13) @[bundled_block_division.scala 28:{12,12}]
    man_buffer_two_complement_1 <= mux(reset, asSInt(UInt<19>("h0")), _GEN_15) @[bundled_block_division.scala 28:{12,12}]
    man_buffer_two_complement_2 <= mux(reset, asSInt(UInt<19>("h0")), _GEN_5) @[bundled_block_division.scala 28:{12,12}]
    man_buffer_two_complement_3 <= mux(reset, asSInt(UInt<19>("h0")), _GEN_7) @[bundled_block_division.scala 28:{12,12}]
    v <= mux(reset, UInt<10>("h0"), _GEN_11) @[bundled_block_division.scala 42:{18,18}]
    enable <= _GEN_16
    sign_man_hbfp <= mux(reset, UInt<19>("h0"), _sign_man_hbfp_T_8) @[bundled_block_division.scala 88:{30,30} 91:17]
    right_shift <= mux(reset, UInt<8>("h0"), _right_shift_T_24) @[bundled_block_division.scala 102:{28,28} 108:15]
    actual_shift <= mux(reset, UInt<8>("h0"), _actual_shift_T_3) @[bundled_block_division.scala 103:{29,29} 110:16]

  module Improved_HbfpTensor :
    input clock : Clock
    input reset : UInt<1>
    input io_in_a_man_0 : UInt<6>
    input io_in_a_man_1 : UInt<6>
    input io_in_a_man_2 : UInt<6>
    input io_in_a_man_3 : UInt<6>
    input io_in_a_man_4 : UInt<6>
    input io_in_a_man_5 : UInt<6>
    input io_in_a_man_6 : UInt<6>
    input io_in_a_man_7 : UInt<6>
    input io_in_a_man_8 : UInt<6>
    input io_in_a_man_9 : UInt<6>
    input io_in_a_man_10 : UInt<6>
    input io_in_a_man_11 : UInt<6>
    input io_in_a_man_12 : UInt<6>
    input io_in_a_man_13 : UInt<6>
    input io_in_a_man_14 : UInt<6>
    input io_in_a_man_15 : UInt<6>
    input io_in_a_sign_0 : UInt<1>
    input io_in_a_sign_1 : UInt<1>
    input io_in_a_sign_2 : UInt<1>
    input io_in_a_sign_3 : UInt<1>
    input io_in_a_sign_4 : UInt<1>
    input io_in_a_sign_5 : UInt<1>
    input io_in_a_sign_6 : UInt<1>
    input io_in_a_sign_7 : UInt<1>
    input io_in_a_sign_8 : UInt<1>
    input io_in_a_sign_9 : UInt<1>
    input io_in_a_sign_10 : UInt<1>
    input io_in_a_sign_11 : UInt<1>
    input io_in_a_sign_12 : UInt<1>
    input io_in_a_sign_13 : UInt<1>
    input io_in_a_sign_14 : UInt<1>
    input io_in_a_sign_15 : UInt<1>
    input io_in_a_exp_0 : UInt<8>
    input io_in_a_exp_1 : UInt<8>
    input io_in_a_exp_2 : UInt<8>
    input io_in_a_exp_3 : UInt<8>
    input io_in_b_man_0 : UInt<6>
    input io_in_b_man_1 : UInt<6>
    input io_in_b_man_2 : UInt<6>
    input io_in_b_man_3 : UInt<6>
    input io_in_b_man_4 : UInt<6>
    input io_in_b_man_5 : UInt<6>
    input io_in_b_man_6 : UInt<6>
    input io_in_b_man_7 : UInt<6>
    input io_in_b_man_8 : UInt<6>
    input io_in_b_man_9 : UInt<6>
    input io_in_b_man_10 : UInt<6>
    input io_in_b_man_11 : UInt<6>
    input io_in_b_man_12 : UInt<6>
    input io_in_b_man_13 : UInt<6>
    input io_in_b_man_14 : UInt<6>
    input io_in_b_man_15 : UInt<6>
    input io_in_b_sign_0 : UInt<1>
    input io_in_b_sign_1 : UInt<1>
    input io_in_b_sign_2 : UInt<1>
    input io_in_b_sign_3 : UInt<1>
    input io_in_b_sign_4 : UInt<1>
    input io_in_b_sign_5 : UInt<1>
    input io_in_b_sign_6 : UInt<1>
    input io_in_b_sign_7 : UInt<1>
    input io_in_b_sign_8 : UInt<1>
    input io_in_b_sign_9 : UInt<1>
    input io_in_b_sign_10 : UInt<1>
    input io_in_b_sign_11 : UInt<1>
    input io_in_b_sign_12 : UInt<1>
    input io_in_b_sign_13 : UInt<1>
    input io_in_b_sign_14 : UInt<1>
    input io_in_b_sign_15 : UInt<1>
    input io_in_b_exp_0 : UInt<8>
    input io_in_b_exp_1 : UInt<8>
    input io_in_b_exp_2 : UInt<8>
    input io_in_b_exp_3 : UInt<8>
    input io_in_control : UInt<1>
    input io_in_control2 : UInt<1>
    output io_result : UInt<15>

    inst adderTreeInst of adderTree2 @[bundled_block_division.scala 180:29]
    reg exp_output_0 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), exp_output_0) @[bundled_block_division.scala 138:60]
    reg exp_output_1 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), exp_output_1) @[bundled_block_division.scala 138:60]
    reg exp_output_2 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), exp_output_2) @[bundled_block_division.scala 138:60]
    reg exp_output_3 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), exp_output_3) @[bundled_block_division.scala 138:60]
    reg acc_0 : SInt<16>, clock with :
      reset => (UInt<1>("h0"), acc_0) @[bundled_block_division.scala 139:53]
    reg acc_1 : SInt<16>, clock with :
      reset => (UInt<1>("h0"), acc_1) @[bundled_block_division.scala 139:53]
    reg acc_2 : SInt<16>, clock with :
      reset => (UInt<1>("h0"), acc_2) @[bundled_block_division.scala 139:53]
    reg acc_3 : SInt<16>, clock with :
      reset => (UInt<1>("h0"), acc_3) @[bundled_block_division.scala 139:53]
    node _exp_output_0_T = add(io_in_a_exp_0, io_in_b_exp_0) @[bundled_block_division.scala 142:37]
    reg dotProductRegs__0 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs__0) @[bundled_block_division.scala 143:29]
    reg dotProductRegs__1 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs__1) @[bundled_block_division.scala 143:29]
    reg dotProductRegs__2 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs__2) @[bundled_block_division.scala 143:29]
    reg dotProductRegs__3 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs__3) @[bundled_block_division.scala 143:29]
    reg signs__0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs__0) @[bundled_block_division.scala 144:20]
    reg signs__1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs__1) @[bundled_block_division.scala 144:20]
    reg signs__2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs__2) @[bundled_block_division.scala 144:20]
    reg signs__3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs__3) @[bundled_block_division.scala 144:20]
    reg two_complement__0 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement__0) @[bundled_block_division.scala 145:29]
    reg two_complement__1 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement__1) @[bundled_block_division.scala 145:29]
    reg two_complement__2 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement__2) @[bundled_block_division.scala 145:29]
    reg two_complement__3 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement__3) @[bundled_block_division.scala 145:29]
    reg two_complement_buffer__0 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer__0) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer__1 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer__1) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer__2 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer__2) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer__3 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer__3) @[bundled_block_division.scala 146:36]
    reg multiplierReg : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg) @[bundled_block_division.scala 149:34]
    reg multiplierReg2 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2) @[bundled_block_division.scala 150:35]
    reg padding : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding) @[bundled_block_division.scala 151:28]
    reg signReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg) @[bundled_block_division.scala 152:28]
    node _multiplication_T = bits(multiplierReg, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_1 = bits(multiplierReg2, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_2 = mul(_multiplication_T, _multiplication_T_1) @[bundled_block_division.scala 156:47]
    node _multiplication_T_3 = bits(multiplierReg, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_4 = cat(padding, _multiplication_T_3) @[bundled_block_division.scala 156:83]
    node _multiplication_T_5 = bits(multiplierReg2, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_6 = mul(_multiplication_T_4, _multiplication_T_5) @[bundled_block_division.scala 156:106]
    node _multiplication_T_7 = dshl(_multiplication_T_6, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_8 = add(_multiplication_T_2, _multiplication_T_7) @[bundled_block_division.scala 156:69]
    node _multiplication_T_9 = bits(multiplierReg, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_10 = bits(multiplierReg2, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_11 = cat(padding, _multiplication_T_10) @[bundled_block_division.scala 156:172]
    node _multiplication_T_12 = mul(_multiplication_T_9, _multiplication_T_11) @[bundled_block_division.scala 156:161]
    node _multiplication_T_13 = dshl(_multiplication_T_12, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_14 = add(_multiplication_T_8, _multiplication_T_13) @[bundled_block_division.scala 156:137]
    node _multiplication_T_15 = bits(multiplierReg, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_16 = cat(padding, _multiplication_T_15) @[bundled_block_division.scala 156:218]
    node _multiplication_T_17 = bits(multiplierReg2, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_18 = cat(padding, _multiplication_T_17) @[bundled_block_division.scala 156:250]
    node _multiplication_T_19 = mul(_multiplication_T_16, _multiplication_T_18) @[bundled_block_division.scala 156:240]
    node _multiplication_T_20 = dshl(_multiplication_T_19, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication = add(_multiplication_T_14, _multiplication_T_20) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_0_T = bits(multiplication, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_0_T = xor(signReg, io_in_b_sign_0) @[bundled_block_division.scala 158:27]
    node _two_complement_0_T = eq(signs__0, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_0_T_1 = cat(UInt<1>("h0"), dotProductRegs__0) @[bundled_block_division.scala 159:55]
    node _two_complement_0_T_2 = not(_two_complement_0_T_1) @[bundled_block_division.scala 159:49]
    node _two_complement_0_T_3 = add(_two_complement_0_T_2, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_0_T_4 = tail(_two_complement_0_T_3, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_0_T_5 = cat(UInt<1>("h0"), dotProductRegs__0) @[bundled_block_division.scala 159:90]
    node _two_complement_0_T_6 = mux(_two_complement_0_T, _two_complement_0_T_4, _two_complement_0_T_5) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_0_T = asSInt(two_complement__0) @[bundled_block_division.scala 160:53]
    reg multiplierReg_1 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_1) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_1 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_1) @[bundled_block_division.scala 150:35]
    reg padding_1 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_1) @[bundled_block_division.scala 151:28]
    reg signReg_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_1) @[bundled_block_division.scala 152:28]
    node _multiplication_T_21 = bits(multiplierReg_1, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_22 = bits(multiplierReg2_1, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_23 = mul(_multiplication_T_21, _multiplication_T_22) @[bundled_block_division.scala 156:47]
    node _multiplication_T_24 = bits(multiplierReg_1, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_25 = cat(padding_1, _multiplication_T_24) @[bundled_block_division.scala 156:83]
    node _multiplication_T_26 = bits(multiplierReg2_1, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_27 = mul(_multiplication_T_25, _multiplication_T_26) @[bundled_block_division.scala 156:106]
    node _multiplication_T_28 = dshl(_multiplication_T_27, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_29 = add(_multiplication_T_23, _multiplication_T_28) @[bundled_block_division.scala 156:69]
    node _multiplication_T_30 = bits(multiplierReg_1, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_31 = bits(multiplierReg2_1, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_32 = cat(padding_1, _multiplication_T_31) @[bundled_block_division.scala 156:172]
    node _multiplication_T_33 = mul(_multiplication_T_30, _multiplication_T_32) @[bundled_block_division.scala 156:161]
    node _multiplication_T_34 = dshl(_multiplication_T_33, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_35 = add(_multiplication_T_29, _multiplication_T_34) @[bundled_block_division.scala 156:137]
    node _multiplication_T_36 = bits(multiplierReg_1, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_37 = cat(padding_1, _multiplication_T_36) @[bundled_block_division.scala 156:218]
    node _multiplication_T_38 = bits(multiplierReg2_1, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_39 = cat(padding_1, _multiplication_T_38) @[bundled_block_division.scala 156:250]
    node _multiplication_T_40 = mul(_multiplication_T_37, _multiplication_T_39) @[bundled_block_division.scala 156:240]
    node _multiplication_T_41 = dshl(_multiplication_T_40, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_1 = add(_multiplication_T_35, _multiplication_T_41) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_1_T = bits(multiplication_1, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_1_T = xor(signReg_1, io_in_b_sign_1) @[bundled_block_division.scala 158:27]
    node _two_complement_1_T = eq(signs__1, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_1_T_1 = cat(UInt<1>("h0"), dotProductRegs__1) @[bundled_block_division.scala 159:55]
    node _two_complement_1_T_2 = not(_two_complement_1_T_1) @[bundled_block_division.scala 159:49]
    node _two_complement_1_T_3 = add(_two_complement_1_T_2, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_1_T_4 = tail(_two_complement_1_T_3, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_1_T_5 = cat(UInt<1>("h0"), dotProductRegs__1) @[bundled_block_division.scala 159:90]
    node _two_complement_1_T_6 = mux(_two_complement_1_T, _two_complement_1_T_4, _two_complement_1_T_5) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_1_T = asSInt(two_complement__1) @[bundled_block_division.scala 160:53]
    reg multiplierReg_2 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_2) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_2 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_2) @[bundled_block_division.scala 150:35]
    reg padding_2 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_2) @[bundled_block_division.scala 151:28]
    reg signReg_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_2) @[bundled_block_division.scala 152:28]
    node _multiplication_T_42 = bits(multiplierReg_2, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_43 = bits(multiplierReg2_2, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_44 = mul(_multiplication_T_42, _multiplication_T_43) @[bundled_block_division.scala 156:47]
    node _multiplication_T_45 = bits(multiplierReg_2, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_46 = cat(padding_2, _multiplication_T_45) @[bundled_block_division.scala 156:83]
    node _multiplication_T_47 = bits(multiplierReg2_2, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_48 = mul(_multiplication_T_46, _multiplication_T_47) @[bundled_block_division.scala 156:106]
    node _multiplication_T_49 = dshl(_multiplication_T_48, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_50 = add(_multiplication_T_44, _multiplication_T_49) @[bundled_block_division.scala 156:69]
    node _multiplication_T_51 = bits(multiplierReg_2, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_52 = bits(multiplierReg2_2, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_53 = cat(padding_2, _multiplication_T_52) @[bundled_block_division.scala 156:172]
    node _multiplication_T_54 = mul(_multiplication_T_51, _multiplication_T_53) @[bundled_block_division.scala 156:161]
    node _multiplication_T_55 = dshl(_multiplication_T_54, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_56 = add(_multiplication_T_50, _multiplication_T_55) @[bundled_block_division.scala 156:137]
    node _multiplication_T_57 = bits(multiplierReg_2, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_58 = cat(padding_2, _multiplication_T_57) @[bundled_block_division.scala 156:218]
    node _multiplication_T_59 = bits(multiplierReg2_2, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_60 = cat(padding_2, _multiplication_T_59) @[bundled_block_division.scala 156:250]
    node _multiplication_T_61 = mul(_multiplication_T_58, _multiplication_T_60) @[bundled_block_division.scala 156:240]
    node _multiplication_T_62 = dshl(_multiplication_T_61, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_2 = add(_multiplication_T_56, _multiplication_T_62) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_2_T = bits(multiplication_2, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_2_T = xor(signReg_2, io_in_b_sign_2) @[bundled_block_division.scala 158:27]
    node _two_complement_2_T = eq(signs__2, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_2_T_1 = cat(UInt<1>("h0"), dotProductRegs__2) @[bundled_block_division.scala 159:55]
    node _two_complement_2_T_2 = not(_two_complement_2_T_1) @[bundled_block_division.scala 159:49]
    node _two_complement_2_T_3 = add(_two_complement_2_T_2, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_2_T_4 = tail(_two_complement_2_T_3, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_2_T_5 = cat(UInt<1>("h0"), dotProductRegs__2) @[bundled_block_division.scala 159:90]
    node _two_complement_2_T_6 = mux(_two_complement_2_T, _two_complement_2_T_4, _two_complement_2_T_5) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_2_T = asSInt(two_complement__2) @[bundled_block_division.scala 160:53]
    reg multiplierReg_3 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_3) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_3 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_3) @[bundled_block_division.scala 150:35]
    reg padding_3 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_3) @[bundled_block_division.scala 151:28]
    reg signReg_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_3) @[bundled_block_division.scala 152:28]
    node _multiplication_T_63 = bits(multiplierReg_3, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_64 = bits(multiplierReg2_3, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_65 = mul(_multiplication_T_63, _multiplication_T_64) @[bundled_block_division.scala 156:47]
    node _multiplication_T_66 = bits(multiplierReg_3, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_67 = cat(padding_3, _multiplication_T_66) @[bundled_block_division.scala 156:83]
    node _multiplication_T_68 = bits(multiplierReg2_3, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_69 = mul(_multiplication_T_67, _multiplication_T_68) @[bundled_block_division.scala 156:106]
    node _multiplication_T_70 = dshl(_multiplication_T_69, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_71 = add(_multiplication_T_65, _multiplication_T_70) @[bundled_block_division.scala 156:69]
    node _multiplication_T_72 = bits(multiplierReg_3, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_73 = bits(multiplierReg2_3, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_74 = cat(padding_3, _multiplication_T_73) @[bundled_block_division.scala 156:172]
    node _multiplication_T_75 = mul(_multiplication_T_72, _multiplication_T_74) @[bundled_block_division.scala 156:161]
    node _multiplication_T_76 = dshl(_multiplication_T_75, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_77 = add(_multiplication_T_71, _multiplication_T_76) @[bundled_block_division.scala 156:137]
    node _multiplication_T_78 = bits(multiplierReg_3, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_79 = cat(padding_3, _multiplication_T_78) @[bundled_block_division.scala 156:218]
    node _multiplication_T_80 = bits(multiplierReg2_3, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_81 = cat(padding_3, _multiplication_T_80) @[bundled_block_division.scala 156:250]
    node _multiplication_T_82 = mul(_multiplication_T_79, _multiplication_T_81) @[bundled_block_division.scala 156:240]
    node _multiplication_T_83 = dshl(_multiplication_T_82, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_3 = add(_multiplication_T_77, _multiplication_T_83) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_3_T = bits(multiplication_3, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_3_T = xor(signReg_3, io_in_b_sign_3) @[bundled_block_division.scala 158:27]
    node _two_complement_3_T = eq(signs__3, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_3_T_1 = cat(UInt<1>("h0"), dotProductRegs__3) @[bundled_block_division.scala 159:55]
    node _two_complement_3_T_2 = not(_two_complement_3_T_1) @[bundled_block_division.scala 159:49]
    node _two_complement_3_T_3 = add(_two_complement_3_T_2, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_3_T_4 = tail(_two_complement_3_T_3, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_3_T_5 = cat(UInt<1>("h0"), dotProductRegs__3) @[bundled_block_division.scala 159:90]
    node _two_complement_3_T_6 = mux(_two_complement_3_T, _two_complement_3_T_4, _two_complement_3_T_5) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_3_T = asSInt(two_complement__3) @[bundled_block_division.scala 160:53]
    node _acc_0_T = add(two_complement_buffer__0, two_complement_buffer__1) @[bundled_block_division.scala 177:46]
    node _acc_0_T_1 = add(_acc_0_T, two_complement_buffer__2) @[bundled_block_division.scala 177:46]
    node _acc_0_T_2 = add(_acc_0_T_1, two_complement_buffer__3) @[bundled_block_division.scala 177:46]
    node _exp_output_1_T = add(io_in_a_exp_1, io_in_b_exp_1) @[bundled_block_division.scala 142:37]
    reg dotProductRegs_1_0 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_1_0) @[bundled_block_division.scala 143:29]
    reg dotProductRegs_1_1 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_1_1) @[bundled_block_division.scala 143:29]
    reg dotProductRegs_1_2 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_1_2) @[bundled_block_division.scala 143:29]
    reg dotProductRegs_1_3 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_1_3) @[bundled_block_division.scala 143:29]
    reg signs_1_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_1_0) @[bundled_block_division.scala 144:20]
    reg signs_1_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_1_1) @[bundled_block_division.scala 144:20]
    reg signs_1_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_1_2) @[bundled_block_division.scala 144:20]
    reg signs_1_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_1_3) @[bundled_block_division.scala 144:20]
    reg two_complement_1_0 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_1_0) @[bundled_block_division.scala 145:29]
    reg two_complement_1_1 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_1_1) @[bundled_block_division.scala 145:29]
    reg two_complement_1_2 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_1_2) @[bundled_block_division.scala 145:29]
    reg two_complement_1_3 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_1_3) @[bundled_block_division.scala 145:29]
    reg two_complement_buffer_1_0 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_1_0) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer_1_1 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_1_1) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer_1_2 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_1_2) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer_1_3 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_1_3) @[bundled_block_division.scala 146:36]
    reg multiplierReg_4 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_4) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_4 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_4) @[bundled_block_division.scala 150:35]
    reg padding_4 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_4) @[bundled_block_division.scala 151:28]
    reg signReg_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_4) @[bundled_block_division.scala 152:28]
    node _multiplication_T_84 = bits(multiplierReg_4, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_85 = bits(multiplierReg2_4, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_86 = mul(_multiplication_T_84, _multiplication_T_85) @[bundled_block_division.scala 156:47]
    node _multiplication_T_87 = bits(multiplierReg_4, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_88 = cat(padding_4, _multiplication_T_87) @[bundled_block_division.scala 156:83]
    node _multiplication_T_89 = bits(multiplierReg2_4, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_90 = mul(_multiplication_T_88, _multiplication_T_89) @[bundled_block_division.scala 156:106]
    node _multiplication_T_91 = dshl(_multiplication_T_90, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_92 = add(_multiplication_T_86, _multiplication_T_91) @[bundled_block_division.scala 156:69]
    node _multiplication_T_93 = bits(multiplierReg_4, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_94 = bits(multiplierReg2_4, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_95 = cat(padding_4, _multiplication_T_94) @[bundled_block_division.scala 156:172]
    node _multiplication_T_96 = mul(_multiplication_T_93, _multiplication_T_95) @[bundled_block_division.scala 156:161]
    node _multiplication_T_97 = dshl(_multiplication_T_96, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_98 = add(_multiplication_T_92, _multiplication_T_97) @[bundled_block_division.scala 156:137]
    node _multiplication_T_99 = bits(multiplierReg_4, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_100 = cat(padding_4, _multiplication_T_99) @[bundled_block_division.scala 156:218]
    node _multiplication_T_101 = bits(multiplierReg2_4, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_102 = cat(padding_4, _multiplication_T_101) @[bundled_block_division.scala 156:250]
    node _multiplication_T_103 = mul(_multiplication_T_100, _multiplication_T_102) @[bundled_block_division.scala 156:240]
    node _multiplication_T_104 = dshl(_multiplication_T_103, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_4 = add(_multiplication_T_98, _multiplication_T_104) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_0_T_1 = bits(multiplication_4, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_0_T_1 = xor(signReg_4, io_in_b_sign_4) @[bundled_block_division.scala 158:27]
    node _two_complement_0_T_7 = eq(signs_1_0, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_0_T_8 = cat(UInt<1>("h0"), dotProductRegs_1_0) @[bundled_block_division.scala 159:55]
    node _two_complement_0_T_9 = not(_two_complement_0_T_8) @[bundled_block_division.scala 159:49]
    node _two_complement_0_T_10 = add(_two_complement_0_T_9, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_0_T_11 = tail(_two_complement_0_T_10, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_0_T_12 = cat(UInt<1>("h0"), dotProductRegs_1_0) @[bundled_block_division.scala 159:90]
    node _two_complement_0_T_13 = mux(_two_complement_0_T_7, _two_complement_0_T_11, _two_complement_0_T_12) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_0_T_1 = asSInt(two_complement_1_0) @[bundled_block_division.scala 160:53]
    reg multiplierReg_5 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_5) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_5 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_5) @[bundled_block_division.scala 150:35]
    reg padding_5 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_5) @[bundled_block_division.scala 151:28]
    reg signReg_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_5) @[bundled_block_division.scala 152:28]
    node _multiplication_T_105 = bits(multiplierReg_5, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_106 = bits(multiplierReg2_5, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_107 = mul(_multiplication_T_105, _multiplication_T_106) @[bundled_block_division.scala 156:47]
    node _multiplication_T_108 = bits(multiplierReg_5, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_109 = cat(padding_5, _multiplication_T_108) @[bundled_block_division.scala 156:83]
    node _multiplication_T_110 = bits(multiplierReg2_5, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_111 = mul(_multiplication_T_109, _multiplication_T_110) @[bundled_block_division.scala 156:106]
    node _multiplication_T_112 = dshl(_multiplication_T_111, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_113 = add(_multiplication_T_107, _multiplication_T_112) @[bundled_block_division.scala 156:69]
    node _multiplication_T_114 = bits(multiplierReg_5, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_115 = bits(multiplierReg2_5, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_116 = cat(padding_5, _multiplication_T_115) @[bundled_block_division.scala 156:172]
    node _multiplication_T_117 = mul(_multiplication_T_114, _multiplication_T_116) @[bundled_block_division.scala 156:161]
    node _multiplication_T_118 = dshl(_multiplication_T_117, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_119 = add(_multiplication_T_113, _multiplication_T_118) @[bundled_block_division.scala 156:137]
    node _multiplication_T_120 = bits(multiplierReg_5, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_121 = cat(padding_5, _multiplication_T_120) @[bundled_block_division.scala 156:218]
    node _multiplication_T_122 = bits(multiplierReg2_5, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_123 = cat(padding_5, _multiplication_T_122) @[bundled_block_division.scala 156:250]
    node _multiplication_T_124 = mul(_multiplication_T_121, _multiplication_T_123) @[bundled_block_division.scala 156:240]
    node _multiplication_T_125 = dshl(_multiplication_T_124, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_5 = add(_multiplication_T_119, _multiplication_T_125) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_1_T_1 = bits(multiplication_5, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_1_T_1 = xor(signReg_5, io_in_b_sign_5) @[bundled_block_division.scala 158:27]
    node _two_complement_1_T_7 = eq(signs_1_1, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_1_T_8 = cat(UInt<1>("h0"), dotProductRegs_1_1) @[bundled_block_division.scala 159:55]
    node _two_complement_1_T_9 = not(_two_complement_1_T_8) @[bundled_block_division.scala 159:49]
    node _two_complement_1_T_10 = add(_two_complement_1_T_9, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_1_T_11 = tail(_two_complement_1_T_10, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_1_T_12 = cat(UInt<1>("h0"), dotProductRegs_1_1) @[bundled_block_division.scala 159:90]
    node _two_complement_1_T_13 = mux(_two_complement_1_T_7, _two_complement_1_T_11, _two_complement_1_T_12) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_1_T_1 = asSInt(two_complement_1_1) @[bundled_block_division.scala 160:53]
    reg multiplierReg_6 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_6) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_6 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_6) @[bundled_block_division.scala 150:35]
    reg padding_6 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_6) @[bundled_block_division.scala 151:28]
    reg signReg_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_6) @[bundled_block_division.scala 152:28]
    node _multiplication_T_126 = bits(multiplierReg_6, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_127 = bits(multiplierReg2_6, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_128 = mul(_multiplication_T_126, _multiplication_T_127) @[bundled_block_division.scala 156:47]
    node _multiplication_T_129 = bits(multiplierReg_6, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_130 = cat(padding_6, _multiplication_T_129) @[bundled_block_division.scala 156:83]
    node _multiplication_T_131 = bits(multiplierReg2_6, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_132 = mul(_multiplication_T_130, _multiplication_T_131) @[bundled_block_division.scala 156:106]
    node _multiplication_T_133 = dshl(_multiplication_T_132, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_134 = add(_multiplication_T_128, _multiplication_T_133) @[bundled_block_division.scala 156:69]
    node _multiplication_T_135 = bits(multiplierReg_6, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_136 = bits(multiplierReg2_6, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_137 = cat(padding_6, _multiplication_T_136) @[bundled_block_division.scala 156:172]
    node _multiplication_T_138 = mul(_multiplication_T_135, _multiplication_T_137) @[bundled_block_division.scala 156:161]
    node _multiplication_T_139 = dshl(_multiplication_T_138, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_140 = add(_multiplication_T_134, _multiplication_T_139) @[bundled_block_division.scala 156:137]
    node _multiplication_T_141 = bits(multiplierReg_6, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_142 = cat(padding_6, _multiplication_T_141) @[bundled_block_division.scala 156:218]
    node _multiplication_T_143 = bits(multiplierReg2_6, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_144 = cat(padding_6, _multiplication_T_143) @[bundled_block_division.scala 156:250]
    node _multiplication_T_145 = mul(_multiplication_T_142, _multiplication_T_144) @[bundled_block_division.scala 156:240]
    node _multiplication_T_146 = dshl(_multiplication_T_145, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_6 = add(_multiplication_T_140, _multiplication_T_146) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_2_T_1 = bits(multiplication_6, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_2_T_1 = xor(signReg_6, io_in_b_sign_6) @[bundled_block_division.scala 158:27]
    node _two_complement_2_T_7 = eq(signs_1_2, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_2_T_8 = cat(UInt<1>("h0"), dotProductRegs_1_2) @[bundled_block_division.scala 159:55]
    node _two_complement_2_T_9 = not(_two_complement_2_T_8) @[bundled_block_division.scala 159:49]
    node _two_complement_2_T_10 = add(_two_complement_2_T_9, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_2_T_11 = tail(_two_complement_2_T_10, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_2_T_12 = cat(UInt<1>("h0"), dotProductRegs_1_2) @[bundled_block_division.scala 159:90]
    node _two_complement_2_T_13 = mux(_two_complement_2_T_7, _two_complement_2_T_11, _two_complement_2_T_12) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_2_T_1 = asSInt(two_complement_1_2) @[bundled_block_division.scala 160:53]
    reg multiplierReg_7 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_7) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_7 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_7) @[bundled_block_division.scala 150:35]
    reg padding_7 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_7) @[bundled_block_division.scala 151:28]
    reg signReg_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_7) @[bundled_block_division.scala 152:28]
    node _multiplication_T_147 = bits(multiplierReg_7, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_148 = bits(multiplierReg2_7, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_149 = mul(_multiplication_T_147, _multiplication_T_148) @[bundled_block_division.scala 156:47]
    node _multiplication_T_150 = bits(multiplierReg_7, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_151 = cat(padding_7, _multiplication_T_150) @[bundled_block_division.scala 156:83]
    node _multiplication_T_152 = bits(multiplierReg2_7, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_153 = mul(_multiplication_T_151, _multiplication_T_152) @[bundled_block_division.scala 156:106]
    node _multiplication_T_154 = dshl(_multiplication_T_153, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_155 = add(_multiplication_T_149, _multiplication_T_154) @[bundled_block_division.scala 156:69]
    node _multiplication_T_156 = bits(multiplierReg_7, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_157 = bits(multiplierReg2_7, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_158 = cat(padding_7, _multiplication_T_157) @[bundled_block_division.scala 156:172]
    node _multiplication_T_159 = mul(_multiplication_T_156, _multiplication_T_158) @[bundled_block_division.scala 156:161]
    node _multiplication_T_160 = dshl(_multiplication_T_159, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_161 = add(_multiplication_T_155, _multiplication_T_160) @[bundled_block_division.scala 156:137]
    node _multiplication_T_162 = bits(multiplierReg_7, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_163 = cat(padding_7, _multiplication_T_162) @[bundled_block_division.scala 156:218]
    node _multiplication_T_164 = bits(multiplierReg2_7, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_165 = cat(padding_7, _multiplication_T_164) @[bundled_block_division.scala 156:250]
    node _multiplication_T_166 = mul(_multiplication_T_163, _multiplication_T_165) @[bundled_block_division.scala 156:240]
    node _multiplication_T_167 = dshl(_multiplication_T_166, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_7 = add(_multiplication_T_161, _multiplication_T_167) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_3_T_1 = bits(multiplication_7, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_3_T_1 = xor(signReg_7, io_in_b_sign_7) @[bundled_block_division.scala 158:27]
    node _two_complement_3_T_7 = eq(signs_1_3, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_3_T_8 = cat(UInt<1>("h0"), dotProductRegs_1_3) @[bundled_block_division.scala 159:55]
    node _two_complement_3_T_9 = not(_two_complement_3_T_8) @[bundled_block_division.scala 159:49]
    node _two_complement_3_T_10 = add(_two_complement_3_T_9, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_3_T_11 = tail(_two_complement_3_T_10, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_3_T_12 = cat(UInt<1>("h0"), dotProductRegs_1_3) @[bundled_block_division.scala 159:90]
    node _two_complement_3_T_13 = mux(_two_complement_3_T_7, _two_complement_3_T_11, _two_complement_3_T_12) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_3_T_1 = asSInt(two_complement_1_3) @[bundled_block_division.scala 160:53]
    node _acc_1_T = add(two_complement_buffer_1_0, two_complement_buffer_1_1) @[bundled_block_division.scala 177:46]
    node _acc_1_T_1 = add(_acc_1_T, two_complement_buffer_1_2) @[bundled_block_division.scala 177:46]
    node _acc_1_T_2 = add(_acc_1_T_1, two_complement_buffer_1_3) @[bundled_block_division.scala 177:46]
    node _exp_output_2_T = add(io_in_a_exp_2, io_in_b_exp_2) @[bundled_block_division.scala 142:37]
    reg dotProductRegs_2_0 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_2_0) @[bundled_block_division.scala 143:29]
    reg dotProductRegs_2_1 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_2_1) @[bundled_block_division.scala 143:29]
    reg dotProductRegs_2_2 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_2_2) @[bundled_block_division.scala 143:29]
    reg dotProductRegs_2_3 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_2_3) @[bundled_block_division.scala 143:29]
    reg signs_2_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_2_0) @[bundled_block_division.scala 144:20]
    reg signs_2_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_2_1) @[bundled_block_division.scala 144:20]
    reg signs_2_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_2_2) @[bundled_block_division.scala 144:20]
    reg signs_2_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_2_3) @[bundled_block_division.scala 144:20]
    reg two_complement_2_0 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_2_0) @[bundled_block_division.scala 145:29]
    reg two_complement_2_1 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_2_1) @[bundled_block_division.scala 145:29]
    reg two_complement_2_2 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_2_2) @[bundled_block_division.scala 145:29]
    reg two_complement_2_3 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_2_3) @[bundled_block_division.scala 145:29]
    reg two_complement_buffer_2_0 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_2_0) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer_2_1 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_2_1) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer_2_2 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_2_2) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer_2_3 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_2_3) @[bundled_block_division.scala 146:36]
    reg multiplierReg_8 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_8) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_8 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_8) @[bundled_block_division.scala 150:35]
    reg padding_8 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_8) @[bundled_block_division.scala 151:28]
    reg signReg_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_8) @[bundled_block_division.scala 152:28]
    node _multiplication_T_168 = bits(multiplierReg_8, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_169 = bits(multiplierReg2_8, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_170 = mul(_multiplication_T_168, _multiplication_T_169) @[bundled_block_division.scala 156:47]
    node _multiplication_T_171 = bits(multiplierReg_8, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_172 = cat(padding_8, _multiplication_T_171) @[bundled_block_division.scala 156:83]
    node _multiplication_T_173 = bits(multiplierReg2_8, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_174 = mul(_multiplication_T_172, _multiplication_T_173) @[bundled_block_division.scala 156:106]
    node _multiplication_T_175 = dshl(_multiplication_T_174, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_176 = add(_multiplication_T_170, _multiplication_T_175) @[bundled_block_division.scala 156:69]
    node _multiplication_T_177 = bits(multiplierReg_8, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_178 = bits(multiplierReg2_8, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_179 = cat(padding_8, _multiplication_T_178) @[bundled_block_division.scala 156:172]
    node _multiplication_T_180 = mul(_multiplication_T_177, _multiplication_T_179) @[bundled_block_division.scala 156:161]
    node _multiplication_T_181 = dshl(_multiplication_T_180, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_182 = add(_multiplication_T_176, _multiplication_T_181) @[bundled_block_division.scala 156:137]
    node _multiplication_T_183 = bits(multiplierReg_8, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_184 = cat(padding_8, _multiplication_T_183) @[bundled_block_division.scala 156:218]
    node _multiplication_T_185 = bits(multiplierReg2_8, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_186 = cat(padding_8, _multiplication_T_185) @[bundled_block_division.scala 156:250]
    node _multiplication_T_187 = mul(_multiplication_T_184, _multiplication_T_186) @[bundled_block_division.scala 156:240]
    node _multiplication_T_188 = dshl(_multiplication_T_187, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_8 = add(_multiplication_T_182, _multiplication_T_188) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_0_T_2 = bits(multiplication_8, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_0_T_2 = xor(signReg_8, io_in_b_sign_8) @[bundled_block_division.scala 158:27]
    node _two_complement_0_T_14 = eq(signs_2_0, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_0_T_15 = cat(UInt<1>("h0"), dotProductRegs_2_0) @[bundled_block_division.scala 159:55]
    node _two_complement_0_T_16 = not(_two_complement_0_T_15) @[bundled_block_division.scala 159:49]
    node _two_complement_0_T_17 = add(_two_complement_0_T_16, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_0_T_18 = tail(_two_complement_0_T_17, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_0_T_19 = cat(UInt<1>("h0"), dotProductRegs_2_0) @[bundled_block_division.scala 159:90]
    node _two_complement_0_T_20 = mux(_two_complement_0_T_14, _two_complement_0_T_18, _two_complement_0_T_19) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_0_T_2 = asSInt(two_complement_2_0) @[bundled_block_division.scala 160:53]
    reg multiplierReg_9 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_9) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_9 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_9) @[bundled_block_division.scala 150:35]
    reg padding_9 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_9) @[bundled_block_division.scala 151:28]
    reg signReg_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_9) @[bundled_block_division.scala 152:28]
    node _multiplication_T_189 = bits(multiplierReg_9, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_190 = bits(multiplierReg2_9, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_191 = mul(_multiplication_T_189, _multiplication_T_190) @[bundled_block_division.scala 156:47]
    node _multiplication_T_192 = bits(multiplierReg_9, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_193 = cat(padding_9, _multiplication_T_192) @[bundled_block_division.scala 156:83]
    node _multiplication_T_194 = bits(multiplierReg2_9, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_195 = mul(_multiplication_T_193, _multiplication_T_194) @[bundled_block_division.scala 156:106]
    node _multiplication_T_196 = dshl(_multiplication_T_195, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_197 = add(_multiplication_T_191, _multiplication_T_196) @[bundled_block_division.scala 156:69]
    node _multiplication_T_198 = bits(multiplierReg_9, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_199 = bits(multiplierReg2_9, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_200 = cat(padding_9, _multiplication_T_199) @[bundled_block_division.scala 156:172]
    node _multiplication_T_201 = mul(_multiplication_T_198, _multiplication_T_200) @[bundled_block_division.scala 156:161]
    node _multiplication_T_202 = dshl(_multiplication_T_201, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_203 = add(_multiplication_T_197, _multiplication_T_202) @[bundled_block_division.scala 156:137]
    node _multiplication_T_204 = bits(multiplierReg_9, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_205 = cat(padding_9, _multiplication_T_204) @[bundled_block_division.scala 156:218]
    node _multiplication_T_206 = bits(multiplierReg2_9, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_207 = cat(padding_9, _multiplication_T_206) @[bundled_block_division.scala 156:250]
    node _multiplication_T_208 = mul(_multiplication_T_205, _multiplication_T_207) @[bundled_block_division.scala 156:240]
    node _multiplication_T_209 = dshl(_multiplication_T_208, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_9 = add(_multiplication_T_203, _multiplication_T_209) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_1_T_2 = bits(multiplication_9, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_1_T_2 = xor(signReg_9, io_in_b_sign_9) @[bundled_block_division.scala 158:27]
    node _two_complement_1_T_14 = eq(signs_2_1, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_1_T_15 = cat(UInt<1>("h0"), dotProductRegs_2_1) @[bundled_block_division.scala 159:55]
    node _two_complement_1_T_16 = not(_two_complement_1_T_15) @[bundled_block_division.scala 159:49]
    node _two_complement_1_T_17 = add(_two_complement_1_T_16, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_1_T_18 = tail(_two_complement_1_T_17, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_1_T_19 = cat(UInt<1>("h0"), dotProductRegs_2_1) @[bundled_block_division.scala 159:90]
    node _two_complement_1_T_20 = mux(_two_complement_1_T_14, _two_complement_1_T_18, _two_complement_1_T_19) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_1_T_2 = asSInt(two_complement_2_1) @[bundled_block_division.scala 160:53]
    reg multiplierReg_10 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_10) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_10 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_10) @[bundled_block_division.scala 150:35]
    reg padding_10 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_10) @[bundled_block_division.scala 151:28]
    reg signReg_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_10) @[bundled_block_division.scala 152:28]
    node _multiplication_T_210 = bits(multiplierReg_10, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_211 = bits(multiplierReg2_10, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_212 = mul(_multiplication_T_210, _multiplication_T_211) @[bundled_block_division.scala 156:47]
    node _multiplication_T_213 = bits(multiplierReg_10, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_214 = cat(padding_10, _multiplication_T_213) @[bundled_block_division.scala 156:83]
    node _multiplication_T_215 = bits(multiplierReg2_10, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_216 = mul(_multiplication_T_214, _multiplication_T_215) @[bundled_block_division.scala 156:106]
    node _multiplication_T_217 = dshl(_multiplication_T_216, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_218 = add(_multiplication_T_212, _multiplication_T_217) @[bundled_block_division.scala 156:69]
    node _multiplication_T_219 = bits(multiplierReg_10, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_220 = bits(multiplierReg2_10, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_221 = cat(padding_10, _multiplication_T_220) @[bundled_block_division.scala 156:172]
    node _multiplication_T_222 = mul(_multiplication_T_219, _multiplication_T_221) @[bundled_block_division.scala 156:161]
    node _multiplication_T_223 = dshl(_multiplication_T_222, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_224 = add(_multiplication_T_218, _multiplication_T_223) @[bundled_block_division.scala 156:137]
    node _multiplication_T_225 = bits(multiplierReg_10, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_226 = cat(padding_10, _multiplication_T_225) @[bundled_block_division.scala 156:218]
    node _multiplication_T_227 = bits(multiplierReg2_10, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_228 = cat(padding_10, _multiplication_T_227) @[bundled_block_division.scala 156:250]
    node _multiplication_T_229 = mul(_multiplication_T_226, _multiplication_T_228) @[bundled_block_division.scala 156:240]
    node _multiplication_T_230 = dshl(_multiplication_T_229, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_10 = add(_multiplication_T_224, _multiplication_T_230) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_2_T_2 = bits(multiplication_10, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_2_T_2 = xor(signReg_10, io_in_b_sign_10) @[bundled_block_division.scala 158:27]
    node _two_complement_2_T_14 = eq(signs_2_2, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_2_T_15 = cat(UInt<1>("h0"), dotProductRegs_2_2) @[bundled_block_division.scala 159:55]
    node _two_complement_2_T_16 = not(_two_complement_2_T_15) @[bundled_block_division.scala 159:49]
    node _two_complement_2_T_17 = add(_two_complement_2_T_16, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_2_T_18 = tail(_two_complement_2_T_17, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_2_T_19 = cat(UInt<1>("h0"), dotProductRegs_2_2) @[bundled_block_division.scala 159:90]
    node _two_complement_2_T_20 = mux(_two_complement_2_T_14, _two_complement_2_T_18, _two_complement_2_T_19) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_2_T_2 = asSInt(two_complement_2_2) @[bundled_block_division.scala 160:53]
    reg multiplierReg_11 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_11) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_11 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_11) @[bundled_block_division.scala 150:35]
    reg padding_11 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_11) @[bundled_block_division.scala 151:28]
    reg signReg_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_11) @[bundled_block_division.scala 152:28]
    node _multiplication_T_231 = bits(multiplierReg_11, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_232 = bits(multiplierReg2_11, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_233 = mul(_multiplication_T_231, _multiplication_T_232) @[bundled_block_division.scala 156:47]
    node _multiplication_T_234 = bits(multiplierReg_11, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_235 = cat(padding_11, _multiplication_T_234) @[bundled_block_division.scala 156:83]
    node _multiplication_T_236 = bits(multiplierReg2_11, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_237 = mul(_multiplication_T_235, _multiplication_T_236) @[bundled_block_division.scala 156:106]
    node _multiplication_T_238 = dshl(_multiplication_T_237, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_239 = add(_multiplication_T_233, _multiplication_T_238) @[bundled_block_division.scala 156:69]
    node _multiplication_T_240 = bits(multiplierReg_11, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_241 = bits(multiplierReg2_11, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_242 = cat(padding_11, _multiplication_T_241) @[bundled_block_division.scala 156:172]
    node _multiplication_T_243 = mul(_multiplication_T_240, _multiplication_T_242) @[bundled_block_division.scala 156:161]
    node _multiplication_T_244 = dshl(_multiplication_T_243, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_245 = add(_multiplication_T_239, _multiplication_T_244) @[bundled_block_division.scala 156:137]
    node _multiplication_T_246 = bits(multiplierReg_11, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_247 = cat(padding_11, _multiplication_T_246) @[bundled_block_division.scala 156:218]
    node _multiplication_T_248 = bits(multiplierReg2_11, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_249 = cat(padding_11, _multiplication_T_248) @[bundled_block_division.scala 156:250]
    node _multiplication_T_250 = mul(_multiplication_T_247, _multiplication_T_249) @[bundled_block_division.scala 156:240]
    node _multiplication_T_251 = dshl(_multiplication_T_250, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_11 = add(_multiplication_T_245, _multiplication_T_251) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_3_T_2 = bits(multiplication_11, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_3_T_2 = xor(signReg_11, io_in_b_sign_11) @[bundled_block_division.scala 158:27]
    node _two_complement_3_T_14 = eq(signs_2_3, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_3_T_15 = cat(UInt<1>("h0"), dotProductRegs_2_3) @[bundled_block_division.scala 159:55]
    node _two_complement_3_T_16 = not(_two_complement_3_T_15) @[bundled_block_division.scala 159:49]
    node _two_complement_3_T_17 = add(_two_complement_3_T_16, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_3_T_18 = tail(_two_complement_3_T_17, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_3_T_19 = cat(UInt<1>("h0"), dotProductRegs_2_3) @[bundled_block_division.scala 159:90]
    node _two_complement_3_T_20 = mux(_two_complement_3_T_14, _two_complement_3_T_18, _two_complement_3_T_19) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_3_T_2 = asSInt(two_complement_2_3) @[bundled_block_division.scala 160:53]
    node _acc_2_T = add(two_complement_buffer_2_0, two_complement_buffer_2_1) @[bundled_block_division.scala 177:46]
    node _acc_2_T_1 = add(_acc_2_T, two_complement_buffer_2_2) @[bundled_block_division.scala 177:46]
    node _acc_2_T_2 = add(_acc_2_T_1, two_complement_buffer_2_3) @[bundled_block_division.scala 177:46]
    node _exp_output_3_T = add(io_in_a_exp_3, io_in_b_exp_3) @[bundled_block_division.scala 142:37]
    reg dotProductRegs_3_0 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_3_0) @[bundled_block_division.scala 143:29]
    reg dotProductRegs_3_1 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_3_1) @[bundled_block_division.scala 143:29]
    reg dotProductRegs_3_2 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_3_2) @[bundled_block_division.scala 143:29]
    reg dotProductRegs_3_3 : UInt<12>, clock with :
      reset => (UInt<1>("h0"), dotProductRegs_3_3) @[bundled_block_division.scala 143:29]
    reg signs_3_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_3_0) @[bundled_block_division.scala 144:20]
    reg signs_3_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_3_1) @[bundled_block_division.scala 144:20]
    reg signs_3_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_3_2) @[bundled_block_division.scala 144:20]
    reg signs_3_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signs_3_3) @[bundled_block_division.scala 144:20]
    reg two_complement_3_0 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_3_0) @[bundled_block_division.scala 145:29]
    reg two_complement_3_1 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_3_1) @[bundled_block_division.scala 145:29]
    reg two_complement_3_2 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_3_2) @[bundled_block_division.scala 145:29]
    reg two_complement_3_3 : UInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_3_3) @[bundled_block_division.scala 145:29]
    reg two_complement_buffer_3_0 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_3_0) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer_3_1 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_3_1) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer_3_2 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_3_2) @[bundled_block_division.scala 146:36]
    reg two_complement_buffer_3_3 : SInt<13>, clock with :
      reset => (UInt<1>("h0"), two_complement_buffer_3_3) @[bundled_block_division.scala 146:36]
    reg multiplierReg_12 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_12) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_12 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_12) @[bundled_block_division.scala 150:35]
    reg padding_12 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_12) @[bundled_block_division.scala 151:28]
    reg signReg_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_12) @[bundled_block_division.scala 152:28]
    node _multiplication_T_252 = bits(multiplierReg_12, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_253 = bits(multiplierReg2_12, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_254 = mul(_multiplication_T_252, _multiplication_T_253) @[bundled_block_division.scala 156:47]
    node _multiplication_T_255 = bits(multiplierReg_12, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_256 = cat(padding_12, _multiplication_T_255) @[bundled_block_division.scala 156:83]
    node _multiplication_T_257 = bits(multiplierReg2_12, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_258 = mul(_multiplication_T_256, _multiplication_T_257) @[bundled_block_division.scala 156:106]
    node _multiplication_T_259 = dshl(_multiplication_T_258, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_260 = add(_multiplication_T_254, _multiplication_T_259) @[bundled_block_division.scala 156:69]
    node _multiplication_T_261 = bits(multiplierReg_12, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_262 = bits(multiplierReg2_12, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_263 = cat(padding_12, _multiplication_T_262) @[bundled_block_division.scala 156:172]
    node _multiplication_T_264 = mul(_multiplication_T_261, _multiplication_T_263) @[bundled_block_division.scala 156:161]
    node _multiplication_T_265 = dshl(_multiplication_T_264, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_266 = add(_multiplication_T_260, _multiplication_T_265) @[bundled_block_division.scala 156:137]
    node _multiplication_T_267 = bits(multiplierReg_12, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_268 = cat(padding_12, _multiplication_T_267) @[bundled_block_division.scala 156:218]
    node _multiplication_T_269 = bits(multiplierReg2_12, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_270 = cat(padding_12, _multiplication_T_269) @[bundled_block_division.scala 156:250]
    node _multiplication_T_271 = mul(_multiplication_T_268, _multiplication_T_270) @[bundled_block_division.scala 156:240]
    node _multiplication_T_272 = dshl(_multiplication_T_271, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_12 = add(_multiplication_T_266, _multiplication_T_272) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_0_T_3 = bits(multiplication_12, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_0_T_3 = xor(signReg_12, io_in_b_sign_12) @[bundled_block_division.scala 158:27]
    node _two_complement_0_T_21 = eq(signs_3_0, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_0_T_22 = cat(UInt<1>("h0"), dotProductRegs_3_0) @[bundled_block_division.scala 159:55]
    node _two_complement_0_T_23 = not(_two_complement_0_T_22) @[bundled_block_division.scala 159:49]
    node _two_complement_0_T_24 = add(_two_complement_0_T_23, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_0_T_25 = tail(_two_complement_0_T_24, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_0_T_26 = cat(UInt<1>("h0"), dotProductRegs_3_0) @[bundled_block_division.scala 159:90]
    node _two_complement_0_T_27 = mux(_two_complement_0_T_21, _two_complement_0_T_25, _two_complement_0_T_26) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_0_T_3 = asSInt(two_complement_3_0) @[bundled_block_division.scala 160:53]
    reg multiplierReg_13 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_13) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_13 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_13) @[bundled_block_division.scala 150:35]
    reg padding_13 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_13) @[bundled_block_division.scala 151:28]
    reg signReg_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_13) @[bundled_block_division.scala 152:28]
    node _multiplication_T_273 = bits(multiplierReg_13, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_274 = bits(multiplierReg2_13, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_275 = mul(_multiplication_T_273, _multiplication_T_274) @[bundled_block_division.scala 156:47]
    node _multiplication_T_276 = bits(multiplierReg_13, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_277 = cat(padding_13, _multiplication_T_276) @[bundled_block_division.scala 156:83]
    node _multiplication_T_278 = bits(multiplierReg2_13, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_279 = mul(_multiplication_T_277, _multiplication_T_278) @[bundled_block_division.scala 156:106]
    node _multiplication_T_280 = dshl(_multiplication_T_279, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_281 = add(_multiplication_T_275, _multiplication_T_280) @[bundled_block_division.scala 156:69]
    node _multiplication_T_282 = bits(multiplierReg_13, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_283 = bits(multiplierReg2_13, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_284 = cat(padding_13, _multiplication_T_283) @[bundled_block_division.scala 156:172]
    node _multiplication_T_285 = mul(_multiplication_T_282, _multiplication_T_284) @[bundled_block_division.scala 156:161]
    node _multiplication_T_286 = dshl(_multiplication_T_285, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_287 = add(_multiplication_T_281, _multiplication_T_286) @[bundled_block_division.scala 156:137]
    node _multiplication_T_288 = bits(multiplierReg_13, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_289 = cat(padding_13, _multiplication_T_288) @[bundled_block_division.scala 156:218]
    node _multiplication_T_290 = bits(multiplierReg2_13, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_291 = cat(padding_13, _multiplication_T_290) @[bundled_block_division.scala 156:250]
    node _multiplication_T_292 = mul(_multiplication_T_289, _multiplication_T_291) @[bundled_block_division.scala 156:240]
    node _multiplication_T_293 = dshl(_multiplication_T_292, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_13 = add(_multiplication_T_287, _multiplication_T_293) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_1_T_3 = bits(multiplication_13, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_1_T_3 = xor(signReg_13, io_in_b_sign_13) @[bundled_block_division.scala 158:27]
    node _two_complement_1_T_21 = eq(signs_3_1, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_1_T_22 = cat(UInt<1>("h0"), dotProductRegs_3_1) @[bundled_block_division.scala 159:55]
    node _two_complement_1_T_23 = not(_two_complement_1_T_22) @[bundled_block_division.scala 159:49]
    node _two_complement_1_T_24 = add(_two_complement_1_T_23, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_1_T_25 = tail(_two_complement_1_T_24, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_1_T_26 = cat(UInt<1>("h0"), dotProductRegs_3_1) @[bundled_block_division.scala 159:90]
    node _two_complement_1_T_27 = mux(_two_complement_1_T_21, _two_complement_1_T_25, _two_complement_1_T_26) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_1_T_3 = asSInt(two_complement_3_1) @[bundled_block_division.scala 160:53]
    reg multiplierReg_14 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_14) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_14 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_14) @[bundled_block_division.scala 150:35]
    reg padding_14 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_14) @[bundled_block_division.scala 151:28]
    reg signReg_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_14) @[bundled_block_division.scala 152:28]
    node _multiplication_T_294 = bits(multiplierReg_14, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_295 = bits(multiplierReg2_14, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_296 = mul(_multiplication_T_294, _multiplication_T_295) @[bundled_block_division.scala 156:47]
    node _multiplication_T_297 = bits(multiplierReg_14, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_298 = cat(padding_14, _multiplication_T_297) @[bundled_block_division.scala 156:83]
    node _multiplication_T_299 = bits(multiplierReg2_14, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_300 = mul(_multiplication_T_298, _multiplication_T_299) @[bundled_block_division.scala 156:106]
    node _multiplication_T_301 = dshl(_multiplication_T_300, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_302 = add(_multiplication_T_296, _multiplication_T_301) @[bundled_block_division.scala 156:69]
    node _multiplication_T_303 = bits(multiplierReg_14, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_304 = bits(multiplierReg2_14, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_305 = cat(padding_14, _multiplication_T_304) @[bundled_block_division.scala 156:172]
    node _multiplication_T_306 = mul(_multiplication_T_303, _multiplication_T_305) @[bundled_block_division.scala 156:161]
    node _multiplication_T_307 = dshl(_multiplication_T_306, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_308 = add(_multiplication_T_302, _multiplication_T_307) @[bundled_block_division.scala 156:137]
    node _multiplication_T_309 = bits(multiplierReg_14, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_310 = cat(padding_14, _multiplication_T_309) @[bundled_block_division.scala 156:218]
    node _multiplication_T_311 = bits(multiplierReg2_14, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_312 = cat(padding_14, _multiplication_T_311) @[bundled_block_division.scala 156:250]
    node _multiplication_T_313 = mul(_multiplication_T_310, _multiplication_T_312) @[bundled_block_division.scala 156:240]
    node _multiplication_T_314 = dshl(_multiplication_T_313, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_14 = add(_multiplication_T_308, _multiplication_T_314) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_2_T_3 = bits(multiplication_14, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_2_T_3 = xor(signReg_14, io_in_b_sign_14) @[bundled_block_division.scala 158:27]
    node _two_complement_2_T_21 = eq(signs_3_2, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_2_T_22 = cat(UInt<1>("h0"), dotProductRegs_3_2) @[bundled_block_division.scala 159:55]
    node _two_complement_2_T_23 = not(_two_complement_2_T_22) @[bundled_block_division.scala 159:49]
    node _two_complement_2_T_24 = add(_two_complement_2_T_23, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_2_T_25 = tail(_two_complement_2_T_24, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_2_T_26 = cat(UInt<1>("h0"), dotProductRegs_3_2) @[bundled_block_division.scala 159:90]
    node _two_complement_2_T_27 = mux(_two_complement_2_T_21, _two_complement_2_T_25, _two_complement_2_T_26) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_2_T_3 = asSInt(two_complement_3_2) @[bundled_block_division.scala 160:53]
    reg multiplierReg_15 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg_15) @[bundled_block_division.scala 149:34]
    reg multiplierReg2_15 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), multiplierReg2_15) @[bundled_block_division.scala 150:35]
    reg padding_15 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), padding_15) @[bundled_block_division.scala 151:28]
    reg signReg_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), signReg_15) @[bundled_block_division.scala 152:28]
    node _multiplication_T_315 = bits(multiplierReg_15, 3, 0) @[bundled_block_division.scala 156:41]
    node _multiplication_T_316 = bits(multiplierReg2_15, 3, 0) @[bundled_block_division.scala 156:63]
    node _multiplication_T_317 = mul(_multiplication_T_315, _multiplication_T_316) @[bundled_block_division.scala 156:47]
    node _multiplication_T_318 = bits(multiplierReg_15, 5, 4) @[bundled_block_division.scala 156:99]
    node _multiplication_T_319 = cat(padding_15, _multiplication_T_318) @[bundled_block_division.scala 156:83]
    node _multiplication_T_320 = bits(multiplierReg2_15, 3, 0) @[bundled_block_division.scala 156:122]
    node _multiplication_T_321 = mul(_multiplication_T_319, _multiplication_T_320) @[bundled_block_division.scala 156:106]
    node _multiplication_T_322 = dshl(_multiplication_T_321, UInt<3>("h4")) @[bundled_block_division.scala 156:129]
    node _multiplication_T_323 = add(_multiplication_T_317, _multiplication_T_322) @[bundled_block_division.scala 156:69]
    node _multiplication_T_324 = bits(multiplierReg_15, 3, 0) @[bundled_block_division.scala 156:155]
    node _multiplication_T_325 = bits(multiplierReg2_15, 5, 4) @[bundled_block_division.scala 156:189]
    node _multiplication_T_326 = cat(padding_15, _multiplication_T_325) @[bundled_block_division.scala 156:172]
    node _multiplication_T_327 = mul(_multiplication_T_324, _multiplication_T_326) @[bundled_block_division.scala 156:161]
    node _multiplication_T_328 = dshl(_multiplication_T_327, UInt<3>("h4")) @[bundled_block_division.scala 156:197]
    node _multiplication_T_329 = add(_multiplication_T_323, _multiplication_T_328) @[bundled_block_division.scala 156:137]
    node _multiplication_T_330 = bits(multiplierReg_15, 5, 4) @[bundled_block_division.scala 156:233]
    node _multiplication_T_331 = cat(padding_15, _multiplication_T_330) @[bundled_block_division.scala 156:218]
    node _multiplication_T_332 = bits(multiplierReg2_15, 5, 4) @[bundled_block_division.scala 156:266]
    node _multiplication_T_333 = cat(padding_15, _multiplication_T_332) @[bundled_block_division.scala 156:250]
    node _multiplication_T_334 = mul(_multiplication_T_331, _multiplication_T_333) @[bundled_block_division.scala 156:240]
    node _multiplication_T_335 = dshl(_multiplication_T_334, UInt<4>("h8")) @[bundled_block_division.scala 156:274]
    node multiplication_15 = add(_multiplication_T_329, _multiplication_T_335) @[bundled_block_division.scala 156:205]
    node _dotProductRegs_3_T_3 = bits(multiplication_15, 11, 0) @[bundled_block_division.scala 157:42]
    node _signs_3_T_3 = xor(signReg_15, io_in_b_sign_15) @[bundled_block_division.scala 158:27]
    node _two_complement_3_T_21 = eq(signs_3_3, UInt<1>("h1")) @[bundled_block_division.scala 159:40]
    node _two_complement_3_T_22 = cat(UInt<1>("h0"), dotProductRegs_3_3) @[bundled_block_division.scala 159:55]
    node _two_complement_3_T_23 = not(_two_complement_3_T_22) @[bundled_block_division.scala 159:49]
    node _two_complement_3_T_24 = add(_two_complement_3_T_23, UInt<1>("h1")) @[bundled_block_division.scala 159:77]
    node _two_complement_3_T_25 = tail(_two_complement_3_T_24, 1) @[bundled_block_division.scala 159:77]
    node _two_complement_3_T_26 = cat(UInt<1>("h0"), dotProductRegs_3_3) @[bundled_block_division.scala 159:90]
    node _two_complement_3_T_27 = mux(_two_complement_3_T_21, _two_complement_3_T_25, _two_complement_3_T_26) @[bundled_block_division.scala 159:31]
    node _two_complement_buffer_3_T_3 = asSInt(two_complement_3_3) @[bundled_block_division.scala 160:53]
    node _acc_3_T = add(two_complement_buffer_3_0, two_complement_buffer_3_1) @[bundled_block_division.scala 177:46]
    node _acc_3_T_1 = add(_acc_3_T, two_complement_buffer_3_2) @[bundled_block_division.scala 177:46]
    node _acc_3_T_2 = add(_acc_3_T_1, two_complement_buffer_3_3) @[bundled_block_division.scala 177:46]
    node _WIRE__0 = acc_0 @[bundled_block_division.scala 181:{42,42}]
    node _WIRE__1 = acc_1 @[bundled_block_division.scala 181:{42,42}]
    node _WIRE__2 = acc_2 @[bundled_block_division.scala 181:{42,42}]
    node _WIRE__3 = acc_3 @[bundled_block_division.scala 181:{42,42}]
    node _WIRE_1_0 = exp_output_0 @[bundled_block_division.scala 182:{38,38}]
    node _WIRE_1_1 = exp_output_1 @[bundled_block_division.scala 182:{38,38}]
    node _WIRE_1_2 = exp_output_2 @[bundled_block_division.scala 182:{38,38}]
    node _WIRE_1_3 = exp_output_3 @[bundled_block_division.scala 182:{38,38}]
    io_result <= adderTreeInst.io_result_tree @[bundled_block_division.scala 185:13]
    exp_output_0 <= mux(reset, UInt<9>("h0"), _exp_output_0_T) @[bundled_block_division.scala 138:{60,60} 142:19]
    exp_output_1 <= mux(reset, UInt<9>("h0"), _exp_output_1_T) @[bundled_block_division.scala 138:{60,60} 142:19]
    exp_output_2 <= mux(reset, UInt<9>("h0"), _exp_output_2_T) @[bundled_block_division.scala 138:{60,60} 142:19]
    exp_output_3 <= mux(reset, UInt<9>("h0"), _exp_output_3_T) @[bundled_block_division.scala 138:{60,60} 142:19]
    acc_0 <= mux(reset, asSInt(UInt<16>("h0")), _acc_0_T_2) @[bundled_block_division.scala 139:{53,53} 177:12]
    acc_1 <= mux(reset, asSInt(UInt<16>("h0")), _acc_1_T_2) @[bundled_block_division.scala 139:{53,53} 177:12]
    acc_2 <= mux(reset, asSInt(UInt<16>("h0")), _acc_2_T_2) @[bundled_block_division.scala 139:{53,53} 177:12]
    acc_3 <= mux(reset, asSInt(UInt<16>("h0")), _acc_3_T_2) @[bundled_block_division.scala 139:{53,53} 177:12]
    dotProductRegs__0 <= _dotProductRegs_0_T @[bundled_block_division.scala 157:25]
    dotProductRegs__1 <= _dotProductRegs_1_T @[bundled_block_division.scala 157:25]
    dotProductRegs__2 <= _dotProductRegs_2_T @[bundled_block_division.scala 157:25]
    dotProductRegs__3 <= _dotProductRegs_3_T @[bundled_block_division.scala 157:25]
    signs__0 <= _signs_0_T @[bundled_block_division.scala 158:16]
    signs__1 <= _signs_1_T @[bundled_block_division.scala 158:16]
    signs__2 <= _signs_2_T @[bundled_block_division.scala 158:16]
    signs__3 <= _signs_3_T @[bundled_block_division.scala 158:16]
    two_complement__0 <= _two_complement_0_T_6 @[bundled_block_division.scala 159:25]
    two_complement__1 <= _two_complement_1_T_6 @[bundled_block_division.scala 159:25]
    two_complement__2 <= _two_complement_2_T_6 @[bundled_block_division.scala 159:25]
    two_complement__3 <= _two_complement_3_T_6 @[bundled_block_division.scala 159:25]
    two_complement_buffer__0 <= _two_complement_buffer_0_T @[bundled_block_division.scala 160:32]
    two_complement_buffer__1 <= _two_complement_buffer_1_T @[bundled_block_division.scala 160:32]
    two_complement_buffer__2 <= _two_complement_buffer_2_T @[bundled_block_division.scala 160:32]
    two_complement_buffer__3 <= _two_complement_buffer_3_T @[bundled_block_division.scala 160:32]
    multiplierReg <= mux(reset, UInt<6>("h0"), io_in_a_man_0) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2 <= mux(reset, UInt<6>("h0"), io_in_b_man_0) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding <= mux(reset, UInt<2>("h0"), padding) @[bundled_block_division.scala 151:{28,28,28}]
    signReg <= mux(reset, UInt<1>("h0"), io_in_a_sign_0) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_1 <= mux(reset, UInt<6>("h0"), io_in_a_man_1) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_1 <= mux(reset, UInt<6>("h0"), io_in_b_man_1) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_1 <= mux(reset, UInt<2>("h0"), padding_1) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_1 <= mux(reset, UInt<1>("h0"), io_in_a_sign_1) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_2 <= mux(reset, UInt<6>("h0"), io_in_a_man_2) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_2 <= mux(reset, UInt<6>("h0"), io_in_b_man_2) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_2 <= mux(reset, UInt<2>("h0"), padding_2) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_2 <= mux(reset, UInt<1>("h0"), io_in_a_sign_2) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_3 <= mux(reset, UInt<6>("h0"), io_in_a_man_3) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_3 <= mux(reset, UInt<6>("h0"), io_in_b_man_3) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_3 <= mux(reset, UInt<2>("h0"), padding_3) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_3 <= mux(reset, UInt<1>("h0"), io_in_a_sign_3) @[bundled_block_division.scala 152:{28,28} 153:15]
    dotProductRegs_1_0 <= _dotProductRegs_0_T_1 @[bundled_block_division.scala 157:25]
    dotProductRegs_1_1 <= _dotProductRegs_1_T_1 @[bundled_block_division.scala 157:25]
    dotProductRegs_1_2 <= _dotProductRegs_2_T_1 @[bundled_block_division.scala 157:25]
    dotProductRegs_1_3 <= _dotProductRegs_3_T_1 @[bundled_block_division.scala 157:25]
    signs_1_0 <= _signs_0_T_1 @[bundled_block_division.scala 158:16]
    signs_1_1 <= _signs_1_T_1 @[bundled_block_division.scala 158:16]
    signs_1_2 <= _signs_2_T_1 @[bundled_block_division.scala 158:16]
    signs_1_3 <= _signs_3_T_1 @[bundled_block_division.scala 158:16]
    two_complement_1_0 <= _two_complement_0_T_13 @[bundled_block_division.scala 159:25]
    two_complement_1_1 <= _two_complement_1_T_13 @[bundled_block_division.scala 159:25]
    two_complement_1_2 <= _two_complement_2_T_13 @[bundled_block_division.scala 159:25]
    two_complement_1_3 <= _two_complement_3_T_13 @[bundled_block_division.scala 159:25]
    two_complement_buffer_1_0 <= _two_complement_buffer_0_T_1 @[bundled_block_division.scala 160:32]
    two_complement_buffer_1_1 <= _two_complement_buffer_1_T_1 @[bundled_block_division.scala 160:32]
    two_complement_buffer_1_2 <= _two_complement_buffer_2_T_1 @[bundled_block_division.scala 160:32]
    two_complement_buffer_1_3 <= _two_complement_buffer_3_T_1 @[bundled_block_division.scala 160:32]
    multiplierReg_4 <= mux(reset, UInt<6>("h0"), io_in_a_man_4) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_4 <= mux(reset, UInt<6>("h0"), io_in_b_man_4) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_4 <= mux(reset, UInt<2>("h0"), padding_4) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_4 <= mux(reset, UInt<1>("h0"), io_in_a_sign_4) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_5 <= mux(reset, UInt<6>("h0"), io_in_a_man_5) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_5 <= mux(reset, UInt<6>("h0"), io_in_b_man_5) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_5 <= mux(reset, UInt<2>("h0"), padding_5) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_5 <= mux(reset, UInt<1>("h0"), io_in_a_sign_5) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_6 <= mux(reset, UInt<6>("h0"), io_in_a_man_6) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_6 <= mux(reset, UInt<6>("h0"), io_in_b_man_6) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_6 <= mux(reset, UInt<2>("h0"), padding_6) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_6 <= mux(reset, UInt<1>("h0"), io_in_a_sign_6) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_7 <= mux(reset, UInt<6>("h0"), io_in_a_man_7) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_7 <= mux(reset, UInt<6>("h0"), io_in_b_man_7) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_7 <= mux(reset, UInt<2>("h0"), padding_7) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_7 <= mux(reset, UInt<1>("h0"), io_in_a_sign_7) @[bundled_block_division.scala 152:{28,28} 153:15]
    dotProductRegs_2_0 <= _dotProductRegs_0_T_2 @[bundled_block_division.scala 157:25]
    dotProductRegs_2_1 <= _dotProductRegs_1_T_2 @[bundled_block_division.scala 157:25]
    dotProductRegs_2_2 <= _dotProductRegs_2_T_2 @[bundled_block_division.scala 157:25]
    dotProductRegs_2_3 <= _dotProductRegs_3_T_2 @[bundled_block_division.scala 157:25]
    signs_2_0 <= _signs_0_T_2 @[bundled_block_division.scala 158:16]
    signs_2_1 <= _signs_1_T_2 @[bundled_block_division.scala 158:16]
    signs_2_2 <= _signs_2_T_2 @[bundled_block_division.scala 158:16]
    signs_2_3 <= _signs_3_T_2 @[bundled_block_division.scala 158:16]
    two_complement_2_0 <= _two_complement_0_T_20 @[bundled_block_division.scala 159:25]
    two_complement_2_1 <= _two_complement_1_T_20 @[bundled_block_division.scala 159:25]
    two_complement_2_2 <= _two_complement_2_T_20 @[bundled_block_division.scala 159:25]
    two_complement_2_3 <= _two_complement_3_T_20 @[bundled_block_division.scala 159:25]
    two_complement_buffer_2_0 <= _two_complement_buffer_0_T_2 @[bundled_block_division.scala 160:32]
    two_complement_buffer_2_1 <= _two_complement_buffer_1_T_2 @[bundled_block_division.scala 160:32]
    two_complement_buffer_2_2 <= _two_complement_buffer_2_T_2 @[bundled_block_division.scala 160:32]
    two_complement_buffer_2_3 <= _two_complement_buffer_3_T_2 @[bundled_block_division.scala 160:32]
    multiplierReg_8 <= mux(reset, UInt<6>("h0"), io_in_a_man_8) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_8 <= mux(reset, UInt<6>("h0"), io_in_b_man_8) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_8 <= mux(reset, UInt<2>("h0"), padding_8) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_8 <= mux(reset, UInt<1>("h0"), io_in_a_sign_8) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_9 <= mux(reset, UInt<6>("h0"), io_in_a_man_9) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_9 <= mux(reset, UInt<6>("h0"), io_in_b_man_9) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_9 <= mux(reset, UInt<2>("h0"), padding_9) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_9 <= mux(reset, UInt<1>("h0"), io_in_a_sign_9) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_10 <= mux(reset, UInt<6>("h0"), io_in_a_man_10) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_10 <= mux(reset, UInt<6>("h0"), io_in_b_man_10) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_10 <= mux(reset, UInt<2>("h0"), padding_10) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_10 <= mux(reset, UInt<1>("h0"), io_in_a_sign_10) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_11 <= mux(reset, UInt<6>("h0"), io_in_a_man_11) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_11 <= mux(reset, UInt<6>("h0"), io_in_b_man_11) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_11 <= mux(reset, UInt<2>("h0"), padding_11) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_11 <= mux(reset, UInt<1>("h0"), io_in_a_sign_11) @[bundled_block_division.scala 152:{28,28} 153:15]
    dotProductRegs_3_0 <= _dotProductRegs_0_T_3 @[bundled_block_division.scala 157:25]
    dotProductRegs_3_1 <= _dotProductRegs_1_T_3 @[bundled_block_division.scala 157:25]
    dotProductRegs_3_2 <= _dotProductRegs_2_T_3 @[bundled_block_division.scala 157:25]
    dotProductRegs_3_3 <= _dotProductRegs_3_T_3 @[bundled_block_division.scala 157:25]
    signs_3_0 <= _signs_0_T_3 @[bundled_block_division.scala 158:16]
    signs_3_1 <= _signs_1_T_3 @[bundled_block_division.scala 158:16]
    signs_3_2 <= _signs_2_T_3 @[bundled_block_division.scala 158:16]
    signs_3_3 <= _signs_3_T_3 @[bundled_block_division.scala 158:16]
    two_complement_3_0 <= _two_complement_0_T_27 @[bundled_block_division.scala 159:25]
    two_complement_3_1 <= _two_complement_1_T_27 @[bundled_block_division.scala 159:25]
    two_complement_3_2 <= _two_complement_2_T_27 @[bundled_block_division.scala 159:25]
    two_complement_3_3 <= _two_complement_3_T_27 @[bundled_block_division.scala 159:25]
    two_complement_buffer_3_0 <= _two_complement_buffer_0_T_3 @[bundled_block_division.scala 160:32]
    two_complement_buffer_3_1 <= _two_complement_buffer_1_T_3 @[bundled_block_division.scala 160:32]
    two_complement_buffer_3_2 <= _two_complement_buffer_2_T_3 @[bundled_block_division.scala 160:32]
    two_complement_buffer_3_3 <= _two_complement_buffer_3_T_3 @[bundled_block_division.scala 160:32]
    multiplierReg_12 <= mux(reset, UInt<6>("h0"), io_in_a_man_12) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_12 <= mux(reset, UInt<6>("h0"), io_in_b_man_12) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_12 <= mux(reset, UInt<2>("h0"), padding_12) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_12 <= mux(reset, UInt<1>("h0"), io_in_a_sign_12) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_13 <= mux(reset, UInt<6>("h0"), io_in_a_man_13) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_13 <= mux(reset, UInt<6>("h0"), io_in_b_man_13) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_13 <= mux(reset, UInt<2>("h0"), padding_13) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_13 <= mux(reset, UInt<1>("h0"), io_in_a_sign_13) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_14 <= mux(reset, UInt<6>("h0"), io_in_a_man_14) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_14 <= mux(reset, UInt<6>("h0"), io_in_b_man_14) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_14 <= mux(reset, UInt<2>("h0"), padding_14) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_14 <= mux(reset, UInt<1>("h0"), io_in_a_sign_14) @[bundled_block_division.scala 152:{28,28} 153:15]
    multiplierReg_15 <= mux(reset, UInt<6>("h0"), io_in_a_man_15) @[bundled_block_division.scala 149:{34,34} 154:21]
    multiplierReg2_15 <= mux(reset, UInt<6>("h0"), io_in_b_man_15) @[bundled_block_division.scala 150:{35,35} 155:22]
    padding_15 <= mux(reset, UInt<2>("h0"), padding_15) @[bundled_block_division.scala 151:{28,28,28}]
    signReg_15 <= mux(reset, UInt<1>("h0"), io_in_a_sign_15) @[bundled_block_division.scala 152:{28,28} 153:15]
    adderTreeInst.clock <= clock
    adderTreeInst.reset <= reset
    adderTreeInst.io_in_sign_man_0 <= _WIRE__0 @[bundled_block_division.scala 181:32]
    adderTreeInst.io_in_sign_man_1 <= _WIRE__1 @[bundled_block_division.scala 181:32]
    adderTreeInst.io_in_sign_man_2 <= _WIRE__2 @[bundled_block_division.scala 181:32]
    adderTreeInst.io_in_sign_man_3 <= _WIRE__3 @[bundled_block_division.scala 181:32]
    adderTreeInst.io_in_exps_0 <= _WIRE_1_0 @[bundled_block_division.scala 182:28]
    adderTreeInst.io_in_exps_1 <= _WIRE_1_1 @[bundled_block_division.scala 182:28]
    adderTreeInst.io_in_exps_2 <= _WIRE_1_2 @[bundled_block_division.scala 182:28]
    adderTreeInst.io_in_exps_3 <= _WIRE_1_3 @[bundled_block_division.scala 182:28]
    adderTreeInst.io_in_control_signal <= io_in_control @[bundled_block_division.scala 183:38]
    adderTreeInst.io_in_control_signal2 <= io_in_control2 @[bundled_block_division.scala 184:39]
