#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; ADC_DelSig_1_Ext_CP_Clk
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x02

; ADC_DelSig_1_theACLK
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; ADC_DelSig_1_DEC
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DelSig_1_DSM
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_DelSig_1_IRQ
ADC_DelSig_1_IRQ__ES2_PATCH EQU 0
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
ADC_DelSig_1_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x3A)

; isr_Receive_Data
isr_Receive_Data__ES2_PATCH EQU 0
isr_Receive_Data__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
isr_Receive_Data__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
isr_Receive_Data__INTC_MASK EQU 0x04
isr_Receive_Data__INTC_NUMBER EQU 10
isr_Receive_Data__INTC_PRIOR_NUM EQU 7
isr_Receive_Data__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR10
isr_Receive_Data__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
isr_Receive_Data__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
isr_Receive_Data__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x14)

; VDAC8_1_viDAC8
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

; Cradle_motor
Cradle_motor__0__MASK EQU 0x80
Cradle_motor__0__PC EQU CYREG_PRT4_PC7
Cradle_motor__0__PORT EQU 4
Cradle_motor__0__SHIFT EQU 7
Cradle_motor__AG EQU CYREG_PRT4_AG
Cradle_motor__AMUX EQU CYREG_PRT4_AMUX
Cradle_motor__BIE EQU CYREG_PRT4_BIE
Cradle_motor__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Cradle_motor__BYP EQU CYREG_PRT4_BYP
Cradle_motor__CTL EQU CYREG_PRT4_CTL
Cradle_motor__DM0 EQU CYREG_PRT4_DM0
Cradle_motor__DM1 EQU CYREG_PRT4_DM1
Cradle_motor__DM2 EQU CYREG_PRT4_DM2
Cradle_motor__DR EQU CYREG_PRT4_DR
Cradle_motor__INP_DIS EQU CYREG_PRT4_INP_DIS
Cradle_motor__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Cradle_motor__LCD_EN EQU CYREG_PRT4_LCD_EN
Cradle_motor__MASK EQU 0x80
Cradle_motor__PORT EQU 4
Cradle_motor__PRT EQU CYREG_PRT4_PRT
Cradle_motor__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Cradle_motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Cradle_motor__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Cradle_motor__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Cradle_motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Cradle_motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Cradle_motor__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Cradle_motor__PS EQU CYREG_PRT4_PS
Cradle_motor__SHIFT EQU 7
Cradle_motor__SLW EQU CYREG_PRT4_SLW

; Filter_1_DFB
Filter_1_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Filter_1_DFB__COHER EQU CYREG_DFB0_COHER
Filter_1_DFB__CR EQU CYREG_DFB0_CR
Filter_1_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Filter_1_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Filter_1_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Filter_1_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Filter_1_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Filter_1_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Filter_1_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Filter_1_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Filter_1_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Filter_1_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Filter_1_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Filter_1_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Filter_1_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Filter_1_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Filter_1_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Filter_1_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Filter_1_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Filter_1_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Filter_1_DFB__PM_ACT_MSK EQU 0x10
Filter_1_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Filter_1_DFB__PM_STBY_MSK EQU 0x10
Filter_1_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Filter_1_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Filter_1_DFB__SEMA EQU CYREG_DFB0_SEMA
Filter_1_DFB__SR EQU CYREG_DFB0_SR
Filter_1_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Filter_1_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Filter_1_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Filter_1_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Filter_1_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Filter_1_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

; Mobile_motor
Mobile_motor__0__MASK EQU 0x20
Mobile_motor__0__PC EQU CYREG_PRT4_PC5
Mobile_motor__0__PORT EQU 4
Mobile_motor__0__SHIFT EQU 5
Mobile_motor__AG EQU CYREG_PRT4_AG
Mobile_motor__AMUX EQU CYREG_PRT4_AMUX
Mobile_motor__BIE EQU CYREG_PRT4_BIE
Mobile_motor__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Mobile_motor__BYP EQU CYREG_PRT4_BYP
Mobile_motor__CTL EQU CYREG_PRT4_CTL
Mobile_motor__DM0 EQU CYREG_PRT4_DM0
Mobile_motor__DM1 EQU CYREG_PRT4_DM1
Mobile_motor__DM2 EQU CYREG_PRT4_DM2
Mobile_motor__DR EQU CYREG_PRT4_DR
Mobile_motor__INP_DIS EQU CYREG_PRT4_INP_DIS
Mobile_motor__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Mobile_motor__LCD_EN EQU CYREG_PRT4_LCD_EN
Mobile_motor__MASK EQU 0x20
Mobile_motor__PORT EQU 4
Mobile_motor__PRT EQU CYREG_PRT4_PRT
Mobile_motor__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Mobile_motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Mobile_motor__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Mobile_motor__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Mobile_motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Mobile_motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Mobile_motor__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Mobile_motor__PS EQU CYREG_PRT4_PS
Mobile_motor__SHIFT EQU 5
Mobile_motor__SLW EQU CYREG_PRT4_SLW

; Opamp_1_ABuf
Opamp_1_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x08
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x08
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP3_TR1

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; IRQ_Zigbee
IRQ_Zigbee__0__MASK EQU 0x40
IRQ_Zigbee__0__PC EQU CYREG_PRT6_PC6
IRQ_Zigbee__0__PORT EQU 6
IRQ_Zigbee__0__SHIFT EQU 6
IRQ_Zigbee__AG EQU CYREG_PRT6_AG
IRQ_Zigbee__AMUX EQU CYREG_PRT6_AMUX
IRQ_Zigbee__BIE EQU CYREG_PRT6_BIE
IRQ_Zigbee__BIT_MASK EQU CYREG_PRT6_BIT_MASK
IRQ_Zigbee__BYP EQU CYREG_PRT6_BYP
IRQ_Zigbee__CTL EQU CYREG_PRT6_CTL
IRQ_Zigbee__DM0 EQU CYREG_PRT6_DM0
IRQ_Zigbee__DM1 EQU CYREG_PRT6_DM1
IRQ_Zigbee__DM2 EQU CYREG_PRT6_DM2
IRQ_Zigbee__DR EQU CYREG_PRT6_DR
IRQ_Zigbee__INP_DIS EQU CYREG_PRT6_INP_DIS
IRQ_Zigbee__INTSTAT EQU CYREG_PICU6_INTSTAT
IRQ_Zigbee__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
IRQ_Zigbee__LCD_EN EQU CYREG_PRT6_LCD_EN
IRQ_Zigbee__MASK EQU 0x40
IRQ_Zigbee__PORT EQU 6
IRQ_Zigbee__PRT EQU CYREG_PRT6_PRT
IRQ_Zigbee__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
IRQ_Zigbee__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
IRQ_Zigbee__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
IRQ_Zigbee__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
IRQ_Zigbee__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
IRQ_Zigbee__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
IRQ_Zigbee__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
IRQ_Zigbee__PS EQU CYREG_PRT6_PS
IRQ_Zigbee__SHIFT EQU 6
IRQ_Zigbee__SLW EQU CYREG_PRT6_SLW
IRQ_Zigbee__SNAP EQU CYREG_PICU6_SNAP

; Signal_in
Signal_in__0__MASK EQU 0x02
Signal_in__0__PC EQU CYREG_PRT0_PC1
Signal_in__0__PORT EQU 0
Signal_in__0__SHIFT EQU 1
Signal_in__AG EQU CYREG_PRT0_AG
Signal_in__AMUX EQU CYREG_PRT0_AMUX
Signal_in__BIE EQU CYREG_PRT0_BIE
Signal_in__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Signal_in__BYP EQU CYREG_PRT0_BYP
Signal_in__CTL EQU CYREG_PRT0_CTL
Signal_in__DM0 EQU CYREG_PRT0_DM0
Signal_in__DM1 EQU CYREG_PRT0_DM1
Signal_in__DM2 EQU CYREG_PRT0_DM2
Signal_in__DR EQU CYREG_PRT0_DR
Signal_in__INP_DIS EQU CYREG_PRT0_INP_DIS
Signal_in__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Signal_in__LCD_EN EQU CYREG_PRT0_LCD_EN
Signal_in__MASK EQU 0x02
Signal_in__PORT EQU 0
Signal_in__PRT EQU CYREG_PRT0_PRT
Signal_in__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Signal_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Signal_in__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Signal_in__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Signal_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Signal_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Signal_in__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Signal_in__PS EQU CYREG_PRT0_PS
Signal_in__SHIFT EQU 1
Signal_in__SLW EQU CYREG_PRT0_SLW

; SPI_BSPIM
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPI_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_BSPIM_RxStsReg__4__POS EQU 4
SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_BSPIM_RxStsReg__5__POS EQU 5
SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_BSPIM_RxStsReg__6__POS EQU 6
SPI_BSPIM_RxStsReg__MASK EQU 0x70
SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB00_MSK
SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB00_ST
SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_BSPIM_TxStsReg__0__POS EQU 0
SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_BSPIM_TxStsReg__1__POS EQU 1
SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_BSPIM_TxStsReg__2__POS EQU 2
SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_BSPIM_TxStsReg__3__POS EQU 3
SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_BSPIM_TxStsReg__4__POS EQU 4
SPI_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB15_A0
SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB15_A1
SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB15_D0
SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB15_D1
SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB15_F0
SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB15_F1

; PGA_1_SC
PGA_1_SC__BST EQU CYREG_SC2_BST
PGA_1_SC__CLK EQU CYREG_SC2_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x04
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x04
PGA_1_SC__CR0 EQU CYREG_SC2_CR0
PGA_1_SC__CR1 EQU CYREG_SC2_CR1
PGA_1_SC__CR2 EQU CYREG_SC2_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x04
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x04
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x04
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x04
PGA_1_SC__SW0 EQU CYREG_SC2_SW0
PGA_1_SC__SW10 EQU CYREG_SC2_SW10
PGA_1_SC__SW2 EQU CYREG_SC2_SW2
PGA_1_SC__SW3 EQU CYREG_SC2_SW3
PGA_1_SC__SW4 EQU CYREG_SC2_SW4
PGA_1_SC__SW6 EQU CYREG_SC2_SW6
PGA_1_SC__SW7 EQU CYREG_SC2_SW7
PGA_1_SC__SW8 EQU CYREG_SC2_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x04

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; DAC_out
DAC_out__0__MASK EQU 0x01
DAC_out__0__PC EQU CYREG_PRT0_PC0
DAC_out__0__PORT EQU 0
DAC_out__0__SHIFT EQU 0
DAC_out__AG EQU CYREG_PRT0_AG
DAC_out__AMUX EQU CYREG_PRT0_AMUX
DAC_out__BIE EQU CYREG_PRT0_BIE
DAC_out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DAC_out__BYP EQU CYREG_PRT0_BYP
DAC_out__CTL EQU CYREG_PRT0_CTL
DAC_out__DM0 EQU CYREG_PRT0_DM0
DAC_out__DM1 EQU CYREG_PRT0_DM1
DAC_out__DM2 EQU CYREG_PRT0_DM2
DAC_out__DR EQU CYREG_PRT0_DR
DAC_out__INP_DIS EQU CYREG_PRT0_INP_DIS
DAC_out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DAC_out__LCD_EN EQU CYREG_PRT0_LCD_EN
DAC_out__MASK EQU 0x01
DAC_out__PORT EQU 0
DAC_out__PRT EQU CYREG_PRT0_PRT
DAC_out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DAC_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DAC_out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DAC_out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DAC_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DAC_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DAC_out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DAC_out__PS EQU CYREG_PRT0_PS
DAC_out__SHIFT EQU 0
DAC_out__SLW EQU CYREG_PRT0_SLW

; Temp_in
Temp_in__0__MASK EQU 0x20
Temp_in__0__PC EQU CYREG_PRT6_PC5
Temp_in__0__PORT EQU 6
Temp_in__0__SHIFT EQU 5
Temp_in__AG EQU CYREG_PRT6_AG
Temp_in__AMUX EQU CYREG_PRT6_AMUX
Temp_in__BIE EQU CYREG_PRT6_BIE
Temp_in__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Temp_in__BYP EQU CYREG_PRT6_BYP
Temp_in__CTL EQU CYREG_PRT6_CTL
Temp_in__DM0 EQU CYREG_PRT6_DM0
Temp_in__DM1 EQU CYREG_PRT6_DM1
Temp_in__DM2 EQU CYREG_PRT6_DM2
Temp_in__DR EQU CYREG_PRT6_DR
Temp_in__INP_DIS EQU CYREG_PRT6_INP_DIS
Temp_in__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Temp_in__LCD_EN EQU CYREG_PRT6_LCD_EN
Temp_in__MASK EQU 0x20
Temp_in__PORT EQU 6
Temp_in__PRT EQU CYREG_PRT6_PRT
Temp_in__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Temp_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Temp_in__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Temp_in__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Temp_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Temp_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Temp_in__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Temp_in__PS EQU CYREG_PRT6_PS
Temp_in__SHIFT EQU 5
Temp_in__SLW EQU CYREG_PRT6_SLW

; nRESET
nRESET__0__MASK EQU 0x40
nRESET__0__PC EQU CYREG_PRT2_PC6
nRESET__0__PORT EQU 2
nRESET__0__SHIFT EQU 6
nRESET__AG EQU CYREG_PRT2_AG
nRESET__AMUX EQU CYREG_PRT2_AMUX
nRESET__BIE EQU CYREG_PRT2_BIE
nRESET__BIT_MASK EQU CYREG_PRT2_BIT_MASK
nRESET__BYP EQU CYREG_PRT2_BYP
nRESET__CTL EQU CYREG_PRT2_CTL
nRESET__DM0 EQU CYREG_PRT2_DM0
nRESET__DM1 EQU CYREG_PRT2_DM1
nRESET__DM2 EQU CYREG_PRT2_DM2
nRESET__DR EQU CYREG_PRT2_DR
nRESET__INP_DIS EQU CYREG_PRT2_INP_DIS
nRESET__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
nRESET__LCD_EN EQU CYREG_PRT2_LCD_EN
nRESET__MASK EQU 0x40
nRESET__PORT EQU 2
nRESET__PRT EQU CYREG_PRT2_PRT
nRESET__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
nRESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
nRESET__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
nRESET__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
nRESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
nRESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
nRESET__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
nRESET__PS EQU CYREG_PRT2_PS
nRESET__SHIFT EQU 6
nRESET__SLW EQU CYREG_PRT2_SLW

; DMA_1
DMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_1__DRQ_NUMBER EQU 10
DMA_1__NUMBEROF_TDS EQU 0
DMA_1__PRIORITY EQU 2
DMA_1__TERMIN_EN EQU 0
DMA_1__TERMIN_SEL EQU 0
DMA_1__TERMOUT0_EN EQU 0
DMA_1__TERMOUT0_SEL EQU 0
DMA_1__TERMOUT1_EN EQU 0
DMA_1__TERMOUT1_SEL EQU 0

; DMA_2
DMA_2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_2__DRQ_NUMBER EQU 8
DMA_2__NUMBEROF_TDS EQU 0
DMA_2__PRIORITY EQU 2
DMA_2__TERMIN_EN EQU 0
DMA_2__TERMIN_SEL EQU 0
DMA_2__TERMOUT0_EN EQU 1
DMA_2__TERMOUT0_SEL EQU 8
DMA_2__TERMOUT1_EN EQU 0
DMA_2__TERMOUT1_SEL EQU 0

; isr_1
isr_1__ES2_PATCH EQU 0
isr_1__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_1__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_NUM EQU 6
isr_1__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
isr_1__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_1__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_1__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; isr_2
isr_2__ES2_PATCH EQU 0
isr_2__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_2__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_2__INTC_MASK EQU 0x02
isr_2__INTC_NUMBER EQU 1
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
isr_2__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_2__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_2__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; V_Ref
V_Ref__0__MASK EQU 0x80
V_Ref__0__PC EQU CYREG_PRT0_PC7
V_Ref__0__PORT EQU 0
V_Ref__0__SHIFT EQU 7
V_Ref__AG EQU CYREG_PRT0_AG
V_Ref__AMUX EQU CYREG_PRT0_AMUX
V_Ref__BIE EQU CYREG_PRT0_BIE
V_Ref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
V_Ref__BYP EQU CYREG_PRT0_BYP
V_Ref__CTL EQU CYREG_PRT0_CTL
V_Ref__DM0 EQU CYREG_PRT0_DM0
V_Ref__DM1 EQU CYREG_PRT0_DM1
V_Ref__DM2 EQU CYREG_PRT0_DM2
V_Ref__DR EQU CYREG_PRT0_DR
V_Ref__INP_DIS EQU CYREG_PRT0_INP_DIS
V_Ref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
V_Ref__LCD_EN EQU CYREG_PRT0_LCD_EN
V_Ref__MASK EQU 0x80
V_Ref__PORT EQU 0
V_Ref__PRT EQU CYREG_PRT0_PRT
V_Ref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
V_Ref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
V_Ref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
V_Ref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
V_Ref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
V_Ref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
V_Ref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
V_Ref__PS EQU CYREG_PRT0_PS
V_Ref__SHIFT EQU 7
V_Ref__SLW EQU CYREG_PRT0_SLW

; MISO
MISO__0__MASK EQU 0x01
MISO__0__PC EQU CYREG_PRT6_PC0
MISO__0__PORT EQU 6
MISO__0__SHIFT EQU 0
MISO__AG EQU CYREG_PRT6_AG
MISO__AMUX EQU CYREG_PRT6_AMUX
MISO__BIE EQU CYREG_PRT6_BIE
MISO__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MISO__BYP EQU CYREG_PRT6_BYP
MISO__CTL EQU CYREG_PRT6_CTL
MISO__DM0 EQU CYREG_PRT6_DM0
MISO__DM1 EQU CYREG_PRT6_DM1
MISO__DM2 EQU CYREG_PRT6_DM2
MISO__DR EQU CYREG_PRT6_DR
MISO__INP_DIS EQU CYREG_PRT6_INP_DIS
MISO__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT6_LCD_EN
MISO__MASK EQU 0x01
MISO__PORT EQU 6
MISO__PRT EQU CYREG_PRT6_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MISO__PS EQU CYREG_PRT6_PS
MISO__SHIFT EQU 0
MISO__SLW EQU CYREG_PRT6_SLW

; MOSI
MOSI__0__MASK EQU 0x10
MOSI__0__PC EQU CYREG_PRT6_PC4
MOSI__0__PORT EQU 6
MOSI__0__SHIFT EQU 4
MOSI__AG EQU CYREG_PRT6_AG
MOSI__AMUX EQU CYREG_PRT6_AMUX
MOSI__BIE EQU CYREG_PRT6_BIE
MOSI__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MOSI__BYP EQU CYREG_PRT6_BYP
MOSI__CTL EQU CYREG_PRT6_CTL
MOSI__DM0 EQU CYREG_PRT6_DM0
MOSI__DM1 EQU CYREG_PRT6_DM1
MOSI__DM2 EQU CYREG_PRT6_DM2
MOSI__DR EQU CYREG_PRT6_DR
MOSI__INP_DIS EQU CYREG_PRT6_INP_DIS
MOSI__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT6_LCD_EN
MOSI__MASK EQU 0x10
MOSI__PORT EQU 6
MOSI__PRT EQU CYREG_PRT6_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MOSI__PS EQU CYREG_PRT6_PS
MOSI__SHIFT EQU 4
MOSI__SLW EQU CYREG_PRT6_SLW

; SCLK
SCLK__0__MASK EQU 0x04
SCLK__0__PC EQU CYREG_PRT6_PC2
SCLK__0__PORT EQU 6
SCLK__0__SHIFT EQU 2
SCLK__AG EQU CYREG_PRT6_AG
SCLK__AMUX EQU CYREG_PRT6_AMUX
SCLK__BIE EQU CYREG_PRT6_BIE
SCLK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SCLK__BYP EQU CYREG_PRT6_BYP
SCLK__CTL EQU CYREG_PRT6_CTL
SCLK__DM0 EQU CYREG_PRT6_DM0
SCLK__DM1 EQU CYREG_PRT6_DM1
SCLK__DM2 EQU CYREG_PRT6_DM2
SCLK__DR EQU CYREG_PRT6_DR
SCLK__INP_DIS EQU CYREG_PRT6_INP_DIS
SCLK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT6_LCD_EN
SCLK__MASK EQU 0x04
SCLK__PORT EQU 6
SCLK__PRT EQU CYREG_PRT6_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SCLK__PS EQU CYREG_PRT6_PS
SCLK__SHIFT EQU 2
SCLK__SLW EQU CYREG_PRT6_SLW

; WAKE
WAKE__0__MASK EQU 0x04
WAKE__0__PC EQU CYREG_PRT12_PC2
WAKE__0__PORT EQU 12
WAKE__0__SHIFT EQU 2
WAKE__AG EQU CYREG_PRT12_AG
WAKE__BIE EQU CYREG_PRT12_BIE
WAKE__BIT_MASK EQU CYREG_PRT12_BIT_MASK
WAKE__BYP EQU CYREG_PRT12_BYP
WAKE__DM0 EQU CYREG_PRT12_DM0
WAKE__DM1 EQU CYREG_PRT12_DM1
WAKE__DM2 EQU CYREG_PRT12_DM2
WAKE__DR EQU CYREG_PRT12_DR
WAKE__INP_DIS EQU CYREG_PRT12_INP_DIS
WAKE__MASK EQU 0x04
WAKE__PORT EQU 12
WAKE__PRT EQU CYREG_PRT12_PRT
WAKE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
WAKE__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
WAKE__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
WAKE__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
WAKE__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
WAKE__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
WAKE__PS EQU CYREG_PRT12_PS
WAKE__SHIFT EQU 2
WAKE__SIO_CFG EQU CYREG_PRT12_SIO_CFG
WAKE__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
WAKE__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
WAKE__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
WAKE__SLW EQU CYREG_PRT12_SLW

; CS
CS__0__MASK EQU 0x40
CS__0__PC EQU CYREG_PRT4_PC6
CS__0__PORT EQU 4
CS__0__SHIFT EQU 6
CS__AG EQU CYREG_PRT4_AG
CS__AMUX EQU CYREG_PRT4_AMUX
CS__BIE EQU CYREG_PRT4_BIE
CS__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CS__BYP EQU CYREG_PRT4_BYP
CS__CTL EQU CYREG_PRT4_CTL
CS__DM0 EQU CYREG_PRT4_DM0
CS__DM1 EQU CYREG_PRT4_DM1
CS__DM2 EQU CYREG_PRT4_DM2
CS__DR EQU CYREG_PRT4_DR
CS__INP_DIS EQU CYREG_PRT4_INP_DIS
CS__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CS__LCD_EN EQU CYREG_PRT4_LCD_EN
CS__MASK EQU 0x40
CS__PORT EQU 4
CS__PRT EQU CYREG_PRT4_PRT
CS__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CS__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CS__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CS__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CS__PS EQU CYREG_PRT4_PS
CS__SHIFT EQU 6
CS__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000500
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
