
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000d00  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080d00  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000098  20000434  00081134  00020434  2**2
                  ALLOC
  3 .stack        00000404  200004cc  000811cc  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008d0  000815d0  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00006720  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ec  00000000  00000000  00026bd6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001390  00000000  00000000  000280c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000248  00000000  00000000  00029452  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e0  00000000  00000000  0002969a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000131c9  00000000  00000000  0002987a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000051bd  00000000  00000000  0003ca43  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00055414  00000000  00000000  00041c00  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000638  00000000  00000000  00097014  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	d0 08 00 20 75 03 08 00 71 03 08 00 71 03 08 00     ... u...q...q...
   80010:	71 03 08 00 71 03 08 00 71 03 08 00 00 00 00 00     q...q...q.......
	...
   8002c:	71 03 08 00 71 03 08 00 00 00 00 00 71 03 08 00     q...q.......q...
   8003c:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   8004c:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   8005c:	71 03 08 00 9d 0a 08 00 71 03 08 00 00 00 00 00     q.......q.......
   8006c:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
	...
   80084:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   80094:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   800a4:	00 00 00 00 71 03 08 00 11 09 08 00 71 03 08 00     ....q.......q...
   800b4:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   800c4:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   800d4:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   800e4:	71 03 08 00 71 03 08 00 d5 02 08 00 71 03 08 00     q...q.......q...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080d00 	.word	0x00080d00

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080d00 	.word	0x00080d00
   80154:	20000438 	.word	0x20000438
   80158:	00080d00 	.word	0x00080d00
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   80164:	1855      	adds	r5, r2, r1
   80166:	2908      	cmp	r1, #8
   80168:	bf98      	it	ls
   8016a:	2a08      	cmpls	r2, #8
   8016c:	d864      	bhi.n	80238 <can_init+0xd8>
   8016e:	460e      	mov	r6, r1
   80170:	2d08      	cmp	r5, #8
   80172:	dc61      	bgt.n	80238 <can_init+0xd8>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   80174:	4a32      	ldr	r2, [pc, #200]	; (80240 <can_init+0xe0>)
   80176:	6813      	ldr	r3, [r2, #0]
   80178:	f023 0301 	bic.w	r3, r3, #1
   8017c:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   8017e:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80180:	4b30      	ldr	r3, [pc, #192]	; (80244 <can_init+0xe4>)
   80182:	f44f 7440 	mov.w	r4, #768	; 0x300
   80186:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   80188:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   8018a:	f024 0403 	bic.w	r4, r4, #3
   8018e:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80190:	2403      	movs	r4, #3
   80192:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   80194:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   80196:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8019a:	4c2b      	ldr	r4, [pc, #172]	; (80248 <can_init+0xe8>)
   8019c:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801a0:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801a4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801a8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801ac:	6150      	str	r0, [r2, #20]
	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801ae:	42a9      	cmp	r1, r5
   801b0:	dc40      	bgt.n	80234 <can_init+0xd4>
   801b2:	460a      	mov	r2, r1
   801b4:	2400      	movs	r4, #0
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801b6:	46a1      	mov	r9, r4
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801b8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80240 <can_init+0xe0>
   801bc:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801c0:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801c4:	2701      	movs	r7, #1
   801c6:	0153      	lsls	r3, r2, #5
   801c8:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   801cc:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801d0:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801d4:	4443      	add	r3, r8
   801d6:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801da:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   801de:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   801e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   801e6:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801ea:	fa07 f302 	lsl.w	r3, r7, r2
   801ee:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801f0:	3201      	adds	r2, #1
   801f2:	4295      	cmp	r5, r2
   801f4:	dae7      	bge.n	801c6 <can_init+0x66>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
   801f6:	b181      	cbz	r1, 8021a <can_init+0xba>
   801f8:	2300      	movs	r3, #0
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801fa:	4911      	ldr	r1, [pc, #68]	; (80240 <can_init+0xe0>)
   801fc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80200:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80204:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80208:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   8020c:	f103 0210 	add.w	r2, r3, #16
   80210:	0152      	lsls	r2, r2, #5
   80212:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   80214:	3301      	adds	r3, #1
   80216:	429e      	cmp	r6, r3
   80218:	d1f4      	bne.n	80204 <can_init+0xa4>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   8021a:	4b09      	ldr	r3, [pc, #36]	; (80240 <can_init+0xe0>)
   8021c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8021e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80222:	4a0a      	ldr	r2, [pc, #40]	; (8024c <can_init+0xec>)
   80224:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80226:	681a      	ldr	r2, [r3, #0]
   80228:	f042 0201 	orr.w	r2, r2, #1
   8022c:	601a      	str	r2, [r3, #0]

	return 0;
   8022e:	2000      	movs	r0, #0
   80230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint32_t can_ier = 0;
   80234:	2400      	movs	r4, #0
   80236:	e7de      	b.n	801f6 <can_init+0x96>
		return 1; //Too many mailboxes is configured
   80238:	2001      	movs	r0, #1
}
   8023a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8023e:	bf00      	nop
   80240:	400b4000 	.word	0x400b4000
   80244:	400e0e00 	.word	0x400e0e00
   80248:	1000102b 	.word	0x1000102b
   8024c:	e000e100 	.word	0xe000e100

00080250 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80250:	014b      	lsls	r3, r1, #5
   80252:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80256:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8025a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8025e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80262:	d033      	beq.n	802cc <can_receive+0x7c>
{
   80264:	b430      	push	{r4, r5}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   80266:	014b      	lsls	r3, r1, #5
   80268:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8026c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80270:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80274:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   80278:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8027c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80280:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80282:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80286:	f3c3 4303 	ubfx	r3, r3, #16, #4
   8028a:	7083      	strb	r3, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   8028c:	461d      	mov	r5, r3
   8028e:	b15b      	cbz	r3, 802a8 <can_receive+0x58>
   80290:	3003      	adds	r0, #3
   80292:	2300      	movs	r3, #0
		{
			if(i < 4)
   80294:	2b03      	cmp	r3, #3
			{
				can_msg->data[i] = (char)(data_low & 0xff);
   80296:	bfd9      	ittee	le
   80298:	7002      	strble	r2, [r0, #0]
				data_low = data_low >> 8;
   8029a:	0a12      	lsrle	r2, r2, #8
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   8029c:	7004      	strbgt	r4, [r0, #0]
				data_high = data_high >> 8;
   8029e:	0a24      	lsrgt	r4, r4, #8
		for(int i = 0; i < can_msg->data_length;i++)
   802a0:	3301      	adds	r3, #1
   802a2:	3001      	adds	r0, #1
   802a4:	42ab      	cmp	r3, r5
   802a6:	d1f5      	bne.n	80294 <can_receive+0x44>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   802a8:	4b09      	ldr	r3, [pc, #36]	; (802d0 <can_receive+0x80>)
   802aa:	f101 0210 	add.w	r2, r1, #16
   802ae:	0152      	lsls	r2, r2, #5
   802b0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802b4:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   802b6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ba:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802be:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802c2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802c6:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   802c8:	bc30      	pop	{r4, r5}
   802ca:	4770      	bx	lr
		return 1;
   802cc:	2001      	movs	r0, #1
   802ce:	4770      	bx	lr
   802d0:	400b4000 	.word	0x400b4000

000802d4 <CAN0_Handler>:
   802d4:	b510      	push	{r4, lr}
   802d6:	b084      	sub	sp, #16
   802d8:	4b1f      	ldr	r3, [pc, #124]	; (80358 <CAN0_Handler+0x84>)
   802da:	691c      	ldr	r4, [r3, #16]
   802dc:	f014 0f06 	tst.w	r4, #6
   802e0:	d023      	beq.n	8032a <CAN0_Handler+0x56>
   802e2:	f014 0f02 	tst.w	r4, #2
   802e6:	d12d      	bne.n	80344 <CAN0_Handler+0x70>
   802e8:	f014 0f04 	tst.w	r4, #4
   802ec:	d02f      	beq.n	8034e <CAN0_Handler+0x7a>
   802ee:	2102      	movs	r1, #2
   802f0:	a801      	add	r0, sp, #4
   802f2:	4b1a      	ldr	r3, [pc, #104]	; (8035c <CAN0_Handler+0x88>)
   802f4:	4798      	blx	r3
   802f6:	f89d 2006 	ldrb.w	r2, [sp, #6]
   802fa:	b11a      	cbz	r2, 80304 <CAN0_Handler+0x30>
   802fc:	2300      	movs	r3, #0
   802fe:	3301      	adds	r3, #1
   80300:	4293      	cmp	r3, r2
   80302:	d1fc      	bne.n	802fe <CAN0_Handler+0x2a>
   80304:	4b16      	ldr	r3, [pc, #88]	; (80360 <CAN0_Handler+0x8c>)
   80306:	f89d 2007 	ldrb.w	r2, [sp, #7]
   8030a:	3a80      	subs	r2, #128	; 0x80
   8030c:	601a      	str	r2, [r3, #0]
   8030e:	f89d 2008 	ldrb.w	r2, [sp, #8]
   80312:	3a80      	subs	r2, #128	; 0x80
   80314:	605a      	str	r2, [r3, #4]
   80316:	f89d 2009 	ldrb.w	r2, [sp, #9]
   8031a:	f002 0101 	and.w	r1, r2, #1
   8031e:	7219      	strb	r1, [r3, #8]
   80320:	0852      	lsrs	r2, r2, #1
   80322:	725a      	strb	r2, [r3, #9]
   80324:	f89d 200a 	ldrb.w	r2, [sp, #10]
   80328:	729a      	strb	r2, [r3, #10]
   8032a:	f014 0f01 	tst.w	r4, #1
   8032e:	d002      	beq.n	80336 <CAN0_Handler+0x62>
   80330:	2201      	movs	r2, #1
   80332:	4b09      	ldr	r3, [pc, #36]	; (80358 <CAN0_Handler+0x84>)
   80334:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80336:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8033a:	4b0a      	ldr	r3, [pc, #40]	; (80364 <CAN0_Handler+0x90>)
   8033c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
   80340:	b004      	add	sp, #16
   80342:	bd10      	pop	{r4, pc}
   80344:	2101      	movs	r1, #1
   80346:	a801      	add	r0, sp, #4
   80348:	4b04      	ldr	r3, [pc, #16]	; (8035c <CAN0_Handler+0x88>)
   8034a:	4798      	blx	r3
   8034c:	e7d3      	b.n	802f6 <CAN0_Handler+0x22>
   8034e:	4806      	ldr	r0, [pc, #24]	; (80368 <CAN0_Handler+0x94>)
   80350:	4b06      	ldr	r3, [pc, #24]	; (8036c <CAN0_Handler+0x98>)
   80352:	4798      	blx	r3
   80354:	e7cf      	b.n	802f6 <CAN0_Handler+0x22>
   80356:	bf00      	nop
   80358:	400b4000 	.word	0x400b4000
   8035c:	00080251 	.word	0x00080251
   80360:	20000458 	.word	0x20000458
   80364:	e000e100 	.word	0xe000e100
   80368:	00080c74 	.word	0x00080c74
   8036c:	000808ad 	.word	0x000808ad

00080370 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80370:	e7fe      	b.n	80370 <Dummy_Handler>
	...

00080374 <Reset_Handler>:
{
   80374:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   80376:	4b18      	ldr	r3, [pc, #96]	; (803d8 <Reset_Handler+0x64>)
   80378:	4a18      	ldr	r2, [pc, #96]	; (803dc <Reset_Handler+0x68>)
   8037a:	429a      	cmp	r2, r3
   8037c:	d010      	beq.n	803a0 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
   8037e:	4b18      	ldr	r3, [pc, #96]	; (803e0 <Reset_Handler+0x6c>)
   80380:	4a15      	ldr	r2, [pc, #84]	; (803d8 <Reset_Handler+0x64>)
   80382:	429a      	cmp	r2, r3
   80384:	d20c      	bcs.n	803a0 <Reset_Handler+0x2c>
   80386:	3b01      	subs	r3, #1
   80388:	1a9b      	subs	r3, r3, r2
   8038a:	f023 0303 	bic.w	r3, r3, #3
   8038e:	3304      	adds	r3, #4
   80390:	4413      	add	r3, r2
   80392:	4912      	ldr	r1, [pc, #72]	; (803dc <Reset_Handler+0x68>)
                        *pDest++ = *pSrc++;
   80394:	f851 0b04 	ldr.w	r0, [r1], #4
   80398:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
   8039c:	429a      	cmp	r2, r3
   8039e:	d1f9      	bne.n	80394 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
   803a0:	4b10      	ldr	r3, [pc, #64]	; (803e4 <Reset_Handler+0x70>)
   803a2:	4a11      	ldr	r2, [pc, #68]	; (803e8 <Reset_Handler+0x74>)
   803a4:	429a      	cmp	r2, r3
   803a6:	d20a      	bcs.n	803be <Reset_Handler+0x4a>
   803a8:	3b01      	subs	r3, #1
   803aa:	1a9b      	subs	r3, r3, r2
   803ac:	f023 0303 	bic.w	r3, r3, #3
   803b0:	3304      	adds	r3, #4
   803b2:	4413      	add	r3, r2
                *pDest++ = 0;
   803b4:	2100      	movs	r1, #0
   803b6:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
   803ba:	4293      	cmp	r3, r2
   803bc:	d1fb      	bne.n	803b6 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   803be:	4b0b      	ldr	r3, [pc, #44]	; (803ec <Reset_Handler+0x78>)
   803c0:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   803c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   803c8:	4a09      	ldr	r2, [pc, #36]	; (803f0 <Reset_Handler+0x7c>)
   803ca:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   803cc:	4b09      	ldr	r3, [pc, #36]	; (803f4 <Reset_Handler+0x80>)
   803ce:	4798      	blx	r3
        main();
   803d0:	4b09      	ldr	r3, [pc, #36]	; (803f8 <Reset_Handler+0x84>)
   803d2:	4798      	blx	r3
   803d4:	e7fe      	b.n	803d4 <Reset_Handler+0x60>
   803d6:	bf00      	nop
   803d8:	20000000 	.word	0x20000000
   803dc:	00080d00 	.word	0x00080d00
   803e0:	20000434 	.word	0x20000434
   803e4:	200004cc 	.word	0x200004cc
   803e8:	20000434 	.word	0x20000434
   803ec:	00080000 	.word	0x00080000
   803f0:	e000ed00 	.word	0xe000ed00
   803f4:	00080b05 	.word	0x00080b05
   803f8:	000804cd 	.word	0x000804cd

000803fc <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   803fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80400:	4a20      	ldr	r2, [pc, #128]	; (80484 <SystemInit+0x88>)
   80402:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   80404:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80408:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   8040a:	4b1f      	ldr	r3, [pc, #124]	; (80488 <SystemInit+0x8c>)
   8040c:	6a1b      	ldr	r3, [r3, #32]
   8040e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80412:	d107      	bne.n	80424 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80414:	4a1d      	ldr	r2, [pc, #116]	; (8048c <SystemInit+0x90>)
   80416:	4b1c      	ldr	r3, [pc, #112]	; (80488 <SystemInit+0x8c>)
   80418:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   8041a:	461a      	mov	r2, r3
   8041c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8041e:	f013 0f01 	tst.w	r3, #1
   80422:	d0fb      	beq.n	8041c <SystemInit+0x20>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80424:	4a1a      	ldr	r2, [pc, #104]	; (80490 <SystemInit+0x94>)
   80426:	4b18      	ldr	r3, [pc, #96]	; (80488 <SystemInit+0x8c>)
   80428:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8042a:	461a      	mov	r2, r3
   8042c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8042e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80432:	d0fb      	beq.n	8042c <SystemInit+0x30>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80434:	4a14      	ldr	r2, [pc, #80]	; (80488 <SystemInit+0x8c>)
   80436:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80438:	f023 0303 	bic.w	r3, r3, #3
   8043c:	f043 0301 	orr.w	r3, r3, #1
   80440:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80442:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80444:	f013 0f08 	tst.w	r3, #8
   80448:	d0fb      	beq.n	80442 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   8044a:	4a12      	ldr	r2, [pc, #72]	; (80494 <SystemInit+0x98>)
   8044c:	4b0e      	ldr	r3, [pc, #56]	; (80488 <SystemInit+0x8c>)
   8044e:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80450:	461a      	mov	r2, r3
   80452:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80454:	f013 0f02 	tst.w	r3, #2
   80458:	d0fb      	beq.n	80452 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   8045a:	2211      	movs	r2, #17
   8045c:	4b0a      	ldr	r3, [pc, #40]	; (80488 <SystemInit+0x8c>)
   8045e:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80460:	461a      	mov	r2, r3
   80462:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80464:	f013 0f08 	tst.w	r3, #8
   80468:	d0fb      	beq.n	80462 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   8046a:	2212      	movs	r2, #18
   8046c:	4b06      	ldr	r3, [pc, #24]	; (80488 <SystemInit+0x8c>)
   8046e:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80470:	461a      	mov	r2, r3
   80472:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80474:	f013 0f08 	tst.w	r3, #8
   80478:	d0fb      	beq.n	80472 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   8047a:	4a07      	ldr	r2, [pc, #28]	; (80498 <SystemInit+0x9c>)
   8047c:	4b07      	ldr	r3, [pc, #28]	; (8049c <SystemInit+0xa0>)
   8047e:	601a      	str	r2, [r3, #0]
   80480:	4770      	bx	lr
   80482:	bf00      	nop
   80484:	400e0a00 	.word	0x400e0a00
   80488:	400e0600 	.word	0x400e0600
   8048c:	00370809 	.word	0x00370809
   80490:	01370809 	.word	0x01370809
   80494:	200d3f01 	.word	0x200d3f01
   80498:	0501bd00 	.word	0x0501bd00
   8049c:	20000000 	.word	0x20000000

000804a0 <IR_init>:
 *  Author: Herbe
 */ 
#include "ADC.h"

void IR_init(void){ /* PA16 is A0 https://www.arduino.cc/en/Hacking/PinMappingSAM3X */
    REG_PMC_PCER1 |= (1 << 5);  // enable ADC on ID37 could write ID_ADC?
   804a0:	4a09      	ldr	r2, [pc, #36]	; (804c8 <IR_init+0x28>)
   804a2:	6813      	ldr	r3, [r2, #0]
   804a4:	f043 0320 	orr.w	r3, r3, #32
   804a8:	6013      	str	r3, [r2, #0]
   // REG_PIOA_PDR |= (1 << 16); // Disable as gpio pin 
    REG_ADC_MR |= (1 << 7); // ADC in free run mode
   804aa:	f5a2 3201 	sub.w	r2, r2, #132096	; 0x20400
   804ae:	f5a2 723f 	sub.w	r2, r2, #764	; 0x2fc
   804b2:	6813      	ldr	r3, [r2, #0]
   804b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   804b8:	6013      	str	r3, [r2, #0]
    // PIOA->PIO_PDR|= PIO_PDR_P7;
    REG_ADC_CHER |= ADC_CHER_CH7; //enable as adc channel on AD7 extra func     
   804ba:	320c      	adds	r2, #12
   804bc:	6813      	ldr	r3, [r2, #0]
   804be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   804c2:	6013      	str	r3, [r2, #0]
   804c4:	4770      	bx	lr
   804c6:	bf00      	nop
   804c8:	400e0700 	.word	0x400e0700

000804cc <main>:
#include "Timer.h"

#define F_CPU 84E6 //84Mhz

int main(void)
{
   804cc:	b538      	push	{r3, r4, r5, lr}
    /* Initialize the SAM system */
    SystemInit();
   804ce:	4b10      	ldr	r3, [pc, #64]	; (80510 <main+0x44>)
   804d0:	4798      	blx	r3
    configure_uart();
   804d2:	4b10      	ldr	r3, [pc, #64]	; (80514 <main+0x48>)
   804d4:	4798      	blx	r3
	servo_pwm_init();
   804d6:	4b10      	ldr	r3, [pc, #64]	; (80518 <main+0x4c>)
   804d8:	4798      	blx	r3
	motor_init_DAC();   
   804da:	4b10      	ldr	r3, [pc, #64]	; (8051c <main+0x50>)
   804dc:	4798      	blx	r3
    IR_init();
   804de:	4b10      	ldr	r3, [pc, #64]	; (80520 <main+0x54>)
   804e0:	4798      	blx	r3
    timer_init();
   804e2:	4b10      	ldr	r3, [pc, #64]	; (80524 <main+0x58>)
   804e4:	4798      	blx	r3
    
    //init can config     
    uint32_t can_msk = 0x00143555;
    uint8_t can_status = can_init(can_msk, 1, 1);
   804e6:	2201      	movs	r2, #1
   804e8:	4611      	mov	r1, r2
   804ea:	480f      	ldr	r0, [pc, #60]	; (80528 <main+0x5c>)
   804ec:	4b0f      	ldr	r3, [pc, #60]	; (8052c <main+0x60>)
   804ee:	4798      	blx	r3
    
    WDT->WDT_MR = WDT_MR_WDDIS; // Dissable watchdog      
   804f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   804f4:	4b0e      	ldr	r3, [pc, #56]	; (80530 <main+0x64>)
   804f6:	605a      	str	r2, [r3, #4]
    
    SetTimer(1);  
   804f8:	2001      	movs	r0, #1
   804fa:	4b0e      	ldr	r3, [pc, #56]	; (80534 <main+0x68>)
   804fc:	4798      	blx	r3
	uint16_t counter_value;
    motor_enable();
   804fe:	4b0e      	ldr	r3, [pc, #56]	; (80538 <main+0x6c>)
   80500:	4798      	blx	r3
		//counter_value = motor_read_counter();
		
		//printf("Counter Value: %d\n\r", counter_value);
		

		servo_activate_solonoid(received_joystick_data);
   80502:	4c0e      	ldr	r4, [pc, #56]	; (8053c <main+0x70>)
   80504:	4d0e      	ldr	r5, [pc, #56]	; (80540 <main+0x74>)
   80506:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
   8050a:	47a8      	blx	r5
   8050c:	e7fb      	b.n	80506 <main+0x3a>
   8050e:	bf00      	nop
   80510:	000803fd 	.word	0x000803fd
   80514:	00080a11 	.word	0x00080a11
   80518:	00080981 	.word	0x00080981
   8051c:	00080545 	.word	0x00080545
   80520:	000804a1 	.word	0x000804a1
   80524:	000808d1 	.word	0x000808d1
   80528:	00143555 	.word	0x00143555
   8052c:	00080161 	.word	0x00080161
   80530:	400e1a50 	.word	0x400e1a50
   80534:	00080961 	.word	0x00080961
   80538:	000805c9 	.word	0x000805c9
   8053c:	20000458 	.word	0x20000458
   80540:	000809e5 	.word	0x000809e5

00080544 <motor_init_DAC>:
   80544:	4a14      	ldr	r2, [pc, #80]	; (80598 <motor_init_DAC+0x54>)
   80546:	6813      	ldr	r3, [r2, #0]
   80548:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8054c:	6013      	str	r3, [r2, #0]
   8054e:	4a13      	ldr	r2, [pc, #76]	; (8059c <motor_init_DAC+0x58>)
   80550:	4b13      	ldr	r3, [pc, #76]	; (805a0 <motor_init_DAC+0x5c>)
   80552:	601a      	str	r2, [r3, #0]
   80554:	2202      	movs	r2, #2
   80556:	330c      	adds	r3, #12
   80558:	601a      	str	r2, [r3, #0]
   8055a:	f503 33c2 	add.w	r3, r3, #99328	; 0x18400
   8055e:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
   80562:	691a      	ldr	r2, [r3, #16]
   80564:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   80568:	611a      	str	r2, [r3, #16]
   8056a:	691a      	ldr	r2, [r3, #16]
   8056c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   80570:	611a      	str	r2, [r3, #16]
   80572:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
   80576:	681a      	ldr	r2, [r3, #0]
   80578:	f240 6107 	movw	r1, #1543	; 0x607
   8057c:	430a      	orrs	r2, r1
   8057e:	601a      	str	r2, [r3, #0]
   80580:	4a08      	ldr	r2, [pc, #32]	; (805a4 <motor_init_DAC+0x60>)
   80582:	6813      	ldr	r3, [r2, #0]
   80584:	430b      	orrs	r3, r1
   80586:	6013      	str	r3, [r2, #0]
   80588:	f5a2 7204 	sub.w	r2, r2, #528	; 0x210
   8058c:	6813      	ldr	r3, [r2, #0]
   8058e:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
   80592:	6013      	str	r3, [r2, #0]
   80594:	4770      	bx	lr
   80596:	bf00      	nop
   80598:	400e0700 	.word	0x400e0700
   8059c:	05012000 	.word	0x05012000
   805a0:	400c8004 	.word	0x400c8004
   805a4:	400e1410 	.word	0x400e1410

000805a8 <motor_reset_counter>:
   805a8:	2202      	movs	r2, #2
   805aa:	4b05      	ldr	r3, [pc, #20]	; (805c0 <motor_reset_counter+0x18>)
   805ac:	601a      	str	r2, [r3, #0]
   805ae:	f44f 73c8 	mov.w	r3, #400	; 0x190
   805b2:	3b01      	subs	r3, #1
   805b4:	d1fd      	bne.n	805b2 <motor_reset_counter+0xa>
   805b6:	2202      	movs	r2, #2
   805b8:	4b02      	ldr	r3, [pc, #8]	; (805c4 <motor_reset_counter+0x1c>)
   805ba:	601a      	str	r2, [r3, #0]
   805bc:	4770      	bx	lr
   805be:	bf00      	nop
   805c0:	400e1434 	.word	0x400e1434
   805c4:	400e1430 	.word	0x400e1430

000805c8 <motor_enable>:
   805c8:	b508      	push	{r3, lr}
   805ca:	4a04      	ldr	r2, [pc, #16]	; (805dc <motor_enable+0x14>)
   805cc:	6813      	ldr	r3, [r2, #0]
   805ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   805d2:	6013      	str	r3, [r2, #0]
   805d4:	4b02      	ldr	r3, [pc, #8]	; (805e0 <motor_enable+0x18>)
   805d6:	4798      	blx	r3
   805d8:	bd08      	pop	{r3, pc}
   805da:	bf00      	nop
   805dc:	400e1430 	.word	0x400e1430
   805e0:	000805a9 	.word	0x000805a9

000805e4 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   805e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   805e8:	460d      	mov	r5, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   805ea:	1e16      	subs	r6, r2, #0
   805ec:	dd48      	ble.n	80680 <prints+0x9c>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   805ee:	780a      	ldrb	r2, [r1, #0]
   805f0:	2a00      	cmp	r2, #0
   805f2:	d035      	beq.n	80660 <prints+0x7c>
   805f4:	460a      	mov	r2, r1
   805f6:	2400      	movs	r4, #0
   805f8:	3401      	adds	r4, #1
   805fa:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   805fe:	2900      	cmp	r1, #0
   80600:	d1fa      	bne.n	805f8 <prints+0x14>
		if (len >= width) width = 0;
   80602:	42a6      	cmp	r6, r4
   80604:	dc2d      	bgt.n	80662 <prints+0x7e>
   80606:	2400      	movs	r4, #0
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
   80608:	f003 0202 	and.w	r2, r3, #2
   8060c:	2a00      	cmp	r2, #0
   8060e:	bf0c      	ite	eq
   80610:	f04f 0820 	moveq.w	r8, #32
   80614:	f04f 0830 	movne.w	r8, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
   80618:	f013 0301 	ands.w	r3, r3, #1
   8061c:	d123      	bne.n	80666 <prints+0x82>
		for ( ; width > 0; --width) {
   8061e:	2c00      	cmp	r4, #0
   80620:	dd28      	ble.n	80674 <prints+0x90>
   80622:	4626      	mov	r6, r4
	(void) uart_putchar(c);  //Send characters to uart
   80624:	fa5f f988 	uxtb.w	r9, r8
   80628:	4f18      	ldr	r7, [pc, #96]	; (8068c <prints+0xa8>)
   8062a:	4648      	mov	r0, r9
   8062c:	47b8      	blx	r7
		for ( ; width > 0; --width) {
   8062e:	3e01      	subs	r6, #1
   80630:	d1fb      	bne.n	8062a <prints+0x46>
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
   80632:	7828      	ldrb	r0, [r5, #0]
   80634:	b188      	cbz	r0, 8065a <prints+0x76>
	(void) uart_putchar(c);  //Send characters to uart
   80636:	4f15      	ldr	r7, [pc, #84]	; (8068c <prints+0xa8>)
   80638:	47b8      	blx	r7
		printchar (out, *string);
		++pc;
   8063a:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   8063c:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   80640:	2800      	cmp	r0, #0
   80642:	d1f9      	bne.n	80638 <prints+0x54>
	}
	for ( ; width > 0; --width) {
   80644:	2e00      	cmp	r6, #0
   80646:	dd08      	ble.n	8065a <prints+0x76>
   80648:	4635      	mov	r5, r6
	(void) uart_putchar(c);  //Send characters to uart
   8064a:	fa5f f888 	uxtb.w	r8, r8
   8064e:	4f0f      	ldr	r7, [pc, #60]	; (8068c <prints+0xa8>)
   80650:	4640      	mov	r0, r8
   80652:	47b8      	blx	r7
	for ( ; width > 0; --width) {
   80654:	3d01      	subs	r5, #1
   80656:	d1fb      	bne.n	80650 <prints+0x6c>
   80658:	4434      	add	r4, r6
		printchar (out, padchar);
		++pc;
	}

	return pc;
}
   8065a:	4620      	mov	r0, r4
   8065c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		for (ptr = string; *ptr; ++ptr) ++len;
   80660:	2400      	movs	r4, #0
		else width -= len;
   80662:	1b34      	subs	r4, r6, r4
   80664:	e7d0      	b.n	80608 <prints+0x24>
   80666:	4626      	mov	r6, r4
	for ( ; *string ; ++string) {
   80668:	7828      	ldrb	r0, [r5, #0]
   8066a:	b108      	cbz	r0, 80670 <prints+0x8c>
	register int pc = 0, padchar = ' ';
   8066c:	2400      	movs	r4, #0
   8066e:	e7e2      	b.n	80636 <prints+0x52>
   80670:	2400      	movs	r4, #0
   80672:	e7e7      	b.n	80644 <prints+0x60>
		for ( ; width > 0; --width) {
   80674:	4626      	mov	r6, r4
   80676:	461c      	mov	r4, r3
   80678:	e7db      	b.n	80632 <prints+0x4e>
	register int pc = 0, padchar = ' ';
   8067a:	f04f 0820 	mov.w	r8, #32
   8067e:	e7d8      	b.n	80632 <prints+0x4e>
	if (!(pad & PAD_RIGHT)) {
   80680:	f013 0401 	ands.w	r4, r3, #1
   80684:	d0f9      	beq.n	8067a <prints+0x96>
	register int pc = 0, padchar = ' ';
   80686:	f04f 0820 	mov.w	r8, #32
   8068a:	e7ed      	b.n	80668 <prints+0x84>
   8068c:	00080a79 	.word	0x00080a79

00080690 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   80690:	b5f0      	push	{r4, r5, r6, r7, lr}
   80692:	b085      	sub	sp, #20
   80694:	4607      	mov	r7, r0
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   80696:	b381      	cbz	r1, 806fa <printi+0x6a>
   80698:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   8069a:	b10b      	cbz	r3, 806a0 <printi+0x10>
   8069c:	2a0a      	cmp	r2, #10
   8069e:	d038      	beq.n	80712 <printi+0x82>
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   806a0:	2300      	movs	r3, #0
   806a2:	f88d 300f 	strb.w	r3, [sp, #15]

	while (u) {
   806a6:	2600      	movs	r6, #0
   806a8:	2900      	cmp	r1, #0
   806aa:	d046      	beq.n	8073a <printi+0xaa>
   806ac:	f10d 050f 	add.w	r5, sp, #15
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
   806b0:	990c      	ldr	r1, [sp, #48]	; 0x30
   806b2:	393a      	subs	r1, #58	; 0x3a
		t = u % b;
   806b4:	fbb4 f3f2 	udiv	r3, r4, r2
   806b8:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   806bc:	2b09      	cmp	r3, #9
			t += letbase - '0' - 10;
   806be:	bfc8      	it	gt
   806c0:	185b      	addgt	r3, r3, r1
		*--s = t + '0';
   806c2:	3330      	adds	r3, #48	; 0x30
   806c4:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   806c8:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   806cc:	2c00      	cmp	r4, #0
   806ce:	d1f1      	bne.n	806b4 <printi+0x24>
	}

	if (neg) {
   806d0:	b156      	cbz	r6, 806e8 <printi+0x58>
		if( width && (pad & PAD_ZERO) ) {
   806d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   806d4:	b11b      	cbz	r3, 806de <printi+0x4e>
   806d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   806d8:	f013 0f02 	tst.w	r3, #2
   806dc:	d125      	bne.n	8072a <printi+0x9a>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   806de:	232d      	movs	r3, #45	; 0x2d
   806e0:	f805 3c01 	strb.w	r3, [r5, #-1]
   806e4:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   806e6:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   806e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   806ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   806ec:	4629      	mov	r1, r5
   806ee:	4638      	mov	r0, r7
   806f0:	4c14      	ldr	r4, [pc, #80]	; (80744 <printi+0xb4>)
   806f2:	47a0      	blx	r4
   806f4:	4430      	add	r0, r6
}
   806f6:	b005      	add	sp, #20
   806f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		print_buf[0] = '0';
   806fa:	2330      	movs	r3, #48	; 0x30
   806fc:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   80700:	2300      	movs	r3, #0
   80702:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80706:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80708:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8070a:	a901      	add	r1, sp, #4
   8070c:	4c0d      	ldr	r4, [pc, #52]	; (80744 <printi+0xb4>)
   8070e:	47a0      	blx	r4
   80710:	e7f1      	b.n	806f6 <printi+0x66>
	if (sg && b == 10 && i < 0) {
   80712:	2900      	cmp	r1, #0
   80714:	dac4      	bge.n	806a0 <printi+0x10>
		u = -i;
   80716:	424c      	negs	r4, r1
	*s = '\0';
   80718:	2300      	movs	r3, #0
   8071a:	f88d 300f 	strb.w	r3, [sp, #15]
	s = print_buf + PRINT_BUF_LEN-1;
   8071e:	f10d 050f 	add.w	r5, sp, #15
	while (u) {
   80722:	2c00      	cmp	r4, #0
   80724:	d0d5      	beq.n	806d2 <printi+0x42>
		neg = 1;
   80726:	2601      	movs	r6, #1
   80728:	e7c0      	b.n	806ac <printi+0x1c>
	(void) uart_putchar(c);  //Send characters to uart
   8072a:	202d      	movs	r0, #45	; 0x2d
   8072c:	4b06      	ldr	r3, [pc, #24]	; (80748 <printi+0xb8>)
   8072e:	4798      	blx	r3
			--width;
   80730:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80732:	3b01      	subs	r3, #1
   80734:	930a      	str	r3, [sp, #40]	; 0x28
			++pc;
   80736:	2601      	movs	r6, #1
			--width;
   80738:	e7d6      	b.n	806e8 <printi+0x58>
	register int t, neg = 0, pc = 0;
   8073a:	461e      	mov	r6, r3
	s = print_buf + PRINT_BUF_LEN-1;
   8073c:	f10d 050f 	add.w	r5, sp, #15
   80740:	e7d2      	b.n	806e8 <printi+0x58>
   80742:	bf00      	nop
   80744:	000805e5 	.word	0x000805e5
   80748:	00080a79 	.word	0x00080a79

0008074c <print>:

static int print( char **out, const char *format, va_list args )
{
   8074c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80750:	b087      	sub	sp, #28
   80752:	4680      	mov	r8, r0
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
   80754:	780b      	ldrb	r3, [r1, #0]
   80756:	2b00      	cmp	r3, #0
   80758:	f000 8094 	beq.w	80884 <print+0x138>
   8075c:	468b      	mov	fp, r1
   8075e:	4617      	mov	r7, r2
   80760:	2500      	movs	r5, #0
	(void) uart_putchar(c);  //Send characters to uart
   80762:	4e4e      	ldr	r6, [pc, #312]	; (8089c <print+0x150>)
			}
			if( *format == 'c' ) {
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
				scr[1] = '\0';
				pc += prints (out, scr, width, pad);
   80764:	f8df a13c 	ldr.w	sl, [pc, #316]	; 808a4 <print+0x158>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80768:	f8df 913c 	ldr.w	r9, [pc, #316]	; 808a8 <print+0x15c>
   8076c:	e046      	b.n	807fc <print+0xb0>
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   8076e:	2200      	movs	r2, #0
   80770:	e070      	b.n	80854 <print+0x108>
				register char *s = (char *)va_arg( args, int );
   80772:	6839      	ldr	r1, [r7, #0]
   80774:	3704      	adds	r7, #4
				pc += prints (out, s?s:"(null)", width, pad);
   80776:	484a      	ldr	r0, [pc, #296]	; (808a0 <print+0x154>)
   80778:	2900      	cmp	r1, #0
   8077a:	bf08      	it	eq
   8077c:	4601      	moveq	r1, r0
   8077e:	4640      	mov	r0, r8
   80780:	47d0      	blx	sl
   80782:	4405      	add	r5, r0
				continue;
   80784:	e035      	b.n	807f2 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80786:	6839      	ldr	r1, [r7, #0]
   80788:	3704      	adds	r7, #4
   8078a:	2061      	movs	r0, #97	; 0x61
   8078c:	9002      	str	r0, [sp, #8]
   8078e:	9301      	str	r3, [sp, #4]
   80790:	9200      	str	r2, [sp, #0]
   80792:	2301      	movs	r3, #1
   80794:	220a      	movs	r2, #10
   80796:	4640      	mov	r0, r8
   80798:	47c8      	blx	r9
   8079a:	4405      	add	r5, r0
				continue;
   8079c:	e029      	b.n	807f2 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   8079e:	6839      	ldr	r1, [r7, #0]
   807a0:	3704      	adds	r7, #4
   807a2:	2061      	movs	r0, #97	; 0x61
   807a4:	9002      	str	r0, [sp, #8]
   807a6:	9301      	str	r3, [sp, #4]
   807a8:	9200      	str	r2, [sp, #0]
   807aa:	2300      	movs	r3, #0
   807ac:	2210      	movs	r2, #16
   807ae:	4640      	mov	r0, r8
   807b0:	47c8      	blx	r9
   807b2:	4405      	add	r5, r0
				continue;
   807b4:	e01d      	b.n	807f2 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   807b6:	6839      	ldr	r1, [r7, #0]
   807b8:	3704      	adds	r7, #4
   807ba:	2041      	movs	r0, #65	; 0x41
   807bc:	9002      	str	r0, [sp, #8]
   807be:	9301      	str	r3, [sp, #4]
   807c0:	9200      	str	r2, [sp, #0]
   807c2:	2300      	movs	r3, #0
   807c4:	2210      	movs	r2, #16
   807c6:	4640      	mov	r0, r8
   807c8:	47c8      	blx	r9
   807ca:	4405      	add	r5, r0
				continue;
   807cc:	e011      	b.n	807f2 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   807ce:	6839      	ldr	r1, [r7, #0]
   807d0:	3704      	adds	r7, #4
   807d2:	2061      	movs	r0, #97	; 0x61
   807d4:	9002      	str	r0, [sp, #8]
   807d6:	9301      	str	r3, [sp, #4]
   807d8:	9200      	str	r2, [sp, #0]
   807da:	2300      	movs	r3, #0
   807dc:	220a      	movs	r2, #10
   807de:	4640      	mov	r0, r8
   807e0:	47c8      	blx	r9
   807e2:	4405      	add	r5, r0
				continue;
   807e4:	e005      	b.n	807f2 <print+0xa6>
			++format;
   807e6:	46a3      	mov	fp, r4
	(void) uart_putchar(c);  //Send characters to uart
   807e8:	f89b 0000 	ldrb.w	r0, [fp]
   807ec:	47b0      	blx	r6
			}
		}
		else {
		out:
			printchar (out, *format);
			++pc;
   807ee:	3501      	adds	r5, #1
   807f0:	465c      	mov	r4, fp
	for (; *format != 0; ++format) {
   807f2:	f104 0b01 	add.w	fp, r4, #1
   807f6:	7863      	ldrb	r3, [r4, #1]
   807f8:	2b00      	cmp	r3, #0
   807fa:	d044      	beq.n	80886 <print+0x13a>
		if (*format == '%') {
   807fc:	2b25      	cmp	r3, #37	; 0x25
   807fe:	d1f3      	bne.n	807e8 <print+0x9c>
			++format;
   80800:	f10b 0401 	add.w	r4, fp, #1
			if (*format == '\0') break;
   80804:	f89b 3001 	ldrb.w	r3, [fp, #1]
   80808:	2b00      	cmp	r3, #0
   8080a:	d03c      	beq.n	80886 <print+0x13a>
			if (*format == '%') goto out;
   8080c:	2b25      	cmp	r3, #37	; 0x25
   8080e:	d0ea      	beq.n	807e6 <print+0x9a>
			if (*format == '-') {
   80810:	2b2d      	cmp	r3, #45	; 0x2d
				++format;
   80812:	bf06      	itte	eq
   80814:	f10b 0402 	addeq.w	r4, fp, #2
				pad = PAD_RIGHT;
   80818:	2301      	moveq	r3, #1
			width = pad = 0;
   8081a:	2300      	movne	r3, #0
			while (*format == '0') {
   8081c:	7822      	ldrb	r2, [r4, #0]
   8081e:	2a30      	cmp	r2, #48	; 0x30
   80820:	d105      	bne.n	8082e <print+0xe2>
				pad |= PAD_ZERO;
   80822:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   80826:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   8082a:	2a30      	cmp	r2, #48	; 0x30
   8082c:	d0f9      	beq.n	80822 <print+0xd6>
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   8082e:	7821      	ldrb	r1, [r4, #0]
   80830:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80834:	b2d2      	uxtb	r2, r2
   80836:	2a09      	cmp	r2, #9
   80838:	d899      	bhi.n	8076e <print+0x22>
   8083a:	2200      	movs	r2, #0
				width *= 10;
   8083c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
				width += *format - '0';
   80840:	3930      	subs	r1, #48	; 0x30
   80842:	eb01 0242 	add.w	r2, r1, r2, lsl #1
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80846:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   8084a:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   8084e:	b2c0      	uxtb	r0, r0
   80850:	2809      	cmp	r0, #9
   80852:	d9f3      	bls.n	8083c <print+0xf0>
			if( *format == 's' ) {
   80854:	2973      	cmp	r1, #115	; 0x73
   80856:	d08c      	beq.n	80772 <print+0x26>
			if( *format == 'd' ) {
   80858:	2964      	cmp	r1, #100	; 0x64
   8085a:	d094      	beq.n	80786 <print+0x3a>
			if( *format == 'x' ) {
   8085c:	2978      	cmp	r1, #120	; 0x78
   8085e:	d09e      	beq.n	8079e <print+0x52>
			if( *format == 'X' ) {
   80860:	2958      	cmp	r1, #88	; 0x58
   80862:	d0a8      	beq.n	807b6 <print+0x6a>
			if( *format == 'u' ) {
   80864:	2975      	cmp	r1, #117	; 0x75
   80866:	d0b2      	beq.n	807ce <print+0x82>
			if( *format == 'c' ) {
   80868:	2963      	cmp	r1, #99	; 0x63
   8086a:	d1c2      	bne.n	807f2 <print+0xa6>
				scr[0] = (char)va_arg( args, int );
   8086c:	6839      	ldr	r1, [r7, #0]
   8086e:	3704      	adds	r7, #4
   80870:	f88d 1014 	strb.w	r1, [sp, #20]
				scr[1] = '\0';
   80874:	2100      	movs	r1, #0
   80876:	f88d 1015 	strb.w	r1, [sp, #21]
				pc += prints (out, scr, width, pad);
   8087a:	a905      	add	r1, sp, #20
   8087c:	4640      	mov	r0, r8
   8087e:	47d0      	blx	sl
   80880:	4405      	add	r5, r0
				continue;
   80882:	e7b6      	b.n	807f2 <print+0xa6>
	register int pc = 0;
   80884:	2500      	movs	r5, #0
		}
	}
	if (out) **out = '\0';
   80886:	f1b8 0f00 	cmp.w	r8, #0
   8088a:	d003      	beq.n	80894 <print+0x148>
   8088c:	f8d8 3000 	ldr.w	r3, [r8]
   80890:	2200      	movs	r2, #0
   80892:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80894:	4628      	mov	r0, r5
   80896:	b007      	add	sp, #28
   80898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8089c:	00080a79 	.word	0x00080a79
   808a0:	00080ca0 	.word	0x00080ca0
   808a4:	000805e5 	.word	0x000805e5
   808a8:	00080691 	.word	0x00080691

000808ac <printf>:

int printf(const char *format, ...)
{
   808ac:	b40f      	push	{r0, r1, r2, r3}
   808ae:	b500      	push	{lr}
   808b0:	b083      	sub	sp, #12
   808b2:	aa04      	add	r2, sp, #16
   808b4:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   808b8:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   808ba:	2000      	movs	r0, #0
   808bc:	4b03      	ldr	r3, [pc, #12]	; (808cc <printf+0x20>)
   808be:	4798      	blx	r3
}
   808c0:	b003      	add	sp, #12
   808c2:	f85d eb04 	ldr.w	lr, [sp], #4
   808c6:	b004      	add	sp, #16
   808c8:	4770      	bx	lr
   808ca:	bf00      	nop
   808cc:	0008074d 	.word	0x0008074d

000808d0 <timer_init>:
volatile uint32_t count = 0;
volatile uint16_t status = 0;


uint32_t timer_init(void){
    REG_PMC_PCER0 |= (1 << ID_TC0); //enable timer in power controller (1 << ID_PIOB) | 
   808d0:	4a0b      	ldr	r2, [pc, #44]	; (80900 <timer_init+0x30>)
   808d2:	6813      	ldr	r3, [r2, #0]
   808d4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
   808d8:	6013      	str	r3, [r2, #0]
    // HIGHSCORE/DAC Controller TIMING SETUP //    
    TC0->TC_CHANNEL[0].TC_IER |= TC_IER_CPCS
   808da:	4b0a      	ldr	r3, [pc, #40]	; (80904 <timer_init+0x34>)
   808dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   808de:	f042 0214 	orr.w	r2, r2, #20
   808e2:	625a      	str	r2, [r3, #36]	; 0x24
                              | TC_IER_CPAS;
    TC0->TC_CHANNEL[0].TC_CCR |= TC_CCR_CLKEN;    
   808e4:	681a      	ldr	r2, [r3, #0]
   808e6:	f042 0201 	orr.w	r2, r2, #1
   808ea:	601a      	str	r2, [r3, #0]
    uint16_t RC_count = 6567; // 39400 to have ish 1000 points per min (~16,67Hz)
    TC0->TC_CHANNEL[0].TC_RC = RC_count; // Set Compare RC        
   808ec:	f641 12a7 	movw	r2, #6567	; 0x19a7
   808f0:	61da      	str	r2, [r3, #28]
    TC0->TC_CHANNEL[0].TC_CMR = TC_CMR_TCCLKS_TIMER_CLOCK4  // prescale of 128
   808f2:	4a05      	ldr	r2, [pc, #20]	; (80908 <timer_init+0x38>)
   808f4:	605a      	str	r2, [r3, #4]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   808f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   808fa:	4b04      	ldr	r3, [pc, #16]	; (8090c <timer_init+0x3c>)
   808fc:	601a      	str	r2, [r3, #0]
                               | TC_CMR_WAVE                // waveform mode
                               | TC_CMR_WAVSEL_UP_RC        // compare rising edge on RC
                               | TC_CMR_ACPC_SET;           //     
    NVIC_EnableIRQ(ID_TC0); 
}
   808fe:	4770      	bx	lr
   80900:	400e0610 	.word	0x400e0610
   80904:	40080000 	.word	0x40080000
   80908:	0004c003 	.word	0x0004c003
   8090c:	e000e100 	.word	0xe000e100

00080910 <TC0_Handler>:
void TC0_Handler(void){
   80910:	b508      	push	{r3, lr}
    uint16_t status =  TC0->TC_CHANNEL[0].TC_SR;
   80912:	4b0d      	ldr	r3, [pc, #52]	; (80948 <TC0_Handler+0x38>)
   80914:	6a1b      	ldr	r3, [r3, #32]
    count++;
   80916:	4b0d      	ldr	r3, [pc, #52]	; (8094c <TC0_Handler+0x3c>)
   80918:	681a      	ldr	r2, [r3, #0]
   8091a:	3201      	adds	r2, #1
   8091c:	601a      	str	r2, [r3, #0]
    if (!(count %100)) {
   8091e:	681a      	ldr	r2, [r3, #0]
   80920:	4b0b      	ldr	r3, [pc, #44]	; (80950 <TC0_Handler+0x40>)
   80922:	fba3 1302 	umull	r1, r3, r3, r2
   80926:	095b      	lsrs	r3, r3, #5
   80928:	2164      	movs	r1, #100	; 0x64
   8092a:	fb01 2313 	mls	r3, r1, r3, r2
   8092e:	b12b      	cbz	r3, 8093c <TC0_Handler+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80930:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80934:	4b07      	ldr	r3, [pc, #28]	; (80954 <TC0_Handler+0x44>)
   80936:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   8093a:	bd08      	pop	{r3, pc}
    printf("count is: %d \n\r", count);    
   8093c:	4b03      	ldr	r3, [pc, #12]	; (8094c <TC0_Handler+0x3c>)
   8093e:	6819      	ldr	r1, [r3, #0]
   80940:	4805      	ldr	r0, [pc, #20]	; (80958 <TC0_Handler+0x48>)
   80942:	4b06      	ldr	r3, [pc, #24]	; (8095c <TC0_Handler+0x4c>)
   80944:	4798      	blx	r3
   80946:	e7f3      	b.n	80930 <TC0_Handler+0x20>
   80948:	40080000 	.word	0x40080000
   8094c:	20000450 	.word	0x20000450
   80950:	51eb851f 	.word	0x51eb851f
   80954:	e000e100 	.word	0xe000e100
   80958:	00080ca8 	.word	0x00080ca8
   8095c:	000808ad 	.word	0x000808ad

00080960 <SetTimer>:
//  score.data_length = 4;
//  score.id = 0;
//}

void SetTimer(uint8_t state){
    if(state == 1){
   80960:	2801      	cmp	r0, #1
   80962:	d004      	beq.n	8096e <SetTimer+0xe>
        TC0->TC_CHANNEL[0].TC_CCR |= TC_CCR_SWTRG
                                   | TC_CCR_CLKEN;         
    }
    else if(state == 0) {
   80964:	b910      	cbnz	r0, 8096c <SetTimer+0xc>
        TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKDIS;         
   80966:	2202      	movs	r2, #2
   80968:	4b04      	ldr	r3, [pc, #16]	; (8097c <SetTimer+0x1c>)
   8096a:	601a      	str	r2, [r3, #0]
   8096c:	4770      	bx	lr
        TC0->TC_CHANNEL[0].TC_CCR |= TC_CCR_SWTRG
   8096e:	4a03      	ldr	r2, [pc, #12]	; (8097c <SetTimer+0x1c>)
   80970:	6813      	ldr	r3, [r2, #0]
   80972:	f043 0305 	orr.w	r3, r3, #5
   80976:	6013      	str	r3, [r2, #0]
   80978:	4770      	bx	lr
   8097a:	bf00      	nop
   8097c:	40080000 	.word	0x40080000

00080980 <servo_pwm_init>:
   80980:	4b13      	ldr	r3, [pc, #76]	; (809d0 <servo_pwm_init+0x50>)
   80982:	681a      	ldr	r2, [r3, #0]
   80984:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   80988:	601a      	str	r2, [r3, #0]
   8098a:	4912      	ldr	r1, [pc, #72]	; (809d4 <servo_pwm_init+0x54>)
   8098c:	680a      	ldr	r2, [r1, #0]
   8098e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   80992:	600a      	str	r2, [r1, #0]
   80994:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80998:	4a0f      	ldr	r2, [pc, #60]	; (809d8 <servo_pwm_init+0x58>)
   8099a:	6011      	str	r1, [r2, #0]
   8099c:	490f      	ldr	r1, [pc, #60]	; (809dc <servo_pwm_init+0x5c>)
   8099e:	680a      	ldr	r2, [r1, #0]
   809a0:	f042 0210 	orr.w	r2, r2, #16
   809a4:	600a      	str	r2, [r1, #0]
   809a6:	685a      	ldr	r2, [r3, #4]
   809a8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   809ac:	605a      	str	r2, [r3, #4]
   809ae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   809b0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   809b4:	671a      	str	r2, [r3, #112]	; 0x70
   809b6:	f44f 1228 	mov.w	r2, #2752512	; 0x2a0000
   809ba:	4b09      	ldr	r3, [pc, #36]	; (809e0 <servo_pwm_init+0x60>)
   809bc:	601a      	str	r2, [r3, #0]
   809be:	220c      	movs	r2, #12
   809c0:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
   809c4:	601a      	str	r2, [r3, #0]
   809c6:	f649 4240 	movw	r2, #40000	; 0x9c40
   809ca:	330c      	adds	r3, #12
   809cc:	601a      	str	r2, [r3, #0]
   809ce:	4770      	bx	lr
   809d0:	400e1200 	.word	0x400e1200
   809d4:	400e1210 	.word	0x400e1210
   809d8:	400e1234 	.word	0x400e1234
   809dc:	400e0700 	.word	0x400e0700
   809e0:	40094000 	.word	0x40094000

000809e4 <servo_activate_solonoid>:
   809e4:	b084      	sub	sp, #16
   809e6:	ab04      	add	r3, sp, #16
   809e8:	e903 0007 	stmdb	r3, {r0, r1, r2}
   809ec:	f89d 300c 	ldrb.w	r3, [sp, #12]
   809f0:	b92b      	cbnz	r3, 809fe <servo_activate_solonoid+0x1a>
   809f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   809f6:	4b04      	ldr	r3, [pc, #16]	; (80a08 <servo_activate_solonoid+0x24>)
   809f8:	601a      	str	r2, [r3, #0]
   809fa:	b004      	add	sp, #16
   809fc:	4770      	bx	lr
   809fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80a02:	4b02      	ldr	r3, [pc, #8]	; (80a0c <servo_activate_solonoid+0x28>)
   80a04:	601a      	str	r2, [r3, #0]
   80a06:	e7f8      	b.n	809fa <servo_activate_solonoid+0x16>
   80a08:	400e1234 	.word	0x400e1234
   80a0c:	400e1230 	.word	0x400e1230

00080a10 <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   80a10:	4b16      	ldr	r3, [pc, #88]	; (80a6c <configure_uart+0x5c>)
   80a12:	2200      	movs	r2, #0
   80a14:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   80a16:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a18:	4b15      	ldr	r3, [pc, #84]	; (80a70 <configure_uart+0x60>)
   80a1a:	f44f 7140 	mov.w	r1, #768	; 0x300
   80a1e:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a20:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   80a22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80a24:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80a26:	4002      	ands	r2, r0
   80a28:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80a2c:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a2e:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80a30:	f44f 7280 	mov.w	r2, #256	; 0x100
   80a34:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80a38:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80a3a:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80a3e:	21ac      	movs	r1, #172	; 0xac
   80a40:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   80a42:	f240 2123 	movw	r1, #547	; 0x223
   80a46:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80a48:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80a4c:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80a4e:	f240 2102 	movw	r1, #514	; 0x202
   80a52:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80a56:	f04f 31ff 	mov.w	r1, #4294967295
   80a5a:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80a5c:	21e1      	movs	r1, #225	; 0xe1
   80a5e:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80a60:	4904      	ldr	r1, [pc, #16]	; (80a74 <configure_uart+0x64>)
   80a62:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80a64:	2250      	movs	r2, #80	; 0x50
   80a66:	601a      	str	r2, [r3, #0]
   80a68:	4770      	bx	lr
   80a6a:	bf00      	nop
   80a6c:	20000464 	.word	0x20000464
   80a70:	400e0e00 	.word	0x400e0e00
   80a74:	e000e100 	.word	0xe000e100

00080a78 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80a78:	4b07      	ldr	r3, [pc, #28]	; (80a98 <uart_putchar+0x20>)
   80a7a:	695b      	ldr	r3, [r3, #20]
   80a7c:	f013 0f02 	tst.w	r3, #2
   80a80:	d008      	beq.n	80a94 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80a82:	4b05      	ldr	r3, [pc, #20]	; (80a98 <uart_putchar+0x20>)
   80a84:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80a86:	461a      	mov	r2, r3
   80a88:	6953      	ldr	r3, [r2, #20]
   80a8a:	f413 7f00 	tst.w	r3, #512	; 0x200
   80a8e:	d0fb      	beq.n	80a88 <uart_putchar+0x10>
	return 0;
   80a90:	2000      	movs	r0, #0
   80a92:	4770      	bx	lr
	return 1;
   80a94:	2001      	movs	r0, #1
}
   80a96:	4770      	bx	lr
   80a98:	400e0800 	.word	0x400e0800

00080a9c <UART_Handler>:

void UART_Handler(void)
{
   80a9c:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80a9e:	4b15      	ldr	r3, [pc, #84]	; (80af4 <UART_Handler+0x58>)
   80aa0:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   80aa2:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80aa6:	d003      	beq.n	80ab0 <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80aa8:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80aac:	4a11      	ldr	r2, [pc, #68]	; (80af4 <UART_Handler+0x58>)
   80aae:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80ab0:	f013 0f01 	tst.w	r3, #1
   80ab4:	d012      	beq.n	80adc <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80ab6:	4810      	ldr	r0, [pc, #64]	; (80af8 <UART_Handler+0x5c>)
   80ab8:	7842      	ldrb	r2, [r0, #1]
   80aba:	1c53      	adds	r3, r2, #1
   80abc:	4259      	negs	r1, r3
   80abe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80ac2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80ac6:	bf58      	it	pl
   80ac8:	424b      	negpl	r3, r1
   80aca:	7801      	ldrb	r1, [r0, #0]
   80acc:	428b      	cmp	r3, r1
   80ace:	d006      	beq.n	80ade <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80ad0:	4908      	ldr	r1, [pc, #32]	; (80af4 <UART_Handler+0x58>)
   80ad2:	6988      	ldr	r0, [r1, #24]
   80ad4:	4908      	ldr	r1, [pc, #32]	; (80af8 <UART_Handler+0x5c>)
   80ad6:	440a      	add	r2, r1
   80ad8:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80ada:	704b      	strb	r3, [r1, #1]
   80adc:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80ade:	4807      	ldr	r0, [pc, #28]	; (80afc <UART_Handler+0x60>)
   80ae0:	4b07      	ldr	r3, [pc, #28]	; (80b00 <UART_Handler+0x64>)
   80ae2:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80ae4:	4b03      	ldr	r3, [pc, #12]	; (80af4 <UART_Handler+0x58>)
   80ae6:	699a      	ldr	r2, [r3, #24]
   80ae8:	4b03      	ldr	r3, [pc, #12]	; (80af8 <UART_Handler+0x5c>)
   80aea:	7859      	ldrb	r1, [r3, #1]
   80aec:	440b      	add	r3, r1
   80aee:	709a      	strb	r2, [r3, #2]
			return;
   80af0:	bd08      	pop	{r3, pc}
   80af2:	bf00      	nop
   80af4:	400e0800 	.word	0x400e0800
   80af8:	20000464 	.word	0x20000464
   80afc:	00080cb8 	.word	0x00080cb8
   80b00:	000808ad 	.word	0x000808ad

00080b04 <__libc_init_array>:
   80b04:	b570      	push	{r4, r5, r6, lr}
   80b06:	4e0f      	ldr	r6, [pc, #60]	; (80b44 <__libc_init_array+0x40>)
   80b08:	4d0f      	ldr	r5, [pc, #60]	; (80b48 <__libc_init_array+0x44>)
   80b0a:	1b76      	subs	r6, r6, r5
   80b0c:	10b6      	asrs	r6, r6, #2
   80b0e:	bf18      	it	ne
   80b10:	2400      	movne	r4, #0
   80b12:	d005      	beq.n	80b20 <__libc_init_array+0x1c>
   80b14:	3401      	adds	r4, #1
   80b16:	f855 3b04 	ldr.w	r3, [r5], #4
   80b1a:	4798      	blx	r3
   80b1c:	42a6      	cmp	r6, r4
   80b1e:	d1f9      	bne.n	80b14 <__libc_init_array+0x10>
   80b20:	4e0a      	ldr	r6, [pc, #40]	; (80b4c <__libc_init_array+0x48>)
   80b22:	4d0b      	ldr	r5, [pc, #44]	; (80b50 <__libc_init_array+0x4c>)
   80b24:	f000 f8da 	bl	80cdc <_init>
   80b28:	1b76      	subs	r6, r6, r5
   80b2a:	10b6      	asrs	r6, r6, #2
   80b2c:	bf18      	it	ne
   80b2e:	2400      	movne	r4, #0
   80b30:	d006      	beq.n	80b40 <__libc_init_array+0x3c>
   80b32:	3401      	adds	r4, #1
   80b34:	f855 3b04 	ldr.w	r3, [r5], #4
   80b38:	4798      	blx	r3
   80b3a:	42a6      	cmp	r6, r4
   80b3c:	d1f9      	bne.n	80b32 <__libc_init_array+0x2e>
   80b3e:	bd70      	pop	{r4, r5, r6, pc}
   80b40:	bd70      	pop	{r4, r5, r6, pc}
   80b42:	bf00      	nop
   80b44:	00080ce8 	.word	0x00080ce8
   80b48:	00080ce8 	.word	0x00080ce8
   80b4c:	00080cf0 	.word	0x00080cf0
   80b50:	00080ce8 	.word	0x00080ce8

00080b54 <register_fini>:
   80b54:	4b02      	ldr	r3, [pc, #8]	; (80b60 <register_fini+0xc>)
   80b56:	b113      	cbz	r3, 80b5e <register_fini+0xa>
   80b58:	4802      	ldr	r0, [pc, #8]	; (80b64 <register_fini+0x10>)
   80b5a:	f000 b805 	b.w	80b68 <atexit>
   80b5e:	4770      	bx	lr
   80b60:	00000000 	.word	0x00000000
   80b64:	00080b75 	.word	0x00080b75

00080b68 <atexit>:
   80b68:	2300      	movs	r3, #0
   80b6a:	4601      	mov	r1, r0
   80b6c:	461a      	mov	r2, r3
   80b6e:	4618      	mov	r0, r3
   80b70:	f000 b81e 	b.w	80bb0 <__register_exitproc>

00080b74 <__libc_fini_array>:
   80b74:	b538      	push	{r3, r4, r5, lr}
   80b76:	4c0a      	ldr	r4, [pc, #40]	; (80ba0 <__libc_fini_array+0x2c>)
   80b78:	4d0a      	ldr	r5, [pc, #40]	; (80ba4 <__libc_fini_array+0x30>)
   80b7a:	1b64      	subs	r4, r4, r5
   80b7c:	10a4      	asrs	r4, r4, #2
   80b7e:	d00a      	beq.n	80b96 <__libc_fini_array+0x22>
   80b80:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80b84:	3b01      	subs	r3, #1
   80b86:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80b8a:	3c01      	subs	r4, #1
   80b8c:	f855 3904 	ldr.w	r3, [r5], #-4
   80b90:	4798      	blx	r3
   80b92:	2c00      	cmp	r4, #0
   80b94:	d1f9      	bne.n	80b8a <__libc_fini_array+0x16>
   80b96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80b9a:	f000 b8a9 	b.w	80cf0 <_fini>
   80b9e:	bf00      	nop
   80ba0:	00080d00 	.word	0x00080d00
   80ba4:	00080cfc 	.word	0x00080cfc

00080ba8 <__retarget_lock_acquire_recursive>:
   80ba8:	4770      	bx	lr
   80baa:	bf00      	nop

00080bac <__retarget_lock_release_recursive>:
   80bac:	4770      	bx	lr
   80bae:	bf00      	nop

00080bb0 <__register_exitproc>:
   80bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80bb4:	4d2c      	ldr	r5, [pc, #176]	; (80c68 <__register_exitproc+0xb8>)
   80bb6:	4606      	mov	r6, r0
   80bb8:	6828      	ldr	r0, [r5, #0]
   80bba:	4698      	mov	r8, r3
   80bbc:	460f      	mov	r7, r1
   80bbe:	4691      	mov	r9, r2
   80bc0:	f7ff fff2 	bl	80ba8 <__retarget_lock_acquire_recursive>
   80bc4:	4b29      	ldr	r3, [pc, #164]	; (80c6c <__register_exitproc+0xbc>)
   80bc6:	681c      	ldr	r4, [r3, #0]
   80bc8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80bcc:	2b00      	cmp	r3, #0
   80bce:	d03e      	beq.n	80c4e <__register_exitproc+0x9e>
   80bd0:	685a      	ldr	r2, [r3, #4]
   80bd2:	2a1f      	cmp	r2, #31
   80bd4:	dc1c      	bgt.n	80c10 <__register_exitproc+0x60>
   80bd6:	f102 0e01 	add.w	lr, r2, #1
   80bda:	b176      	cbz	r6, 80bfa <__register_exitproc+0x4a>
   80bdc:	2101      	movs	r1, #1
   80bde:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80be2:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80be6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80bea:	4091      	lsls	r1, r2
   80bec:	4308      	orrs	r0, r1
   80bee:	2e02      	cmp	r6, #2
   80bf0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80bf4:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80bf8:	d023      	beq.n	80c42 <__register_exitproc+0x92>
   80bfa:	3202      	adds	r2, #2
   80bfc:	f8c3 e004 	str.w	lr, [r3, #4]
   80c00:	6828      	ldr	r0, [r5, #0]
   80c02:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80c06:	f7ff ffd1 	bl	80bac <__retarget_lock_release_recursive>
   80c0a:	2000      	movs	r0, #0
   80c0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80c10:	4b17      	ldr	r3, [pc, #92]	; (80c70 <__register_exitproc+0xc0>)
   80c12:	b30b      	cbz	r3, 80c58 <__register_exitproc+0xa8>
   80c14:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80c18:	f3af 8000 	nop.w
   80c1c:	4603      	mov	r3, r0
   80c1e:	b1d8      	cbz	r0, 80c58 <__register_exitproc+0xa8>
   80c20:	2000      	movs	r0, #0
   80c22:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80c26:	f04f 0e01 	mov.w	lr, #1
   80c2a:	6058      	str	r0, [r3, #4]
   80c2c:	6019      	str	r1, [r3, #0]
   80c2e:	4602      	mov	r2, r0
   80c30:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80c34:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80c38:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80c3c:	2e00      	cmp	r6, #0
   80c3e:	d0dc      	beq.n	80bfa <__register_exitproc+0x4a>
   80c40:	e7cc      	b.n	80bdc <__register_exitproc+0x2c>
   80c42:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80c46:	4301      	orrs	r1, r0
   80c48:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80c4c:	e7d5      	b.n	80bfa <__register_exitproc+0x4a>
   80c4e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80c52:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80c56:	e7bb      	b.n	80bd0 <__register_exitproc+0x20>
   80c58:	6828      	ldr	r0, [r5, #0]
   80c5a:	f7ff ffa7 	bl	80bac <__retarget_lock_release_recursive>
   80c5e:	f04f 30ff 	mov.w	r0, #4294967295
   80c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80c66:	bf00      	nop
   80c68:	20000430 	.word	0x20000430
   80c6c:	00080cd8 	.word	0x00080cd8
   80c70:	00000000 	.word	0x00000000
   80c74:	304e4143 	.word	0x304e4143
   80c78:	73656d20 	.word	0x73656d20
   80c7c:	65676173 	.word	0x65676173
   80c80:	72726120 	.word	0x72726120
   80c84:	64657669 	.word	0x64657669
   80c88:	206e6920 	.word	0x206e6920
   80c8c:	2d6e6f6e 	.word	0x2d6e6f6e
   80c90:	64657375 	.word	0x64657375
   80c94:	69616d20 	.word	0x69616d20
   80c98:	786f626c 	.word	0x786f626c
   80c9c:	00000d0a 	.word	0x00000d0a
   80ca0:	6c756e28 	.word	0x6c756e28
   80ca4:	0000296c 	.word	0x0000296c
   80ca8:	6e756f63 	.word	0x6e756f63
   80cac:	73692074 	.word	0x73692074
   80cb0:	6425203a 	.word	0x6425203a
   80cb4:	000d0a20 	.word	0x000d0a20
   80cb8:	3a525245 	.word	0x3a525245
   80cbc:	52415520 	.word	0x52415520
   80cc0:	58522054 	.word	0x58522054
   80cc4:	66756220 	.word	0x66756220
   80cc8:	20726566 	.word	0x20726566
   80ccc:	66207369 	.word	0x66207369
   80cd0:	0a6c6c75 	.word	0x0a6c6c75
   80cd4:	0000000d 	.word	0x0000000d

00080cd8 <_global_impure_ptr>:
   80cd8:	20000008                                ... 

00080cdc <_init>:
   80cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80cde:	bf00      	nop
   80ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80ce2:	bc08      	pop	{r3}
   80ce4:	469e      	mov	lr, r3
   80ce6:	4770      	bx	lr

00080ce8 <__init_array_start>:
   80ce8:	00080b55 	.word	0x00080b55

00080cec <__frame_dummy_init_array_entry>:
   80cec:	00080119                                ....

00080cf0 <_fini>:
   80cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80cf2:	bf00      	nop
   80cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80cf6:	bc08      	pop	{r3}
   80cf8:	469e      	mov	lr, r3
   80cfa:	4770      	bx	lr

00080cfc <__fini_array_start>:
   80cfc:	000800f5 	.word	0x000800f5
