module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output out);
    
    reg q1,q2,q3;
    always@(posedge clk)begin
        if (resetn==1'b0)begin 
            out<=1'b0;
    end
    else 
        begin 
            out<=q3;
        end
    end
    always@(posedge clk) begin
        if(resetn==1'b0)begin
            q3<=1'b0;
        end
        else 
            begin 
                q3<=q2;
        end
    end
    always@(posedge clk)begin
        if(resetn==1'b0)begin
            q2<=1'b0;
        end
        else 
            begin 
                q2<=q1;
        end
    end
    always@(posedge clk)begin
        if (resetn==1'b0)begin
            q1<=1'b0;
        end
        else 
            begin 
                q1<=in;
        end
    end
            
        

endmodule
