// Seed: 2737118756
module module_0 #(
    parameter id_9 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output tri1 id_5;
  input wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  wire [-1 : 1] _id_9 = id_1;
  assign id_2[id_9] = id_4;
  assign id_5 = id_4 + id_2#(
      .id_6("" & 1'b0),
      .id_4(-1),
      .id_2(-1),
      .id_7(-1 == 1)
  );
endmodule
module module_1 #(
    parameter id_11 = 32'd61,
    parameter id_4  = 32'd28
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14
);
  input logic [7:0] id_14;
  inout logic [7:0] id_13;
  inout wire id_12;
  inout wire _id_11;
  output wor id_10;
  output wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  inout uwire id_1;
  wire [1 : 1] id_15;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_1,
      id_13,
      id_10,
      id_5,
      id_15,
      id_15,
      id_12,
      id_12
  );
  assign modCall_1.id_5 = 0;
  assign id_13[id_4+-1] = id_8[1] ? 1 : id_15;
  logic ["" : -1 'b0] id_16;
  ;
  logic id_17;
  assign id_1  = 1'b0;
  assign id_12 = |id_2;
  wire [1 'b0 ==?  -1 'b0 : 1] id_18;
  wire id_19;
  assign id_10 = id_16;
endmodule
