// Seed: 640012627
module module_0;
  assign id_1 = 1;
  supply0 id_2, id_3;
  wire id_4;
  assign id_3 = 1'd0;
  assign module_1.id_2 = 0;
endmodule
macromodule module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri0 id_8,
    output wire id_9,
    input wor id_10
);
  wire id_12;
  module_0 modCall_1 ();
  wire id_13, id_14;
  wire id_15 = id_7;
  wire id_16;
  integer id_17 (1);
  wire id_18;
endmodule
