<stg><name>mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v5"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %v5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %v5_1 = load i7 %v5

]]></Node>
<StgValue><ssdm name="v5_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln26 = icmp_eq  i7 %v5_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln26 = add i7 %v5_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln26 = br i1 %icmp_ln26, void %.split, void %.preheader1.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="7">
<![CDATA[
.split:0 %v5_cast = zext i7 %v5_1

]]></Node>
<StgValue><ssdm name="v5_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %c_row_addr = getelementptr i32 %c_row, i64 0, i64 %v5_cast

]]></Node>
<StgValue><ssdm name="c_row_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split:3 %store_ln27 = store i32 0, i6 %c_row_addr

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:4 %store_ln26 = store i7 %add_ln26, i7 %v5

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
.preheader1.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="c_row" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_row"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="v5" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="StgValue_29" to="store_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="v5" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="32" from="v5" to="v5_1" fromId="4" toId="7">
</dataflow>
<dataflow id="34" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="33" toId="8">
</dataflow>
<dataflow id="36" from="StgValue_35" to="specpipeline_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="38" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="39" from="StgValue_27" to="specpipeline_ln0" fromId="27" toId="8">
</dataflow>
<dataflow id="40" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="42" from="p_str" to="specpipeline_ln0" fromId="41" toId="8">
</dataflow>
<dataflow id="43" from="v5_1" to="icmp_ln26" fromId="7" toId="9">
</dataflow>
<dataflow id="45" from="StgValue_44" to="icmp_ln26" fromId="44" toId="9">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="46" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_48" to="empty" fromId="48" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_48" to="empty" fromId="48" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_48" to="empty" fromId="48" toId="10">
</dataflow>
<dataflow id="52" from="v5_1" to="add_ln26" fromId="7" toId="11">
</dataflow>
<dataflow id="54" from="StgValue_53" to="add_ln26" fromId="53" toId="11">
</dataflow>
<dataflow id="55" from="icmp_ln26" to="br_ln26" fromId="9" toId="12">
</dataflow>
<dataflow id="56" from="v5_1" to="v5_cast" fromId="7" toId="13">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="57" toId="14">
</dataflow>
<dataflow id="60" from="empty_10" to="specloopname_ln26" fromId="59" toId="14">
</dataflow>
<dataflow id="61" from="c_row" to="c_row_addr" fromId="26" toId="15">
</dataflow>
<dataflow id="63" from="StgValue_62" to="c_row_addr" fromId="62" toId="15">
</dataflow>
<dataflow id="64" from="v5_cast" to="c_row_addr" fromId="13" toId="15">
</dataflow>
<dataflow id="66" from="StgValue_65" to="store_ln27" fromId="65" toId="16">
</dataflow>
<dataflow id="67" from="c_row_addr" to="store_ln27" fromId="15" toId="16">
</dataflow>
<dataflow id="68" from="add_ln26" to="store_ln26" fromId="11" toId="17">
</dataflow>
<dataflow id="69" from="v5" to="store_ln26" fromId="4" toId="17">
</dataflow>
<dataflow id="70" from="icmp_ln26" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
