ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7/Core/Src/stm32h7xx_hal_msp.c"
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB144:
   1:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
   3:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  10:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  13:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   *
  17:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
  19:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  21:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  24:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  26:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  28:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  31:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 2


  32:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  33:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  36:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  38:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  41:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  43:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  46:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  48:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  51:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  53:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  56:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  58:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  60:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
  62:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
  64:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  65:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 65 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  66:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  68:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  70:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  39              		.loc 1 70 3 view .LVU1
  40              	.LBB2:
  41              		.loc 1 70 3 view .LVU2
  42              		.loc 1 70 3 view .LVU3
  43 0004 0A4B     		ldr	r3, .L3
  44 0006 D3F8F420 		ldr	r2, [r3, #244]
  45 000a 42F00202 		orr	r2, r2, #2
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 3


  46 000e C3F8F420 		str	r2, [r3, #244]
  47              		.loc 1 70 3 view .LVU4
  48 0012 D3F8F430 		ldr	r3, [r3, #244]
  49 0016 03F00203 		and	r3, r3, #2
  50 001a 0193     		str	r3, [sp, #4]
  51              		.loc 1 70 3 view .LVU5
  52 001c 019B     		ldr	r3, [sp, #4]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  72:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  74:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  55              		.loc 1 74 3 view .LVU7
  56 001e 0022     		movs	r2, #0
  57 0020 0F21     		movs	r1, #15
  58 0022 6FF00100 		mvn	r0, #1
  59 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60              	.LVL0:
  75:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  76:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  78:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
  61              		.loc 1 79 1 is_stmt 0 view .LVU8
  62 002a 03B0     		add	sp, sp, #12
  63              	.LCFI2:
  64              		.cfi_def_cfa_offset 4
  65              		@ sp needed
  66 002c 5DF804FB 		ldr	pc, [sp], #4
  67              	.L4:
  68              		.align	2
  69              	.L3:
  70 0030 00440258 		.word	1476543488
  71              		.cfi_endproc
  72              	.LFE144:
  74              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
  75              		.align	1
  76              		.global	HAL_ETH_MspInit
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  81              	HAL_ETH_MspInit:
  82              	.LVL1:
  83              	.LFB145:
  80:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  81:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
  82:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP Initialization
  83:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
  85:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  86:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
  87:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
  88:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
  84              		.loc 1 88 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 48
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 4


  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88              		.loc 1 88 1 is_stmt 0 view .LVU10
  89 0000 70B5     		push	{r4, r5, r6, lr}
  90              	.LCFI3:
  91              		.cfi_def_cfa_offset 16
  92              		.cfi_offset 4, -16
  93              		.cfi_offset 5, -12
  94              		.cfi_offset 6, -8
  95              		.cfi_offset 14, -4
  96 0002 8CB0     		sub	sp, sp, #48
  97              	.LCFI4:
  98              		.cfi_def_cfa_offset 64
  89:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  99              		.loc 1 89 3 is_stmt 1 view .LVU11
 100              		.loc 1 89 20 is_stmt 0 view .LVU12
 101 0004 0023     		movs	r3, #0
 102 0006 0793     		str	r3, [sp, #28]
 103 0008 0893     		str	r3, [sp, #32]
 104 000a 0993     		str	r3, [sp, #36]
 105 000c 0A93     		str	r3, [sp, #40]
 106 000e 0B93     		str	r3, [sp, #44]
  90:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
 107              		.loc 1 90 3 is_stmt 1 view .LVU13
 108              		.loc 1 90 10 is_stmt 0 view .LVU14
 109 0010 0268     		ldr	r2, [r0]
 110              		.loc 1 90 5 view .LVU15
 111 0012 434B     		ldr	r3, .L9
 112 0014 9A42     		cmp	r2, r3
 113 0016 01D0     		beq	.L8
 114              	.LVL2:
 115              	.L5:
  91:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
  92:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
  93:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
  94:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 0 */
  95:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  96:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_ENABLE();
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
  99:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 104:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 105:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 106:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 107:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 108:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 109:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 110:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 111:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 112:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 113:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 114:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 115:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 116:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 5


 117:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 118:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 119:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 120:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 121:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 122:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 123:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 124:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 125:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 126:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 127:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 128:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 129:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 130:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 131:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 132:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 133:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 134:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 135:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 136:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 137:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 138:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 139:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 140:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 141:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 142:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 143:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 144:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 145:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 1 */
 146:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 147:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 148:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 116              		.loc 1 148 1 view .LVU16
 117 0018 0CB0     		add	sp, sp, #48
 118              	.LCFI5:
 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 16
 121              		@ sp needed
 122 001a 70BD     		pop	{r4, r5, r6, pc}
 123              	.LVL3:
 124              	.L8:
 125              	.LCFI6:
 126              		.cfi_restore_state
  96:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 127              		.loc 1 96 5 is_stmt 1 view .LVU17
 128              	.LBB3:
  96:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 129              		.loc 1 96 5 view .LVU18
  96:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 130              		.loc 1 96 5 view .LVU19
 131 001c 414B     		ldr	r3, .L9+4
 132 001e D3F8D820 		ldr	r2, [r3, #216]
 133 0022 42F40042 		orr	r2, r2, #32768
 134 0026 C3F8D820 		str	r2, [r3, #216]
  96:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 135              		.loc 1 96 5 view .LVU20
 136 002a D3F8D820 		ldr	r2, [r3, #216]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 6


 137 002e 02F40042 		and	r2, r2, #32768
 138 0032 0092     		str	r2, [sp]
  96:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 139              		.loc 1 96 5 view .LVU21
 140 0034 009A     		ldr	r2, [sp]
 141              	.LBE3:
  96:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 142              		.loc 1 96 5 view .LVU22
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 143              		.loc 1 97 5 view .LVU23
 144              	.LBB4:
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 145              		.loc 1 97 5 view .LVU24
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 146              		.loc 1 97 5 view .LVU25
 147 0036 D3F8D820 		ldr	r2, [r3, #216]
 148 003a 42F48032 		orr	r2, r2, #65536
 149 003e C3F8D820 		str	r2, [r3, #216]
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 150              		.loc 1 97 5 view .LVU26
 151 0042 D3F8D820 		ldr	r2, [r3, #216]
 152 0046 02F48032 		and	r2, r2, #65536
 153 004a 0192     		str	r2, [sp, #4]
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 154              		.loc 1 97 5 view .LVU27
 155 004c 019A     		ldr	r2, [sp, #4]
 156              	.LBE4:
  97:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 157              		.loc 1 97 5 view .LVU28
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 158              		.loc 1 98 5 view .LVU29
 159              	.LBB5:
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 160              		.loc 1 98 5 view .LVU30
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 161              		.loc 1 98 5 view .LVU31
 162 004e D3F8D820 		ldr	r2, [r3, #216]
 163 0052 42F40032 		orr	r2, r2, #131072
 164 0056 C3F8D820 		str	r2, [r3, #216]
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 165              		.loc 1 98 5 view .LVU32
 166 005a D3F8D820 		ldr	r2, [r3, #216]
 167 005e 02F40032 		and	r2, r2, #131072
 168 0062 0292     		str	r2, [sp, #8]
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 169              		.loc 1 98 5 view .LVU33
 170 0064 029A     		ldr	r2, [sp, #8]
 171              	.LBE5:
  98:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 172              		.loc 1 98 5 view .LVU34
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 173              		.loc 1 100 5 view .LVU35
 174              	.LBB6:
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 175              		.loc 1 100 5 view .LVU36
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 176              		.loc 1 100 5 view .LVU37
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 7


 177 0066 D3F8E020 		ldr	r2, [r3, #224]
 178 006a 42F00402 		orr	r2, r2, #4
 179 006e C3F8E020 		str	r2, [r3, #224]
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 180              		.loc 1 100 5 view .LVU38
 181 0072 D3F8E020 		ldr	r2, [r3, #224]
 182 0076 02F00402 		and	r2, r2, #4
 183 007a 0392     		str	r2, [sp, #12]
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 184              		.loc 1 100 5 view .LVU39
 185 007c 039A     		ldr	r2, [sp, #12]
 186              	.LBE6:
 100:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 187              		.loc 1 100 5 view .LVU40
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 188              		.loc 1 101 5 view .LVU41
 189              	.LBB7:
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 101 5 view .LVU42
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 191              		.loc 1 101 5 view .LVU43
 192 007e D3F8E020 		ldr	r2, [r3, #224]
 193 0082 42F00102 		orr	r2, r2, #1
 194 0086 C3F8E020 		str	r2, [r3, #224]
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 195              		.loc 1 101 5 view .LVU44
 196 008a D3F8E020 		ldr	r2, [r3, #224]
 197 008e 02F00102 		and	r2, r2, #1
 198 0092 0492     		str	r2, [sp, #16]
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 199              		.loc 1 101 5 view .LVU45
 200 0094 049A     		ldr	r2, [sp, #16]
 201              	.LBE7:
 101:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 202              		.loc 1 101 5 view .LVU46
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 203              		.loc 1 102 5 view .LVU47
 204              	.LBB8:
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 205              		.loc 1 102 5 view .LVU48
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 206              		.loc 1 102 5 view .LVU49
 207 0096 D3F8E020 		ldr	r2, [r3, #224]
 208 009a 42F00202 		orr	r2, r2, #2
 209 009e C3F8E020 		str	r2, [r3, #224]
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 210              		.loc 1 102 5 view .LVU50
 211 00a2 D3F8E020 		ldr	r2, [r3, #224]
 212 00a6 02F00202 		and	r2, r2, #2
 213 00aa 0592     		str	r2, [sp, #20]
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 214              		.loc 1 102 5 view .LVU51
 215 00ac 059A     		ldr	r2, [sp, #20]
 216              	.LBE8:
 102:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 217              		.loc 1 102 5 view .LVU52
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 8


 218              		.loc 1 103 5 view .LVU53
 219              	.LBB9:
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 220              		.loc 1 103 5 view .LVU54
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 221              		.loc 1 103 5 view .LVU55
 222 00ae D3F8E020 		ldr	r2, [r3, #224]
 223 00b2 42F04002 		orr	r2, r2, #64
 224 00b6 C3F8E020 		str	r2, [r3, #224]
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 225              		.loc 1 103 5 view .LVU56
 226 00ba D3F8E030 		ldr	r3, [r3, #224]
 227 00be 03F04003 		and	r3, r3, #64
 228 00c2 0693     		str	r3, [sp, #24]
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 229              		.loc 1 103 5 view .LVU57
 230 00c4 069B     		ldr	r3, [sp, #24]
 231              	.LBE9:
 103:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 232              		.loc 1 103 5 view .LVU58
 115:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 233              		.loc 1 115 5 view .LVU59
 115:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 234              		.loc 1 115 25 is_stmt 0 view .LVU60
 235 00c6 3223     		movs	r3, #50
 236 00c8 0793     		str	r3, [sp, #28]
 116:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 237              		.loc 1 116 5 is_stmt 1 view .LVU61
 116:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 238              		.loc 1 116 26 is_stmt 0 view .LVU62
 239 00ca 0226     		movs	r6, #2
 240 00cc 0896     		str	r6, [sp, #32]
 117:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 241              		.loc 1 117 5 is_stmt 1 view .LVU63
 118:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 242              		.loc 1 118 5 view .LVU64
 119:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 243              		.loc 1 119 5 view .LVU65
 119:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 244              		.loc 1 119 31 is_stmt 0 view .LVU66
 245 00ce 0B25     		movs	r5, #11
 246 00d0 0B95     		str	r5, [sp, #44]
 120:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 247              		.loc 1 120 5 is_stmt 1 view .LVU67
 248 00d2 07A9     		add	r1, sp, #28
 249 00d4 1448     		ldr	r0, .L9+8
 250              	.LVL4:
 120:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 251              		.loc 1 120 5 is_stmt 0 view .LVU68
 252 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 253              	.LVL5:
 122:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 254              		.loc 1 122 5 is_stmt 1 view .LVU69
 122:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 255              		.loc 1 122 25 is_stmt 0 view .LVU70
 256 00da 8623     		movs	r3, #134
 257 00dc 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 9


 123:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 258              		.loc 1 123 5 is_stmt 1 view .LVU71
 123:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 123 26 is_stmt 0 view .LVU72
 260 00de 0896     		str	r6, [sp, #32]
 124:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 261              		.loc 1 124 5 is_stmt 1 view .LVU73
 124:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 262              		.loc 1 124 26 is_stmt 0 view .LVU74
 263 00e0 0024     		movs	r4, #0
 264 00e2 0994     		str	r4, [sp, #36]
 125:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 265              		.loc 1 125 5 is_stmt 1 view .LVU75
 125:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 266              		.loc 1 125 27 is_stmt 0 view .LVU76
 267 00e4 0A94     		str	r4, [sp, #40]
 126:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 268              		.loc 1 126 5 is_stmt 1 view .LVU77
 126:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 269              		.loc 1 126 31 is_stmt 0 view .LVU78
 270 00e6 0B95     		str	r5, [sp, #44]
 127:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 271              		.loc 1 127 5 is_stmt 1 view .LVU79
 272 00e8 07A9     		add	r1, sp, #28
 273 00ea 1048     		ldr	r0, .L9+12
 274 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 275              	.LVL6:
 129:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 276              		.loc 1 129 5 view .LVU80
 129:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 277              		.loc 1 129 25 is_stmt 0 view .LVU81
 278 00f0 4FF40053 		mov	r3, #8192
 279 00f4 0793     		str	r3, [sp, #28]
 130:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 280              		.loc 1 130 5 is_stmt 1 view .LVU82
 130:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 281              		.loc 1 130 26 is_stmt 0 view .LVU83
 282 00f6 0896     		str	r6, [sp, #32]
 131:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 283              		.loc 1 131 5 is_stmt 1 view .LVU84
 131:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 284              		.loc 1 131 26 is_stmt 0 view .LVU85
 285 00f8 0994     		str	r4, [sp, #36]
 132:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 286              		.loc 1 132 5 is_stmt 1 view .LVU86
 132:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 287              		.loc 1 132 27 is_stmt 0 view .LVU87
 288 00fa 0A94     		str	r4, [sp, #40]
 133:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 289              		.loc 1 133 5 is_stmt 1 view .LVU88
 133:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 290              		.loc 1 133 31 is_stmt 0 view .LVU89
 291 00fc 0B95     		str	r5, [sp, #44]
 134:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 292              		.loc 1 134 5 is_stmt 1 view .LVU90
 293 00fe 07A9     		add	r1, sp, #28
 294 0100 0B48     		ldr	r0, .L9+16
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 10


 295 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 296              	.LVL7:
 136:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 297              		.loc 1 136 5 view .LVU91
 136:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 298              		.loc 1 136 25 is_stmt 0 view .LVU92
 299 0106 4FF42053 		mov	r3, #10240
 300 010a 0793     		str	r3, [sp, #28]
 137:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 137 5 is_stmt 1 view .LVU93
 137:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 302              		.loc 1 137 26 is_stmt 0 view .LVU94
 303 010c 0896     		str	r6, [sp, #32]
 138:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304              		.loc 1 138 5 is_stmt 1 view .LVU95
 138:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 305              		.loc 1 138 26 is_stmt 0 view .LVU96
 306 010e 0994     		str	r4, [sp, #36]
 139:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 307              		.loc 1 139 5 is_stmt 1 view .LVU97
 139:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 308              		.loc 1 139 27 is_stmt 0 view .LVU98
 309 0110 0A94     		str	r4, [sp, #40]
 140:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 310              		.loc 1 140 5 is_stmt 1 view .LVU99
 140:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 311              		.loc 1 140 31 is_stmt 0 view .LVU100
 312 0112 0B95     		str	r5, [sp, #44]
 141:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 313              		.loc 1 141 5 is_stmt 1 view .LVU101
 314 0114 07A9     		add	r1, sp, #28
 315 0116 0748     		ldr	r0, .L9+20
 316 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 317              	.LVL8:
 318              		.loc 1 148 1 is_stmt 0 view .LVU102
 319 011c 7CE7     		b	.L5
 320              	.L10:
 321 011e 00BF     		.align	2
 322              	.L9:
 323 0120 00800240 		.word	1073905664
 324 0124 00440258 		.word	1476543488
 325 0128 00080258 		.word	1476528128
 326 012c 00000258 		.word	1476526080
 327 0130 00040258 		.word	1476527104
 328 0134 00180258 		.word	1476532224
 329              		.cfi_endproc
 330              	.LFE145:
 332              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 333              		.align	1
 334              		.global	HAL_ETH_MspDeInit
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 339              	HAL_ETH_MspDeInit:
 340              	.LVL9:
 341              	.LFB146:
 149:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 11


 150:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 151:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP De-Initialization
 152:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 153:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
 154:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 155:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 156:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* heth)
 157:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 342              		.loc 1 157 1 is_stmt 1 view -0
 343              		.cfi_startproc
 344              		@ args = 0, pretend = 0, frame = 0
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346              		.loc 1 157 1 is_stmt 0 view .LVU104
 347 0000 08B5     		push	{r3, lr}
 348              	.LCFI7:
 349              		.cfi_def_cfa_offset 8
 350              		.cfi_offset 3, -8
 351              		.cfi_offset 14, -4
 158:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
 352              		.loc 1 158 3 is_stmt 1 view .LVU105
 353              		.loc 1 158 10 is_stmt 0 view .LVU106
 354 0002 0268     		ldr	r2, [r0]
 355              		.loc 1 158 5 view .LVU107
 356 0004 144B     		ldr	r3, .L15
 357 0006 9A42     		cmp	r2, r3
 358 0008 00D0     		beq	.L14
 359              	.LVL10:
 360              	.L11:
 159:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 160:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 161:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 162:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 0 */
 163:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 164:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_DISABLE();
 165:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 166:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 167:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 168:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 169:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 170:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 171:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 172:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 173:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 174:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 175:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 176:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 177:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 178:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 179:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5);
 180:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 181:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7);
 182:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 183:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13);
 184:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 185:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_11|GPIO_PIN_13);
 186:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 187:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 12


 188:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 189:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 1 */
 190:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 191:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 192:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 361              		.loc 1 192 1 view .LVU108
 362 000a 08BD     		pop	{r3, pc}
 363              	.LVL11:
 364              	.L14:
 164:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 365              		.loc 1 164 5 is_stmt 1 view .LVU109
 366 000c 134B     		ldr	r3, .L15+4
 367 000e D3F8D820 		ldr	r2, [r3, #216]
 368 0012 22F40042 		bic	r2, r2, #32768
 369 0016 C3F8D820 		str	r2, [r3, #216]
 165:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 370              		.loc 1 165 5 view .LVU110
 371 001a D3F8D820 		ldr	r2, [r3, #216]
 372 001e 22F48032 		bic	r2, r2, #65536
 373 0022 C3F8D820 		str	r2, [r3, #216]
 166:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 374              		.loc 1 166 5 view .LVU111
 375 0026 D3F8D820 		ldr	r2, [r3, #216]
 376 002a 22F40032 		bic	r2, r2, #131072
 377 002e C3F8D820 		str	r2, [r3, #216]
 179:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 378              		.loc 1 179 5 view .LVU112
 379 0032 3221     		movs	r1, #50
 380 0034 0A48     		ldr	r0, .L15+8
 381              	.LVL12:
 179:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 382              		.loc 1 179 5 is_stmt 0 view .LVU113
 383 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 384              	.LVL13:
 181:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 385              		.loc 1 181 5 is_stmt 1 view .LVU114
 386 003a 8621     		movs	r1, #134
 387 003c 0948     		ldr	r0, .L15+12
 388 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 389              	.LVL14:
 183:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 390              		.loc 1 183 5 view .LVU115
 391 0042 4FF40051 		mov	r1, #8192
 392 0046 0848     		ldr	r0, .L15+16
 393 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 394              	.LVL15:
 185:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 395              		.loc 1 185 5 view .LVU116
 396 004c 4FF42051 		mov	r1, #10240
 397 0050 0648     		ldr	r0, .L15+20
 398 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 399              	.LVL16:
 400              		.loc 1 192 1 is_stmt 0 view .LVU117
 401 0056 D8E7     		b	.L11
 402              	.L16:
 403              		.align	2
 404              	.L15:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 13


 405 0058 00800240 		.word	1073905664
 406 005c 00440258 		.word	1476543488
 407 0060 00080258 		.word	1476528128
 408 0064 00000258 		.word	1476526080
 409 0068 00040258 		.word	1476527104
 410 006c 00180258 		.word	1476532224
 411              		.cfi_endproc
 412              	.LFE146:
 414              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 415              		.align	1
 416              		.global	HAL_RTC_MspInit
 417              		.syntax unified
 418              		.thumb
 419              		.thumb_func
 421              	HAL_RTC_MspInit:
 422              	.LVL17:
 423              	.LFB147:
 193:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 194:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 195:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief RTC MSP Initialization
 196:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 197:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 198:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 199:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 200:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 201:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 424              		.loc 1 201 1 is_stmt 1 view -0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 192
 427              		@ frame_needed = 0, uses_anonymous_args = 0
 428              		.loc 1 201 1 is_stmt 0 view .LVU119
 429 0000 10B5     		push	{r4, lr}
 430              	.LCFI8:
 431              		.cfi_def_cfa_offset 8
 432              		.cfi_offset 4, -8
 433              		.cfi_offset 14, -4
 434 0002 B0B0     		sub	sp, sp, #192
 435              	.LCFI9:
 436              		.cfi_def_cfa_offset 200
 437 0004 0446     		mov	r4, r0
 202:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 438              		.loc 1 202 3 is_stmt 1 view .LVU120
 439              		.loc 1 202 28 is_stmt 0 view .LVU121
 440 0006 C022     		movs	r2, #192
 441 0008 0021     		movs	r1, #0
 442 000a 6846     		mov	r0, sp
 443              	.LVL18:
 444              		.loc 1 202 28 view .LVU122
 445 000c FFF7FEFF 		bl	memset
 446              	.LVL19:
 203:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 447              		.loc 1 203 3 is_stmt 1 view .LVU123
 448              		.loc 1 203 10 is_stmt 0 view .LVU124
 449 0010 2268     		ldr	r2, [r4]
 450              		.loc 1 203 5 view .LVU125
 451 0012 0D4B     		ldr	r3, .L23
 452 0014 9A42     		cmp	r2, r3
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 14


 453 0016 01D0     		beq	.L21
 454              	.L17:
 204:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 205:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 206:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 207:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 208:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 209:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 210:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
 211:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 212:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 213:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 214:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 215:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 216:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 217:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 218:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 219:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 220:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 221:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 222:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 223:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 224:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 225:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 455              		.loc 1 225 1 view .LVU126
 456 0018 30B0     		add	sp, sp, #192
 457              	.LCFI10:
 458              		.cfi_remember_state
 459              		.cfi_def_cfa_offset 8
 460              		@ sp needed
 461 001a 10BD     		pop	{r4, pc}
 462              	.LVL20:
 463              	.L21:
 464              	.LCFI11:
 465              		.cfi_restore_state
 211:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 466              		.loc 1 211 5 is_stmt 1 view .LVU127
 211:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 467              		.loc 1 211 46 is_stmt 0 view .LVU128
 468 001c 4FF48002 		mov	r2, #4194304
 469 0020 0023     		movs	r3, #0
 470 0022 CDE90023 		strd	r2, [sp]
 212:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 471              		.loc 1 212 5 is_stmt 1 view .LVU129
 212:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 472              		.loc 1 212 43 is_stmt 0 view .LVU130
 473 0026 4FF40073 		mov	r3, #512
 474 002a 2D93     		str	r3, [sp, #180]
 213:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 475              		.loc 1 213 5 is_stmt 1 view .LVU131
 213:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 476              		.loc 1 213 9 is_stmt 0 view .LVU132
 477 002c 6846     		mov	r0, sp
 478 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 479              	.LVL21:
 213:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 480              		.loc 1 213 8 view .LVU133
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 15


 481 0032 28B9     		cbnz	r0, .L22
 482              	.L19:
 219:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 483              		.loc 1 219 5 is_stmt 1 view .LVU134
 484 0034 054A     		ldr	r2, .L23+4
 485 0036 136F     		ldr	r3, [r2, #112]
 486 0038 43F40043 		orr	r3, r3, #32768
 487 003c 1367     		str	r3, [r2, #112]
 488              		.loc 1 225 1 is_stmt 0 view .LVU135
 489 003e EBE7     		b	.L17
 490              	.L22:
 215:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 491              		.loc 1 215 7 is_stmt 1 view .LVU136
 492 0040 FFF7FEFF 		bl	Error_Handler
 493              	.LVL22:
 494 0044 F6E7     		b	.L19
 495              	.L24:
 496 0046 00BF     		.align	2
 497              	.L23:
 498 0048 00400058 		.word	1476411392
 499 004c 00440258 		.word	1476543488
 500              		.cfi_endproc
 501              	.LFE147:
 503              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 504              		.align	1
 505              		.global	HAL_RTC_MspDeInit
 506              		.syntax unified
 507              		.thumb
 508              		.thumb_func
 510              	HAL_RTC_MspDeInit:
 511              	.LVL23:
 512              	.LFB148:
 226:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 227:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 228:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 229:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 230:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 231:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 232:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 233:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 234:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 513              		.loc 1 234 1 view -0
 514              		.cfi_startproc
 515              		@ args = 0, pretend = 0, frame = 0
 516              		@ frame_needed = 0, uses_anonymous_args = 0
 517              		@ link register save eliminated.
 235:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 518              		.loc 1 235 3 view .LVU138
 519              		.loc 1 235 10 is_stmt 0 view .LVU139
 520 0000 0268     		ldr	r2, [r0]
 521              		.loc 1 235 5 view .LVU140
 522 0002 054B     		ldr	r3, .L28
 523 0004 9A42     		cmp	r2, r3
 524 0006 00D0     		beq	.L27
 525              	.L25:
 236:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 237:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 16


 238:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 239:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 240:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 241:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 242:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 243:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 244:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 245:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 246:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 247:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 526              		.loc 1 247 1 view .LVU141
 527 0008 7047     		bx	lr
 528              	.L27:
 241:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 529              		.loc 1 241 5 is_stmt 1 view .LVU142
 530 000a 044A     		ldr	r2, .L28+4
 531 000c 136F     		ldr	r3, [r2, #112]
 532 000e 23F40043 		bic	r3, r3, #32768
 533 0012 1367     		str	r3, [r2, #112]
 534              		.loc 1 247 1 is_stmt 0 view .LVU143
 535 0014 F8E7     		b	.L25
 536              	.L29:
 537 0016 00BF     		.align	2
 538              	.L28:
 539 0018 00400058 		.word	1476411392
 540 001c 00440258 		.word	1476543488
 541              		.cfi_endproc
 542              	.LFE148:
 544              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 545              		.align	1
 546              		.global	HAL_UART_MspInit
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 551              	HAL_UART_MspInit:
 552              	.LVL24:
 553              	.LFB149:
 248:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 249:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 250:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
 251:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 252:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 253:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 254:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 255:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 256:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 554              		.loc 1 256 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 224
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		.loc 1 256 1 is_stmt 0 view .LVU145
 559 0000 10B5     		push	{r4, lr}
 560              	.LCFI12:
 561              		.cfi_def_cfa_offset 8
 562              		.cfi_offset 4, -8
 563              		.cfi_offset 14, -4
 564 0002 B8B0     		sub	sp, sp, #224
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 17


 565              	.LCFI13:
 566              		.cfi_def_cfa_offset 232
 567 0004 0446     		mov	r4, r0
 257:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 568              		.loc 1 257 3 is_stmt 1 view .LVU146
 569              		.loc 1 257 20 is_stmt 0 view .LVU147
 570 0006 0021     		movs	r1, #0
 571 0008 3391     		str	r1, [sp, #204]
 572 000a 3491     		str	r1, [sp, #208]
 573 000c 3591     		str	r1, [sp, #212]
 574 000e 3691     		str	r1, [sp, #216]
 575 0010 3791     		str	r1, [sp, #220]
 258:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 576              		.loc 1 258 3 is_stmt 1 view .LVU148
 577              		.loc 1 258 28 is_stmt 0 view .LVU149
 578 0012 C022     		movs	r2, #192
 579 0014 02A8     		add	r0, sp, #8
 580              	.LVL25:
 581              		.loc 1 258 28 view .LVU150
 582 0016 FFF7FEFF 		bl	memset
 583              	.LVL26:
 259:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 584              		.loc 1 259 3 is_stmt 1 view .LVU151
 585              		.loc 1 259 11 is_stmt 0 view .LVU152
 586 001a 2268     		ldr	r2, [r4]
 587              		.loc 1 259 5 view .LVU153
 588 001c 1B4B     		ldr	r3, .L36
 589 001e 9A42     		cmp	r2, r3
 590 0020 01D0     		beq	.L34
 591              	.L30:
 260:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 261:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 262:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 263:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 264:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 265:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 266:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
 267:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 268:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 269:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 270:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 271:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 272:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 273:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 274:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 275:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 276:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 277:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 278:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 279:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 280:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 281:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 282:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 283:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 284:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 285:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 286:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 18


 287:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 288:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 289:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 290:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 291:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 292:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 293:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 294:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 592              		.loc 1 294 1 view .LVU154
 593 0022 38B0     		add	sp, sp, #224
 594              	.LCFI14:
 595              		.cfi_remember_state
 596              		.cfi_def_cfa_offset 8
 597              		@ sp needed
 598 0024 10BD     		pop	{r4, pc}
 599              	.LVL27:
 600              	.L34:
 601              	.LCFI15:
 602              		.cfi_restore_state
 267:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 603              		.loc 1 267 5 is_stmt 1 view .LVU155
 267:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 604              		.loc 1 267 46 is_stmt 0 view .LVU156
 605 0026 0222     		movs	r2, #2
 606 0028 0023     		movs	r3, #0
 607 002a CDE90223 		strd	r2, [sp, #8]
 268:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 608              		.loc 1 268 5 is_stmt 1 view .LVU157
 269:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 609              		.loc 1 269 5 view .LVU158
 269:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 610              		.loc 1 269 9 is_stmt 0 view .LVU159
 611 002e 02A8     		add	r0, sp, #8
 612 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 613              	.LVL28:
 269:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 614              		.loc 1 269 8 view .LVU160
 615 0034 38BB     		cbnz	r0, .L35
 616              	.L32:
 275:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 617              		.loc 1 275 5 is_stmt 1 view .LVU161
 618              	.LBB10:
 275:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 619              		.loc 1 275 5 view .LVU162
 275:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 620              		.loc 1 275 5 view .LVU163
 621 0036 164B     		ldr	r3, .L36+4
 622 0038 D3F8E820 		ldr	r2, [r3, #232]
 623 003c 42F48022 		orr	r2, r2, #262144
 624 0040 C3F8E820 		str	r2, [r3, #232]
 275:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 625              		.loc 1 275 5 view .LVU164
 626 0044 D3F8E820 		ldr	r2, [r3, #232]
 627 0048 02F48022 		and	r2, r2, #262144
 628 004c 0092     		str	r2, [sp]
 275:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 629              		.loc 1 275 5 view .LVU165
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 19


 630 004e 009A     		ldr	r2, [sp]
 631              	.LBE10:
 275:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 632              		.loc 1 275 5 view .LVU166
 277:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 633              		.loc 1 277 5 view .LVU167
 634              	.LBB11:
 277:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 635              		.loc 1 277 5 view .LVU168
 277:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 636              		.loc 1 277 5 view .LVU169
 637 0050 D3F8E020 		ldr	r2, [r3, #224]
 638 0054 42F00802 		orr	r2, r2, #8
 639 0058 C3F8E020 		str	r2, [r3, #224]
 277:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 640              		.loc 1 277 5 view .LVU170
 641 005c D3F8E030 		ldr	r3, [r3, #224]
 642 0060 03F00803 		and	r3, r3, #8
 643 0064 0193     		str	r3, [sp, #4]
 277:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 644              		.loc 1 277 5 view .LVU171
 645 0066 019B     		ldr	r3, [sp, #4]
 646              	.LBE11:
 277:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 647              		.loc 1 277 5 view .LVU172
 282:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 648              		.loc 1 282 5 view .LVU173
 282:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 649              		.loc 1 282 25 is_stmt 0 view .LVU174
 650 0068 4FF44073 		mov	r3, #768
 651 006c 3393     		str	r3, [sp, #204]
 283:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 652              		.loc 1 283 5 is_stmt 1 view .LVU175
 283:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 653              		.loc 1 283 26 is_stmt 0 view .LVU176
 654 006e 0223     		movs	r3, #2
 655 0070 3493     		str	r3, [sp, #208]
 284:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 656              		.loc 1 284 5 is_stmt 1 view .LVU177
 284:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 657              		.loc 1 284 26 is_stmt 0 view .LVU178
 658 0072 0023     		movs	r3, #0
 659 0074 3593     		str	r3, [sp, #212]
 285:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 660              		.loc 1 285 5 is_stmt 1 view .LVU179
 285:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 661              		.loc 1 285 27 is_stmt 0 view .LVU180
 662 0076 3693     		str	r3, [sp, #216]
 286:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 663              		.loc 1 286 5 is_stmt 1 view .LVU181
 286:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 664              		.loc 1 286 31 is_stmt 0 view .LVU182
 665 0078 0723     		movs	r3, #7
 666 007a 3793     		str	r3, [sp, #220]
 287:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 667              		.loc 1 287 5 is_stmt 1 view .LVU183
 668 007c 33A9     		add	r1, sp, #204
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 20


 669 007e 0548     		ldr	r0, .L36+8
 670 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 671              	.LVL29:
 672              		.loc 1 294 1 is_stmt 0 view .LVU184
 673 0084 CDE7     		b	.L30
 674              	.L35:
 271:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 675              		.loc 1 271 7 is_stmt 1 view .LVU185
 676 0086 FFF7FEFF 		bl	Error_Handler
 677              	.LVL30:
 678 008a D4E7     		b	.L32
 679              	.L37:
 680              		.align	2
 681              	.L36:
 682 008c 00480040 		.word	1073760256
 683 0090 00440258 		.word	1476543488
 684 0094 000C0258 		.word	1476529152
 685              		.cfi_endproc
 686              	.LFE149:
 688              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 689              		.align	1
 690              		.global	HAL_UART_MspDeInit
 691              		.syntax unified
 692              		.thumb
 693              		.thumb_func
 695              	HAL_UART_MspDeInit:
 696              	.LVL31:
 697              	.LFB150:
 295:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 296:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 297:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 298:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 299:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 300:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 301:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 302:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 303:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 698              		.loc 1 303 1 view -0
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 0
 701              		@ frame_needed = 0, uses_anonymous_args = 0
 702              		.loc 1 303 1 is_stmt 0 view .LVU187
 703 0000 08B5     		push	{r3, lr}
 704              	.LCFI16:
 705              		.cfi_def_cfa_offset 8
 706              		.cfi_offset 3, -8
 707              		.cfi_offset 14, -4
 304:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 708              		.loc 1 304 3 is_stmt 1 view .LVU188
 709              		.loc 1 304 11 is_stmt 0 view .LVU189
 710 0002 0268     		ldr	r2, [r0]
 711              		.loc 1 304 5 view .LVU190
 712 0004 084B     		ldr	r3, .L42
 713 0006 9A42     		cmp	r2, r3
 714 0008 00D0     		beq	.L41
 715              	.LVL32:
 716              	.L38:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 21


 305:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 306:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 307:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 308:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 309:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 310:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 311:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 312:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 313:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 314:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 315:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 316:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, STLINK_RX_Pin|STLINK_TX_Pin);
 317:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 318:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 319:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 320:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 321:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 322:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 323:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 717              		.loc 1 323 1 view .LVU191
 718 000a 08BD     		pop	{r3, pc}
 719              	.LVL33:
 720              	.L41:
 310:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 721              		.loc 1 310 5 is_stmt 1 view .LVU192
 722 000c 074A     		ldr	r2, .L42+4
 723 000e D2F8E830 		ldr	r3, [r2, #232]
 724 0012 23F48023 		bic	r3, r3, #262144
 725 0016 C2F8E830 		str	r3, [r2, #232]
 316:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 726              		.loc 1 316 5 view .LVU193
 727 001a 4FF44071 		mov	r1, #768
 728 001e 0448     		ldr	r0, .L42+8
 729              	.LVL34:
 316:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 730              		.loc 1 316 5 is_stmt 0 view .LVU194
 731 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 732              	.LVL35:
 733              		.loc 1 323 1 view .LVU195
 734 0024 F1E7     		b	.L38
 735              	.L43:
 736 0026 00BF     		.align	2
 737              	.L42:
 738 0028 00480040 		.word	1073760256
 739 002c 00440258 		.word	1476543488
 740 0030 000C0258 		.word	1476529152
 741              		.cfi_endproc
 742              	.LFE150:
 744              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 745              		.align	1
 746              		.global	HAL_PCD_MspInit
 747              		.syntax unified
 748              		.thumb
 749              		.thumb_func
 751              	HAL_PCD_MspInit:
 752              	.LVL36:
 753              	.LFB151:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 22


 324:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 325:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 326:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief PCD MSP Initialization
 327:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 328:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 329:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 330:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 331:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 332:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 754              		.loc 1 332 1 is_stmt 1 view -0
 755              		.cfi_startproc
 756              		@ args = 0, pretend = 0, frame = 224
 757              		@ frame_needed = 0, uses_anonymous_args = 0
 758              		.loc 1 332 1 is_stmt 0 view .LVU197
 759 0000 70B5     		push	{r4, r5, r6, lr}
 760              	.LCFI17:
 761              		.cfi_def_cfa_offset 16
 762              		.cfi_offset 4, -16
 763              		.cfi_offset 5, -12
 764              		.cfi_offset 6, -8
 765              		.cfi_offset 14, -4
 766 0002 B8B0     		sub	sp, sp, #224
 767              	.LCFI18:
 768              		.cfi_def_cfa_offset 240
 769 0004 0446     		mov	r4, r0
 333:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 770              		.loc 1 333 3 is_stmt 1 view .LVU198
 771              		.loc 1 333 20 is_stmt 0 view .LVU199
 772 0006 0021     		movs	r1, #0
 773 0008 3391     		str	r1, [sp, #204]
 774 000a 3491     		str	r1, [sp, #208]
 775 000c 3591     		str	r1, [sp, #212]
 776 000e 3691     		str	r1, [sp, #216]
 777 0010 3791     		str	r1, [sp, #220]
 334:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 778              		.loc 1 334 3 is_stmt 1 view .LVU200
 779              		.loc 1 334 28 is_stmt 0 view .LVU201
 780 0012 C022     		movs	r2, #192
 781 0014 02A8     		add	r0, sp, #8
 782              	.LVL37:
 783              		.loc 1 334 28 view .LVU202
 784 0016 FFF7FEFF 		bl	memset
 785              	.LVL38:
 335:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 786              		.loc 1 335 3 is_stmt 1 view .LVU203
 787              		.loc 1 335 10 is_stmt 0 view .LVU204
 788 001a 2268     		ldr	r2, [r4]
 789              		.loc 1 335 5 view .LVU205
 790 001c 244B     		ldr	r3, .L50
 791 001e 9A42     		cmp	r2, r3
 792 0020 01D0     		beq	.L48
 793              	.LVL39:
 794              	.L44:
 336:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 337:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 338:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 339:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 23


 340:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 341:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 342:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
 343:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 344:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 345:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 346:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 347:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 348:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 349:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 350:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /** Enable USB Voltage detector
 351:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   */
 352:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_PWREx_EnableUSBVoltageDetector();
 353:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 354:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 355:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 356:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 357:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 358:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 359:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 360:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 361:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 362:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 363:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 364:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 365:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 366:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 367:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 368:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 369:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 370:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 371:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 372:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 373:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 374:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 375:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 376:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 377:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 378:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 379:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 380:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 795              		.loc 1 380 1 view .LVU206
 796 0022 38B0     		add	sp, sp, #224
 797              	.LCFI19:
 798              		.cfi_remember_state
 799              		.cfi_def_cfa_offset 16
 800              		@ sp needed
 801 0024 70BD     		pop	{r4, r5, r6, pc}
 802              	.LVL40:
 803              	.L48:
 804              	.LCFI20:
 805              		.cfi_restore_state
 343:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 806              		.loc 1 343 5 is_stmt 1 view .LVU207
 343:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 807              		.loc 1 343 46 is_stmt 0 view .LVU208
 808 0026 4FF48022 		mov	r2, #262144
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 24


 809 002a 0023     		movs	r3, #0
 810 002c CDE90223 		strd	r2, [sp, #8]
 344:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 811              		.loc 1 344 5 is_stmt 1 view .LVU209
 344:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 812              		.loc 1 344 43 is_stmt 0 view .LVU210
 813 0030 4FF48013 		mov	r3, #1048576
 814 0034 2493     		str	r3, [sp, #144]
 345:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 815              		.loc 1 345 5 is_stmt 1 view .LVU211
 345:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 816              		.loc 1 345 9 is_stmt 0 view .LVU212
 817 0036 02A8     		add	r0, sp, #8
 818 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 819              	.LVL41:
 345:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     {
 820              		.loc 1 345 8 view .LVU213
 821 003c 0028     		cmp	r0, #0
 822 003e 33D1     		bne	.L49
 823              	.L46:
 352:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 824              		.loc 1 352 5 is_stmt 1 view .LVU214
 825 0040 FFF7FEFF 		bl	HAL_PWREx_EnableUSBVoltageDetector
 826              	.LVL42:
 354:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 827              		.loc 1 354 5 view .LVU215
 828              	.LBB12:
 354:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 829              		.loc 1 354 5 view .LVU216
 354:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 830              		.loc 1 354 5 view .LVU217
 831 0044 1B4C     		ldr	r4, .L50+4
 832              	.LVL43:
 354:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 833              		.loc 1 354 5 is_stmt 0 view .LVU218
 834 0046 D4F8E030 		ldr	r3, [r4, #224]
 835 004a 43F00103 		orr	r3, r3, #1
 836 004e C4F8E030 		str	r3, [r4, #224]
 354:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 837              		.loc 1 354 5 is_stmt 1 view .LVU219
 838 0052 D4F8E030 		ldr	r3, [r4, #224]
 839 0056 03F00103 		and	r3, r3, #1
 840 005a 0093     		str	r3, [sp]
 354:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 841              		.loc 1 354 5 view .LVU220
 842 005c 009B     		ldr	r3, [sp]
 843              	.LBE12:
 354:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 844              		.loc 1 354 5 view .LVU221
 361:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 845              		.loc 1 361 5 view .LVU222
 361:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 846              		.loc 1 361 25 is_stmt 0 view .LVU223
 847 005e 4FF4C853 		mov	r3, #6400
 848 0062 3393     		str	r3, [sp, #204]
 362:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 849              		.loc 1 362 5 is_stmt 1 view .LVU224
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 25


 362:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 850              		.loc 1 362 26 is_stmt 0 view .LVU225
 851 0064 0223     		movs	r3, #2
 852 0066 3493     		str	r3, [sp, #208]
 363:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 853              		.loc 1 363 5 is_stmt 1 view .LVU226
 363:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 854              		.loc 1 363 26 is_stmt 0 view .LVU227
 855 0068 0025     		movs	r5, #0
 856 006a 3595     		str	r5, [sp, #212]
 364:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 857              		.loc 1 364 5 is_stmt 1 view .LVU228
 364:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 858              		.loc 1 364 27 is_stmt 0 view .LVU229
 859 006c 3695     		str	r5, [sp, #216]
 365:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 860              		.loc 1 365 5 is_stmt 1 view .LVU230
 365:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 861              		.loc 1 365 31 is_stmt 0 view .LVU231
 862 006e 0A23     		movs	r3, #10
 863 0070 3793     		str	r3, [sp, #220]
 366:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 864              		.loc 1 366 5 is_stmt 1 view .LVU232
 865 0072 114E     		ldr	r6, .L50+8
 866 0074 33A9     		add	r1, sp, #204
 867 0076 3046     		mov	r0, r6
 868 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 869              	.LVL44:
 368:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 870              		.loc 1 368 5 view .LVU233
 368:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 871              		.loc 1 368 25 is_stmt 0 view .LVU234
 872 007c 4FF40073 		mov	r3, #512
 873 0080 3393     		str	r3, [sp, #204]
 369:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 874              		.loc 1 369 5 is_stmt 1 view .LVU235
 369:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 875              		.loc 1 369 26 is_stmt 0 view .LVU236
 876 0082 3495     		str	r5, [sp, #208]
 370:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 877              		.loc 1 370 5 is_stmt 1 view .LVU237
 370:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 878              		.loc 1 370 26 is_stmt 0 view .LVU238
 879 0084 3595     		str	r5, [sp, #212]
 371:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 880              		.loc 1 371 5 is_stmt 1 view .LVU239
 881 0086 33A9     		add	r1, sp, #204
 882 0088 3046     		mov	r0, r6
 883 008a FFF7FEFF 		bl	HAL_GPIO_Init
 884              	.LVL45:
 374:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 885              		.loc 1 374 5 view .LVU240
 886              	.LBB13:
 374:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 887              		.loc 1 374 5 view .LVU241
 374:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 888              		.loc 1 374 5 view .LVU242
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 26


 889 008e D4F8D830 		ldr	r3, [r4, #216]
 890 0092 43F00063 		orr	r3, r3, #134217728
 891 0096 C4F8D830 		str	r3, [r4, #216]
 374:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 892              		.loc 1 374 5 view .LVU243
 893 009a D4F8D830 		ldr	r3, [r4, #216]
 894 009e 03F00063 		and	r3, r3, #134217728
 895 00a2 0193     		str	r3, [sp, #4]
 374:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 896              		.loc 1 374 5 view .LVU244
 897 00a4 019B     		ldr	r3, [sp, #4]
 898              	.LBE13:
 374:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 899              		.loc 1 374 5 view .LVU245
 900              		.loc 1 380 1 is_stmt 0 view .LVU246
 901 00a6 BCE7     		b	.L44
 902              	.LVL46:
 903              	.L49:
 347:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     }
 904              		.loc 1 347 7 is_stmt 1 view .LVU247
 905 00a8 FFF7FEFF 		bl	Error_Handler
 906              	.LVL47:
 907 00ac C8E7     		b	.L46
 908              	.L51:
 909 00ae 00BF     		.align	2
 910              	.L50:
 911 00b0 00000840 		.word	1074266112
 912 00b4 00440258 		.word	1476543488
 913 00b8 00000258 		.word	1476526080
 914              		.cfi_endproc
 915              	.LFE151:
 917              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 918              		.align	1
 919              		.global	HAL_PCD_MspDeInit
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 924              	HAL_PCD_MspDeInit:
 925              	.LVL48:
 926              	.LFB152:
 381:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 382:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** /**
 383:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 384:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 385:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 386:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 387:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** */
 388:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 389:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** {
 927              		.loc 1 389 1 view -0
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 0
 930              		@ frame_needed = 0, uses_anonymous_args = 0
 931              		.loc 1 389 1 is_stmt 0 view .LVU249
 932 0000 08B5     		push	{r3, lr}
 933              	.LCFI21:
 934              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 27


 935              		.cfi_offset 3, -8
 936              		.cfi_offset 14, -4
 390:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 937              		.loc 1 390 3 is_stmt 1 view .LVU250
 938              		.loc 1 390 10 is_stmt 0 view .LVU251
 939 0002 0268     		ldr	r2, [r0]
 940              		.loc 1 390 5 view .LVU252
 941 0004 084B     		ldr	r3, .L56
 942 0006 9A42     		cmp	r2, r3
 943 0008 00D0     		beq	.L55
 944              	.LVL49:
 945              	.L52:
 391:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   {
 392:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 393:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 394:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 395:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 396:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 397:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 398:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 399:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 400:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 401:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 402:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 403:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     */
 404:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12);
 405:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 406:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 407:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 408:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 409:../../CM7/Core/Src/stm32h7xx_hal_msp.c ****   }
 410:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 411:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** }
 946              		.loc 1 411 1 view .LVU253
 947 000a 08BD     		pop	{r3, pc}
 948              	.LVL50:
 949              	.L55:
 396:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 950              		.loc 1 396 5 is_stmt 1 view .LVU254
 951 000c 074A     		ldr	r2, .L56+4
 952 000e D2F8D830 		ldr	r3, [r2, #216]
 953 0012 23F00063 		bic	r3, r3, #134217728
 954 0016 C2F8D830 		str	r3, [r2, #216]
 404:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 955              		.loc 1 404 5 view .LVU255
 956 001a 4FF4D851 		mov	r1, #6912
 957 001e 0448     		ldr	r0, .L56+8
 958              	.LVL51:
 404:../../CM7/Core/Src/stm32h7xx_hal_msp.c **** 
 959              		.loc 1 404 5 is_stmt 0 view .LVU256
 960 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 961              	.LVL52:
 962              		.loc 1 411 1 view .LVU257
 963 0024 F1E7     		b	.L52
 964              	.L57:
 965 0026 00BF     		.align	2
 966              	.L56:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 28


 967 0028 00000840 		.word	1074266112
 968 002c 00440258 		.word	1476543488
 969 0030 00000258 		.word	1476526080
 970              		.cfi_endproc
 971              	.LFE152:
 973              		.text
 974              	.Letext0:
 975              		.file 2 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 976              		.file 3 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 977              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 978              		.file 5 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 979              		.file 6 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 980              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 981              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 982              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 983              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rtc.h"
 984              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 985              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
 986              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pcd.h"
 987              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 988              		.file 15 "../../CM7/Core/Inc/main.h"
 989              		.file 16 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 990              		.file 17 "<built-in>"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:70     .text.HAL_MspInit:00000030 $d
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:75     .text.HAL_ETH_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:81     .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:323    .text.HAL_ETH_MspInit:00000120 $d
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:333    .text.HAL_ETH_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:339    .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:405    .text.HAL_ETH_MspDeInit:00000058 $d
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:415    .text.HAL_RTC_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:421    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:498    .text.HAL_RTC_MspInit:00000048 $d
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:504    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:510    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:539    .text.HAL_RTC_MspDeInit:00000018 $d
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:545    .text.HAL_UART_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:551    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:682    .text.HAL_UART_MspInit:0000008c $d
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:689    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:695    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:738    .text.HAL_UART_MspDeInit:00000028 $d
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:745    .text.HAL_PCD_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:751    .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:911    .text.HAL_PCD_MspInit:000000b0 $d
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:918    .text.HAL_PCD_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:924    .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
C:\Users\gigig\AppData\Local\Temp\cc4NdNx6.s:967    .text.HAL_PCD_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_PWREx_EnableUSBVoltageDetector
