// Seed: 3214239527
module module_0;
  wire id_1;
  supply1 id_2;
  wire id_3 = id_1;
  module_2();
  always @(1) begin
    assert (1);
  end
  assign id_2 = 1;
  tri1 id_4 = 1;
  assign id_1 = id_3;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = id_3;
  module_0();
  task automatic id_5;
    begin
      id_1 = id_2;
    end
  endtask
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
