// Seed: 2459666393
module module_0 (
    input wire id_0,
    output wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input wand id_6,
    input supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    output tri id_10,
    input supply0 id_11
);
  wire id_13;
  ;
  assign module_1.id_4 = 0;
endmodule
program module_1 #(
    parameter id_10 = 32'd48,
    parameter id_15 = 32'd72,
    parameter id_19 = 32'd59,
    parameter id_4  = 32'd9
) (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2
    , id_17,
    input tri id_3,
    output supply0 _id_4,
    output tri1 id_5,
    input wand id_6,
    output uwire id_7,
    input supply0 id_8,
    input wire id_9,
    output tri0 _id_10,
    output tri id_11,
    input wand id_12,
    input tri1 id_13[id_4  ==  1 : 1  -  -1],
    output uwire id_14,
    input supply1 _id_15[1 : 1 'h0]
);
  wire id_18, _id_19;
  always $clog2(58);
  ;
  wire id_20;
  wire id_21, id_22;
  wire [1 : id_15] id_23;
  assign id_23 = id_21;
  wire [-1 : id_19] id_24, id_25;
  logic id_26;
  wire  id_27;
  wire id_28, id_29, id_30;
  assign id_11 = id_6;
  wire id_31;
  assign id_19 = id_18;
  wire id_32[-1  &  id_10 : 1], id_33;
  wire  id_34;
  logic id_35;
  ;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_3,
      id_6,
      id_9,
      id_9,
      id_3,
      id_8,
      id_7,
      id_13,
      id_11,
      id_9
  );
endprogram
