/// Auto-generated bit field definitions for HASH
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "bitfield_utils.hpp"

namespace alloy::hal::st::stm32f4::stm32f407::hash {

using namespace alloy::hal::bitfields;

// ============================================================================
// HASH Bit Field Definitions
// ============================================================================

/// CR - control register
namespace cr {
    /// Initialize message digest
              calculation
    /// Position: 2, Width: 1
    /// Access: write-only
    using INIT = BitField<2, 1>;
    constexpr uint32_t INIT_Pos = 2;
    constexpr uint32_t INIT_Msk = INIT::mask;

    /// DMA enable
    /// Position: 3, Width: 1
    /// Access: read-write
    using DMAE = BitField<3, 1>;
    constexpr uint32_t DMAE_Pos = 3;
    constexpr uint32_t DMAE_Msk = DMAE::mask;

    /// Data type selection
    /// Position: 4, Width: 2
    /// Access: read-write
    using DATATYPE = BitField<4, 2>;
    constexpr uint32_t DATATYPE_Pos = 4;
    constexpr uint32_t DATATYPE_Msk = DATATYPE::mask;

    /// Mode selection
    /// Position: 6, Width: 1
    /// Access: read-write
    using MODE = BitField<6, 1>;
    constexpr uint32_t MODE_Pos = 6;
    constexpr uint32_t MODE_Msk = MODE::mask;

    /// Algorithm selection
    /// Position: 7, Width: 1
    /// Access: read-write
    using ALGO0 = BitField<7, 1>;
    constexpr uint32_t ALGO0_Pos = 7;
    constexpr uint32_t ALGO0_Msk = ALGO0::mask;

    /// Number of words already
              pushed
    /// Position: 8, Width: 4
    /// Access: read-only
    using NBW = BitField<8, 4>;
    constexpr uint32_t NBW_Pos = 8;
    constexpr uint32_t NBW_Msk = NBW::mask;

    /// DIN not empty
    /// Position: 12, Width: 1
    /// Access: read-only
    using DINNE = BitField<12, 1>;
    constexpr uint32_t DINNE_Pos = 12;
    constexpr uint32_t DINNE_Msk = DINNE::mask;

    /// Multiple DMA Transfers
    /// Position: 13, Width: 1
    /// Access: read-write
    using MDMAT = BitField<13, 1>;
    constexpr uint32_t MDMAT_Pos = 13;
    constexpr uint32_t MDMAT_Msk = MDMAT::mask;

    /// Long key selection
    /// Position: 16, Width: 1
    /// Access: read-write
    using LKEY = BitField<16, 1>;
    constexpr uint32_t LKEY_Pos = 16;
    constexpr uint32_t LKEY_Msk = LKEY::mask;

    /// ALGO
    /// Position: 18, Width: 1
    /// Access: read-write
    using ALGO1 = BitField<18, 1>;
    constexpr uint32_t ALGO1_Pos = 18;
    constexpr uint32_t ALGO1_Msk = ALGO1::mask;

}  // namespace cr

/// DIN - data input register
namespace din {
    /// Data input
    /// Position: 0, Width: 32
    using DATAIN = BitField<0, 32>;
    constexpr uint32_t DATAIN_Pos = 0;
    constexpr uint32_t DATAIN_Msk = DATAIN::mask;

}  // namespace din

/// STR - start register
namespace str {
    /// Number of valid bits in the last word of
              the message
    /// Position: 0, Width: 5
    /// Access: read-write
    using NBLW = BitField<0, 5>;
    constexpr uint32_t NBLW_Pos = 0;
    constexpr uint32_t NBLW_Msk = NBLW::mask;

    /// Digest calculation
    /// Position: 8, Width: 1
    /// Access: write-only
    using DCAL = BitField<8, 1>;
    constexpr uint32_t DCAL_Pos = 8;
    constexpr uint32_t DCAL_Msk = DCAL::mask;

}  // namespace str

/// HR0 - digest registers
namespace hr0 {
    /// H0
    /// Position: 0, Width: 32
    using H0 = BitField<0, 32>;
    constexpr uint32_t H0_Pos = 0;
    constexpr uint32_t H0_Msk = H0::mask;

}  // namespace hr0

/// HR1 - digest registers
namespace hr1 {
    /// H1
    /// Position: 0, Width: 32
    using H1 = BitField<0, 32>;
    constexpr uint32_t H1_Pos = 0;
    constexpr uint32_t H1_Msk = H1::mask;

}  // namespace hr1

/// HR2 - digest registers
namespace hr2 {
    /// H2
    /// Position: 0, Width: 32
    using H2 = BitField<0, 32>;
    constexpr uint32_t H2_Pos = 0;
    constexpr uint32_t H2_Msk = H2::mask;

}  // namespace hr2

/// HR3 - digest registers
namespace hr3 {
    /// H3
    /// Position: 0, Width: 32
    using H3 = BitField<0, 32>;
    constexpr uint32_t H3_Pos = 0;
    constexpr uint32_t H3_Msk = H3::mask;

}  // namespace hr3

/// HR4 - digest registers
namespace hr4 {
    /// H4
    /// Position: 0, Width: 32
    using H4 = BitField<0, 32>;
    constexpr uint32_t H4_Pos = 0;
    constexpr uint32_t H4_Msk = H4::mask;

}  // namespace hr4

/// IMR - interrupt enable register
namespace imr {
    /// Data input interrupt
              enable
    /// Position: 0, Width: 1
    using DINIE = BitField<0, 1>;
    constexpr uint32_t DINIE_Pos = 0;
    constexpr uint32_t DINIE_Msk = DINIE::mask;

    /// Digest calculation completion interrupt
              enable
    /// Position: 1, Width: 1
    using DCIE = BitField<1, 1>;
    constexpr uint32_t DCIE_Pos = 1;
    constexpr uint32_t DCIE_Msk = DCIE::mask;

}  // namespace imr

/// SR - status register
namespace sr {
    /// Data input interrupt
              status
    /// Position: 0, Width: 1
    /// Access: read-write
    using DINIS = BitField<0, 1>;
    constexpr uint32_t DINIS_Pos = 0;
    constexpr uint32_t DINIS_Msk = DINIS::mask;

    /// Digest calculation completion interrupt
              status
    /// Position: 1, Width: 1
    /// Access: read-write
    using DCIS = BitField<1, 1>;
    constexpr uint32_t DCIS_Pos = 1;
    constexpr uint32_t DCIS_Msk = DCIS::mask;

    /// DMA Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using DMAS = BitField<2, 1>;
    constexpr uint32_t DMAS_Pos = 2;
    constexpr uint32_t DMAS_Msk = DMAS::mask;

    /// Busy bit
    /// Position: 3, Width: 1
    /// Access: read-only
    using BUSY = BitField<3, 1>;
    constexpr uint32_t BUSY_Pos = 3;
    constexpr uint32_t BUSY_Msk = BUSY::mask;

}  // namespace sr

/// CSR0 - context swap registers
namespace csr0 {
    /// CSR0
    /// Position: 0, Width: 32
    using CSR0 = BitField<0, 32>;
    constexpr uint32_t CSR0_Pos = 0;
    constexpr uint32_t CSR0_Msk = CSR0::mask;

}  // namespace csr0

/// CSR1 - context swap registers
namespace csr1 {
    /// CSR1
    /// Position: 0, Width: 32
    using CSR1 = BitField<0, 32>;
    constexpr uint32_t CSR1_Pos = 0;
    constexpr uint32_t CSR1_Msk = CSR1::mask;

}  // namespace csr1

/// CSR2 - context swap registers
namespace csr2 {
    /// CSR2
    /// Position: 0, Width: 32
    using CSR2 = BitField<0, 32>;
    constexpr uint32_t CSR2_Pos = 0;
    constexpr uint32_t CSR2_Msk = CSR2::mask;

}  // namespace csr2

/// CSR3 - context swap registers
namespace csr3 {
    /// CSR3
    /// Position: 0, Width: 32
    using CSR3 = BitField<0, 32>;
    constexpr uint32_t CSR3_Pos = 0;
    constexpr uint32_t CSR3_Msk = CSR3::mask;

}  // namespace csr3

/// CSR4 - context swap registers
namespace csr4 {
    /// CSR4
    /// Position: 0, Width: 32
    using CSR4 = BitField<0, 32>;
    constexpr uint32_t CSR4_Pos = 0;
    constexpr uint32_t CSR4_Msk = CSR4::mask;

}  // namespace csr4

/// CSR5 - context swap registers
namespace csr5 {
    /// CSR5
    /// Position: 0, Width: 32
    using CSR5 = BitField<0, 32>;
    constexpr uint32_t CSR5_Pos = 0;
    constexpr uint32_t CSR5_Msk = CSR5::mask;

}  // namespace csr5

/// CSR6 - context swap registers
namespace csr6 {
    /// CSR6
    /// Position: 0, Width: 32
    using CSR6 = BitField<0, 32>;
    constexpr uint32_t CSR6_Pos = 0;
    constexpr uint32_t CSR6_Msk = CSR6::mask;

}  // namespace csr6

/// CSR7 - context swap registers
namespace csr7 {
    /// CSR7
    /// Position: 0, Width: 32
    using CSR7 = BitField<0, 32>;
    constexpr uint32_t CSR7_Pos = 0;
    constexpr uint32_t CSR7_Msk = CSR7::mask;

}  // namespace csr7

/// CSR8 - context swap registers
namespace csr8 {
    /// CSR8
    /// Position: 0, Width: 32
    using CSR8 = BitField<0, 32>;
    constexpr uint32_t CSR8_Pos = 0;
    constexpr uint32_t CSR8_Msk = CSR8::mask;

}  // namespace csr8

/// CSR9 - context swap registers
namespace csr9 {
    /// CSR9
    /// Position: 0, Width: 32
    using CSR9 = BitField<0, 32>;
    constexpr uint32_t CSR9_Pos = 0;
    constexpr uint32_t CSR9_Msk = CSR9::mask;

}  // namespace csr9

/// CSR10 - context swap registers
namespace csr10 {
    /// CSR10
    /// Position: 0, Width: 32
    using CSR10 = BitField<0, 32>;
    constexpr uint32_t CSR10_Pos = 0;
    constexpr uint32_t CSR10_Msk = CSR10::mask;

}  // namespace csr10

/// CSR11 - context swap registers
namespace csr11 {
    /// CSR11
    /// Position: 0, Width: 32
    using CSR11 = BitField<0, 32>;
    constexpr uint32_t CSR11_Pos = 0;
    constexpr uint32_t CSR11_Msk = CSR11::mask;

}  // namespace csr11

/// CSR12 - context swap registers
namespace csr12 {
    /// CSR12
    /// Position: 0, Width: 32
    using CSR12 = BitField<0, 32>;
    constexpr uint32_t CSR12_Pos = 0;
    constexpr uint32_t CSR12_Msk = CSR12::mask;

}  // namespace csr12

/// CSR13 - context swap registers
namespace csr13 {
    /// CSR13
    /// Position: 0, Width: 32
    using CSR13 = BitField<0, 32>;
    constexpr uint32_t CSR13_Pos = 0;
    constexpr uint32_t CSR13_Msk = CSR13::mask;

}  // namespace csr13

/// CSR14 - context swap registers
namespace csr14 {
    /// CSR14
    /// Position: 0, Width: 32
    using CSR14 = BitField<0, 32>;
    constexpr uint32_t CSR14_Pos = 0;
    constexpr uint32_t CSR14_Msk = CSR14::mask;

}  // namespace csr14

/// CSR15 - context swap registers
namespace csr15 {
    /// CSR15
    /// Position: 0, Width: 32
    using CSR15 = BitField<0, 32>;
    constexpr uint32_t CSR15_Pos = 0;
    constexpr uint32_t CSR15_Msk = CSR15::mask;

}  // namespace csr15

/// CSR16 - context swap registers
namespace csr16 {
    /// CSR16
    /// Position: 0, Width: 32
    using CSR16 = BitField<0, 32>;
    constexpr uint32_t CSR16_Pos = 0;
    constexpr uint32_t CSR16_Msk = CSR16::mask;

}  // namespace csr16

/// CSR17 - context swap registers
namespace csr17 {
    /// CSR17
    /// Position: 0, Width: 32
    using CSR17 = BitField<0, 32>;
    constexpr uint32_t CSR17_Pos = 0;
    constexpr uint32_t CSR17_Msk = CSR17::mask;

}  // namespace csr17

/// CSR18 - context swap registers
namespace csr18 {
    /// CSR18
    /// Position: 0, Width: 32
    using CSR18 = BitField<0, 32>;
    constexpr uint32_t CSR18_Pos = 0;
    constexpr uint32_t CSR18_Msk = CSR18::mask;

}  // namespace csr18

/// CSR19 - context swap registers
namespace csr19 {
    /// CSR19
    /// Position: 0, Width: 32
    using CSR19 = BitField<0, 32>;
    constexpr uint32_t CSR19_Pos = 0;
    constexpr uint32_t CSR19_Msk = CSR19::mask;

}  // namespace csr19

/// CSR20 - context swap registers
namespace csr20 {
    /// CSR20
    /// Position: 0, Width: 32
    using CSR20 = BitField<0, 32>;
    constexpr uint32_t CSR20_Pos = 0;
    constexpr uint32_t CSR20_Msk = CSR20::mask;

}  // namespace csr20

/// CSR21 - context swap registers
namespace csr21 {
    /// CSR21
    /// Position: 0, Width: 32
    using CSR21 = BitField<0, 32>;
    constexpr uint32_t CSR21_Pos = 0;
    constexpr uint32_t CSR21_Msk = CSR21::mask;

}  // namespace csr21

/// CSR22 - context swap registers
namespace csr22 {
    /// CSR22
    /// Position: 0, Width: 32
    using CSR22 = BitField<0, 32>;
    constexpr uint32_t CSR22_Pos = 0;
    constexpr uint32_t CSR22_Msk = CSR22::mask;

}  // namespace csr22

/// CSR23 - context swap registers
namespace csr23 {
    /// CSR23
    /// Position: 0, Width: 32
    using CSR23 = BitField<0, 32>;
    constexpr uint32_t CSR23_Pos = 0;
    constexpr uint32_t CSR23_Msk = CSR23::mask;

}  // namespace csr23

/// CSR24 - context swap registers
namespace csr24 {
    /// CSR24
    /// Position: 0, Width: 32
    using CSR24 = BitField<0, 32>;
    constexpr uint32_t CSR24_Pos = 0;
    constexpr uint32_t CSR24_Msk = CSR24::mask;

}  // namespace csr24

/// CSR25 - context swap registers
namespace csr25 {
    /// CSR25
    /// Position: 0, Width: 32
    using CSR25 = BitField<0, 32>;
    constexpr uint32_t CSR25_Pos = 0;
    constexpr uint32_t CSR25_Msk = CSR25::mask;

}  // namespace csr25

/// CSR26 - context swap registers
namespace csr26 {
    /// CSR26
    /// Position: 0, Width: 32
    using CSR26 = BitField<0, 32>;
    constexpr uint32_t CSR26_Pos = 0;
    constexpr uint32_t CSR26_Msk = CSR26::mask;

}  // namespace csr26

/// CSR27 - context swap registers
namespace csr27 {
    /// CSR27
    /// Position: 0, Width: 32
    using CSR27 = BitField<0, 32>;
    constexpr uint32_t CSR27_Pos = 0;
    constexpr uint32_t CSR27_Msk = CSR27::mask;

}  // namespace csr27

/// CSR28 - context swap registers
namespace csr28 {
    /// CSR28
    /// Position: 0, Width: 32
    using CSR28 = BitField<0, 32>;
    constexpr uint32_t CSR28_Pos = 0;
    constexpr uint32_t CSR28_Msk = CSR28::mask;

}  // namespace csr28

/// CSR29 - context swap registers
namespace csr29 {
    /// CSR29
    /// Position: 0, Width: 32
    using CSR29 = BitField<0, 32>;
    constexpr uint32_t CSR29_Pos = 0;
    constexpr uint32_t CSR29_Msk = CSR29::mask;

}  // namespace csr29

/// CSR30 - context swap registers
namespace csr30 {
    /// CSR30
    /// Position: 0, Width: 32
    using CSR30 = BitField<0, 32>;
    constexpr uint32_t CSR30_Pos = 0;
    constexpr uint32_t CSR30_Msk = CSR30::mask;

}  // namespace csr30

/// CSR31 - context swap registers
namespace csr31 {
    /// CSR31
    /// Position: 0, Width: 32
    using CSR31 = BitField<0, 32>;
    constexpr uint32_t CSR31_Pos = 0;
    constexpr uint32_t CSR31_Msk = CSR31::mask;

}  // namespace csr31

/// CSR32 - context swap registers
namespace csr32 {
    /// CSR32
    /// Position: 0, Width: 32
    using CSR32 = BitField<0, 32>;
    constexpr uint32_t CSR32_Pos = 0;
    constexpr uint32_t CSR32_Msk = CSR32::mask;

}  // namespace csr32

/// CSR33 - context swap registers
namespace csr33 {
    /// CSR33
    /// Position: 0, Width: 32
    using CSR33 = BitField<0, 32>;
    constexpr uint32_t CSR33_Pos = 0;
    constexpr uint32_t CSR33_Msk = CSR33::mask;

}  // namespace csr33

/// CSR34 - context swap registers
namespace csr34 {
    /// CSR34
    /// Position: 0, Width: 32
    using CSR34 = BitField<0, 32>;
    constexpr uint32_t CSR34_Pos = 0;
    constexpr uint32_t CSR34_Msk = CSR34::mask;

}  // namespace csr34

/// CSR35 - context swap registers
namespace csr35 {
    /// CSR35
    /// Position: 0, Width: 32
    using CSR35 = BitField<0, 32>;
    constexpr uint32_t CSR35_Pos = 0;
    constexpr uint32_t CSR35_Msk = CSR35::mask;

}  // namespace csr35

/// CSR36 - context swap registers
namespace csr36 {
    /// CSR36
    /// Position: 0, Width: 32
    using CSR36 = BitField<0, 32>;
    constexpr uint32_t CSR36_Pos = 0;
    constexpr uint32_t CSR36_Msk = CSR36::mask;

}  // namespace csr36

/// CSR37 - context swap registers
namespace csr37 {
    /// CSR37
    /// Position: 0, Width: 32
    using CSR37 = BitField<0, 32>;
    constexpr uint32_t CSR37_Pos = 0;
    constexpr uint32_t CSR37_Msk = CSR37::mask;

}  // namespace csr37

/// CSR38 - context swap registers
namespace csr38 {
    /// CSR38
    /// Position: 0, Width: 32
    using CSR38 = BitField<0, 32>;
    constexpr uint32_t CSR38_Pos = 0;
    constexpr uint32_t CSR38_Msk = CSR38::mask;

}  // namespace csr38

/// CSR39 - context swap registers
namespace csr39 {
    /// CSR39
    /// Position: 0, Width: 32
    using CSR39 = BitField<0, 32>;
    constexpr uint32_t CSR39_Pos = 0;
    constexpr uint32_t CSR39_Msk = CSR39::mask;

}  // namespace csr39

/// CSR40 - context swap registers
namespace csr40 {
    /// CSR40
    /// Position: 0, Width: 32
    using CSR40 = BitField<0, 32>;
    constexpr uint32_t CSR40_Pos = 0;
    constexpr uint32_t CSR40_Msk = CSR40::mask;

}  // namespace csr40

/// CSR41 - context swap registers
namespace csr41 {
    /// CSR41
    /// Position: 0, Width: 32
    using CSR41 = BitField<0, 32>;
    constexpr uint32_t CSR41_Pos = 0;
    constexpr uint32_t CSR41_Msk = CSR41::mask;

}  // namespace csr41

/// CSR42 - context swap registers
namespace csr42 {
    /// CSR42
    /// Position: 0, Width: 32
    using CSR42 = BitField<0, 32>;
    constexpr uint32_t CSR42_Pos = 0;
    constexpr uint32_t CSR42_Msk = CSR42::mask;

}  // namespace csr42

/// CSR43 - context swap registers
namespace csr43 {
    /// CSR43
    /// Position: 0, Width: 32
    using CSR43 = BitField<0, 32>;
    constexpr uint32_t CSR43_Pos = 0;
    constexpr uint32_t CSR43_Msk = CSR43::mask;

}  // namespace csr43

/// CSR44 - context swap registers
namespace csr44 {
    /// CSR44
    /// Position: 0, Width: 32
    using CSR44 = BitField<0, 32>;
    constexpr uint32_t CSR44_Pos = 0;
    constexpr uint32_t CSR44_Msk = CSR44::mask;

}  // namespace csr44

/// CSR45 - context swap registers
namespace csr45 {
    /// CSR45
    /// Position: 0, Width: 32
    using CSR45 = BitField<0, 32>;
    constexpr uint32_t CSR45_Pos = 0;
    constexpr uint32_t CSR45_Msk = CSR45::mask;

}  // namespace csr45

/// CSR46 - context swap registers
namespace csr46 {
    /// CSR46
    /// Position: 0, Width: 32
    using CSR46 = BitField<0, 32>;
    constexpr uint32_t CSR46_Pos = 0;
    constexpr uint32_t CSR46_Msk = CSR46::mask;

}  // namespace csr46

/// CSR47 - context swap registers
namespace csr47 {
    /// CSR47
    /// Position: 0, Width: 32
    using CSR47 = BitField<0, 32>;
    constexpr uint32_t CSR47_Pos = 0;
    constexpr uint32_t CSR47_Msk = CSR47::mask;

}  // namespace csr47

/// CSR48 - context swap registers
namespace csr48 {
    /// CSR48
    /// Position: 0, Width: 32
    using CSR48 = BitField<0, 32>;
    constexpr uint32_t CSR48_Pos = 0;
    constexpr uint32_t CSR48_Msk = CSR48::mask;

}  // namespace csr48

/// CSR49 - context swap registers
namespace csr49 {
    /// CSR49
    /// Position: 0, Width: 32
    using CSR49 = BitField<0, 32>;
    constexpr uint32_t CSR49_Pos = 0;
    constexpr uint32_t CSR49_Msk = CSR49::mask;

}  // namespace csr49

/// CSR50 - context swap registers
namespace csr50 {
    /// CSR50
    /// Position: 0, Width: 32
    using CSR50 = BitField<0, 32>;
    constexpr uint32_t CSR50_Pos = 0;
    constexpr uint32_t CSR50_Msk = CSR50::mask;

}  // namespace csr50

/// CSR51 - context swap registers
namespace csr51 {
    /// CSR51
    /// Position: 0, Width: 32
    using CSR51 = BitField<0, 32>;
    constexpr uint32_t CSR51_Pos = 0;
    constexpr uint32_t CSR51_Msk = CSR51::mask;

}  // namespace csr51

/// CSR52 - context swap registers
namespace csr52 {
    /// CSR52
    /// Position: 0, Width: 32
    using CSR52 = BitField<0, 32>;
    constexpr uint32_t CSR52_Pos = 0;
    constexpr uint32_t CSR52_Msk = CSR52::mask;

}  // namespace csr52

/// CSR53 - context swap registers
namespace csr53 {
    /// CSR53
    /// Position: 0, Width: 32
    using CSR53 = BitField<0, 32>;
    constexpr uint32_t CSR53_Pos = 0;
    constexpr uint32_t CSR53_Msk = CSR53::mask;

}  // namespace csr53

/// HASH_HR0 - HASH digest register
namespace hash_hr0 {
    /// H0
    /// Position: 0, Width: 32
    using H0 = BitField<0, 32>;
    constexpr uint32_t H0_Pos = 0;
    constexpr uint32_t H0_Msk = H0::mask;

}  // namespace hash_hr0

/// HASH_HR1 - read-only
namespace hash_hr1 {
    /// H1
    /// Position: 0, Width: 32
    using H1 = BitField<0, 32>;
    constexpr uint32_t H1_Pos = 0;
    constexpr uint32_t H1_Msk = H1::mask;

}  // namespace hash_hr1

/// HASH_HR2 - read-only
namespace hash_hr2 {
    /// H2
    /// Position: 0, Width: 32
    using H2 = BitField<0, 32>;
    constexpr uint32_t H2_Pos = 0;
    constexpr uint32_t H2_Msk = H2::mask;

}  // namespace hash_hr2

/// HASH_HR3 - read-only
namespace hash_hr3 {
    /// H3
    /// Position: 0, Width: 32
    using H3 = BitField<0, 32>;
    constexpr uint32_t H3_Pos = 0;
    constexpr uint32_t H3_Msk = H3::mask;

}  // namespace hash_hr3

/// HASH_HR4 - read-only
namespace hash_hr4 {
    /// H4
    /// Position: 0, Width: 32
    using H4 = BitField<0, 32>;
    constexpr uint32_t H4_Pos = 0;
    constexpr uint32_t H4_Msk = H4::mask;

}  // namespace hash_hr4

/// HASH_HR5 - read-only
namespace hash_hr5 {
    /// H5
    /// Position: 0, Width: 32
    using H5 = BitField<0, 32>;
    constexpr uint32_t H5_Pos = 0;
    constexpr uint32_t H5_Msk = H5::mask;

}  // namespace hash_hr5

/// HASH_HR6 - read-only
namespace hash_hr6 {
    /// H6
    /// Position: 0, Width: 32
    using H6 = BitField<0, 32>;
    constexpr uint32_t H6_Pos = 0;
    constexpr uint32_t H6_Msk = H6::mask;

}  // namespace hash_hr6

/// HASH_HR7 - read-only
namespace hash_hr7 {
    /// H7
    /// Position: 0, Width: 32
    using H7 = BitField<0, 32>;
    constexpr uint32_t H7_Pos = 0;
    constexpr uint32_t H7_Msk = H7::mask;

}  // namespace hash_hr7

}  // namespace alloy::hal::st::stm32f4::stm32f407::hash
