
---------- Begin Simulation Statistics ----------
final_tick                               448281426404500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43778                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829228                       # Number of bytes of host memory used
host_op_rate                                    89350                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.42                       # Real time elapsed on the host
host_tick_rate                               33146097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      20409603                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007571                       # Number of seconds simulated
sim_ticks                                  7571364500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  38                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     75.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemRead                        4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        97583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        197261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2032983                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          279                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2604057                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       411098                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2032983                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1621885                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2604264                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              95                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          170                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013837                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028299                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          301                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602424                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2361318                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        10704                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409587                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15137213                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.348305                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.930655                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12221289     80.74%     80.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       253244      1.67%     82.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        11861      0.08%     82.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       168263      1.11%     83.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         3654      0.02%     83.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        36911      0.24%     83.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        26594      0.18%     84.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        54079      0.36%     84.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2361318     15.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15137213                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           13                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409570                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520300                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           17      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752017     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520300     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137253      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409587                       # Class of committed instruction
system.switch_cpus.commit.refs                4657553                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409587                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.514271                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.514271                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11574956                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20423886                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           633890                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2791601                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            339                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        138201                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4522309                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1669                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137598                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2604264                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            823191                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14313646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            77                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10011138                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          276                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             678                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.171981                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       824677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411193                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.661119                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15138999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.349350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.866049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11984253     79.16%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           370849      2.45%     81.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              153      0.00%     81.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           128975      0.85%     82.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           302252      2.00%     84.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            63502      0.42%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              222      0.00%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           168463      1.11%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2120330     14.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15138999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          391                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602763                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.348286                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659994                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137598                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            3903                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522953                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137911                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20420339                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4522396                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          553                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20416698                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             41                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        335838                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            339                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        335879                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          201                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2635                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          657                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          352                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           39                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24756720                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20415953                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.696702                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17248047                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.348237                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20416177                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36036548                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17675679                       # number of integer regfile writes
system.switch_cpus.ipc                       0.660384                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.660384                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          190      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15756862     77.17%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4522565     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137639      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20417256                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              393286                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019262                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          393190     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             51      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            45      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20810352                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     56366847                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20415953                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20431041                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20420339                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20417256                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        10659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           55                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        15969                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15138999                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.348653                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.370053                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10498727     69.35%     69.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       783397      5.17%     74.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       369586      2.44%     76.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       448167      2.96%     79.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       600995      3.97%     83.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       701476      4.63%     88.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       897922      5.93%     94.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       458538      3.03%     97.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       380191      2.51%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15138999                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.348323                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              823235                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    49                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          212                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           54                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522953                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137911                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9866116                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15142708                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          343611                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23696892                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          75317                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           746437                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       11185087                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          1212                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58936268                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20422314                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23710951                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2817189                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            339                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      11231411                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            13922                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36048308                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1372727                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             33196186                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40842485                       # The number of ROB writes
system.switch_cpus.timesIdled                      42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        31513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204271                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          31513                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              99670                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           56                       # Transaction distribution
system.membus.trans_dist::CleanEvict            97527                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 8                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         99670                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       296939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       296939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 296939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6382976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6382976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6382976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99678                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99678    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99678                       # Request fanout histogram
system.membus.reqLayer2.occupancy           220845000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          528687500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7571364500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102662                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          120                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          199136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               8                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            46                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102617                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           92                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       306849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                306941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6572032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6574976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           97656                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           200327                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.157308                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.364092                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 168814     84.27%     84.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  31513     15.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             200327                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102196500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         153930000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         2992                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2992                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         2992                       # number of overall hits
system.l2.overall_hits::total                    2992                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        99629                       # number of demand (read+write) misses
system.l2.demand_misses::total                  99679                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        99629                       # number of overall misses
system.l2.overall_misses::total                 99679                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4377500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7520468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7524845500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4377500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7520468000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7524845500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102621                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102671                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102621                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102671                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.970844                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.970858                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.970844                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.970858                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 99488.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75484.728342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75490.780405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 99488.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75484.728342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75490.780405                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  56                       # number of writebacks
system.l2.writebacks::total                        56                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        99629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             99673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        99629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            99673                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3937500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6524188000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6528125500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3937500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6524188000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6528125500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.970844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.970800                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.970844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970800                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 89488.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65484.828715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65495.425040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 89488.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65484.828715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65495.425040                       # average overall mshr miss latency
system.l2.replacements                          97656                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           64                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               64                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           64                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           64                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        31440                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         31440                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   8                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       470000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        470000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        58750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        58750                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       390000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       390000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        48750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        48750                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4377500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4377500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 99488.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95163.043478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3937500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3937500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 89488.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89488.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        99621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           99625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7519998000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7519998000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.970842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970843                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75486.072214                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75483.041405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        99621                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        99621                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6523798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6523798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.970842                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.970804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65486.172594                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65486.172594                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2026.252639                       # Cycle average of tags in use
system.l2.tags.total_refs                      169757                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97656                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.738316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              448273855040500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.380194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.035640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.104010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.537948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2025.194847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989381                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          703                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1733872                       # Number of tag accesses
system.l2.tags.data_accesses                  1733872                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6376192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6379392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        99628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           56                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 56                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             33812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       371928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    842145692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             842568338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       371928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           388833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         473362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               473362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         473362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            33812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       371928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    842145692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            843041700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     99575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000627000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              201225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         56                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       56                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     53                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    44                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    570169250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  498095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2438025500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5723.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24473.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    84695                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   56                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    427.148525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   230.982389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   422.900063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4245     28.45%     28.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4772     31.98%     60.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          326      2.18%     62.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          212      1.42%     64.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          238      1.60%     65.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          174      1.17%     66.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          185      1.24%     68.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          343      2.30%     70.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4425     29.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14920                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                6375616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6379008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       842.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    842.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7571217500                       # Total gap between requests
system.mem_ctrls.avgGap                      75918.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6372800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 371927.675652123173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 841697688.705912828445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        99628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           56                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2125000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2435900500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     48295.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24449.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             53321520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             28337265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           387309300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     597430080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3155979420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        249645600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4472023185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.649570                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    615451500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    252720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6703182500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             53235840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             28284135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           323970360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     597430080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2923214220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        445721280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4371855915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.419818                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1101278750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    252720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6217355250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 448273855040000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7571354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       823138                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           823149                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       823138                       # number of overall hits
system.cpu.icache.overall_hits::total          823149                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             55                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total            55                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5015500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5015500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5015500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5015500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       823191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       823204                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       823191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       823204                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 94632.075472                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91190.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 94632.075472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91190.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4445000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4445000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 101022.727273                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101022.727273                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 101022.727273                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101022.727273                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       823138                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          823149                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            55                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5015500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5015500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       823191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       823204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 94632.075472                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91190.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 101022.727273                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101022.727273                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000612                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      448273855040500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000034                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000578                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.089844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1646454                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1646454                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3877097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3877097                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3877097                       # number of overall hits
system.cpu.dcache.overall_hits::total         3877097                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       782246                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         782250                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       782246                       # number of overall misses
system.cpu.dcache.overall_misses::total        782250                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  49496461500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49496461500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  49496461500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49496461500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4659343                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4659347                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4659343                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4659347                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.167888                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.167888                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.167888                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.167888                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63274.802939                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63274.479386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63274.802939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63274.479386                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1282                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.272727                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           64                       # number of writebacks
system.cpu.dcache.writebacks::total                64                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       679625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       679625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       679625                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       679625                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102621                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7705824500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7705824500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7705824500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7705824500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022025                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75090.132624                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75090.132624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75090.132624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75090.132624                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101600                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3739858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3739858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       782232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        782236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  49495790500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  49495790500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4522090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4522094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.172980                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.172981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63275.077598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63274.754038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       679619                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       679619                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7705342500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7705342500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75091.289603                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75091.289603                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       671000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       671000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47928.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47928.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       482000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       482000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        60250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        60250                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 448281426404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.017185                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3671401                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101600                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.135837                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      448273855041500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.017184                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000017                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          832                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9421318                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9421318                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               448304338581500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59008                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829632                       # Number of bytes of host memory used
host_op_rate                                   120435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   677.87                       # Real time elapsed on the host
host_tick_rate                               33800207                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      81639357                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022912                       # Number of seconds simulated
sim_ticks                                 22912177000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       301250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        602506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5461571                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          283                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7809509                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1232988                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5461571                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4228583                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7809740                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              95                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          143                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39038873                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18082470                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          283                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807469                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7044387                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        13262                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61229754                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     45822304                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.336243                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.916464                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     37035292     80.82%     80.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       769766      1.68%     82.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        31506      0.07%     82.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       537700      1.17%     83.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        27426      0.06%     83.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       105171      0.23%     84.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       104171      0.23%     84.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       166885      0.36%     84.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7044387     15.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     45822304                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           29                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61229686                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13560969                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           68      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47257049     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13560969     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411668      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61229754                       # Class of committed instruction
system.switch_cpus.commit.refs               13972637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61229754                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.527478                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.527478                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      35095230                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61247440                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1922690                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8224442                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            342                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        581627                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13563111                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4886                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              411996                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    22                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7809740                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2467306                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              43356340                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            65                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30013689                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             684                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.170428                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2467631                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233083                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.654972                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     45824331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.336676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.851951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         36282984     79.18%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1168482      2.55%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             8351      0.02%     81.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           439669      0.96%     82.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           943100      2.06%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           103476      0.23%     84.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            32713      0.07%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           502412      1.10%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6343144     13.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     45824331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      23                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          375                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7807841                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.336367                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13975325                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             411996                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           12069                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13563940                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       412455                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61242977                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13563329                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          614                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61238136                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             96                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1702045                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            342                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1702190                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          446                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2972                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          787                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          330                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           45                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74269715                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61237194                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.696578                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51734655                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.336346                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61237404                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108089635                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53017383                       # number of integer regfile writes
system.switch_cpus.ipc                       0.654674                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.654674                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          186      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47262988     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13563526     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412052      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61238752                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           32                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1130363                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018458                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1130234     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             80      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            49      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62368929                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    169432323                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61237194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61256243                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61242977                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61238752                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        13233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          127                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        21236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     45824331                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.336381                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.358227                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31783653     69.36%     69.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2398219      5.23%     74.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1234621      2.69%     77.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1381545      3.01%     80.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1747538      3.81%     84.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2122886      4.63%     88.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2636214      5.75%     94.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1352450      2.95%     97.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1167205      2.55%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     45824331                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.336380                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2467315                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          567                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           83                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13563940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       412455                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29591846                       # number of misc regfile reads
system.switch_cpus.numCycles                 45824354                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1718949                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71091767                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         156562                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2258921                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       33146555                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           518                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176745804                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61245474                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71109221                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8463000                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            342                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      33383119                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            17473                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           16                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    108105020                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3920886                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            100020933                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122488064                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       307903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        97459                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       615810                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          97459                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22912177000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             301214                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          174                       # Transaction distribution
system.membus.trans_dist::CleanEvict           301076                       # Transaction distribution
system.membus.trans_dist::ReadExReq                42                       # Transaction distribution
system.membus.trans_dist::ReadExResp               42                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        301214                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       903762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       903762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 903762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19291520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19291520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19291520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            301256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  301256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              301256                       # Request fanout histogram
system.membus.reqLayer2.occupancy           670781500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1599598500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22912177000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22912177000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  22912177000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22912177000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            307859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          380                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          608868                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               49                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              49                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       307853                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       923708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                923718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19718976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19719296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          301345                       # Total snoops (count)
system.tol2bus.snoopTraffic                     11136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           609252                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.159965                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.366574                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 511793     84.00%     84.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  97459     16.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             609252                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          308111000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         461854500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22912177000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         6652                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6652                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         6652                       # number of overall hits
system.l2.overall_hits::total                    6652                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       301250                       # number of demand (read+write) misses
system.l2.demand_misses::total                 301255                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       301250                       # number of overall misses
system.l2.overall_misses::total                301255                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       476000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  22889287500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22889763500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       476000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  22889287500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22889763500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       307902                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307907                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       307902                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307907                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.978396                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.978396                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.978396                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.978396                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        95200                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75981.037344                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75981.356326                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        95200                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75981.037344                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75981.356326                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 174                       # number of writebacks
system.l2.writebacks::total                       174                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       301250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            301255                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       301250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           301255                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       426000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  19876777500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19877203500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       426000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  19876777500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19877203500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.978396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.978396                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.978396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.978396                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        85200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65981.004149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65981.323132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        85200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65981.004149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65981.323132                       # average overall mshr miss latency
system.l2.replacements                         301345                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          206                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              206                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          206                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          206                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        97365                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         97365                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  42                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1810500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1810500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.857143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.857143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 43107.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 43107.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1390500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1390500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.857143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 33107.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 33107.142857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       476000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       476000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        95200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        95200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       426000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       426000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        85200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        85200                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       301208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          301208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22887477000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22887477000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       307853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        307853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.978415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.978415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75985.621232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75985.621232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       301208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       301208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19875387000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19875387000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.978415                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.978415                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65985.588032                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65985.588032                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22912177000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      521519                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    303393                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.718955                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.396420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.021840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2047.581740                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5227825                       # Number of tag accesses
system.l2.tags.data_accesses                  5227825                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22912177000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19280064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19280384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           11136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       301251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              301256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          174                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                174                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        13966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    841476740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841490706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        13966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         486030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               486030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         486030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        13966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    841476740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            841976736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    301074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000650500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              608211                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      301256                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        174                       # Number of write requests accepted
system.mem_ctrls.readBursts                    301256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   170                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1871281750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1505395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7516513000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6215.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24965.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   252311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                301256                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  174                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  246879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    395.150461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.706681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.962177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14971     30.70%     30.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16216     33.25%     63.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1110      2.28%     66.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          589      1.21%     67.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          762      1.56%     68.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          501      1.03%     70.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          514      1.05%     71.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1094      2.24%     73.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13013     26.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48770                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               19269056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19280384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                11136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       841.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22911937000                       # Total gap between requests
system.mem_ctrls.avgGap                      76010.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19268736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 13966.372553773481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 840982330.050959348679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       301251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          174                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       216750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7516296250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     43350.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24950.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            151667880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             80617185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1122686460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1808885520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9206661090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1045298400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13415816535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.532162                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2618019250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    765180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19528977750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            196535640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            104464965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1027017600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1808885520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8925215610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1282305120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13344424455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.416261                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3149307750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    765180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18997689250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 448273855040000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    30483531000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 448304338581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3290439                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3290450                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3290439                       # number of overall hits
system.cpu.icache.overall_hits::total         3290450                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           58                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           58                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5504500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5504500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5504500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5504500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3290497                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3290510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3290497                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3290510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 94905.172414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91741.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 94905.172414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91741.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4929000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4929000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4929000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4929000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 100591.836735                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100591.836735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 100591.836735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100591.836735                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3290439                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3290450                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           58                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5504500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5504500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3290497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3290510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 94905.172414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91741.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4929000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4929000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 100591.836735                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100591.836735                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 448304338581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003176                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3290501                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                51                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64519.627451                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      448273855040500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000136                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003040                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6581071                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6581071                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 448304338581500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448304338581500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448304338581500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 448304338581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448304338581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448304338581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 448304338581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     15529437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15529437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15529437                       # number of overall hits
system.cpu.dcache.overall_hits::total        15529437                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3104212                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3104216                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3104212                       # number of overall misses
system.cpu.dcache.overall_misses::total       3104216                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 199627294500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 199627294500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 199627294500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 199627294500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18633649                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18633653                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18633649                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18633653                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.166592                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.166592                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.166592                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.166592                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64308.524837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64308.441971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64308.524837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64308.441971                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3531                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                69                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.173913                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          270                       # number of writebacks
system.cpu.dcache.writebacks::total               270                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2693689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2693689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2693689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2693689                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       410523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       410523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       410523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       410523                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  31126833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31126833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  31126833500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31126833500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022031                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75822.386322                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75822.386322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75822.386322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75822.386322                       # average overall mshr miss latency
system.cpu.dcache.replacements                 409503                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     14980591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14980591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3104137                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3104141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 199624287000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 199624287000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18084728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18084732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.171644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.171644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64309.109746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64309.026877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2693670                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2693670                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       410467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       410467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  31124406000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31124406000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75826.816772                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75826.816772                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           75                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      3007500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3007500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        40100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        40100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      2427500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2427500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43348.214286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43348.214286                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 448304338581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.069519                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15939964                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            410527                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.828053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      448273855041500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.069519                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          868                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37677833                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37677833                       # Number of data accesses

---------- End Simulation Statistics   ----------
