// Seed: 2823624931
`define pp_5 0
parameter [`pp_5 : 1 'b0] id_1 = id_0[id_0[id_2[1 : id_2]]] ? id_2 : `pp_5;
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1ps `default_nettype wire `timescale 1ps / 1ps `timescale 1 ps / 1ps
`define pp_8 0
module module_0 (
    input logic id_0,
    output id_1,
    input reg id_2,
    output id_3,
    output id_4
);
  assign id_3 = 1;
  initial begin
    if (1) begin
      id_4 <= id_2;
    end
  end
endmodule
