+ export MF=/ADATA2T/debug/fsic_1214_edge_detect
+ MF=/ADATA2T/debug/fsic_1214_edge_detect
+ export PRECHECK_ROOT=/ADATA2T/debug/fsic_1214_edge_detect/mpw_precheck
+ PRECHECK_ROOT=/ADATA2T/debug/fsic_1214_edge_detect/mpw_precheck
+ export LF=/ADATA2T/debug/fsic_1214_edge_detect/log
+ LF=/ADATA2T/debug/fsic_1214_edge_detect/log
+ export CLF=/ADATA2T/debug/fsic_1214_edge_detect/caravel-lab
+ CLF=/ADATA2T/debug/fsic_1214_edge_detect/caravel-lab
+ export CUPF=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project
+ CUPF=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project
+ '[' '!' -d /ADATA2T/debug/fsic_1214_edge_detect ']'
+ cd /ADATA2T/debug/fsic_1214_edge_detect
+ '[' '!' -d /ADATA2T/debug/fsic_1214_edge_detect/log ']'
+ '[' -d /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab ']'
+ echo '/ADATA2T/debug/fsic_1214_edge_detect/caravel-lab exist, remove it'
/ADATA2T/debug/fsic_1214_edge_detect/caravel-lab exist, remove it
+ rm -rf /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab
+ '[' '!' -d /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab ']'
+ echo '/ADATA2T/debug/fsic_1214_edge_detect/caravel-lab not exist, git clone it'
/ADATA2T/debug/fsic_1214_edge_detect/caravel-lab not exist, git clone it
+ git clone -b 1214_edge_detect https://github.com/TonyHo722/caravel-lab
Cloning into 'caravel-lab'...
+ '[' '!' -d /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project ']'
+ cd /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab
+ git log -1
+ tee /ADATA2T/debug/fsic_1214_edge_detect/log/mpw-8c-CLF-git-log.log
commit 73b077d057e772bf7834cf15a66de290a6db737c
Author: tonyho <TonyHo@via.com.tw>
Date:   Thu Dec 14 20:53:14 2023 +0800

    add files for run edge detect simulation
+ cd /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project
+ git log -1
+ tee /ADATA2T/debug/fsic_1214_edge_detect/log/mpw-8c-CUPF-git-log.log
commit a4ecba90bd78c797ab3f4cee61586635d4a33ced
Author: tonyho <TonyHo@via.com.tw>
Date:   Sat Sep 9 11:52:23 2023 +0800

    roll back user_project_wrapper.v for auto_bash script - run for la_test1
+ '[' '!' -d '/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/dependencies]'
./run_fsic: line 52: [: missing `]'
++ pwd
+ export OPENLANE_ROOT=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/dependencies/openlane_src
+ OPENLANE_ROOT=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/dependencies/openlane_src
++ pwd
+ export PDK_ROOT=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/dependencies/pdks
+ PDK_ROOT=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/dependencies/pdks
+ export PDK=sky130A
+ PDK=sky130A
+ '[' '!' -d /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/caravel ']'
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/user_project_wrapper.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/user_project_wrapper.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/user_proj_example.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/user_proj_example.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/fsic.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/fsic.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/axilite_master.sv /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/axilite_master.sv
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/axilite_slave.sv /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/axilite_slave.sv
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/axis_master.sv /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/axis_master.sv
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/axis_slave.sv /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/axis_slave.sv
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/axi_ctrl_logic.sv /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/axil_axis.sv /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/axil_axis.sv
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/sw_caravel.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/sw_caravel.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/config_ctrl.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/config_ctrl.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/fsic_clkrst.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/fsic_clkrst.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/io_serdes.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/io_serdes.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/fsic_coreclk_phase_cnt.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/fsic_coreclk_phase_cnt.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/fsic_io_serdes_rx.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/fsic_io_serdes_rx.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/fsic_mprj_io.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/fsic_mprj_io.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/user_subsys.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/user_subsys.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/LogicAnalyzer.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/LogicAnalyzer.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/user_prj0.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/user_prj0.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/user_prj1.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/user_prj1.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/user_prj2.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/user_prj2.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/user_prj3.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/user_prj3.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/concat_EdgeDetect_Top_fsic.wire.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/concat_EdgeDetect_Top_fsic.wire.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/spram.wire.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/spram.wire.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/axil_slav.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/axil_slav.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/axis_mstr.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/axis_mstr.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/axis_slav.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/axis_slav.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/irq_mux.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/irq_mux.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/la_mux.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl/la_mux.v
+ ls -l /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/rtl
total 688
-rwxrwxr-x 1 tonyho tonyho  32748 十二 14 21:27 axi_ctrl_logic.sv
-rwxrwxr-x 1 tonyho tonyho   6515 十二 14 21:27 axil_axis.sv
-rwxrwxr-x 1 tonyho tonyho   8001 十二 14 21:27 axilite_master.sv
-rwxrwxr-x 1 tonyho tonyho  10832 十二 14 21:27 axilite_slave.sv
-rw-rw-r-- 1 tonyho tonyho   7340 十二 14 21:27 axil_slav.v
-rwxrwxr-x 1 tonyho tonyho   3069 十二 14 21:27 axis_master.sv
-rw-rw-r-- 1 tonyho tonyho   5887 十二 14 21:27 axis_mstr.v
-rwxrwxr-x 1 tonyho tonyho   3332 十二 14 21:27 axis_slave.sv
-rw-rw-r-- 1 tonyho tonyho   3026 十二 14 21:27 axis_slav.v
-rw-rw-r-- 1 tonyho tonyho 254726 十二 14 21:27 concat_EdgeDetect_Top_fsic.wire.v
-rw-rw-r-- 1 tonyho tonyho  18019 十二 14 21:27 config_ctrl.v
-rw-rw-r-- 1 tonyho tonyho   2235 十二 14 21:00 defines.v
-rw-rw-r-- 1 tonyho tonyho   2046 十二 14 21:27 fsic_clkrst.v
-rw-rw-r-- 1 tonyho tonyho   2033 十二 14 21:27 fsic_coreclk_phase_cnt.v
-rw-rw-r-- 1 tonyho tonyho   4613 十二 14 21:27 fsic_io_serdes_rx.v
-rw-rw-r-- 1 tonyho tonyho   2675 十二 14 21:27 fsic_mprj_io.v
-rw-rw-r-- 1 tonyho tonyho  40265 十二 14 21:27 fsic.v
-rw-rw-r-- 1 tonyho tonyho  38130 十二 14 21:00 fsic.vo
-rw-rw-r-- 1 tonyho tonyho  18963 十二 14 21:27 io_serdes.v
-rw-rw-r-- 1 tonyho tonyho   1647 十二 14 21:27 irq_mux.v
-rw-rw-r-- 1 tonyho tonyho   1173 十二 14 21:27 la_mux.v
-rw-rw-r-- 1 tonyho tonyho  15789 十二 14 21:27 LogicAnalyzer.v
-rw-rw-r-- 1 tonyho tonyho   1895 十二 14 21:00 logic_anlz.dummy_io.vd
-rw-rw-r-- 1 tonyho tonyho   1737 十二 14 21:00 mprj_io.sv
-rw-rw-r-- 1 tonyho tonyho    536 十二 14 21:27 spram.wire.v
-rw-rw-r-- 1 tonyho tonyho  19710 十二 14 21:27 sw_caravel.v
-rw-rw-r-- 1 tonyho tonyho   1069 十二 14 21:00 uprj_netlists.v
-rw-rw-r-- 1 tonyho tonyho   4211 十二 14 21:00 user_defines.v
-rw-rw-r-- 1 tonyho tonyho  14199 十二 14 21:27 user_prj0.v
-rw-rw-r-- 1 tonyho tonyho   2820 十二 14 21:27 user_prj1.v
-rw-rw-r-- 1 tonyho tonyho   2820 十二 14 21:27 user_prj2.v
-rw-rw-r-- 1 tonyho tonyho   2820 十二 14 21:27 user_prj3.v
-rw-rw-r-- 1 tonyho tonyho   3431 十二 14 21:27 user_project_wrapper.v
-rw-rw-r-- 1 tonyho tonyho   4149 十二 14 21:27 user_proj_example.v
-rw-rw-r-- 1 tonyho tonyho  47284 十二 14 21:00 user_subsys.all.v
-rw-rw-r-- 1 tonyho tonyho  47284 十二 14 21:27 user_subsys.v
+ '[' '!' -d /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect ']'
+ echo '/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect not exist, create it'
/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect not exist, create it
+ mkdir /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/Makefile /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/Makefile
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/edge_detect.c /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/edge_detect.c
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/edge_detect_tb.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/edge_detect_tb.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/bench_ini.svh /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/bench_ini.svh
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/bench_vec.svh /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/bench_vec.svh
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/project_define.svh /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/project_define.svh
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/cpu_trace.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/cpu_trace.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/dasm.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/dasm.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/fpga.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/fpga.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/fsic_clock.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/fsic_clock.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/crc32_in_img.hex /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/crc32_in_img.hex
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/crc32_out_img.hex /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/crc32_out_img.hex
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/in_img.hex /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/in_img.hex
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/out_img.hex /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/out_img.hex
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/fsic_coreclk_phase_cnt.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/fsic_coreclk_phase_cnt.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/fsic_io_serdes_rx.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/fsic_io_serdes_rx.v
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/io_serdes.v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect/io_serdes.v
+ ls -l /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect
total 1524
-rw-rw-r-- 1 tonyho tonyho      1 十二 14 21:27 bench_ini.svh
-rw-rw-r-- 1 tonyho tonyho    307 十二 14 21:27 bench_vec.svh
-rw-rw-r-- 1 tonyho tonyho   6451 十二 14 21:27 cpu_trace.v
-rw-rw-r-- 1 tonyho tonyho      9 十二 14 21:27 crc32_in_img.hex
-rw-rw-r-- 1 tonyho tonyho      9 十二 14 21:27 crc32_out_img.hex
-rw-rw-r-- 1 tonyho tonyho  18274 十二 14 21:27 dasm.v
-rw-rw-r-- 1 tonyho tonyho   7946 十二 14 21:27 edge_detect.c
-rw-rw-r-- 1 tonyho tonyho  65881 十二 14 21:27 edge_detect_tb.v
-rw-rw-r-- 1 tonyho tonyho   6891 十二 14 21:27 fpga.v
-rw-rw-r-- 1 tonyho tonyho   1591 十二 14 21:27 fsic_clock.v
-rw-rw-r-- 1 tonyho tonyho   2033 十二 14 21:27 fsic_coreclk_phase_cnt.v
-rw-rw-r-- 1 tonyho tonyho   4613 十二 14 21:27 fsic_io_serdes_rx.v
-rw-rw-r-- 1 tonyho tonyho 691200 十二 14 21:27 in_img.hex
-rw-rw-r-- 1 tonyho tonyho  18963 十二 14 21:27 io_serdes.v
-rw-rw-r-- 1 tonyho tonyho    974 十二 14 21:27 Makefile
-rw-rw-r-- 1 tonyho tonyho 691200 十二 14 21:27 out_img.hex
-rw-rw-r-- 1 tonyho tonyho    657 十二 14 21:27 project_define.svh
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/includes/includes.rtl.caravel_user_project /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/includes/includes.rtl.caravel_user_project
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/includes/includes.gl.caravel_user_project /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/includes/includes.gl.caravel_user_project
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/user_proj_example/includes/includes.gl+sdf.caravel_user_project /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/includes/includes.gl+sdf.caravel_user_project
+ ls -l /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/includes
total 12
-rw-rw-r-- 1 tonyho tonyho 152 十二 14 21:27 includes.gl.caravel_user_project
-rw-rw-r-- 1 tonyho tonyho 134 十二 14 21:27 includes.gl+sdf.caravel_user_project
-rw-rw-r-- 1 tonyho tonyho 938 十二 14 21:27 includes.rtl.caravel_user_project
+ rm -f '/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/gl/*'
+ cp /ADATA2T/debug/fsic_1214_edge_detect/caravel-lab/custom_design/fsic/verify-edge_detect-rtl/sim.makefile /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile
+ ls -l /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make
total 20
-rw-rw-r-- 1 tonyho tonyho 1238 十二 14 21:02 cpu.makefile
-rw-rw-r-- 1 tonyho tonyho 1736 十二 14 21:02 env.makefile
-rw-rw-r-- 1 tonyho tonyho 4468 十二 14 21:27 sim.makefile
-rw-rw-r-- 1 tonyho tonyho  752 十二 14 21:02 var.makefile
+ make -d simenv
+ tee /ADATA2T/debug/fsic_1214_edge_detect/log/mpw-8c-simenv.log
GNU Make 4.2.1
Built for x86_64-pc-linux-gnu
Copyright (C) 1988-2016 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile 'Makefile'...
Updating makefiles....
 Considering target file 'Makefile'.
  Looking for an implicit rule for 'Makefile'.
  Trying pattern rule with stem 'Makefile'.
  Found an implicit rule for 'Makefile'.
  Finished prerequisites of target file 'Makefile'.
 No need to remake target 'Makefile'.
Updating goal targets....
Considering target file 'simenv'.
 File 'simenv' does not exist.
 Finished prerequisites of target file 'simenv'.
Must remake target 'simenv'.
docker pull efabless/dv:latest
Putting child 0x5612dd1fbac0 (simenv) PID 1993093 on the chain.
Live child 0x5612dd1fbac0 (simenv) PID 1993093 
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
Reaping winning child 0x5612dd1fbac0 PID 1993093 
Removing child 0x5612dd1fbac0 PID 1993093 from chain.
Successfully remade target file 'simenv'.
+ make -d verify-edge_detect-rtl
+ tee /ADATA2T/debug/fsic_1214_edge_detect/log/mpw-8c-verify-edge_detect-rtl.log
GNU Make 4.2.1
Built for x86_64-pc-linux-gnu
Copyright (C) 1988-2016 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile 'Makefile'...
Updating makefiles....
 Considering target file 'Makefile'.
  Looking for an implicit rule for 'Makefile'.
  Trying pattern rule with stem 'Makefile'.
  Found an implicit rule for 'Makefile'.
  Finished prerequisites of target file 'Makefile'.
 No need to remake target 'Makefile'.
Updating goal targets....
Considering target file 'verify-edge_detect-rtl'.
 File 'verify-edge_detect-rtl' does not exist.
  Considering target file 'simenv'.
   File 'simenv' does not exist.
   Finished prerequisites of target file 'simenv'.
  Must remake target 'simenv'.
docker pull efabless/dv:latest
Putting child 0x56469fecfac0 (simenv) PID 1993165 on the chain.
Live child 0x56469fecfac0 (simenv) PID 1993165 
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
Reaping winning child 0x56469fecfac0 PID 1993165 
Removing child 0x56469fecfac0 PID 1993165 from chain.
  Successfully remade target file 'simenv'.
 Finished prerequisites of target file 'verify-edge_detect-rtl'.
Must remake target 'verify-edge_detect-rtl'.
docker run -v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project:/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project -v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/dependencies/pdks:/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/dependencies/pdks -v /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/caravel:/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/caravel -e TARGET_PATH=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project -e PDK_ROOT=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/dependencies/pdks -e CARAVEL_ROOT=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/caravel -e TOOLS=/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937 -e DESIGNS=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project -e USER_PROJECT_VERILOG=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog -e PDK=sky130A -e CORE_VERILOG_PATH=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog -e CARAVEL_VERILOG_PATH=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/caravel/verilog -e MCW_ROOT=/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper -u $(id -u $USER):$(id -g $USER) efabless/dv:latest sh -c "source ~/.bashrc && cd /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/dv/edge_detect && export SIM=RTL && make -d"
Putting child 0x56469fed4070 (verify-edge_detect-rtl) PID 1993223 on the chain.
Live child 0x56469fed4070 (verify-edge_detect-rtl) PID 1993223 
GNU Make 3.82
Built for x86_64-redhat-linux-gnu
Copyright (C) 2010  Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile `Makefile'...
Reading makefile `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile' (search path) (no ~ expansion)...
Reading makefile `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile' (search path) (no ~ expansion)...
Reading makefile `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile' (search path) (no ~ expansion)...
Reading makefile `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile' (search path) (no ~ expansion)...
Updating makefiles....
 Considering target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Looking for an implicit rule for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile,v'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/sim.makefile,v'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.sim.makefile'.
  No implicit rule found for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Finished prerequisites of target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
 No need to remake target `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
 Considering target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Looking for an implicit rule for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile,v'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/cpu.makefile,v'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.cpu.makefile'.
  No implicit rule found for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Finished prerequisites of target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
 No need to remake target `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
 Considering target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Looking for an implicit rule for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile,v'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/var.makefile,v'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.var.makefile'.
  No implicit rule found for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Finished prerequisites of target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
 No need to remake target `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
 Considering target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Looking for an implicit rule for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile,v'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/env.makefile,v'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.env.makefile'.
  No implicit rule found for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Finished prerequisites of target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
 No need to remake target `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
 Considering target file `Makefile'.
  Looking for an implicit rule for `Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `Makefile,v'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `RCS/Makefile,v'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `RCS/Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `s.Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `SCCS/s.Makefile'.
  No implicit rule found for `Makefile'.
  Finished prerequisites of target file `Makefile'.
 No need to remake target `Makefile'.
Updating goal targets....
Considering target file `all'.
 File `all' does not exist.
  Considering target file `edge_detect.vcd'.
   File `edge_detect.vcd' does not exist.
   Looking for an implicit rule for `edge_detect.vcd'.
   Trying pattern rule with stem `edge_detect'.
   Trying implicit prerequisite `edge_detect.vvp'.
   Trying pattern rule with stem `edge_detect.vcd'.
   Trying implicit prerequisite `edge_detect.vcd,v'.
   Trying pattern rule with stem `edge_detect.vcd'.
   Trying implicit prerequisite `RCS/edge_detect.vcd,v'.
   Trying pattern rule with stem `edge_detect.vcd'.
   Trying implicit prerequisite `RCS/edge_detect.vcd'.
   Trying pattern rule with stem `edge_detect.vcd'.
   Trying implicit prerequisite `s.edge_detect.vcd'.
   Trying pattern rule with stem `edge_detect.vcd'.
   Trying implicit prerequisite `SCCS/s.edge_detect.vcd'.
   Trying pattern rule with stem `edge_detect'.
   Trying implicit prerequisite `edge_detect.vvp'.
   Looking for a rule with intermediate file `edge_detect.vvp'.
    Avoiding implicit rule recursion.
    Trying pattern rule with stem `edge_detect'.
    Trying implicit prerequisite `edge_detect_tb.v'.
    Trying implicit prerequisite `edge_detect.hex'.
   Found an implicit rule for `edge_detect.vcd'.
     Considering target file `edge_detect_tb.v'.
      Looking for an implicit rule for `edge_detect_tb.v'.
      Trying pattern rule with stem `edge_detect_tb.v'.
      Trying implicit prerequisite `edge_detect_tb.v,v'.
      Trying pattern rule with stem `edge_detect_tb.v'.
      Trying implicit prerequisite `RCS/edge_detect_tb.v,v'.
      Trying pattern rule with stem `edge_detect_tb.v'.
      Trying implicit prerequisite `RCS/edge_detect_tb.v'.
      Trying pattern rule with stem `edge_detect_tb.v'.
      Trying implicit prerequisite `s.edge_detect_tb.v'.
      Trying pattern rule with stem `edge_detect_tb.v'.
      Trying implicit prerequisite `SCCS/s.edge_detect_tb.v'.
      No implicit rule found for `edge_detect_tb.v'.
      Finished prerequisites of target file `edge_detect_tb.v'.
     No need to remake target `edge_detect_tb.v'.
     Considering target file `edge_detect.hex'.
      File `edge_detect.hex' does not exist.
      Looking for an implicit rule for `edge_detect.hex'.
      Trying pattern rule with stem `edge_detect'.
      Trying implicit prerequisite `edge_detect.elf'.
      Trying pattern rule with stem `edge_detect.hex'.
      Trying implicit prerequisite `edge_detect.hex,v'.
      Trying pattern rule with stem `edge_detect.hex'.
      Trying implicit prerequisite `RCS/edge_detect.hex,v'.
      Trying pattern rule with stem `edge_detect.hex'.
      Trying implicit prerequisite `RCS/edge_detect.hex'.
      Trying pattern rule with stem `edge_detect.hex'.
      Trying implicit prerequisite `s.edge_detect.hex'.
      Trying pattern rule with stem `edge_detect.hex'.
      Trying implicit prerequisite `SCCS/s.edge_detect.hex'.
      Trying pattern rule with stem `edge_detect'.
      Trying implicit prerequisite `edge_detect.elf'.
      Looking for a rule with intermediate file `edge_detect.elf'.
       Avoiding implicit rule recursion.
       Trying pattern rule with stem `edge_detect'.
       Trying implicit prerequisite `edge_detect.c'.
       Trying rule prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
       Trying rule prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
       Trying rule prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
      Found an implicit rule for `edge_detect.hex'.
        Considering target file `edge_detect.c'.
         Looking for an implicit rule for `edge_detect.c'.
         Trying pattern rule with stem `edge_detect'.
         Trying implicit prerequisite `edge_detect.w'.
         Trying pattern rule with stem `edge_detect.c'.
         Trying implicit prerequisite `edge_detect.c,v'.
         Trying pattern rule with stem `edge_detect.c'.
         Trying implicit prerequisite `RCS/edge_detect.c,v'.
         Trying pattern rule with stem `edge_detect.c'.
         Trying implicit prerequisite `RCS/edge_detect.c'.
         Trying pattern rule with stem `edge_detect.c'.
         Trying implicit prerequisite `s.edge_detect.c'.
         Trying pattern rule with stem `edge_detect.c'.
         Trying implicit prerequisite `SCCS/s.edge_detect.c'.
         Trying pattern rule with stem `edge_detect'.
         Trying implicit prerequisite `edge_detect.w'.
         Looking for a rule with intermediate file `edge_detect.w'.
          Avoiding implicit rule recursion.
          Trying pattern rule with stem `edge_detect.w'.
          Trying implicit prerequisite `edge_detect.w,v'.
          Trying pattern rule with stem `edge_detect.w'.
          Trying implicit prerequisite `RCS/edge_detect.w,v'.
          Trying pattern rule with stem `edge_detect.w'.
          Trying implicit prerequisite `RCS/edge_detect.w'.
          Trying pattern rule with stem `edge_detect.w'.
          Trying implicit prerequisite `s.edge_detect.w'.
          Trying pattern rule with stem `edge_detect.w'.
          Trying implicit prerequisite `SCCS/s.edge_detect.w'.
         No implicit rule found for `edge_detect.c'.
         Finished prerequisites of target file `edge_detect.c'.
        No need to remake target `edge_detect.c'.
        Considering target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Looking for an implicit rule for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds,v'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/sections.lds,v'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.sections.lds'.
         No implicit rule found for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Finished prerequisites of target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        No need to remake target `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        Considering target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Looking for an implicit rule for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S,v'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/crt0_vex.S,v'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.crt0_vex.S'.
         No implicit rule found for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Finished prerequisites of target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        No need to remake target `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        Considering target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Looking for an implicit rule for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Trying pattern rule with stem `isr'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c,v'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.c,v'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.c'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.isr.c'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.isr.c'.
         Trying pattern rule with stem `isr'.
         Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
         Looking for a rule with intermediate file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
          Avoiding implicit rule recursion.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w,v'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.w,v'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.w'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.isr.w'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.isr.w'.
         No implicit rule found for `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Finished prerequisites of target file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
        No need to remake target `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
      Considering target file `edge_detect.elf'.
       File `edge_detect.elf' does not exist.
        Pruning file `edge_detect.c'.
        Pruning file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        Pruning file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        Pruning file `/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
       Finished prerequisites of target file `edge_detect.elf'.
      Must remake target `edge_detect.elf'.
Invoking recipe from /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:37 to update target `edge_detect.elf'.
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-gcc -g \
-I/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware \
-I/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/generated \
-I/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/ \
-I/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/common \
  -march=rv32i      -mabi=ilp32 -D__vexriscv__ \
-Wl,-Bstatic,-T,/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds,--strip-debug \
-ffreestanding -nostdlib -o edge_detect.elf /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c edge_detect.c
Putting child 0x1876330 (edge_detect.elf) PID 22 on the chain.
Live child 0x1876330 (edge_detect.elf) PID 22 
Reaping winning child 0x1876330 PID 22 
Removing child 0x1876330 PID 22 from chain.
      Successfully remade target file `edge_detect.elf'.
      Finished prerequisites of target file `edge_detect.hex'.
     Must remake target `edge_detect.hex'.
Invoking recipe from /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:50 to update target `edge_detect.hex'.
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-objcopy -O verilog edge_detect.elf edge_detect.hex 
Putting child 0x1878920 (edge_detect.hex) PID 31 on the chain.
Live child 0x1878920 (edge_detect.hex) PID 31 
Reaping winning child 0x1878920 PID 31 
# to fix flash base address
Live child 0x1878920 (edge_detect.hex) PID 32 
Reaping winning child 0x1878920 PID 32 
sed -ie 's/@10/@00/g' edge_detect.hex
Live child 0x1878920 (edge_detect.hex) PID 33 
Reaping winning child 0x1878920 PID 33 
Removing child 0x1878920 PID 33 from chain.
     Successfully remade target file `edge_detect.hex'.
   Considering target file `edge_detect.vvp'.
    File `edge_detect.vvp' does not exist.
     Pruning file `edge_detect_tb.v'.
     Pruning file `edge_detect.hex'.
    Finished prerequisites of target file `edge_detect.vvp'.
   Must remake target `edge_detect.vvp'.
Invoking recipe from /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:67 to update target `edge_detect.vvp'.
iverilog -V 2>&1 | tee iverilog-ver.log
Putting child 0x1878d20 (edge_detect.vvp) PID 34 on the chain.
Live child 0x1878d20 (edge_detect.vvp) PID 34 
Icarus Verilog version 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 2000-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

Icarus Verilog Preprocessor version 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 1999-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

Icarus Verilog Parser/Elaborator version 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 1998-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

 FLAGS DLL vvp.tgt
vvp.tgt: Icarus Verilog VVP Code Generator 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 2001-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

Reaping winning child 0x1878d20 PID 34 
iverilog -Ttyp -DFUNCTIONAL -DSIM -DUSE_POWER_PINS -DUNIT_DELAY=#1 \
        -g2012 \
        -f/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/includes/includes.rtl.caravel \
        -f/ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/verilog/includes/includes.rtl.caravel_user_project -o edge_detect.vvp edge_detect_tb.v 2>&1 | tee iverilog.log
Live child 0x1878d20 (edge_detect.vvp) PID 39 
edge_detect_tb.v:572: error: Unknown module type: fsic_clock_div
edge_detect_tb.v:586: error: Unknown module type: fpga
3 error(s) during elaboration.
*** These modules were missing:
        fpga referenced 1 times.
        fsic_clock_div referenced 1 times.
***
Reaping winning child 0x1878d20 PID 39 
Removing child 0x1878d20 PID 39 from chain.
   Successfully remade target file `edge_detect.vvp'.
   Finished prerequisites of target file `edge_detect.vcd'.
  Must remake target `edge_detect.vcd'.
Invoking recipe from /ADATA2T/debug/fsic_1214_edge_detect/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:113 to update target `edge_detect.vcd'.
vvp  edge_detect.vvp
Putting child 0x1878d40 (edge_detect.vcd) PID 45 on the chain.
Live child 0x1878d40 (edge_detect.vcd) PID 45 
edge_detect.vvp: Unable to open input file.
make: *** [edge_detect.vcd] Error 255
Reaping losing child 0x1878d40 PID 45 
Removing child 0x1878d40 PID 45 from chain.
Removing intermediate files...
rm edge_detect.elf
Reaping losing child 0x56469fed4070 PID 1993223 
make: *** [Makefile:149: verify-edge_detect-rtl] Error 2
Removing child 0x56469fed4070 PID 1993223 from chain.
+ exit 1
