--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0001
-- 	RAMB:	00
-- 	CONJ:	A
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0001_A0 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0001_A0;

architecture FRAME0001_A0 of FRAME0001_A0 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0001_RAMB00 instantiation
	FRAME0001_RAMB00 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"54A135B60DDA66A1EF794895FBD1032A1314A7294E158C2F17E4BEDB4E91F6F6",
		INIT_01 => x"16137839FA1BDC67955DBCC279BE406C8853FFDB1ECA865D29612898332035D7",
		INIT_02 => x"F4710158089DB89CE864FD9153AD2C31548EABEA1ADE0FDCE963B9F25B7BDB29",
		INIT_03 => x"8ECCDA7D6A9795CA787A6D64FE309D75E081D0729F92A7CBE68D8B7AE30C5AC5",
		INIT_04 => x"31F195DE904CBF233F7B5A0055533427B02035C85CFCAD4C76896E4998D74C2B",
		INIT_05 => x"A67EE5DCC591D400C78DA6CBE191F7AD96B212CF7194D05433CDBE4FBCA944B1",
		INIT_06 => x"5BB919CF930887AB6B8DE1CED68D00B2219B624524FC54B4D0317E93730F48AE",
		INIT_07 => x"6B02A43B491C5B57EDD59FAF31B0E8BFE50664B751695DDBBD3470626EC77A8F",
		INIT_08 => x"47F19A5B67566258E8504A334CCE97F9B35FDC9FFAA558D92A07A3805DE508BF",
		INIT_09 => x"A083575BA94CDE2F864DCD1E63907F32B28420E0FD72A9D4309AF1A75B67C769",
		INIT_0A => x"06817679651DDD71D715BB21C3258EE3647FE7666577195294424FFA6C040812",
		INIT_0B => x"55588E302880C03A62F9AFD8449E6D95CE1AEE3EA5C7286F6257933C7ACA258D",
		INIT_0C => x"149C3297DFE4BC47A04C1E4AF1BED17030221E584BDAF2DACE70DFFD6752A0AE",
		INIT_0D => x"C93D3988AF980E22C7E746FE1E4FA79556B5672D1FAA3B5F6E355EF9E310BFCD",
		INIT_0E => x"F77C4E9EAA25A6886BDF24A3C5C666BE82F223B510CED71C686E6C54C450B283",
		INIT_0F => x"A8BBFEFBE7AB9A762C266C73C21BDC499DFA194A03C8CFD179EEC4D31A7DE400",
		INIT_10 => x"C092515F449F00E51EA53277BA8D30257E175B169DA3FC346238EDEA20BCE5D5",
		INIT_11 => x"34F0B9BA9B1B488F6E3011B989C966F58E0C0826562B1AD8BEC079DA51504A97",
		INIT_12 => x"FEF11106FB02A6D1B5388AC0C262156C155A4FA662BFFC9C6B64CE006BA6A414",
		INIT_13 => x"E455306AD67DB5CCCD0FE26AFEF613419A02F69A400DDC342702DE47C7903ECE",
		INIT_14 => x"A7203E299E7DF9B3A588A8E7DAE231C70528C3CE0C97CFC0DF321080BAC402E9",
		INIT_15 => x"6BDF4BB4C002D8F3686E036B1E62404A14A5E831532D6D909F629CCCC1F44AA3",
		INIT_16 => x"E5A088DDCD3F9D9FF0974E0E19DD2B45C4EB6889F7B5D7F975C570D76CDD7615",
		INIT_17 => x"F9A0C93449B6073474065AFB62EC665D0994F553C9A9C50E69728B90D33047EB",
		INIT_18 => x"0CDABFCE57BA2D57BEA14EA5BB3A95EBF975D6783F3CC272064D3297403BA95B",
		INIT_19 => x"13422B813344D697B9D4C4AC2DA76A72119360A0633BA3EDFBD0146A3F4931C0",
		INIT_1A => x"D767DED976C8AEBEAC2729B962F90080350C1DB7AA4531AB918CAAE2FF7B1E13",
		INIT_1B => x"4FA8C302F71BBD654CEB45BA81B9CE3B52A216EE937AA05B2BC7FC9686EF1916",
		INIT_1C => x"E626661171332608DE846449F2533DF4A48FC53D1BA6DD1754BBD5930FF47038",
		INIT_1D => x"612AFAACBB6A91521988E923423AE104EE4AAA84A9034D17D7D6A5EEE10C93BF",
		INIT_1E => x"7D787FE494C71541E61EC4715E418D546D1D04BEC3A1B683D7EB8BDD2DA12701",
		INIT_1F => x"E3C3B5574447E7BA3A374C14257FA923A7DF20B2F9144ED63FC802E42C78DC4A",
		INIT_20 => x"3020FC524946F1C23875CC00D5A9E7D4988EC261C663DB428D7FD4DE1D12A388",
		INIT_21 => x"13F31C8748B2133AE5C51E0937220DFD5301AFFFA03B07C1321CCFB4CD9E95E9",
		INIT_22 => x"865325961B1C7E7BE590541EFDE3F650935D87FF42D8C578BA48950D2186F8E2",
		INIT_23 => x"0ADF96343E4AA5042749A2190C3BA466E720DD06140A129AEA0B5B29FAE78B24",
		INIT_24 => x"9A3CAD1855EB516093C25C840F9E3921676FCE734614505EACB8E8905E28BCBF",
		INIT_25 => x"5C226619E28F3066A3C41B0A51B795BAA944600EA8BCEBCAB628871E64F07A62",
		INIT_26 => x"23DDFFD3754C457FFC2D10BEC4F7EFB95857DAA8B3C0B90EAA9F719ABA2C8BEB",
		INIT_27 => x"D40C649CA08D230FB52778AD61F6748FF47D5838670C52BD02586DE69667C993",
		INIT_28 => x"67BB219AB8AB64A527269500B214D4CFB64A2410B8B29E3B0F7EDFCD9C7DAC95",
		INIT_29 => x"DA078C0D2B14DFF9EF651CF919637F9D0308FBC76F3EE1C5C6E84D9B5D5CEB40",
		INIT_2A => x"95AF84C2DD1CECDE86D0E93A09303EDBE27D40A789FE430A6B5195FC9517BA5D",
		INIT_2B => x"9B7F9543C60E62759840D41FEC7B1C0A4D15EA626EA7BAD022AEE52331B875DA",
		INIT_2C => x"747C910B6BDD9B57294E5110DACCCE60D21D4CAFE39DF3589EF38959E416C687",
		INIT_2D => x"E1C14DDEB387155DF4E4B32898CBE89DAB31D359DE198FACE618A9C04EA57823",
		INIT_2E => x"D55F3A51D4388AF52AE5D0B4EC1FD156CF852B1C4752A5FF5C648A35F1EC8655",
		INIT_2F => x"B7856196D22EA87DE78A45CDEAAC081A5FB67643B86C6B3C251DB3FF01840534",
		INIT_30 => x"25D937109025298A9CF4FA1B722221B655C56A69F625B247CBEE98A64112A291",
		INIT_31 => x"28A8F8410F89126B70D19FE42CDC378017BCA94BE14B87147EDE45D20287047A",
		INIT_32 => x"B8822BDDF814C39BE2A1B7BB11DA94A72E9DD908FEBE2DF42F3EB012058E8EDB",
		INIT_33 => x"7B53E5D572CA329C5A0A6992F851A34E16462ABFF0E5F4F11D9E06884CA6755F",
		INIT_34 => x"1C923BAD5D031FF4ABC721C85277BE1F10165E46E3A8F130BE55597A68FBECE2",
		INIT_35 => x"5E503D3B5D15C7BD9A7D6E6B56135C28DE2A7C7AD2E3C3A590F6D2543A3F99B9",
		INIT_36 => x"B3444767E1EA9A7C916CB718B6126ECEEFBA33E6DE00C705DC1A6CB81BD9D1E6",
		INIT_37 => x"69DC0BFD2E5332C2693A1FF1D9CF6027766E644E67338C290C178A92362448B4",
		INIT_38 => x"90FB046C2CA6CAAE2FD5089A5675364424CCF5948DF4FD8F9BB1B248370707BA",
		INIT_39 => x"B50E27C2A6D49A255655222CB410F6FEDBE6ED3D593702682EEA4236540FD5D5",
		INIT_3A => x"12670D1D3BE07CB11C6788DCC42FB008D712AD1C091C958E5ADE6634E096ED5D",
		INIT_3B => x"4DA490AA3B8B787AEBF394DFAD30782C373E8BCBB117F823189FFDA936767044",
		INIT_3C => x"C56A1D69A8F74A53FB416900F546F980096B9F88B9E30C1EDD649250EAC35161",
		INIT_3D => x"8E82A096D47EF41739B58195D4FBB5D75E6C62ADA9C20B87E0B87B813DFCCA59",
		INIT_3E => x"F5D3D989645583BA6BE6DB1A1D74F1FE828CF0FC43EA2E260C154C0F64A1A5AA",
		INIT_3F => x"D1B0E7D1ADB671420F59F24BE66E39831F160890EF253440B10765432B8467C4"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0001_RAMB00 instantiation

end FRAME0001_A0;