--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

Design file:              SingleCoreProcessor.ncd
Physical constraint file: SingleCoreProcessor.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 117247314 paths analyzed, 5071 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.074ns.
--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_15 (SLICE_X36Y140.D1), 30896 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.074ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Data Path Delay:      7.910ns (Levels of Logic = 9)
  Clock Path Skew:      -0.129ns (0.958 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y122.AQ     Tcko                  0.223   Core0/REG_I[31]_dff_10<23>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X11Y152.A3     net (fanout=280)      2.419   Core0/REG_I[31]_dff_10<17>
    SLICE_X11Y152.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_78
                                                       Core0/uRF/Mmux_DoutA_826
    SLICE_X11Y152.D4     net (fanout=1)        0.332   Core0/uRF/Mmux_DoutA_826
    SLICE_X11Y152.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_78
                                                       Core0/uRF/Mmux_DoutA_48
                                                       Core0/uRF/Mmux_DoutA_2_f7_7
    SLICE_X37Y121.D4     net (fanout=2)        1.495   Core0/ID_RegDA<17>
    SLICE_X37Y121.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ1
                                                       Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A6     net (fanout=1)        0.527   Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X36Y132.B5     net (fanout=2)        0.165   Core0/uBranchCTRL/FlagZ
    SLICE_X36Y132.B      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X38Y137.D1     net (fanout=15)       0.788   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X38Y137.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement30
    SLICE_X37Y137.A1     net (fanout=1)        0.436   Core0/uBranchCTRL/PCIncrement<8>
    SLICE_X37Y137.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<8>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.DMUX   Tcind                 0.232   Core0/REG_PC[15]_dff_4<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
    SLICE_X36Y140.D1     net (fanout=1)        0.525   Core0/ID_NextPC<15>
    SLICE_X36Y140.CLK    Tas                   0.009   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT71
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                      7.910ns (1.223ns logic, 6.687ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.061ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Data Path Delay:      7.897ns (Levels of Logic = 9)
  Clock Path Skew:      -0.129ns (0.958 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y122.AQ     Tcko                  0.223   Core0/REG_I[31]_dff_10<23>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X8Y154.B2      net (fanout=280)      2.696   Core0/REG_I[31]_dff_10<17>
    SLICE_X8Y154.B       Tilo                  0.043   Core0/uRF/RegisterTable_28<19>
                                                       Core0/uRF/Mmux_DoutA_927
    SLICE_X11Y149.C4     net (fanout=1)        0.548   Core0/uRF/Mmux_DoutA_927
    SLICE_X11Y149.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X19Y135.D3     net (fanout=2)        0.761   Core0/ID_RegDA<18>
    SLICE_X19Y135.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X36Y132.A2     net (fanout=1)        0.753   Core0/uBranchCTRL/FlagZ2
    SLICE_X36Y132.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X36Y132.B5     net (fanout=2)        0.165   Core0/uBranchCTRL/FlagZ
    SLICE_X36Y132.B      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X38Y137.D1     net (fanout=15)       0.788   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X38Y137.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement30
    SLICE_X37Y137.A1     net (fanout=1)        0.436   Core0/uBranchCTRL/PCIncrement<8>
    SLICE_X37Y137.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<8>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.DMUX   Tcind                 0.232   Core0/REG_PC[15]_dff_4<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
    SLICE_X36Y140.D1     net (fanout=1)        0.525   Core0/ID_NextPC<15>
    SLICE_X36Y140.CLK    Tas                   0.009   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT71
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                      7.897ns (1.225ns logic, 6.672ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.050ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Data Path Delay:      7.886ns (Levels of Logic = 9)
  Clock Path Skew:      -0.129ns (0.958 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y122.AQ     Tcko                  0.223   Core0/REG_I[31]_dff_10<23>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X8Y150.D4      net (fanout=280)      2.294   Core0/REG_I[31]_dff_10<17>
    SLICE_X8Y150.D       Tilo                  0.043   Core0/uRF/RegisterTable_25<19>
                                                       Core0/uRF/Mmux_DoutA_822
    SLICE_X10Y148.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_DoutA_822
    SLICE_X10Y148.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_77
                                                       Core0/uRF/Mmux_DoutA_37
                                                       Core0/uRF/Mmux_DoutA_2_f7_6
    SLICE_X37Y121.D5     net (fanout=2)        1.476   Core0/ID_RegDA<16>
    SLICE_X37Y121.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ1
                                                       Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A6     net (fanout=1)        0.527   Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X36Y132.B5     net (fanout=2)        0.165   Core0/uBranchCTRL/FlagZ
    SLICE_X36Y132.B      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X38Y137.D1     net (fanout=15)       0.788   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X38Y137.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement30
    SLICE_X37Y137.A1     net (fanout=1)        0.436   Core0/uBranchCTRL/PCIncrement<8>
    SLICE_X37Y137.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<8>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.DMUX   Tcind                 0.232   Core0/REG_PC[15]_dff_4<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
    SLICE_X36Y140.D1     net (fanout=1)        0.525   Core0/ID_NextPC<15>
    SLICE_X36Y140.CLK    Tas                   0.009   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT71
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                      7.886ns (1.220ns logic, 6.666ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_14 (SLICE_X36Y139.D1), 28965 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.944ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_14 (FF)
  Data Path Delay:      7.779ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.957 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/REG_PC[15]_dff_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y122.AQ     Tcko                  0.223   Core0/REG_I[31]_dff_10<23>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X11Y152.A3     net (fanout=280)      2.419   Core0/REG_I[31]_dff_10<17>
    SLICE_X11Y152.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_78
                                                       Core0/uRF/Mmux_DoutA_826
    SLICE_X11Y152.D4     net (fanout=1)        0.332   Core0/uRF/Mmux_DoutA_826
    SLICE_X11Y152.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_78
                                                       Core0/uRF/Mmux_DoutA_48
                                                       Core0/uRF/Mmux_DoutA_2_f7_7
    SLICE_X37Y121.D4     net (fanout=2)        1.495   Core0/ID_RegDA<17>
    SLICE_X37Y121.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ1
                                                       Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A6     net (fanout=1)        0.527   Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X36Y132.B5     net (fanout=2)        0.165   Core0/uBranchCTRL/FlagZ
    SLICE_X36Y132.B      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X38Y137.D1     net (fanout=15)       0.788   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X38Y137.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement30
    SLICE_X37Y137.A1     net (fanout=1)        0.436   Core0/uBranchCTRL/PCIncrement<8>
    SLICE_X37Y137.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<8>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CMUX   Tcinc                 0.198   Core0/REG_PC[15]_dff_4<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
    SLICE_X36Y139.D1     net (fanout=1)        0.444   Core0/ID_NextPC<14>
    SLICE_X36Y139.CLK    Tas                  -0.007   Core0/REG_PC[15]_dff_2<13>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT61
                                                       Core0/REG_PC[15]_dff_2_14
    -------------------------------------------------  ---------------------------
    Total                                      7.779ns (1.173ns logic, 6.606ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.931ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_14 (FF)
  Data Path Delay:      7.766ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.957 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/REG_PC[15]_dff_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y122.AQ     Tcko                  0.223   Core0/REG_I[31]_dff_10<23>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X8Y154.B2      net (fanout=280)      2.696   Core0/REG_I[31]_dff_10<17>
    SLICE_X8Y154.B       Tilo                  0.043   Core0/uRF/RegisterTable_28<19>
                                                       Core0/uRF/Mmux_DoutA_927
    SLICE_X11Y149.C4     net (fanout=1)        0.548   Core0/uRF/Mmux_DoutA_927
    SLICE_X11Y149.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X19Y135.D3     net (fanout=2)        0.761   Core0/ID_RegDA<18>
    SLICE_X19Y135.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X36Y132.A2     net (fanout=1)        0.753   Core0/uBranchCTRL/FlagZ2
    SLICE_X36Y132.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X36Y132.B5     net (fanout=2)        0.165   Core0/uBranchCTRL/FlagZ
    SLICE_X36Y132.B      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X38Y137.D1     net (fanout=15)       0.788   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X38Y137.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement30
    SLICE_X37Y137.A1     net (fanout=1)        0.436   Core0/uBranchCTRL/PCIncrement<8>
    SLICE_X37Y137.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<8>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CMUX   Tcinc                 0.198   Core0/REG_PC[15]_dff_4<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
    SLICE_X36Y139.D1     net (fanout=1)        0.444   Core0/ID_NextPC<14>
    SLICE_X36Y139.CLK    Tas                  -0.007   Core0/REG_PC[15]_dff_2<13>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT61
                                                       Core0/REG_PC[15]_dff_2_14
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (1.175ns logic, 6.591ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.920ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_14 (FF)
  Data Path Delay:      7.755ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.957 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/REG_PC[15]_dff_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y122.AQ     Tcko                  0.223   Core0/REG_I[31]_dff_10<23>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X8Y150.D4      net (fanout=280)      2.294   Core0/REG_I[31]_dff_10<17>
    SLICE_X8Y150.D       Tilo                  0.043   Core0/uRF/RegisterTable_25<19>
                                                       Core0/uRF/Mmux_DoutA_822
    SLICE_X10Y148.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_DoutA_822
    SLICE_X10Y148.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_77
                                                       Core0/uRF/Mmux_DoutA_37
                                                       Core0/uRF/Mmux_DoutA_2_f7_6
    SLICE_X37Y121.D5     net (fanout=2)        1.476   Core0/ID_RegDA<16>
    SLICE_X37Y121.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ1
                                                       Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A6     net (fanout=1)        0.527   Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X36Y132.B5     net (fanout=2)        0.165   Core0/uBranchCTRL/FlagZ
    SLICE_X36Y132.B      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X38Y137.D1     net (fanout=15)       0.788   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X38Y137.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement30
    SLICE_X37Y137.A1     net (fanout=1)        0.436   Core0/uBranchCTRL/PCIncrement<8>
    SLICE_X37Y137.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<8>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CMUX   Tcinc                 0.198   Core0/REG_PC[15]_dff_4<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
    SLICE_X36Y139.D1     net (fanout=1)        0.444   Core0/ID_NextPC<14>
    SLICE_X36Y139.CLK    Tas                  -0.007   Core0/REG_PC[15]_dff_2<13>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT61
                                                       Core0/REG_PC[15]_dff_2_14
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (1.170ns logic, 6.585ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_12 (SLICE_X36Y139.C2), 25103 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.935ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_12 (FF)
  Data Path Delay:      7.770ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.957 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/REG_PC[15]_dff_2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y122.AQ     Tcko                  0.223   Core0/REG_I[31]_dff_10<23>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X11Y152.A3     net (fanout=280)      2.419   Core0/REG_I[31]_dff_10<17>
    SLICE_X11Y152.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_78
                                                       Core0/uRF/Mmux_DoutA_826
    SLICE_X11Y152.D4     net (fanout=1)        0.332   Core0/uRF/Mmux_DoutA_826
    SLICE_X11Y152.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_78
                                                       Core0/uRF/Mmux_DoutA_48
                                                       Core0/uRF/Mmux_DoutA_2_f7_7
    SLICE_X37Y121.D4     net (fanout=2)        1.495   Core0/ID_RegDA<17>
    SLICE_X37Y121.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ1
                                                       Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A6     net (fanout=1)        0.527   Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X36Y132.B5     net (fanout=2)        0.165   Core0/uBranchCTRL/FlagZ
    SLICE_X36Y132.B      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X38Y137.D1     net (fanout=15)       0.788   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X38Y137.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement30
    SLICE_X37Y137.A1     net (fanout=1)        0.436   Core0/uBranchCTRL/PCIncrement<8>
    SLICE_X37Y137.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<8>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.AMUX   Tcina                 0.198   Core0/REG_PC[15]_dff_4<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
    SLICE_X36Y139.C2     net (fanout=1)        0.436   Core0/ID_NextPC<12>
    SLICE_X36Y139.CLK    Tas                  -0.008   Core0/REG_PC[15]_dff_2<13>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT41
                                                       Core0/REG_PC[15]_dff_2_12
    -------------------------------------------------  ---------------------------
    Total                                      7.770ns (1.172ns logic, 6.598ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.922ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_12 (FF)
  Data Path Delay:      7.757ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.957 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/REG_PC[15]_dff_2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y122.AQ     Tcko                  0.223   Core0/REG_I[31]_dff_10<23>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X8Y154.B2      net (fanout=280)      2.696   Core0/REG_I[31]_dff_10<17>
    SLICE_X8Y154.B       Tilo                  0.043   Core0/uRF/RegisterTable_28<19>
                                                       Core0/uRF/Mmux_DoutA_927
    SLICE_X11Y149.C4     net (fanout=1)        0.548   Core0/uRF/Mmux_DoutA_927
    SLICE_X11Y149.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_79
                                                       Core0/uRF/Mmux_DoutA_39
                                                       Core0/uRF/Mmux_DoutA_2_f7_8
    SLICE_X19Y135.D3     net (fanout=2)        0.761   Core0/ID_RegDA<18>
    SLICE_X19Y135.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X36Y132.A2     net (fanout=1)        0.753   Core0/uBranchCTRL/FlagZ2
    SLICE_X36Y132.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X36Y132.B5     net (fanout=2)        0.165   Core0/uBranchCTRL/FlagZ
    SLICE_X36Y132.B      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X38Y137.D1     net (fanout=15)       0.788   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X38Y137.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement30
    SLICE_X37Y137.A1     net (fanout=1)        0.436   Core0/uBranchCTRL/PCIncrement<8>
    SLICE_X37Y137.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<8>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.AMUX   Tcina                 0.198   Core0/REG_PC[15]_dff_4<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
    SLICE_X36Y139.C2     net (fanout=1)        0.436   Core0/ID_NextPC<12>
    SLICE_X36Y139.CLK    Tas                  -0.008   Core0/REG_PC[15]_dff_2<13>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT41
                                                       Core0/REG_PC[15]_dff_2_12
    -------------------------------------------------  ---------------------------
    Total                                      7.757ns (1.174ns logic, 6.583ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.911ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/REG_PC[15]_dff_2_12 (FF)
  Data Path Delay:      7.746ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.957 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/REG_PC[15]_dff_2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y122.AQ     Tcko                  0.223   Core0/REG_I[31]_dff_10<23>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X8Y150.D4      net (fanout=280)      2.294   Core0/REG_I[31]_dff_10<17>
    SLICE_X8Y150.D       Tilo                  0.043   Core0/uRF/RegisterTable_25<19>
                                                       Core0/uRF/Mmux_DoutA_822
    SLICE_X10Y148.C3     net (fanout=1)        0.455   Core0/uRF/Mmux_DoutA_822
    SLICE_X10Y148.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_77
                                                       Core0/uRF/Mmux_DoutA_37
                                                       Core0/uRF/Mmux_DoutA_2_f7_6
    SLICE_X37Y121.D5     net (fanout=2)        1.476   Core0/ID_RegDA<16>
    SLICE_X37Y121.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ1
                                                       Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A6     net (fanout=1)        0.527   Core0/uBranchCTRL/FlagZ1
    SLICE_X36Y132.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X36Y132.B5     net (fanout=2)        0.165   Core0/uBranchCTRL/FlagZ
    SLICE_X36Y132.B      Tilo                  0.043   Core0/uBranchCTRL/FlagZ4
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X38Y137.D1     net (fanout=15)       0.788   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X38Y137.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement30
    SLICE_X37Y137.A1     net (fanout=1)        0.436   Core0/uBranchCTRL/PCIncrement<8>
    SLICE_X37Y137.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<8>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X37Y138.AMUX   Tcina                 0.198   Core0/REG_PC[15]_dff_4<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
    SLICE_X36Y139.C2     net (fanout=1)        0.436   Core0/ID_NextPC<12>
    SLICE_X36Y139.CLK    Tas                  -0.008   Core0/REG_PC[15]_dff_2<13>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT41
                                                       Core0/REG_PC[15]_dff_2_12
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (1.169ns logic, 6.577ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM13 (RAMB36_X1Y28.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/REG_PC[15]_dff_2_15 (FF)
  Destination:          CoreMem0/Mram_RAM13 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.238ns (0.698 - 0.460)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_15 to CoreMem0/Mram_RAM13
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X36Y140.DQ            Tcko                  0.100   Core0/REG_PC[15]_dff_2<15>
                                                              Core0/REG_PC[15]_dff_2_15
    RAMB36_X1Y28.ADDRBWRADDRL14 net (fanout=35)       0.328   Core0/REG_PC[15]_dff_2<15>
    RAMB36_X1Y28.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.183   CoreMem0/Mram_RAM13
                                                              CoreMem0/Mram_RAM13
    --------------------------------------------------------  ---------------------------
    Total                                             0.245ns (-0.083ns logic, 0.328ns route)
                                                              (-33.9% logic, 133.9% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM13 (RAMB36_X1Y28.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/REG_PC[15]_dff_2_15 (FF)
  Destination:          CoreMem0/Mram_RAM13 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.238ns (0.698 - 0.460)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_15 to CoreMem0/Mram_RAM13
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X36Y140.DQ            Tcko                  0.100   Core0/REG_PC[15]_dff_2<15>
                                                              Core0/REG_PC[15]_dff_2_15
    RAMB36_X1Y28.ADDRBWRADDRU14 net (fanout=35)       0.328   Core0/REG_PC[15]_dff_2<15>
    RAMB36_X1Y28.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.183   CoreMem0/Mram_RAM13
                                                              CoreMem0/Mram_RAM13
    --------------------------------------------------------  ---------------------------
    Total                                             0.245ns (-0.083ns logic, 0.328ns route)
                                                              (-33.9% logic, 133.9% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM13 (RAMB36_X1Y28.ADDRBWRADDRL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/REG_PC[15]_dff_2_8 (FF)
  Destination:          CoreMem0/Mram_RAM13 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.252ns (Levels of Logic = 0)
  Clock Path Skew:      0.239ns (0.698 - 0.459)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_8 to CoreMem0/Mram_RAM13
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X36Y139.BQ           Tcko                  0.100   Core0/REG_PC[15]_dff_2<13>
                                                             Core0/REG_PC[15]_dff_2_8
    RAMB36_X1Y28.ADDRBWRADDRL7 net (fanout=35)       0.335   Core0/REG_PC[15]_dff_2<8>
    RAMB36_X1Y28.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.183   CoreMem0/Mram_RAM13
                                                             CoreMem0/Mram_RAM13
    -------------------------------------------------------  ---------------------------
    Total                                            0.252ns (-0.083ns logic, 0.335ns route)
                                                             (-32.9% logic, 132.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 1418 paths analyzed, 1418 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.248ns.
--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_12_28 (SLICE_X23Y89.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   5.248ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_12_28 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.875ns (Levels of Logic = 1)
  Clock Path Delay:     3.652ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_12_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X23Y89.SR      net (fanout=397)      7.893   reset_IBUF
    SLICE_X23Y89.CLK     Trck                  0.212   Core0/uRF/RegisterTable_12<31>
                                                       Core0/uRF/RegisterTable_12_28
    -------------------------------------------------  ---------------------------
    Total                                      8.875ns (0.982ns logic, 7.893ns route)
                                                       (11.1% logic, 88.9% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_12_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y89.CLK     net (fanout=477)      1.096   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (0.769ns logic, 2.883ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_12_29 (SLICE_X23Y89.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   5.248ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_12_29 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.875ns (Levels of Logic = 1)
  Clock Path Delay:     3.652ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_12_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X23Y89.SR      net (fanout=397)      7.893   reset_IBUF
    SLICE_X23Y89.CLK     Trck                  0.212   Core0/uRF/RegisterTable_12<31>
                                                       Core0/uRF/RegisterTable_12_29
    -------------------------------------------------  ---------------------------
    Total                                      8.875ns (0.982ns logic, 7.893ns route)
                                                       (11.1% logic, 88.9% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_12_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y89.CLK     net (fanout=477)      1.096   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (0.769ns logic, 2.883ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_12_30 (SLICE_X23Y89.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   5.248ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_12_30 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.875ns (Levels of Logic = 1)
  Clock Path Delay:     3.652ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_12_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X23Y89.SR      net (fanout=397)      7.893   reset_IBUF
    SLICE_X23Y89.CLK     Trck                  0.212   Core0/uRF/RegisterTable_12<31>
                                                       Core0/uRF/RegisterTable_12_30
    -------------------------------------------------  ---------------------------
    Total                                      8.875ns (0.982ns logic, 7.893ns route)
                                                       (11.1% logic, 88.9% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_12_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y89.CLK     net (fanout=477)      1.096   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (0.769ns logic, 2.883ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_52_16 (SLICE_X8Y180.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.106ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_52_16 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.047ns (Levels of Logic = 1)
  Clock Path Delay:     4.129ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_52_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X8Y180.SR      net (fanout=397)      1.246   reset_IBUF
    SLICE_X8Y180.CLK     Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_52<19>
                                                       Core0/WB_StoreData[31]_dff_52_16
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.801ns logic, 1.246ns route)
                                                       (39.1% logic, 60.9% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_52_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y180.CLK     net (fanout=477)      1.374   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (0.854ns logic, 3.275ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_52_17 (SLICE_X8Y180.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.106ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_52_17 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.047ns (Levels of Logic = 1)
  Clock Path Delay:     4.129ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_52_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X8Y180.SR      net (fanout=397)      1.246   reset_IBUF
    SLICE_X8Y180.CLK     Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_52<19>
                                                       Core0/WB_StoreData[31]_dff_52_17
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.801ns logic, 1.246ns route)
                                                       (39.1% logic, 60.9% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_52_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y180.CLK     net (fanout=477)      1.374   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (0.854ns logic, 3.275ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_52_18 (SLICE_X8Y180.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.106ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_52_18 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.047ns (Levels of Logic = 1)
  Clock Path Delay:     4.129ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_52_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X8Y180.SR      net (fanout=397)      1.246   reset_IBUF
    SLICE_X8Y180.CLK     Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_52<19>
                                                       Core0/WB_StoreData[31]_dff_52_18
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.801ns logic, 1.246ns route)
                                                       (39.1% logic, 60.9% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_52_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y180.CLK     net (fanout=477)      1.374   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (0.854ns logic, 3.275ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 537 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  12.900ns.
--------------------------------------------------------------------------------

Paths for end point MemWData<10> (D14.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.900ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_1 (FF)
  Destination:          MemWData<10> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.740ns (Levels of Logic = 3)
  Clock Path Delay:     4.135ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X26Y154.CLK    net (fanout=477)      1.380   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (0.854ns logic, 3.281ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_29_1 to MemWData<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y154.DQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_29<1>
                                                       Core0/MEM_ExResult[31]_dff_29_1
    SLICE_X36Y121.B2     net (fanout=30)       2.293   Core0/MEM_ExResult[31]_dff_29<1>
    SLICE_X36Y121.BMUX   Tilo                  0.148   Core0/Mmux_WB_RegDin26
                                                       Core0/Mmux_MemWriteData81
    SLICE_X22Y137.D5     net (fanout=8)        1.537   Core0/Mmux_MemWriteData10
    SLICE_X22Y137.D      Tilo                  0.043   MemWData_10_OBUF
                                                       Core0/Mmux_MemWriteData45
    D14.O                net (fanout=2)        2.120   MemWData_10_OBUF
    D14.PAD              Tioop                 2.376   MemWData<10>
                                                       MemWData_10_OBUF
                                                       MemWData<10>
    -------------------------------------------------  ---------------------------
    Total                                      8.740ns (2.790ns logic, 5.950ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.785ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_54_0 (FF)
  Destination:          MemWData<10> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.644ns (Levels of Logic = 3)
  Clock Path Delay:     4.116ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_54_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X36Y164.CLK    net (fanout=477)      1.361   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (0.854ns logic, 3.262ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_54_0 to MemWData<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y164.BMUX   Tshcko                0.284   Core0/MEM_CTRL[2]_dff_27<2>
                                                       Core0/WB_MemCTRL[2]_dff_54_0
    SLICE_X36Y121.B5     net (fanout=62)       2.136   Core0/WB_MemCTRL[2]_dff_54<0>
    SLICE_X36Y121.BMUX   Tilo                  0.148   Core0/Mmux_WB_RegDin26
                                                       Core0/Mmux_MemWriteData81
    SLICE_X22Y137.D5     net (fanout=8)        1.537   Core0/Mmux_MemWriteData10
    SLICE_X22Y137.D      Tilo                  0.043   MemWData_10_OBUF
                                                       Core0/Mmux_MemWriteData45
    D14.O                net (fanout=2)        2.120   MemWData_10_OBUF
    D14.PAD              Tioop                 2.376   MemWData<10>
                                                       MemWData_10_OBUF
                                                       MemWData<10>
    -------------------------------------------------  ---------------------------
    Total                                      8.644ns (2.851ns logic, 5.793ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.707ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_54_2 (FF)
  Destination:          MemWData<10> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.566ns (Levels of Logic = 3)
  Clock Path Delay:     4.116ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_54_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X36Y164.CLK    net (fanout=477)      1.361   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (0.854ns logic, 3.262ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_54_2 to MemWData<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y164.DMUX   Tshcko                0.286   Core0/MEM_CTRL[2]_dff_27<2>
                                                       Core0/WB_MemCTRL[2]_dff_54_2
    SLICE_X36Y121.B4     net (fanout=193)      2.055   Core0/WB_MemCTRL[2]_dff_54<2>
    SLICE_X36Y121.BMUX   Tilo                  0.149   Core0/Mmux_WB_RegDin26
                                                       Core0/Mmux_MemWriteData81
    SLICE_X22Y137.D5     net (fanout=8)        1.537   Core0/Mmux_MemWriteData10
    SLICE_X22Y137.D      Tilo                  0.043   MemWData_10_OBUF
                                                       Core0/Mmux_MemWriteData45
    D14.O                net (fanout=2)        2.120   MemWData_10_OBUF
    D14.PAD              Tioop                 2.376   MemWData<10>
                                                       MemWData_10_OBUF
                                                       MemWData<10>
    -------------------------------------------------  ---------------------------
    Total                                      8.566ns (2.854ns logic, 5.712ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<30> (B19.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.881ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_1 (FF)
  Destination:          MemWData<30> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.721ns (Levels of Logic = 3)
  Clock Path Delay:     4.135ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X26Y154.CLK    net (fanout=477)      1.380   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (0.854ns logic, 3.281ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_29_1 to MemWData<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y154.DQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_29<1>
                                                       Core0/MEM_ExResult[31]_dff_29_1
    SLICE_X44Y110.B2     net (fanout=30)       3.151   Core0/MEM_ExResult[31]_dff_29<1>
    SLICE_X44Y110.B      Tilo                  0.043   N6
                                                       Core0/Mmux_MemWriteData48_SW0
    SLICE_X20Y129.A6     net (fanout=1)        0.997   N6
    SLICE_X20Y129.A      Tilo                  0.043   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData48
    B19.O                net (fanout=2)        1.864   MemWData_30_OBUF
    B19.PAD              Tioop                 2.400   MemWData<30>
                                                       MemWData_30_OBUF
                                                       MemWData<30>
    -------------------------------------------------  ---------------------------
    Total                                      8.721ns (2.709ns logic, 6.012ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.426ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_54_2 (FF)
  Destination:          MemWData<30> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.285ns (Levels of Logic = 3)
  Clock Path Delay:     4.116ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_54_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X36Y164.CLK    net (fanout=477)      1.361   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (0.854ns logic, 3.262ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_54_2 to MemWData<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y164.DMUX   Tshcko                0.286   Core0/MEM_CTRL[2]_dff_27<2>
                                                       Core0/WB_MemCTRL[2]_dff_54_2
    SLICE_X44Y110.B1     net (fanout=193)      2.652   Core0/WB_MemCTRL[2]_dff_54<2>
    SLICE_X44Y110.B      Tilo                  0.043   N6
                                                       Core0/Mmux_MemWriteData48_SW0
    SLICE_X20Y129.A6     net (fanout=1)        0.997   N6
    SLICE_X20Y129.A      Tilo                  0.043   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData48
    B19.O                net (fanout=2)        1.864   MemWData_30_OBUF
    B19.PAD              Tioop                 2.400   MemWData<30>
                                                       MemWData_30_OBUF
                                                       MemWData<30>
    -------------------------------------------------  ---------------------------
    Total                                      8.285ns (2.772ns logic, 5.513ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.267ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_54_0 (FF)
  Destination:          MemWData<30> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.126ns (Levels of Logic = 3)
  Clock Path Delay:     4.116ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_54_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X36Y164.CLK    net (fanout=477)      1.361   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (0.854ns logic, 3.262ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_54_0 to MemWData<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y164.BMUX   Tshcko                0.284   Core0/MEM_CTRL[2]_dff_27<2>
                                                       Core0/WB_MemCTRL[2]_dff_54_0
    SLICE_X44Y110.B6     net (fanout=62)       2.495   Core0/WB_MemCTRL[2]_dff_54<0>
    SLICE_X44Y110.B      Tilo                  0.043   N6
                                                       Core0/Mmux_MemWriteData48_SW0
    SLICE_X20Y129.A6     net (fanout=1)        0.997   N6
    SLICE_X20Y129.A      Tilo                  0.043   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData48
    B19.O                net (fanout=2)        1.864   MemWData_30_OBUF
    B19.PAD              Tioop                 2.400   MemWData<30>
                                                       MemWData_30_OBUF
                                                       MemWData<30>
    -------------------------------------------------  ---------------------------
    Total                                      8.126ns (2.770ns logic, 5.356ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<31> (D16.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.860ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_1 (FF)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.700ns (Levels of Logic = 3)
  Clock Path Delay:     4.135ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X26Y154.CLK    net (fanout=477)      1.380   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (0.854ns logic, 3.281ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_29_1 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y154.DQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_29<1>
                                                       Core0/MEM_ExResult[31]_dff_29_1
    SLICE_X44Y110.A2     net (fanout=30)       3.153   Core0/MEM_ExResult[31]_dff_29<1>
    SLICE_X44Y110.A      Tilo                  0.043   N6
                                                       Core0/Mmux_MemWriteData50_SW0
    SLICE_X23Y130.A5     net (fanout=1)        1.065   N4
    SLICE_X23Y130.A      Tilo                  0.043   Core0/uRF/RegisterTable_8<26>
                                                       Core0/Mmux_MemWriteData50
    D16.O                net (fanout=2)        1.783   MemWData_31_OBUF
    D16.PAD              Tioop                 2.390   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      8.700ns (2.699ns logic, 6.001ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.407ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_54_2 (FF)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.266ns (Levels of Logic = 3)
  Clock Path Delay:     4.116ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_54_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X36Y164.CLK    net (fanout=477)      1.361   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (0.854ns logic, 3.262ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_54_2 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y164.DMUX   Tshcko                0.286   Core0/MEM_CTRL[2]_dff_27<2>
                                                       Core0/WB_MemCTRL[2]_dff_54_2
    SLICE_X44Y110.A1     net (fanout=193)      2.656   Core0/WB_MemCTRL[2]_dff_54<2>
    SLICE_X44Y110.A      Tilo                  0.043   N6
                                                       Core0/Mmux_MemWriteData50_SW0
    SLICE_X23Y130.A5     net (fanout=1)        1.065   N4
    SLICE_X23Y130.A      Tilo                  0.043   Core0/uRF/RegisterTable_8<26>
                                                       Core0/Mmux_MemWriteData50
    D16.O                net (fanout=2)        1.783   MemWData_31_OBUF
    D16.PAD              Tioop                 2.390   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      8.266ns (2.762ns logic, 5.504ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.282ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_54_1 (FF)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.141ns (Levels of Logic = 3)
  Clock Path Delay:     4.116ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_54_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X36Y164.CLK    net (fanout=477)      1.361   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (0.854ns logic, 3.262ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_54_1 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y164.CMUX   Tshcko                0.285   Core0/MEM_CTRL[2]_dff_27<2>
                                                       Core0/WB_MemCTRL[2]_dff_54_1
    SLICE_X44Y110.A3     net (fanout=64)       2.532   Core0/WB_MemCTRL[2]_dff_54<1>
    SLICE_X44Y110.A      Tilo                  0.043   N6
                                                       Core0/Mmux_MemWriteData50_SW0
    SLICE_X23Y130.A5     net (fanout=1)        1.065   N4
    SLICE_X23Y130.A      Tilo                  0.043   Core0/uRF/RegisterTable_8<26>
                                                       Core0/Mmux_MemWriteData50
    D16.O                net (fanout=2)        1.783   MemWData_31_OBUF
    D16.PAD              Tioop                 2.390   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      8.141ns (2.761ns logic, 5.380ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point MemWData<25> (A17.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.720ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_52_1 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.218ns (Levels of Logic = 2)
  Clock Path Delay:     1.527ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_52_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y141.CLK    net (fanout=477)      0.535   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.129ns logic, 1.398ns route)
                                                       (8.4% logic, 91.6% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_52_1 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y141.BQ     Tcko                  0.118   Core0/WB_StoreData[31]_dff_52<3>
                                                       Core0/WB_StoreData[31]_dff_52_1
    SLICE_X22Y142.C6     net (fanout=4)        0.168   Core0/WB_StoreData[31]_dff_52<1>
    SLICE_X22Y142.C      Tilo                  0.028   Core0/EX_OpB[32]_dff_21_3_1
                                                       Core0/Mmux_MemWriteData36
    A17.O                net (fanout=2)        0.579   MemWData_25_OBUF
    A17.PAD              Tioop                 1.325   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (1.471ns logic, 0.747ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 3.901ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_52_25 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.398ns (Levels of Logic = 3)
  Clock Path Delay:     1.528ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_52_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y147.CLK    net (fanout=477)      0.536   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.129ns logic, 1.399ns route)
                                                       (8.4% logic, 91.6% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_52_25 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y147.BQ     Tcko                  0.118   Core0/WB_StoreData[31]_dff_52<27>
                                                       Core0/WB_StoreData[31]_dff_52_25
    SLICE_X21Y142.A6     net (fanout=1)        0.189   Core0/WB_StoreData[31]_dff_52<25>
    SLICE_X21Y142.A      Tilo                  0.028   N16
                                                       Core0/Mmux_MemWriteData36_SW0
    SLICE_X22Y142.C5     net (fanout=1)        0.131   N16
    SLICE_X22Y142.C      Tilo                  0.028   Core0/EX_OpB[32]_dff_21_3_1
                                                       Core0/Mmux_MemWriteData36
    A17.O                net (fanout=2)        0.579   MemWData_25_OBUF
    A17.PAD              Tioop                 1.325   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (1.499ns logic, 0.899ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.093ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_52_9 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.607ns (Levels of Logic = 3)
  Clock Path Delay:     1.511ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_52_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X42Y134.CLK    net (fanout=477)      0.519   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (0.129ns logic, 1.382ns route)
                                                       (8.5% logic, 91.5% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_52_9 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y134.BQ     Tcko                  0.118   Core0/WB_StoreData[31]_dff_52<11>
                                                       Core0/WB_StoreData[31]_dff_52_9
    SLICE_X21Y142.A4     net (fanout=2)        0.398   Core0/WB_StoreData[31]_dff_52<9>
    SLICE_X21Y142.A      Tilo                  0.028   N16
                                                       Core0/Mmux_MemWriteData36_SW0
    SLICE_X22Y142.C5     net (fanout=1)        0.131   N16
    SLICE_X22Y142.C      Tilo                  0.028   Core0/EX_OpB[32]_dff_21_3_1
                                                       Core0/Mmux_MemWriteData36
    A17.O                net (fanout=2)        0.579   MemWData_25_OBUF
    A17.PAD              Tioop                 1.325   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (1.499ns logic, 1.108ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<24> (A12.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.781ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_52_0 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.279ns (Levels of Logic = 2)
  Clock Path Delay:     1.527ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_52_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y141.CLK    net (fanout=477)      0.535   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.129ns logic, 1.398ns route)
                                                       (8.4% logic, 91.6% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_52_0 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y141.AQ     Tcko                  0.118   Core0/WB_StoreData[31]_dff_52<3>
                                                       Core0/WB_StoreData[31]_dff_52_0
    SLICE_X20Y141.D6     net (fanout=4)        0.173   Core0/WB_StoreData[31]_dff_52<0>
    SLICE_X20Y141.D      Tilo                  0.028   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData34
    A12.O                net (fanout=2)        0.630   MemWData_24_OBUF
    A12.PAD              Tioop                 1.330   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (1.476ns logic, 0.803ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.185ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_52_24 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.682ns (Levels of Logic = 3)
  Clock Path Delay:     1.528ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_52_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y147.CLK    net (fanout=477)      0.536   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.129ns logic, 1.399ns route)
                                                       (8.4% logic, 91.6% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_52_24 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y147.AQ     Tcko                  0.118   Core0/WB_StoreData[31]_dff_52<27>
                                                       Core0/WB_StoreData[31]_dff_52_24
    SLICE_X20Y141.A3     net (fanout=1)        0.316   Core0/WB_StoreData[31]_dff_52<24>
    SLICE_X20Y141.A      Tilo                  0.028   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData34_SW0
    SLICE_X20Y141.D2     net (fanout=1)        0.232   N18
    SLICE_X20Y141.D      Tilo                  0.028   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData34
    A12.O                net (fanout=2)        0.630   MemWData_24_OBUF
    A12.PAD              Tioop                 1.330   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (1.504ns logic, 1.178ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.298ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_52_8 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.812ns (Levels of Logic = 3)
  Clock Path Delay:     1.511ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_52_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X42Y134.CLK    net (fanout=477)      0.519   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (0.129ns logic, 1.382ns route)
                                                       (8.5% logic, 91.5% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_52_8 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y134.AQ     Tcko                  0.118   Core0/WB_StoreData[31]_dff_52<11>
                                                       Core0/WB_StoreData[31]_dff_52_8
    SLICE_X20Y141.A4     net (fanout=2)        0.446   Core0/WB_StoreData[31]_dff_52<8>
    SLICE_X20Y141.A      Tilo                  0.028   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData34_SW0
    SLICE_X20Y141.D2     net (fanout=1)        0.232   N18
    SLICE_X20Y141.D      Tilo                  0.028   MemWData_24_OBUF
                                                       Core0/Mmux_MemWriteData34
    A12.O                net (fanout=2)        0.630   MemWData_24_OBUF
    A12.PAD              Tioop                 1.330   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (1.504ns logic, 1.308ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<27> (B16.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.784ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_52_27 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.281ns (Levels of Logic = 3)
  Clock Path Delay:     1.528ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_52_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y147.CLK    net (fanout=477)      0.536   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.129ns logic, 1.399ns route)
                                                       (8.4% logic, 91.6% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_52_27 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y147.DQ     Tcko                  0.118   Core0/WB_StoreData[31]_dff_52<27>
                                                       Core0/WB_StoreData[31]_dff_52_27
    SLICE_X20Y146.A5     net (fanout=1)        0.127   Core0/WB_StoreData[31]_dff_52<27>
    SLICE_X20Y146.A      Tilo                  0.028   MemWData_27_OBUF
                                                       Core0/Mmux_MemWriteData40_SW0
    SLICE_X20Y146.B6     net (fanout=1)        0.099   N12
    SLICE_X20Y146.B      Tilo                  0.028   MemWData_27_OBUF
                                                       Core0/Mmux_MemWriteData40
    B16.O                net (fanout=2)        0.567   MemWData_27_OBUF
    B16.PAD              Tioop                 1.314   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      2.281ns (1.488ns logic, 0.793ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 3.902ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_52_3 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.400ns (Levels of Logic = 2)
  Clock Path Delay:     1.527ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_52_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X18Y141.CLK    net (fanout=477)      0.535   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.129ns logic, 1.398ns route)
                                                       (8.4% logic, 91.6% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_52_3 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y141.DQ     Tcko                  0.118   Core0/WB_StoreData[31]_dff_52<3>
                                                       Core0/WB_StoreData[31]_dff_52_3
    SLICE_X20Y146.B1     net (fanout=4)        0.373   Core0/WB_StoreData[31]_dff_52<3>
    SLICE_X20Y146.B      Tilo                  0.028   MemWData_27_OBUF
                                                       Core0/Mmux_MemWriteData40
    B16.O                net (fanout=2)        0.567   MemWData_27_OBUF
    B16.PAD              Tioop                 1.314   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (1.460ns logic, 0.940ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.208ns (clock path + data path - uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_29_1 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.630ns (Levels of Logic = 3)
  Clock Path Delay:     1.603ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/MEM_ExResult[31]_dff_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X26Y154.CLK    net (fanout=477)      0.611   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.129ns logic, 1.474ns route)
                                                       (8.0% logic, 92.0% route)

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_29_1 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y154.DQ     Tcko                  0.100   Core0/MEM_ExResult[31]_dff_29<1>
                                                       Core0/MEM_ExResult[31]_dff_29_1
    SLICE_X20Y146.A1     net (fanout=30)       0.494   Core0/MEM_ExResult[31]_dff_29<1>
    SLICE_X20Y146.A      Tilo                  0.028   MemWData_27_OBUF
                                                       Core0/Mmux_MemWriteData40_SW0
    SLICE_X20Y146.B6     net (fanout=1)        0.099   N12
    SLICE_X20Y146.B      Tilo                  0.028   MemWData_27_OBUF
                                                       Core0/Mmux_MemWriteData40
    B16.O                net (fanout=2)        0.567   MemWData_27_OBUF
    B16.PAD              Tioop                 1.314   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (1.470ns logic, 1.160ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    5.248(R)|      SLOW  |    2.107(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdd<0>   |         9.281(R)|      SLOW  |         4.093(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<1>   |         9.284(R)|      SLOW  |         4.116(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<2>   |         9.178(R)|      SLOW  |         4.047(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<3>   |         8.826(R)|      SLOW  |         3.886(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<4>   |         9.356(R)|      SLOW  |         4.116(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<5>   |         8.893(R)|      SLOW  |         3.901(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<6>   |         8.839(R)|      SLOW  |         3.863(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<7>   |         9.057(R)|      SLOW  |         3.994(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<8>   |         9.231(R)|      SLOW  |         4.083(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<9>   |         9.183(R)|      SLOW  |         4.054(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<10>  |         8.869(R)|      SLOW  |         3.904(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<11>  |         9.177(R)|      SLOW  |         4.098(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<12>  |         9.444(R)|      SLOW  |         4.162(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<13>  |         9.128(R)|      SLOW  |         4.019(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<14>  |         8.800(R)|      SLOW  |         3.861(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<15>  |         9.229(R)|      SLOW  |         4.077(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<0> |        11.297(R)|      SLOW  |         4.360(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<1> |        11.162(R)|      SLOW  |         4.166(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<2> |        11.733(R)|      SLOW  |         4.120(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<3> |        11.658(R)|      SLOW  |         4.320(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<4> |        11.091(R)|      SLOW  |         4.379(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<5> |        11.249(R)|      SLOW  |         4.037(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<6> |        10.800(R)|      SLOW  |         4.062(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<7> |        10.897(R)|      SLOW  |         4.165(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<8> |        12.781(R)|      SLOW  |         4.382(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<9> |        12.569(R)|      SLOW  |         4.181(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<10>|        12.900(R)|      SLOW  |         4.110(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<11>|        12.546(R)|      SLOW  |         4.056(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<12>|        12.614(R)|      SLOW  |         4.459(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<13>|        12.235(R)|      SLOW  |         4.313(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<14>|        12.583(R)|      SLOW  |         4.503(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<15>|        12.721(R)|      SLOW  |         4.649(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<16>|        11.340(R)|      SLOW  |         4.184(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<17>|        11.188(R)|      SLOW  |         4.085(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<18>|        10.656(R)|      SLOW  |         4.142(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<19>|        10.563(R)|      SLOW  |         4.052(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<20>|        10.837(R)|      SLOW  |         3.961(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<21>|        10.873(R)|      SLOW  |         3.984(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<22>|        10.520(R)|      SLOW  |         3.871(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<23>|        10.523(R)|      SLOW  |         3.958(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<24>|        11.316(R)|      SLOW  |         3.781(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<25>|        11.409(R)|      SLOW  |         3.720(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<26>|        11.562(R)|      SLOW  |         3.860(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<27>|        11.485(R)|      SLOW  |         3.784(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<28>|        12.780(R)|      SLOW  |         3.930(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<29>|        12.640(R)|      SLOW  |         3.904(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<30>|        12.881(R)|      SLOW  |         4.032(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<31>|        12.860(R)|      SLOW  |         3.988(R)|      FAST  |clk_BUFGP         |   0.000|
MemWE       |         9.283(R)|      SLOW  |         4.129(R)|      FAST  |clk_BUFGP         |   0.000|
PC<0>       |         9.891(R)|      SLOW  |         4.356(R)|      FAST  |clk_BUFGP         |   0.000|
PC<1>       |         9.589(R)|      SLOW  |         4.271(R)|      FAST  |clk_BUFGP         |   0.000|
PC<2>       |        10.112(R)|      SLOW  |         4.534(R)|      FAST  |clk_BUFGP         |   0.000|
PC<3>       |        10.149(R)|      SLOW  |         4.554(R)|      FAST  |clk_BUFGP         |   0.000|
PC<4>       |         9.615(R)|      SLOW  |         4.215(R)|      FAST  |clk_BUFGP         |   0.000|
PC<5>       |         9.777(R)|      SLOW  |         4.289(R)|      FAST  |clk_BUFGP         |   0.000|
PC<6>       |         9.698(R)|      SLOW  |         4.269(R)|      FAST  |clk_BUFGP         |   0.000|
PC<7>       |         9.834(R)|      SLOW  |         4.429(R)|      FAST  |clk_BUFGP         |   0.000|
PC<8>       |         9.515(R)|      SLOW  |         4.193(R)|      FAST  |clk_BUFGP         |   0.000|
PC<9>       |         9.553(R)|      SLOW  |         4.175(R)|      FAST  |clk_BUFGP         |   0.000|
PC<10>      |         9.706(R)|      SLOW  |         4.280(R)|      FAST  |clk_BUFGP         |   0.000|
PC<11>      |         9.845(R)|      SLOW  |         4.407(R)|      FAST  |clk_BUFGP         |   0.000|
PC<12>      |         9.659(R)|      SLOW  |         4.286(R)|      FAST  |clk_BUFGP         |   0.000|
PC<13>      |         9.588(R)|      SLOW  |         4.271(R)|      FAST  |clk_BUFGP         |   0.000|
PC<14>      |         9.466(R)|      SLOW  |         4.187(R)|      FAST  |clk_BUFGP         |   0.000|
PC<15>      |         9.331(R)|      SLOW  |         4.106(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.074|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 117249269 paths, 0 nets, and 14506 connections

Design statistics:
   Minimum period:   8.074ns{1}   (Maximum frequency: 123.854MHz)
   Minimum input required time before clock:   5.248ns
   Maximum output delay after clock:  12.900ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 25 17:47:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 779 MB



