{"vcs1":{"timestamp_begin":1762504513.055983236, "rt":4.42, "ut":3.71, "st":0.22}}
{"vcselab":{"timestamp_begin":1762504517.507324051, "rt":0.44, "ut":0.11, "st":0.04}}
{"link":{"timestamp_begin":1762504517.993196267, "rt":1.29, "ut":0.19, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762504512.735655073}
{"VCS_COMP_START_TIME": 1762504512.735655073}
{"VCS_COMP_END_TIME": 1762504519.526847743}
{"VCS_USER_OPTIONS": "-full64 -sverilog +v2k -timescale=1ns/1ps -debug_access+all -ntb_opts uvm -kdb -lca +incdir+/p/hdk/rtl/cad/x86-64_linux44/synopsys/vcsmx/V-2023.12-SP2-1/etc/uvm-1.2/src /p/hdk/rtl/cad/x86-64_linux44/synopsys/vcsmx/V-2023.12-SP2-1/etc/uvm-1.2/src/uvm_pkg.sv fifo.sv tb_top.sv fifo_if.sv fifo_item.sv fifo_sequences.sv fifo_driver.sv fifo_monitor.sv fifo_scoreboard.sv fifo_agent.sv fifo_env.sv fifo_tests.sv -o simv -P /p/hdk/rtl/cad/x86-64_linux44/synopsys/verdi3/V-2023.12-SP2-1/share/PLI/VCS/linux64/novas.tab /p/hdk/rtl/cad/x86-64_linux44/synopsys/verdi3/V-2023.12-SP2-1/share/PLI/VCS/linux64/pli.a"}
{"vcs1": {"peak_mem": 472668}}
{"vcselab": {"peak_mem": 188460}}
