Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Oct 10 18:31:52 2021
| Host         : DESKTOP-6IOG41U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_pipeline_control_sets_placed.rpt
| Design       : cpu_pipeline
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             235 |          107 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             548 |          283 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |                                         Enable Signal                                         |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------------------------------------------+-----------------------------+------------------+----------------+
|  clk_slow_BUFG |                                                                                               |                             |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                               | _timer_gen/r_clk_1khz       |                4 |             15 |
|  clk_slow_BUFG | _mem_wb/E[0]                                                                                  | _regfile/SR[0]              |               10 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_14[0]                                                                   | _regfile/SR[0]              |               16 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_3[0]                                                                    | _regfile/SR[0]              |               11 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_2[0]                                                                    | _regfile/SR[0]              |               20 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_11[0]                                                                   | _regfile/SR[0]              |               11 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_1[0]                                                                    | _regfile/SR[0]              |               15 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_0[0]                                                                    | _regfile/SR[0]              |               16 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_10[0]                                                                   | _regfile/SR[0]              |               13 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_12[0]                                                                   | _regfile/SR[0]              |               13 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_13[0]                                                                   | _regfile/SR[0]              |               15 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_9[0]                                                                    | _regfile/SR[0]              |               17 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_4[0]                                                                    | _regfile/SR[0]              |               16 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_5[0]                                                                    | _regfile/SR[0]              |               19 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_8[0]                                                                    | _regfile/SR[0]              |               29 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_7[0]                                                                    | _regfile/SR[0]              |               29 |             32 |
|  clk_slow_BUFG | _mem_wb/wb_reg_we_reg_6[0]                                                                    | _regfile/SR[0]              |               16 |             32 |
|  clk_slow_BUFG | _id_ex/E[0]                                                                                   | _regfile/SR[0]              |               17 |             36 |
|  clk_IBUF_BUFG |                                                                                               |                             |               14 |             42 |
|  clk_slow_BUFG |                                                                                               | _regfile/SR[0]              |               46 |            108 |
|  clk_slow_BUFG |                                                                                               | _id_ex/ex_reg_wa[4]_i_1_n_0 |               57 |            112 |
|  clk_slow_BUFG | data_ram_4k/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0    |                             |               32 |            128 |
|  clk_slow_BUFG | data_ram_4k/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0  |                             |               32 |            128 |
|  clk_slow_BUFG | data_ram_4k/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0  |                             |               32 |            128 |
|  clk_slow_BUFG | data_ram_4k/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0 |                             |               32 |            128 |
+----------------+-----------------------------------------------------------------------------------------------+-----------------------------+------------------+----------------+


