<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file reveal_ecp2_impl1.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE2-35E
Package:     FPBGA484
Performance: 6
Loading device for application trce from file 'ep5a60x74.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.20.
Performance Hardware Data Status:   Final          Version 8.7.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Fri Apr 28 11:05:56 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Reveal_ecp2_impl1.twr -gui Reveal_ecp2_impl1.ncd Reveal_ecp2_impl1.prf 
Design file:     reveal_ecp2_impl1.ncd
Preference file: reveal_ecp2_impl1.prf
Device,speed:    LFE2-35E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk1" 55.000000 MHz (0 errors)</A></LI>            2928 items scored, 0 timing errors detected.
Report:  174.095MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk1" 55.000000 MHz ;
            2928 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.438ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[9]  (to clk1 +)
                   FF                        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[8]

   Delay:               5.551ns  (23.4% logic, 76.6% route), 6 logic levels.

 Constraint Details:

      5.551ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_207 meets
     18.182ns delay constraint less
      0.000ns skew and
      0.193ns CE_SET requirement (totaling 17.989ns) by 12.438ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.309    R47C31A.CLK to     R47C31A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 (from clk1)
ROUTE         5     1.166     R47C31A.Q0 to     R47C32B.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.198     R47C32B.C0 to     R47C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1     0.346     R47C32B.F0 to     R47C32C.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.198     R47C32C.C0 to     R47C32C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_283
ROUTE         6     0.557     R47C32C.F0 to     R46C33D.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.198     R46C33D.D0 to     R46C33D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/SLICE_294
ROUTE         3     0.728     R46C33D.F0 to     R44C31A.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.198     R44C31A.C0 to     R44C31A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         2     0.176     R44C31A.F0 to     R44C31A.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/addr_cnt_init_1
CTOF_DEL    ---     0.198     R44C31A.D1 to     R44C31A.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         8     1.279     R44C31A.F1 to     R41C31B.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to clk1)
                  --------
                    5.551   (23.4% logic, 76.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R47C31A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R41C31B.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to clk1 +)
                   FF                        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:               5.350ns  (24.3% logic, 75.7% route), 6 logic levels.

 Constraint Details:

      5.350ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_209 meets
     18.182ns delay constraint less
      0.000ns skew and
      0.193ns CE_SET requirement (totaling 17.989ns) by 12.639ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.309    R47C31A.CLK to     R47C31A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 (from clk1)
ROUTE         5     1.166     R47C31A.Q0 to     R47C32B.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.198     R47C32B.C0 to     R47C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1     0.346     R47C32B.F0 to     R47C32C.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.198     R47C32C.C0 to     R47C32C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_283
ROUTE         6     0.557     R47C32C.F0 to     R46C33D.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.198     R46C33D.D0 to     R46C33D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/SLICE_294
ROUTE         3     0.728     R46C33D.F0 to     R44C31A.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.198     R44C31A.C0 to     R44C31A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         2     0.176     R44C31A.F0 to     R44C31A.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/addr_cnt_init_1
CTOF_DEL    ---     0.198     R44C31A.D1 to     R44C31A.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         8     1.078     R44C31A.F1 to     R41C30C.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to clk1)
                  --------
                    5.350   (24.3% logic, 75.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R47C31A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R41C30C.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[3]  (to clk1 +)
                   FF                        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[2]

   Delay:               5.350ns  (24.3% logic, 75.7% route), 6 logic levels.

 Constraint Details:

      5.350ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_204 meets
     18.182ns delay constraint less
      0.000ns skew and
      0.193ns CE_SET requirement (totaling 17.989ns) by 12.639ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.309    R47C31A.CLK to     R47C31A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 (from clk1)
ROUTE         5     1.166     R47C31A.Q0 to     R47C32B.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.198     R47C32B.C0 to     R47C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1     0.346     R47C32B.F0 to     R47C32C.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.198     R47C32C.C0 to     R47C32C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_283
ROUTE         6     0.557     R47C32C.F0 to     R46C33D.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.198     R46C33D.D0 to     R46C33D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/SLICE_294
ROUTE         3     0.728     R46C33D.F0 to     R44C31A.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.198     R44C31A.C0 to     R44C31A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         2     0.176     R44C31A.F0 to     R44C31A.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/addr_cnt_init_1
CTOF_DEL    ---     0.198     R44C31A.D1 to     R44C31A.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         8     1.078     R44C31A.F1 to     R41C30A.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to clk1)
                  --------
                    5.350   (24.3% logic, 75.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R47C31A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R41C30A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to clk1 +)
                   FF                        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               5.350ns  (24.3% logic, 75.7% route), 6 logic levels.

 Constraint Details:

      5.350ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_208 meets
     18.182ns delay constraint less
      0.000ns skew and
      0.193ns CE_SET requirement (totaling 17.989ns) by 12.639ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.309    R47C31A.CLK to     R47C31A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 (from clk1)
ROUTE         5     1.166     R47C31A.Q0 to     R47C32B.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.198     R47C32B.C0 to     R47C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1     0.346     R47C32B.F0 to     R47C32C.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.198     R47C32C.C0 to     R47C32C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_283
ROUTE         6     0.557     R47C32C.F0 to     R46C33D.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.198     R46C33D.D0 to     R46C33D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/SLICE_294
ROUTE         3     0.728     R46C33D.F0 to     R44C31A.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.198     R44C31A.C0 to     R44C31A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         2     0.176     R44C31A.F0 to     R44C31A.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/addr_cnt_init_1
CTOF_DEL    ---     0.198     R44C31A.D1 to     R44C31A.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         8     1.078     R44C31A.F1 to     R41C30B.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to clk1)
                  --------
                    5.350   (24.3% logic, 75.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R47C31A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R41C30B.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.801ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/mask_reg[0][3]  (to clk1 +)
                   FF                        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/mask_reg[0][2]

   Delay:               5.188ns  (21.2% logic, 78.8% route), 5 logic levels.

 Constraint Details:

      5.188ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/SLICE_227 meets
     18.182ns delay constraint less
      0.000ns skew and
      0.193ns CE_SET requirement (totaling 17.989ns) by 12.801ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.309    R47C31A.CLK to     R47C31A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 (from clk1)
ROUTE         5     1.166     R47C31A.Q0 to     R47C32B.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.198     R47C32B.C0 to     R47C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1     0.346     R47C32B.F0 to     R47C32C.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.198     R47C32C.C0 to     R47C32C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_283
ROUTE         6     0.929     R47C32C.F0 to     R46C35D.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.198     R46C35D.C0 to     R46C35D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/SLICE_295
ROUTE         3     0.527     R46C35D.F0 to     R46C36A.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/wen_tu[0]
CTOF_DEL    ---     0.198     R46C36A.C0 to     R46C36A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_409
ROUTE         3     1.119     R46C36A.F0 to     R45C38B.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/mask_reg[0]_0_sqmuxa (to clk1)
                  --------
                    5.188   (21.2% logic, 78.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R47C31A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R45C38B.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.801ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]  (to clk1 +)

   Delay:               5.188ns  (21.2% logic, 78.8% route), 5 logic levels.

 Constraint Details:

      5.188ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_194 meets
     18.182ns delay constraint less
      0.000ns skew and
      0.193ns CE_SET requirement (totaling 17.989ns) by 12.801ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.309    R47C31A.CLK to     R47C31A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 (from clk1)
ROUTE         5     1.166     R47C31A.Q0 to     R47C32B.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.198     R47C32B.C0 to     R47C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1     0.346     R47C32B.F0 to     R47C32C.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.198     R47C32C.C0 to     R47C32C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_283
ROUTE         6     0.557     R47C32C.F0 to     R46C33D.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.198     R46C33D.D0 to     R46C33D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/SLICE_294
ROUTE         3     0.907     R46C33D.F0 to     R44C31D.A0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.198     R44C31D.A0 to     R44C31D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_312
ROUTE         1     1.111     R44C31D.F0 to     R44C31B.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen_1 (to clk1)
                  --------
                    5.188   (21.2% logic, 78.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R47C31A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R44C31B.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.841ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_pre_trig_frm[5]  (to clk1 +)
                   FF                        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_pre_trig_frm[4]

   Delay:               5.148ns  (21.4% logic, 78.6% route), 5 logic levels.

 Constraint Details:

      5.148ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_156 meets
     18.182ns delay constraint less
      0.000ns skew and
      0.193ns CE_SET requirement (totaling 17.989ns) by 12.841ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.309    R47C31A.CLK to     R47C31A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 (from clk1)
ROUTE         5     1.166     R47C31A.Q0 to     R47C32B.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.198     R47C32B.C0 to     R47C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1     0.346     R47C32B.F0 to     R47C32C.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.198     R47C32C.C0 to     R47C32C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_283
ROUTE         6     0.832     R47C32C.F0 to     R41C33C.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.198     R41C33C.A1 to     R41C33C.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_376
ROUTE         3     0.548     R41C33C.F1 to     R41C31D.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_278
CTOF_DEL    ---     0.198     R41C31D.A1 to     R41C31D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_402
ROUTE         4     1.155     R41C31D.F1 to     R41C31C.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa (to clk1)
                  --------
                    5.148   (21.4% logic, 78.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R47C31A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R41C31C.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.841ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_pre_trig_frm[7]  (to clk1 +)
                   FF                        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_pre_trig_frm[6]

   Delay:               5.148ns  (21.4% logic, 78.6% route), 5 logic levels.

 Constraint Details:

      5.148ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_157 meets
     18.182ns delay constraint less
      0.000ns skew and
      0.193ns CE_SET requirement (totaling 17.989ns) by 12.841ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.309    R47C31A.CLK to     R47C31A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 (from clk1)
ROUTE         5     1.166     R47C31A.Q0 to     R47C32B.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.198     R47C32B.C0 to     R47C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1     0.346     R47C32B.F0 to     R47C32C.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.198     R47C32C.C0 to     R47C32C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_283
ROUTE         6     0.832     R47C32C.F0 to     R41C33C.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.198     R41C33C.A1 to     R41C33C.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_376
ROUTE         3     0.548     R41C33C.F1 to     R41C31D.A1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_278
CTOF_DEL    ---     0.198     R41C31D.A1 to     R41C31D.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_402
ROUTE         4     1.155     R41C31D.F1 to     R41C31A.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa (to clk1)
                  --------
                    5.148   (21.4% logic, 78.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R47C31A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R41C31A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[1]  (to clk1 +)
                   FF                        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[0]

   Delay:               5.141ns  (25.3% logic, 74.7% route), 6 logic levels.

 Constraint Details:

      5.141ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_203 meets
     18.182ns delay constraint less
      0.000ns skew and
      0.193ns CE_SET requirement (totaling 17.989ns) by 12.848ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.309    R47C31A.CLK to     R47C31A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 (from clk1)
ROUTE         5     1.166     R47C31A.Q0 to     R47C32B.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.198     R47C32B.C0 to     R47C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1     0.346     R47C32B.F0 to     R47C32C.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.198     R47C32C.C0 to     R47C32C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_283
ROUTE         6     0.557     R47C32C.F0 to     R46C33D.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.198     R46C33D.D0 to     R46C33D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/SLICE_294
ROUTE         3     0.728     R46C33D.F0 to     R44C31A.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.198     R44C31A.C0 to     R44C31A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         2     0.176     R44C31A.F0 to     R44C31A.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/addr_cnt_init_1
CTOF_DEL    ---     0.198     R44C31A.D1 to     R44C31A.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         8     0.869     R44C31A.F1 to     R40C30A.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to clk1)
                  --------
                    5.141   (25.3% logic, 74.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R47C31A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R40C30A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[7]  (to clk1 +)
                   FF                        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val[6]

   Delay:               5.141ns  (25.3% logic, 74.7% route), 6 logic levels.

 Constraint Details:

      5.141ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_206 meets
     18.182ns delay constraint less
      0.000ns skew and
      0.193ns CE_SET requirement (totaling 17.989ns) by 12.848ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.309    R47C31A.CLK to     R47C31A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88 (from clk1)
ROUTE         5     1.166     R47C31A.Q0 to     R47C32B.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.198     R47C32B.C0 to     R47C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_419
ROUTE         1     0.346     R47C32B.F0 to     R47C32C.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.198     R47C32C.C0 to     R47C32C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_283
ROUTE         6     0.557     R47C32C.F0 to     R46C33D.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/wen
CTOF_DEL    ---     0.198     R46C33D.D0 to     R46C33D.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/SLICE_294
ROUTE         3     0.728     R46C33D.F0 to     R44C31A.C0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.198     R44C31A.C0 to     R44C31A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         2     0.176     R44C31A.F0 to     R44C31A.D1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/addr_cnt_init_1
CTOF_DEL    ---     0.198     R44C31A.D1 to     R44C31A.F1 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_313
ROUTE         8     0.869     R44C31A.F1 to     R40C29C.CE counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to clk1)
                  --------
                    5.141   (25.3% logic, 74.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R47C31A.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     2.584     OSC.CFGCLK to    R40C29C.CLK clk1
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

Report:  174.095MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk1" 55.000000 MHz ;    |   55.000 MHz|  174.095 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: ep5ahub/genblk0_genblk3_jtagc_u.JTCK   Loads: 134
   No transfer within this clock domain is found

Clock Domain: clk1   Source: OSCinst0.CFGCLK   Loads: 123
   Covered under: FREQUENCY NET "clk1" 55.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: ep5ahub/genblk0_genblk3_jtagc_u.JTCK


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2928 paths, 1 nets, and 3251 connections (100.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Fri Apr 28 11:05:57 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Reveal_ecp2_impl1.twr -gui Reveal_ecp2_impl1.ncd Reveal_ecp2_impl1.prf 
Design file:     reveal_ecp2_impl1.ncd
Preference file: reveal_ecp2_impl1.prf
Device,speed:    LFE2-35E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk1" 55.000000 MHz (0 errors)</A></LI>            2928 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk1" 55.000000 MHz ;
            2928 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]  (from clk1 +)
   Destination:    DP16KB     Port           counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0(ASIC)  (to clk1 +)

   Delay:               0.272ns  (38.6% logic, 61.4% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_35 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0 meets
      0.051ns ADDR_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling 0.095ns) by 0.177ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_35 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.105    R42C30C.CLK to     R42C30C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_35 (from clk1)
ROUTE         4     0.167     R42C30C.Q0 to *R_R43C29.ADA6 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr[3] (to clk1)
                  --------
                    0.272   (38.6% logic, 61.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R42C30C.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     1.026     OSC.CFGCLK to *R_R43C29.CLKA clk1
                  --------
                    1.026   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt[0]  (from clk1 +)
   Destination:    FF         Data in        cnt[0]  (to clk1 +)

   Delay:               0.199ns  (74.9% logic, 25.1% route), 2 logic levels.

 Constraint Details:

      0.199ns physical path delay SLICE_59 to SLICE_59 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.198ns

 Physical Path Details:

      Data path SLICE_59 to SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.105    R47C37C.CLK to     R47C37C.Q0 SLICE_59 (from clk1)
ROUTE         4     0.050     R47C37C.Q0 to     R47C37C.D0 cnt_4[0]
CTOF_DEL    ---     0.044     R47C37C.D0 to     R47C37C.F0 SLICE_59
ROUTE         1     0.000     R47C37C.F0 to    R47C37C.DI0 cnt_4_i[0] (to clk1)
                  --------
                    0.199   (74.9% logic, 25.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R47C37C.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R47C37C.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]  (to clk1 +)

   Delay:               0.199ns  (74.9% logic, 25.1% route), 2 logic levels.

 Constraint Details:

      0.199ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_188 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_188 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.198ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_188 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.105    R44C32B.CLK to     R44C32B.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_188 (from clk1)
ROUTE         3     0.050     R44C32B.Q0 to     R44C32B.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]
CTOF_DEL    ---     0.044     R44C32B.D0 to     R44C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_188
ROUTE         1     0.000     R44C32B.F0 to    R44C32B.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/trig_cnt_7[0] (to clk1)
                  --------
                    0.199   (74.9% logic, 25.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R44C32B.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R44C32B.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cap_reg[0]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cap_reg[0]  (to clk1 +)

   Delay:               0.199ns  (74.9% logic, 25.1% route), 2 logic levels.

 Constraint Details:

      0.199ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_158 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_158 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.198ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_158 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.105    R39C31C.CLK to     R39C31C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_158 (from clk1)
ROUTE         2     0.050     R39C31C.Q0 to     R39C31C.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cap_reg[0]
CTOF_DEL    ---     0.044     R39C31C.D0 to     R39C31C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_158
ROUTE         1     0.000     R39C31C.F0 to    R39C31C.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cap_reg_11[0] (to clk1)
                  --------
                    0.199   (74.9% logic, 25.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R39C31C.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R39C31C.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig  (to clk1 +)

   Delay:               0.199ns  (74.9% logic, 25.1% route), 2 logic levels.

 Constraint Details:

      0.199ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_142 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_142 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.198ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_142 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.105    R40C31C.CLK to     R40C31C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_142 (from clk1)
ROUTE         4     0.050     R40C31C.Q0 to     R40C31C.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig
CTOF_DEL    ---     0.044     R40C31C.D0 to     R40C31C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_142
ROUTE         1     0.000     R40C31C.F0 to    R40C31C.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig_9 (to clk1)
                  --------
                    0.199   (74.9% logic, 25.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R40C31C.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R40C31C.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/full  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/full  (to clk1 +)

   Delay:               0.199ns  (74.9% logic, 25.1% route), 2 logic levels.

 Constraint Details:

      0.199ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_143 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_143 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.198ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_143 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.105    R37C32A.CLK to     R37C32A.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_143 (from clk1)
ROUTE         4     0.050     R37C32A.Q0 to     R37C32A.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/full
CTOF_DEL    ---     0.044     R37C32A.D0 to     R37C32A.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_143
ROUTE         1     0.000     R37C32A.F0 to    R37C32A.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/full_3_iv_i (to clk1)
                  --------
                    0.199   (74.9% logic, 25.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R37C32A.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R37C32A.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture  (to clk1 +)

   Delay:               0.199ns  (74.9% logic, 25.1% route), 2 logic levels.

 Constraint Details:

      0.199ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_141 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_141 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.198ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_141 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.105    R38C32B.CLK to     R38C32B.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_141 (from clk1)
ROUTE         6     0.050     R38C32B.Q0 to     R38C32B.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/capture
CTOF_DEL    ---     0.044     R38C32B.D0 to     R38C32B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_141
ROUTE         1     0.000     R38C32B.F0 to    R38C32B.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_34_i (to clk1)
                  --------
                    0.199   (74.9% logic, 25.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R38C32B.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R38C32B.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]  (to clk1 +)

   Delay:               0.199ns  (74.9% logic, 25.1% route), 2 logic levels.

 Constraint Details:

      0.199ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_189 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_189 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.198ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_189 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.105    R44C33C.CLK to     R44C33C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_189 (from clk1)
ROUTE         3     0.050     R44C33C.Q0 to     R44C33C.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]
CTOF_DEL    ---     0.044     R44C33C.D0 to     R44C33C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_189
ROUTE         1     0.000     R44C33C.F0 to    R44C33C.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/trig_cnt_7[2] (to clk1)
                  --------
                    0.199   (74.9% logic, 25.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R44C33C.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R44C33C.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trig_stretch  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trig_stretch  (to clk1 +)

   Delay:               0.199ns  (74.9% logic, 25.1% route), 2 logic levels.

 Constraint Details:

      0.199ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_178 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_178 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.198ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_178 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.105    R40C32C.CLK to     R40C32C.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_178 (from clk1)
ROUTE         3     0.050     R40C32C.Q0 to     R40C32C.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trig_stretch
CTOF_DEL    ---     0.044     R40C32C.D0 to     R40C32C.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_178
ROUTE         1     0.000     R40C32C.F0 to    R40C32C.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_70_i (to clk1)
                  --------
                    0.199   (74.9% logic, 25.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R40C32C.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R40C32C.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/armed  (from clk1 +)
   Destination:    FF         Data in        counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/armed  (to clk1 +)

   Delay:               0.199ns  (74.9% logic, 25.1% route), 2 logic levels.

 Constraint Details:

      0.199ns physical path delay counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_139 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_139 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.198ns

 Physical Path Details:

      Data path counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_139 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.105    R38C31B.CLK to     R38C31B.Q0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_139 (from clk1)
ROUTE        10     0.050     R38C31B.Q0 to     R38C31B.D0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/armed
CTOF_DEL    ---     0.044     R38C31B.D0 to     R38C31B.F0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_139
ROUTE         1     0.000     R38C31B.F0 to    R38C31B.DI0 counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_762_i (to clk1)
                  --------
                    0.199   (74.9% logic, 25.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R38C31B.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       123     0.982     OSC.CFGCLK to    R38C31B.CLK clk1
                  --------
                    0.982   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk1" 55.000000 MHz ;    |     0.000 ns|     0.177 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: ep5ahub/genblk0_genblk3_jtagc_u.JTCK   Loads: 134
   No transfer within this clock domain is found

Clock Domain: clk1   Source: OSCinst0.CFGCLK   Loads: 123
   Covered under: FREQUENCY NET "clk1" 55.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: ep5ahub/genblk0_genblk3_jtagc_u.JTCK


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2928 paths, 1 nets, and 3251 connections (100.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
