<profile>

<section name = "Vitis HLS Report for 'heat_3d'" level="0">
<item name = "Date">Mon May  5 03:23:55 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">heat_3d</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.498 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1869761, 1869761, 9.349 ms, 9.349 ms, 1869762, 1869762, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_48">heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4, 23370, 23370, 0.117 ms, 0.117 ms, 23370, 23370, no</column>
<column name="grp_heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7_fu_56">heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7, 23370, 23370, 0.117 ms, 0.117 ms, 23370, 23370, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_11_1">1869760, 1869760, 46744, -, -, 40, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 23, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 17, 5323, 4733, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 342, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, 1, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadddsub_64ns_64ns_64_5_full_dsp_1_U13">dadddsub_64ns_64ns_64_5_full_dsp_1, 0, 3, 457, 698, 0</column>
<column name="dadddsub_64ns_64ns_64_5_full_dsp_1_U14">dadddsub_64ns_64ns_64_5_full_dsp_1, 0, 3, 457, 698, 0</column>
<column name="dadddsub_64ns_64ns_64_5_full_dsp_1_U15">dadddsub_64ns_64ns_64_5_full_dsp_1, 0, 3, 457, 698, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U16">dmul_64ns_64ns_64_5_max_dsp_1, 0, 8, 312, 109, 0</column>
<column name="grp_heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_48">heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4, 0, 0, 1820, 1265, 0</column>
<column name="grp_heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7_fu_56">heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7, 0, 0, 1820, 1265, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="t_3_fu_78_p2">+, 0, 0, 13, 6, 1</column>
<column name="icmp_ln11_fu_72_p2">icmp, 0, 0, 10, 6, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_address0">14, 3, 13, 39</column>
<column name="A_ce0">14, 3, 1, 3</column>
<column name="A_ce1">9, 2, 1, 2</column>
<column name="A_we0">9, 2, 1, 2</column>
<column name="B_address0">14, 3, 13, 39</column>
<column name="B_ce0">14, 3, 1, 3</column>
<column name="B_ce1">9, 2, 1, 2</column>
<column name="B_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="grp_fu_103_ce">14, 3, 1, 3</column>
<column name="grp_fu_103_opcode">14, 3, 2, 6</column>
<column name="grp_fu_103_p0">14, 3, 64, 192</column>
<column name="grp_fu_103_p1">14, 3, 64, 192</column>
<column name="grp_fu_107_ce">14, 3, 1, 3</column>
<column name="grp_fu_107_opcode">14, 3, 2, 6</column>
<column name="grp_fu_107_p0">14, 3, 64, 192</column>
<column name="grp_fu_107_p1">14, 3, 64, 192</column>
<column name="grp_fu_111_ce">14, 3, 1, 3</column>
<column name="grp_fu_111_p0">14, 3, 64, 192</column>
<column name="grp_fu_111_p1">14, 3, 64, 192</column>
<column name="grp_fu_99_ce">14, 3, 1, 3</column>
<column name="grp_fu_99_opcode">14, 3, 2, 6</column>
<column name="grp_fu_99_p0">14, 3, 64, 192</column>
<column name="grp_fu_99_p1">14, 3, 64, 192</column>
<column name="t_fu_44">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_48_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7_fu_56_ap_start_reg">1, 0, 1, 0</column>
<column name="t_fu_44">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, heat_3d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, heat_3d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, heat_3d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, heat_3d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, heat_3d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, heat_3d, return value</column>
<column name="tsteps">in, 32, ap_none, tsteps, scalar</column>
<column name="n">in, 32, ap_none, n, scalar</column>
<column name="A_address0">out, 13, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 64, ap_memory, A, array</column>
<column name="A_q0">in, 64, ap_memory, A, array</column>
<column name="A_address1">out, 13, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_q1">in, 64, ap_memory, A, array</column>
<column name="B_address0">out, 13, ap_memory, B, array</column>
<column name="B_ce0">out, 1, ap_memory, B, array</column>
<column name="B_we0">out, 1, ap_memory, B, array</column>
<column name="B_d0">out, 64, ap_memory, B, array</column>
<column name="B_q0">in, 64, ap_memory, B, array</column>
<column name="B_address1">out, 13, ap_memory, B, array</column>
<column name="B_ce1">out, 1, ap_memory, B, array</column>
<column name="B_q1">in, 64, ap_memory, B, array</column>
</table>
</item>
</section>
</profile>
