C:/Users/madan/OneDrive/Desktop/verilog/rtl/full_adder_data.v {1 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/rtl/full_adder_data.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder_data

Top level modules:
	full_adder_data

} {} {}} C:/Users/madan/OneDrive/Desktop/verilog/tb/full_adder_tb.v {1 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/tb/full_adder_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder_tb

Top level modules:
	full_adder_tb

} {} {}} C:/Users/madan/OneDrive/Desktop/verilog/tb/full_adder_data_tb.v {1 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/tb/full_adder_data_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder_data_tb

Top level modules:
	full_adder_data_tb

} {} {}}
