# ðŸ§© NOT Gate (notgate)

> HDLBits â€“ Verilog Basics

---

## ðŸ“Œ Problem Statement

Create a module that implements a **NOT gate**.

The module has **one input** and **one output**.
The output must continuously drive the **inverse** of the input.

---

![Image](https://hdlbits.01xz.net/mw/images/9/9e/Notgate.png)

---

## ðŸ§  Concept Covered

* **Bitwise / logical NOT**
* **Continuous assignment**
* **Combinational logic**

---

## ðŸ§± Module Interface

```verilog
module top_module(
    input  in,
    output out
);
```

* `in`  â†’ input signal
* `out` â†’ inverted output signal

---

## âœ… Verilog Solution

```verilog
module top_module( input in, output out );
    assign out = !in;
endmodule
```

### âœ… Alternative (Bitwise NOT)

```verilog
assign out = ~in;
```

Both are valid here since `in` is **1-bit wide**.

---

<img width="1366" height="657" alt="Screenshot from 2026-01-30 09-56-09" src="https://github.com/user-attachments/assets/3a61f5e7-28b5-47a9-b930-ad8da8cb7ec8" />

## ðŸ” Explanation

* The `assign` statement creates a **continuous connection**
* `!in` (logical NOT) inverts the value of `in`
* Whenever `in` changes, `out` updates immediately
* No procedural blocks are required

---

## ðŸ§ª Expected Behavior

* `in = 0` â†’ `out = 1`
* `in = 1` â†’ `out = 0`

The timing diagram confirms **perfect inversion**.

âœ”ï¸ HDLBits Simulation Status: **SUCCESS**

---

## âš ï¸ Common Mistakes

* âŒ Forgetting `assign`
* âŒ Using `always` for simple logic
* âŒ Confusing `!` and `~` for multi-bit signals
* âŒ Declaring `out` as `reg`

---

## ðŸŽ¯ Takeaway

> **Continuous assignments are ideal for simple combinational logic like logic gates.**

This problem introduces the **first logic operation** beyond simple wiring.

---

### ðŸŸ¢ Difficulty

**Easy**

---
