

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12'
================================================================
* Date:           Tue May 13 12:46:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.120 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    16390|    16390|  0.131 ms|  0.131 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_85_11_VITIS_LOOP_87_12  |    16388|    16388|         6|          1|          1|  16384|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    172|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     77|    -|
|Register         |        -|    -|     182|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     182|    281|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln85_1_fu_113_p2   |         +|   0|  0|  20|          15|           1|
    |add_ln85_fu_144_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln87_fu_161_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln89_fu_203_p2     |         +|   0|  0|  14|          14|          14|
    |sub_ln87_fu_194_p2     |         -|   0|  0|  14|          14|          14|
    |icmp_ln85_fu_107_p2    |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln87_fu_122_p2    |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln89_fu_219_p2    |      icmp|   0|  0|  23|          16|          16|
    |max_val_2_fu_225_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln82_fu_128_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln85_fu_150_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 172|         102|          99|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_load               |  14|          3|    8|         24|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   15|         30|
    |col_fu_52                               |   9|          2|    8|         16|
    |indvar_flatten20_fu_60                  |   9|          2|   15|         30|
    |max_val_fu_48                           |   9|          2|   16|         32|
    |row_fu_56                               |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  77|         17|   72|        152|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln89_reg_296                   |  14|   0|   14|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |col_fu_52                          |   8|   0|    8|          0|
    |icmp_ln85_reg_271                  |   1|   0|    1|          0|
    |icmp_ln87_reg_275                  |   1|   0|    1|          0|
    |indvar_flatten20_fu_60             |  15|   0|   15|          0|
    |max_val_fu_48                      |  16|   0|   16|          0|
    |out_image_sobel_load_reg_306       |  13|   0|   13|          0|
    |row_fu_56                          |   8|   0|    8|          0|
    |select_ln82_reg_280                |   8|   0|    8|          0|
    |select_ln82_reg_280_pp0_iter1_reg  |   8|   0|    8|          0|
    |select_ln85_reg_286                |   8|   0|    8|          0|
    |trunc_ln89_reg_291                 |   7|   0|    7|          0|
    |icmp_ln85_reg_271                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 182|  32|  119|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|out_image_sobel_address0  |  out|   14|   ap_memory|                                    out_image_sobel|         array|
|out_image_sobel_ce0       |  out|    1|   ap_memory|                                    out_image_sobel|         array|
|out_image_sobel_q0        |   in|   13|   ap_memory|                                    out_image_sobel|         array|
|max_val_2_out             |  out|   16|      ap_vld|                                      max_val_2_out|       pointer|
|max_val_2_out_ap_vld      |  out|    1|      ap_vld|                                      max_val_2_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1" [HLS_Convolution/sources/conv2d.c:82]   --->   Operation 9 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 10 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 11 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten20"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln85 = store i8 0, i8 %row" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 14 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln87 = store i8 0, i8 %col" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 15 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln82 = store i16 0, i16 %max_val" [HLS_Convolution/sources/conv2d.c:82]   --->   Operation 16 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body136"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i15 %indvar_flatten20" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 18 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.94ns)   --->   "%icmp_ln85 = icmp_eq  i15 %indvar_flatten20_load, i15 16384" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 19 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.94ns)   --->   "%add_ln85_1 = add i15 %indvar_flatten20_load, i15 1" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 20 'add' 'add_ln85_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.inc151, void %for.end153.exitStub" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 21 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 22 'load' 'col_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.91ns)   --->   "%icmp_ln87 = icmp_eq  i8 %col_load, i8 128" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 23 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln85)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.24ns)   --->   "%select_ln82 = select i1 %icmp_ln87, i8 0, i8 %col_load" [HLS_Convolution/sources/conv2d.c:82]   --->   Operation 24 'select' 'select_ln82' <Predicate = (!icmp_ln85)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln85 = store i15 %add_ln85_1, i15 %indvar_flatten20" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 25 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.75>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%row_load = load i8 %row" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 26 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln85 = add i8 %row_load, i8 1" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 27 'add' 'add_ln85' <Predicate = (icmp_ln87)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.24ns)   --->   "%select_ln85 = select i1 %icmp_ln87, i8 %add_ln85, i8 %row_load" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 28 'select' 'select_ln85' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i8 %select_ln85" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 29 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln87 = add i8 %select_ln82, i8 1" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 30 'add' 'add_ln87' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln85 = store i8 %select_ln85, i8 %row" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 31 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln87 = store i8 %add_ln87, i8 %col" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 32 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.84>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln85, i1 0" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 33 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln89, i7 0" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i9 %tmp" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 35 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln87 = sub i14 %tmp_2, i14 %zext_ln89" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 36 'sub' 'sub_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i8 %select_ln82" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 37 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln89 = add i14 %sub_ln87, i14 %zext_ln89_1" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 38 'add' 'add_ln89' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i14 %add_ln89" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 39 'zext' 'zext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%out_image_sobel_addr = getelementptr i13 %out_image_sobel, i64 0, i64 %zext_ln89_2" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 40 'getelementptr' 'out_image_sobel_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%out_image_sobel_load = load i14 %out_image_sobel_addr" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 41 'load' 'out_image_sobel_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 15876> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 42 [1/2] (3.25ns)   --->   "%out_image_sobel_load = load i14 %out_image_sobel_addr" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 42 'load' 'out_image_sobel_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 15876> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%max_val_load = load i16 %max_val"   --->   Operation 52 'load' 'max_val_load' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %max_val_2_out, i16 %max_val_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.47>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%max_val_load_1 = load i16 %max_val" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 43 'load' 'max_val_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_85_11_VITIS_LOOP_87_12_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_Convolution/sources/conv2d.c:82]   --->   Operation 46 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i13 %out_image_sobel_load" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 47 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.07ns)   --->   "%icmp_ln89 = icmp_ugt  i16 %sext_ln89, i16 %max_val_load_1" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 48 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.80ns)   --->   "%max_val_2 = select i1 %icmp_ln89, i16 %sext_ln89, i16 %max_val_load_1" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 49 'select' 'max_val_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln82 = store i16 %max_val_2, i16 %max_val" [HLS_Convolution/sources/conv2d.c:82]   --->   Operation 50 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.body136" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 51 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_image_sobel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_val_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val               (alloca           ) [ 0111111]
col                   (alloca           ) [ 0110000]
row                   (alloca           ) [ 0110000]
indvar_flatten20      (alloca           ) [ 0100000]
store_ln0             (store            ) [ 0000000]
store_ln85            (store            ) [ 0000000]
store_ln87            (store            ) [ 0000000]
store_ln82            (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
indvar_flatten20_load (load             ) [ 0000000]
icmp_ln85             (icmp             ) [ 0111110]
add_ln85_1            (add              ) [ 0000000]
br_ln85               (br               ) [ 0000000]
col_load              (load             ) [ 0000000]
icmp_ln87             (icmp             ) [ 0110000]
select_ln82           (select           ) [ 0111000]
store_ln85            (store            ) [ 0000000]
row_load              (load             ) [ 0000000]
add_ln85              (add              ) [ 0000000]
select_ln85           (select           ) [ 0101000]
trunc_ln89            (trunc            ) [ 0101000]
add_ln87              (add              ) [ 0000000]
store_ln85            (store            ) [ 0000000]
store_ln87            (store            ) [ 0000000]
tmp                   (bitconcatenate   ) [ 0000000]
tmp_2                 (bitconcatenate   ) [ 0000000]
zext_ln89             (zext             ) [ 0000000]
sub_ln87              (sub              ) [ 0000000]
zext_ln89_1           (zext             ) [ 0000000]
add_ln89              (add              ) [ 0100100]
zext_ln89_2           (zext             ) [ 0000000]
out_image_sobel_addr  (getelementptr    ) [ 0100010]
out_image_sobel_load  (load             ) [ 0100001]
max_val_load_1        (load             ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln82     (specpipeline     ) [ 0000000]
sext_ln89             (sext             ) [ 0000000]
icmp_ln89             (icmp             ) [ 0000000]
max_val_2             (select           ) [ 0000000]
store_ln82            (store            ) [ 0000000]
br_ln87               (br               ) [ 0000000]
max_val_load          (load             ) [ 0000000]
write_ln0             (write            ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_image_sobel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_sobel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_val_2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_85_11_VITIS_LOOP_87_12_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="max_val_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="col_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="row_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten20_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="16" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="out_image_sobel_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="13" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="14" slack="0"/>
<pin id="75" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_sobel_addr/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="14" slack="0"/>
<pin id="80" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_image_sobel_load/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="15" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln85_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln87_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln82_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten20_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln85_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="15" slack="0"/>
<pin id="109" dir="0" index="1" bw="15" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln85_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="15" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="col_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln87_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="select_ln82_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln85_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="15" slack="0"/>
<pin id="138" dir="0" index="1" bw="15" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="row_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln85_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="select_ln85_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln89_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln87_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln85_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="1"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln87_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="1"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="1"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln89_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln87_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="0"/>
<pin id="196" dir="0" index="1" bw="9" slack="0"/>
<pin id="197" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln87/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln89_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="2"/>
<pin id="202" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln89_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="14" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln89_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_2/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="max_val_load_1_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="5"/>
<pin id="215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load_1/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln89_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="13" slack="1"/>
<pin id="218" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln89_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="max_val_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="0" index="2" bw="16" slack="0"/>
<pin id="229" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_2/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln82_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="5"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="max_val_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="4"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="max_val_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="250" class="1005" name="col_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="257" class="1005" name="row_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="264" class="1005" name="indvar_flatten20_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="15" slack="0"/>
<pin id="266" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln85_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="4"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln87_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="280" class="1005" name="select_ln82_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82 "/>
</bind>
</comp>

<comp id="286" class="1005" name="select_ln85_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln85 "/>
</bind>
</comp>

<comp id="291" class="1005" name="trunc_ln89_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="1"/>
<pin id="293" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln89 "/>
</bind>
</comp>

<comp id="296" class="1005" name="add_ln89_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="1"/>
<pin id="298" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="301" class="1005" name="out_image_sobel_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="1"/>
<pin id="303" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="out_image_sobel_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="out_image_sobel_load_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="1"/>
<pin id="308" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_image_sobel_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="46" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="119" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="113" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="141" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="150" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="161" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="176" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="183" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="207"><net_src comp="194" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="213" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="216" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="213" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="245"><net_src comp="48" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="52" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="260"><net_src comp="56" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="267"><net_src comp="60" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="274"><net_src comp="107" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="122" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="283"><net_src comp="128" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="289"><net_src comp="150" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="294"><net_src comp="157" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="299"><net_src comp="203" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="304"><net_src comp="71" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="309"><net_src comp="78" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="216" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_val_2_out | {5 }
 - Input state : 
	Port: conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12 : out_image_sobel | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln85 : 1
		store_ln87 : 1
		store_ln82 : 1
		indvar_flatten20_load : 1
		icmp_ln85 : 2
		add_ln85_1 : 2
		br_ln85 : 3
		col_load : 1
		icmp_ln87 : 2
		select_ln82 : 3
		store_ln85 : 3
	State 2
		add_ln85 : 1
		select_ln85 : 2
		trunc_ln89 : 3
		store_ln85 : 3
		store_ln87 : 1
	State 3
		zext_ln89 : 1
		sub_ln87 : 2
		add_ln89 : 3
	State 4
		out_image_sobel_addr : 1
		out_image_sobel_load : 2
	State 5
		write_ln0 : 1
	State 6
		icmp_ln89 : 1
		max_val_2 : 2
		store_ln82 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln85_1_fu_113   |    0    |    20   |
|    add   |    add_ln85_fu_144    |    0    |    15   |
|          |    add_ln87_fu_161    |    0    |    15   |
|          |    add_ln89_fu_203    |    0    |    14   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln85_fu_107   |    0    |    20   |
|   icmp   |    icmp_ln87_fu_122   |    0    |    15   |
|          |    icmp_ln89_fu_219   |    0    |    23   |
|----------|-----------------------|---------|---------|
|          |   select_ln82_fu_128  |    0    |    8    |
|  select  |   select_ln85_fu_150  |    0    |    8    |
|          |    max_val_2_fu_225   |    0    |    16   |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln87_fu_194    |    0    |    14   |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_64 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln89_fu_157   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       tmp_fu_176      |    0    |    0    |
|          |      tmp_2_fu_183     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln89_fu_190   |    0    |    0    |
|   zext   |   zext_ln89_1_fu_200  |    0    |    0    |
|          |   zext_ln89_2_fu_209  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |    sext_ln89_fu_216   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   168   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln89_reg_296      |   14   |
|         col_reg_250        |    8   |
|      icmp_ln85_reg_271     |    1   |
|      icmp_ln87_reg_275     |    1   |
|  indvar_flatten20_reg_264  |   15   |
|       max_val_reg_242      |   16   |
|out_image_sobel_addr_reg_301|   14   |
|out_image_sobel_load_reg_306|   13   |
|         row_reg_257        |    8   |
|     select_ln82_reg_280    |    8   |
|     select_ln85_reg_286    |    8   |
|     trunc_ln89_reg_291     |    7   |
+----------------------------+--------+
|            Total           |   113  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   28   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   168  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   113  |   177  |
+-----------+--------+--------+--------+
