INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1 opened at Thu Jan 09 17:21:48 +0100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.095 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.141 sec.
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.194 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.328 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Command   open_solution done; 1.549 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Command     create_platform done; 0.129 sec.
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.116 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.158 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.332 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
Execute   source ./CNN_lenet5/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution1/directives.tcl
Execute     set_directive_top -name calculateLayer3 calculateLayer3 
INFO: [HLS 200-1510] Running: set_directive_top -name calculateLayer3 calculateLayer3 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 121.820 MB.
Execute       set_directive_top calculateLayer3 -name=calculateLayer3 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'calculateLayer3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling calculateLayer3.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang calculateLayer3.cpp -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.cpp.clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.889 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.417 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 9.239 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.bc {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp.clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 35.227 seconds; current allocated memory: 127.820 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.g.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.304 sec.
Execute       run_link_or_opt -opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=calculateLayer3 -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=calculateLayer3 -reflow-float-conversion -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.107 sec.
Execute       run_link_or_opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.128 sec.
Execute       run_link_or_opt -opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=calculateLayer3 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=calculateLayer3 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.143 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=calculateLayer3 -mllvm -hls-db-dir -mllvm C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,354 Compile/Link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,354 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,080 Unroll/Inline (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,080 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,107 Unroll/Inline (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,107 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,800 Unroll/Inline (step 3) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,800 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,541 Unroll/Inline (step 4) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,541 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,541 Array/Struct (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,541 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,541 Array/Struct (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,541 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,541 Array/Struct (step 3) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,541 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,541 Array/Struct (step 4) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,541 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,056 Array/Struct (step 5) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,056 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,055 Performance (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,055 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,055 Performance (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,055 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,055 Performance (step 3) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,055 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,055 Performance (step 4) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,055 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,451 HW Transforms (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,451 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,428 HW Transforms (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer3.cpp:29:20)
INFO: [HLS 214-291] Loop 'kernelCol_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer3.cpp:31:18)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer3.cpp:29:20) in function 'calculateLayer3' completely with a factor of 5 (calculateLayer3.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_Loop' (calculateLayer3.cpp:31:18) in function 'calculateLayer3' completely with a factor of 5 (calculateLayer3.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.34.44.53.64)' into 'fp_struct<double>::to_double() const (.31.41.50.61)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.31.41.50.61)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_nan<double>(char const*)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'exp_reduce_::expm1(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'double generic_nan<double>(char const*)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(double)' into 'double explog_based::generic_tanh<double>(double)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'hls::tanh(double)' into 'calculateLayer3(float*, float*, float*)' (calculateLayer3.cpp:10:0)
INFO: [HLS 214-115] Multiple burst writes of length 1250 and bit width 32 in loop 'calculateLayer3_loop'(calculateLayer3.cpp:24:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer3.cpp:24:23)
INFO: [HLS 214-115] Multiple burst reads of length 151 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer3.cpp:33:57)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer3.cpp:34:58)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer3.cpp:35:58)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer3.cpp:36:58)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer3.cpp:37:58)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer3.cpp:38:58)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 17.207 seconds; current allocated memory: 131.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 131.867 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top calculateLayer3 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.0.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.103 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 142.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.1.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.109 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 148.645 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.g.1.bc to C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.1.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.305 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:158:9) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:339:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
Command         transform done; 0.164 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 179.012 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.2.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'row_Loop'(calculateLayer3.cpp:25:12) and 'col_loop'(calculateLayer3.cpp:26:13) in function 'calculateLayer3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer3_loop'(calculateLayer3.cpp:24:23) and 'row_Loop'(calculateLayer3.cpp:25:12) in function 'calculateLayer3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'row_Loop' (calculateLayer3.cpp:25:12) in function 'calculateLayer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer3_loop' (calculateLayer3.cpp:24:23) in function 'calculateLayer3'.
Execute           auto_get_db
Command         transform done; 0.672 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 201.430 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.493 sec.
Command     elaborate done; 54 sec.
Execute     ap_eval exec zip -j C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.142 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer3' ...
Execute       ap_set_top_model calculateLayer3 
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
Execute       get_model_list calculateLayer3 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model calculateLayer3 
Execute       preproc_iomode -model generic_tanh<double> 
Execute       preproc_iomode -model exp_generic<double> 
Execute       get_model_list calculateLayer3 -filter all-wo-channel 
INFO-FLOW: Model list for configure: exp_generic<double> generic_tanh<double> calculateLayer3
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<double> ...
Execute       set_default_model generic_tanh<double> 
Execute       apply_spec_resource_limit generic_tanh<double> 
INFO-FLOW: Configuring Module : calculateLayer3 ...
Execute       set_default_model calculateLayer3 
Execute       apply_spec_resource_limit calculateLayer3 
INFO-FLOW: Model list for preprocess: exp_generic<double> generic_tanh<double> calculateLayer3
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       cdfg_preprocess -model exp_generic<double> 
Execute       rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<double> ...
Execute       set_default_model generic_tanh<double> 
Execute       cdfg_preprocess -model generic_tanh<double> 
Execute       rtl_gen_preprocess generic_tanh<double> 
INFO-FLOW: Preprocessing Module: calculateLayer3 ...
Execute       set_default_model calculateLayer3 
Execute       cdfg_preprocess -model calculateLayer3 
Command       cdfg_preprocess done; 1.982 sec.
Execute       rtl_gen_preprocess calculateLayer3 
INFO-FLOW: Model list for synthesis: exp_generic<double> generic_tanh<double> calculateLayer3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp_generic<double> 
Execute       schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.335 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.573 seconds; current allocated memory: 218.934 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute       set_default_model exp_generic<double> 
Execute       bind -model exp_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 220.680 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_tanh<double> 
Execute       schedule -model generic_tanh<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 121, function 'generic_tanh<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 222.266 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<double>.
Execute       set_default_model generic_tanh<double> 
Execute       bind -model generic_tanh<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 222.879 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calculateLayer3 
Execute       schedule -model calculateLayer3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer3_loop_row_Loop_col_loop'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_150', calculateLayer3.cpp:24) on port 'gmem' (calculateLayer3.cpp:24) and bus read operation ('gmem_addr_1_read', calculateLayer3.cpp:24) on port 'gmem' (calculateLayer3.cpp:24).
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 12 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 19 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_150', calculateLayer3.cpp:24) on port 'gmem' (calculateLayer3.cpp:24) and bus read operation ('gmem_addr_1_read', calculateLayer3.cpp:24) on port 'gmem' (calculateLayer3.cpp:24).
WARNING: [HLS 200-875] II = 21 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 22 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 23 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 24 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 25 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 26 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 27 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 28 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 29 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_150', calculateLayer3.cpp:24) on port 'gmem' (calculateLayer3.cpp:24) and bus read operation ('gmem_addr_1_read', calculateLayer3.cpp:24) on port 'gmem' (calculateLayer3.cpp:24).
WARNING: [HLS 200-875] II = 31 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 32 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 33 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 34 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 35 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 36 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 37 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 38 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 39 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-880] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_150', calculateLayer3.cpp:24) on port 'gmem' (calculateLayer3.cpp:24) and bus read operation ('gmem_addr_1_read', calculateLayer3.cpp:24) on port 'gmem' (calculateLayer3.cpp:24).
WARNING: [HLS 200-875] II = 41 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 42 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 43 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 44 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 45 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 46 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 47 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 48 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-875] II = 49 is infeasible due to multiple pipeline iteration latency = 121 and incompatible II = 10 of 'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to schedule bus read operation ('gmem_addr_2_read_2', calculateLayer3.cpp:33) on port 'gmem' (calculateLayer3.cpp:33) due to limited memory ports (II = 153). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to schedule bus read operation ('gmem_addr_12_read_4', calculateLayer3.cpp:37) on port 'gmem' (calculateLayer3.cpp:37) due to limited memory ports (II = 205). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to schedule bus read operation ('gmem_addr_18_read', calculateLayer3.cpp:37) on port 'gmem' (calculateLayer3.cpp:37) due to limited memory ports (II = 231). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to schedule bus read operation ('gmem_addr_20_read_3', calculateLayer3.cpp:33) on port 'gmem' (calculateLayer3.cpp:33) due to limited memory ports (II = 244). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to schedule bus read operation ('gmem_addr_21_read_4', calculateLayer3.cpp:34) on port 'gmem' (calculateLayer3.cpp:34) due to limited memory ports (II = 250). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to schedule bus read operation ('gmem_addr_22_read_2', calculateLayer3.cpp:35) on port 'gmem' (calculateLayer3.cpp:35) due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to schedule bus read operation ('gmem_addr_22_read_4', calculateLayer3.cpp:35) on port 'gmem' (calculateLayer3.cpp:35) due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer3' (loop 'calculateLayer3_loop_row_Loop_col_loop'): Unable to schedule bus read operation ('gmem_addr_23_read', calculateLayer3.cpp:36) on port 'gmem' (calculateLayer3.cpp:36) due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'calculateLayer3_loop_row_Loop_col_loop': unable to pipeline.
WARNING: [HLS 200-871] Estimated clock period (8.536 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'calculateLayer3' consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer3.cpp:40) to 'generic_tanh<double>' [1743]  (8.536 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 71.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 54 seconds. CPU system time: 0 seconds. Elapsed time: 71.226 seconds; current allocated memory: 273.777 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.388 sec.
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.sched.adb -f 
Command       db_write done; 0.866 sec.
INFO-FLOW: Finish scheduling calculateLayer3.
Execute       set_default_model calculateLayer3 
Execute       bind -model calculateLayer3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.200ns) exceeds the target (target clock period: 10.000ns, clock uncertainty: 2.700ns, effective delay budget: 7.300ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation 32 bit ('gmem_load_150') on local variable 'gmem_addr_1_read602' (0 ns)
	'fadd' operation 32 bit ('somme', calculateLayer3.cpp:33) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.62 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.874 seconds; current allocated memory: 273.777 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.316 sec.
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.bind.adb -f 
Command       db_write done; 1.063 sec.
INFO-FLOW: Finish binding calculateLayer3.
Execute       get_model_list calculateLayer3 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess exp_generic<double> 
Execute       rtl_gen_preprocess generic_tanh<double> 
Execute       rtl_gen_preprocess calculateLayer3 
INFO-FLOW: Model list for RTL generation: exp_generic<double> generic_tanh<double> calculateLayer3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model exp_generic<double> -top_prefix calculateLayer3_ -sub_prefix calculateLayer3_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer3_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer3_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer3_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
Command       create_rtl_model done; 0.368 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.807 seconds; current allocated memory: 273.777 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/vhdl/calculateLayer3_exp_generic_double_s 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/verilog/calculateLayer3_exp_generic_double_s 
Execute       syn_report -csynth -model exp_generic<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model exp_generic<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model exp_generic<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model exp_generic<double> -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.adb 
Execute       db_write -model exp_generic<double> -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info exp_generic<double> -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_tanh<double> -top_prefix calculateLayer3_ -sub_prefix calculateLayer3_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_double_s' pipeline 'generic_tanh<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
Command       create_rtl_model done; 0.202 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.347 seconds; current allocated memory: 273.777 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_tanh<double> -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/vhdl/calculateLayer3_generic_tanh_double_s 
Execute       gen_rtl generic_tanh<double> -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/verilog/calculateLayer3_generic_tanh_double_s 
Execute       syn_report -csynth -model generic_tanh<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/generic_tanh_double_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model generic_tanh<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/generic_tanh_double_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model generic_tanh<double> -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model generic_tanh<double> -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.adb 
Execute       db_write -model generic_tanh<double> -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_tanh<double> -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model calculateLayer3 -top_prefix  -sub_prefix calculateLayer3_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer3/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer3/Layer2_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer3/Layer2_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer3/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer2_Neurons_CPU', 'Layer2_Weights_CPU', 'Layer3_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer3'.
Command       create_rtl_model done; 8.885 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 9.523 seconds; current allocated memory: 306.465 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.rtl_wrap.cfg.tcl 
Execute       gen_rtl calculateLayer3 -istop -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/vhdl/calculateLayer3 
Command       gen_rtl done; 0.256 sec.
Execute       gen_rtl calculateLayer3 -istop -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/verilog/calculateLayer3 
Command       gen_rtl done; 0.154 sec.
Execute       syn_report -csynth -model calculateLayer3 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/calculateLayer3_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model calculateLayer3 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/calculateLayer3_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model calculateLayer3 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.32 sec.
Execute       db_write -model calculateLayer3 -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.adb 
Command       db_write done; 1.119 sec.
Execute       db_write -model calculateLayer3 -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info calculateLayer3 -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3 
Execute       export_constraint_db -f -tool general -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.constraint.tcl 
Execute       syn_report -designview -model calculateLayer3 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.design.xml 
Execute       syn_report -csynthDesign -model calculateLayer3 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth.rpt -MHOut C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model calculateLayer3 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model calculateLayer3 -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.protoinst 
Execute       sc_get_clocks calculateLayer3 
Execute       sc_get_portdomain calculateLayer3 
INFO-FLOW: Model list for RTL component generation: exp_generic<double> generic_tanh<double> calculateLayer3
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Found component calculateLayer3_mul_13s_71s_71_5_1.
INFO-FLOW: Append model calculateLayer3_mul_13s_71s_71_5_1
INFO-FLOW: Found component calculateLayer3_mul_43ns_36ns_79_3_1.
INFO-FLOW: Append model calculateLayer3_mul_43ns_36ns_79_3_1
INFO-FLOW: Found component calculateLayer3_mul_49ns_44ns_93_5_1.
INFO-FLOW: Append model calculateLayer3_mul_49ns_44ns_93_5_1
INFO-FLOW: Found component calculateLayer3_mul_50ns_50ns_100_5_1.
INFO-FLOW: Append model calculateLayer3_mul_50ns_50ns_100_5_1
INFO-FLOW: Found component calculateLayer3_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model calculateLayer3_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component calculateLayer3_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.
INFO-FLOW: Append model calculateLayer3_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
INFO-FLOW: Found component calculateLayer3_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.
INFO-FLOW: Append model calculateLayer3_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
INFO-FLOW: Found component calculateLayer3_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.
INFO-FLOW: Append model calculateLayer3_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
INFO-FLOW: Handling components in module [generic_tanh_double_s] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
INFO-FLOW: Found component calculateLayer3_dadddsub_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model calculateLayer3_dadddsub_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1.
INFO-FLOW: Append model calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1
INFO-FLOW: Found component calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [calculateLayer3] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
INFO-FLOW: Found component calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component calculateLayer3_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model calculateLayer3_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component calculateLayer3_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model calculateLayer3_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component calculateLayer3_mul_6ns_11ns_16_1_1.
INFO-FLOW: Append model calculateLayer3_mul_6ns_11ns_16_1_1
INFO-FLOW: Found component calculateLayer3_mul_3ns_6ns_7_1_1.
INFO-FLOW: Append model calculateLayer3_mul_3ns_6ns_7_1_1
INFO-FLOW: Found component calculateLayer3_gmem_m_axi.
INFO-FLOW: Append model calculateLayer3_gmem_m_axi
INFO-FLOW: Found component calculateLayer3_CTRL_bus_s_axi.
INFO-FLOW: Append model calculateLayer3_CTRL_bus_s_axi
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_double_s
INFO-FLOW: Append model calculateLayer3
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: calculateLayer3_mul_13s_71s_71_5_1 calculateLayer3_mul_43ns_36ns_79_3_1 calculateLayer3_mul_49ns_44ns_93_5_1 calculateLayer3_mul_50ns_50ns_100_5_1 calculateLayer3_mac_muladd_16s_15ns_19s_31_4_1 calculateLayer3_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb calculateLayer3_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud calculateLayer3_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe calculateLayer3_dadddsub_64ns_64ns_64_7_full_dsp_1 calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1 calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1 calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1 calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1 calculateLayer3_fptrunc_64ns_32_2_no_dsp_1 calculateLayer3_fpext_32ns_64_2_no_dsp_1 calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1 calculateLayer3_mul_6ns_11ns_16_1_1 calculateLayer3_mul_3ns_6ns_7_1_1 calculateLayer3_gmem_m_axi calculateLayer3_CTRL_bus_s_axi exp_generic_double_s generic_tanh_double_s calculateLayer3
INFO-FLOW: Generating C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model calculateLayer3_mul_13s_71s_71_5_1
INFO-FLOW: To file: write model calculateLayer3_mul_43ns_36ns_79_3_1
INFO-FLOW: To file: write model calculateLayer3_mul_49ns_44ns_93_5_1
INFO-FLOW: To file: write model calculateLayer3_mul_50ns_50ns_100_5_1
INFO-FLOW: To file: write model calculateLayer3_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model calculateLayer3_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
INFO-FLOW: To file: write model calculateLayer3_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
INFO-FLOW: To file: write model calculateLayer3_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
INFO-FLOW: To file: write model calculateLayer3_dadddsub_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1
INFO-FLOW: To file: write model calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model calculateLayer3_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model calculateLayer3_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model calculateLayer3_mul_6ns_11ns_16_1_1
INFO-FLOW: To file: write model calculateLayer3_mul_3ns_6ns_7_1_1
INFO-FLOW: To file: write model calculateLayer3_gmem_m_axi
INFO-FLOW: To file: write model calculateLayer3_CTRL_bus_s_axi
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_double_s
INFO-FLOW: To file: write model calculateLayer3
INFO-FLOW: Generating C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.151 sec.
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.194 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/vlog' tclDir='C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db' modelList='calculateLayer3_mul_13s_71s_71_5_1
calculateLayer3_mul_43ns_36ns_79_3_1
calculateLayer3_mul_49ns_44ns_93_5_1
calculateLayer3_mul_50ns_50ns_100_5_1
calculateLayer3_mac_muladd_16s_15ns_19s_31_4_1
calculateLayer3_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
calculateLayer3_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
calculateLayer3_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
calculateLayer3_dadddsub_64ns_64ns_64_7_full_dsp_1
calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1
calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1
calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1
calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1
calculateLayer3_fptrunc_64ns_32_2_no_dsp_1
calculateLayer3_fpext_32ns_64_2_no_dsp_1
calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1
calculateLayer3_mul_6ns_11ns_16_1_1
calculateLayer3_mul_3ns_6ns_7_1_1
calculateLayer3_gmem_m_axi
calculateLayer3_CTRL_bus_s_axi
exp_generic_double_s
generic_tanh_double_s
calculateLayer3
' expOnly='0'
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.compgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.compgen.tcl 
Execute         source ./CTRL_bus.slave.tcl 
Command       ap_source done; 0.113 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 7.517 seconds; current allocated memory: 364.840 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='calculateLayer3_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='calculateLayer3_mul_13s_71s_71_5_1
calculateLayer3_mul_43ns_36ns_79_3_1
calculateLayer3_mul_49ns_44ns_93_5_1
calculateLayer3_mul_50ns_50ns_100_5_1
calculateLayer3_mac_muladd_16s_15ns_19s_31_4_1
calculateLayer3_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
calculateLayer3_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
calculateLayer3_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
calculateLayer3_dadddsub_64ns_64ns_64_7_full_dsp_1
calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1
calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1
calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1
calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1
calculateLayer3_fptrunc_64ns_32_2_no_dsp_1
calculateLayer3_fpext_32ns_64_2_no_dsp_1
calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1
calculateLayer3_mul_6ns_11ns_16_1_1
calculateLayer3_mul_3ns_6ns_7_1_1
calculateLayer3_gmem_m_axi
calculateLayer3_CTRL_bus_s_axi
exp_generic_double_s
generic_tanh_double_s
calculateLayer3
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.compgen.dataonly.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.compgen.dataonly.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.rtl_wrap.cfg.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.compgen.dataonly.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/generic_tanh_double_s.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/calculateLayer3.constraint.tcl 
Execute       sc_get_clocks calculateLayer3 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/calculateLayer3_dadddsub_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/calculateLayer3_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/calculateLayer3_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/calculateLayer3_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/calculateLayer3_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/calculateLayer3_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/calculateLayer3_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/impl/misc/calculateLayer3_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_bus_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL_bus DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST calculateLayer3 MODULE2INSTS {calculateLayer3 calculateLayer3 generic_tanh_double_s grp_generic_tanh_double_s_fu_1254 exp_generic_double_s grp_exp_generic_double_s_fu_89} INST2MODULE {calculateLayer3 calculateLayer3 grp_generic_tanh_double_s_fu_1254 generic_tanh_double_s grp_exp_generic_double_s_fu_89 exp_generic_double_s} INSTDATA {calculateLayer3 {DEPTH 1 CHILDREN grp_generic_tanh_double_s_fu_1254} grp_generic_tanh_double_s_fu_1254 {DEPTH 2 CHILDREN grp_exp_generic_double_s_fu_89} grp_exp_generic_double_s_fu_89 {DEPTH 3 CHILDREN {}}} MODULEDATA {exp_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_312_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_330_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:224} VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_fu_352_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229} VARIABLE sub_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U5 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243} VARIABLE mul_ln243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U5 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243} VARIABLE add_ln243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_1_fu_516_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243} VARIABLE add_ln243_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U1 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:249} VARIABLE mul_ln249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_fu_559_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:255} VARIABLE m_diff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z4_m_1_fu_635_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:115} VARIABLE exp_Z4_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:123} VARIABLE mul_ln123 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_678_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130} VARIABLE add_ln130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_fu_687_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130} VARIABLE exp_Z2P_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U3 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:142} VARIABLE mul_ln142 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_751_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145} VARIABLE add_ln145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_fu_760_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145} VARIABLE exp_Z1P_m_1_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_794_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297} VARIABLE add_ln297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U4 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297} VARIABLE mul_ln297 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_1_fu_809_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297} VARIABLE add_ln297_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_823_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:305} VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_927_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:336} VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {58 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {26 256 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {42 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 29 BRAM 5 URAM 0}} generic_tanh_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U15 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55} VARIABLE x LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U15 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58} VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U15 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U15 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71} VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 58 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_59_no_dsp_1_U17 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71} VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U15 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71} VARIABLE resultf_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 58 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_59_no_dsp_1_U17 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66} VARIABLE resultf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U15 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49} VARIABLE add LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd}}} AREA {DSP 32 BRAM 5 URAM 0}} calculateLayer3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_1459_p2 SOURCE calculateLayer3.cpp:24 VARIABLE add_ln24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_1492_p2 SOURCE calculateLayer3.cpp:24 VARIABLE add_ln24_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_1550_p2 SOURCE calculateLayer3.cpp:25 VARIABLE add_ln25 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_11ns_16_1_1_U28 SOURCE calculateLayer3.cpp:24 VARIABLE empty_282 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_283_fu_1603_p2 SOURCE calculateLayer3.cpp:24 VARIABLE empty_283 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_6ns_7_1_1_U29 SOURCE calculateLayer3.cpp:25 VARIABLE empty_189 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_191_fu_3370_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_191 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_192_fu_3875_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_192 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_194_fu_3902_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_194 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_196_fu_3929_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_196 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_198_fu_3835_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_198 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5_fu_3526_p2 SOURCE calculateLayer3.cpp:21 VARIABLE tmp5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_199_fu_3539_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_199 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_200_fu_3795_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_200 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp6_fu_3385_p2 SOURCE calculateLayer3.cpp:21 VARIABLE tmp6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_201_fu_3398_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_201 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_202_fu_3754_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_202 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_204_fu_3710_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_204 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_206_fu_3670_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_206 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_208_fu_3623_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_208 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_210_fu_3576_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_210 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_211_fu_3479_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_211 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_212_fu_3496_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_212 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp12_fu_3403_p2 SOURCE calculateLayer3.cpp:21 VARIABLE tmp12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_213_fu_3412_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_213 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_214_fu_3429_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_214 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_216_fu_3338_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_216 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_218_fu_3287_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_218 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_220_fu_3240_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_220 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_222_fu_3188_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_222 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp17_fu_3043_p2 SOURCE calculateLayer3.cpp:21 VARIABLE tmp17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_223_fu_3116_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_223 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_224_fu_3133_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_224 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp18_fu_3048_p2 SOURCE calculateLayer3.cpp:21 VARIABLE tmp18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_225_fu_3058_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_225 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_226_fu_3076_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_226 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_228_fu_3012_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_228 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_229_fu_2944_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_229 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_230_fu_2961_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_230 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_232_fu_2901_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_232 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_234_fu_2846_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_234 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp23_fu_2722_p2 SOURCE calculateLayer3.cpp:21 VARIABLE tmp23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_235_fu_2782_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_235 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_236_fu_2799_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_236 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp24_fu_2727_p2 SOURCE calculateLayer3.cpp:21 VARIABLE tmp24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_237_fu_2737_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_237 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_238_fu_2754_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_238 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_240_fu_2694_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_240 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_242_fu_2643_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_242 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_244_fu_2596_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_244 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_246_fu_2541_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_246 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp29_fu_2460_p2 SOURCE calculateLayer3.cpp:21 VARIABLE tmp29 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_247_fu_2472_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_247 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_248_fu_2490_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_248 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_249_fu_2415_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_249 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_250_fu_2432_p2 SOURCE calculateLayer3.cpp:21 VARIABLE empty_250 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_s LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_s LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_s LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_s LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_s LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_s LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_25 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_26 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_27 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_28 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_29 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_30 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_31 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_32 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_33 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_34 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_35 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_36 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_1_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_37 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_1_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_38 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_1_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_39 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_1_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_40 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_1_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_41 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_1_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_42 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_43 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_44 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_45 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_46 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_47 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_48 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_1_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_49 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_1_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_50 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_1_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_51 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_1_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_52 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_1_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_53 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_1_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_54 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_55 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_56 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_57 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_58 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_59 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_60 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_61 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_62 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_63 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_64 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_65 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_66 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_2_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_67 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_2_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_68 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_2_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_69 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_2_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_70 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_2_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_71 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_2_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_72 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_73 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_74 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_75 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_76 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_77 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_78 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_2_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_79 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_2_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_80 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_2_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_81 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_2_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_82 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_2_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_83 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_2_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_84 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_85 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_86 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_87 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_88 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_89 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_90 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_91 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_92 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_93 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_94 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_95 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_96 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_3_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_97 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_3_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_98 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_3_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_99 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_3_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_100 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_3_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_101 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_3_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_102 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_103 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_104 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_105 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_106 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_107 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_108 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_3_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_109 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_3_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_110 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_3_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_111 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_3_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_112 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_3_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_113 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_3_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_114 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_115 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_116 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_117 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_118 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_119 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_120 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_121 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_122 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_123 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_124 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_125 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_126 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_4_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_127 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_4_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_128 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_4_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_129 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_4_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_130 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_4_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_131 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_4_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_132 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_133 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_134 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_135 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_136 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_137 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_138 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_4_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_139 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_4_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_140 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_4_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_141 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_4_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_142 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_4_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_143 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_4_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_144 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:33 VARIABLE mul29_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:33 VARIABLE somme_145 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:34 VARIABLE mul49_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:34 VARIABLE somme_146 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:35 VARIABLE mul69_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:35 VARIABLE somme_147 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:36 VARIABLE mul89_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:36 VARIABLE somme_148 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:37 VARIABLE mul109_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:37 VARIABLE somme_149 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE calculateLayer3.cpp:38 VARIABLE mul129_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U23 SOURCE calculateLayer3.cpp:38 VARIABLE somme_150 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U27 SOURCE calculateLayer3.cpp:40 VARIABLE x_assign LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U27 SOURCE calculateLayer3.cpp:40 VARIABLE mul7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_5821_p2 SOURCE calculateLayer3.cpp:26 VARIABLE add_ln26 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_2392_p2 SOURCE calculateLayer3.cpp:25 VARIABLE add_ln25_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 49 BRAM 9 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.4 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.35 seconds; current allocated memory: 370.391 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer3.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer3.
Execute       syn_report -model calculateLayer3 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.04 MHz
Command     autosyn done; 100.859 sec.
Command   csynth_design done; 155.184 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 72 seconds. CPU system time: 4 seconds. Elapsed time: 155.184 seconds; current allocated memory: 248.621 MB.
Command ap_source done; 157.199 sec.
Execute cleanup_all 
