0.6
2019.1
May 24 2019
14:51:52
/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sim_1/new/tb_D_FlipFlop.sv,1731847864,systemVerilog,,,,tb_D_FlipFlop,,,,,,,,
/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sim_1/new/tb_D_Latch.sv,1731847284,systemVerilog,,,,tb_D_Latch,,,,,,,,
/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sim_1/new/tb_Register.sv,1731850635,systemVerilog,,,,tb_Register,,,,,,,,
/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DFF.sv,1731847369,systemVerilog,,/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv,,DFF,,,,,,,,
/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv,1731847012,systemVerilog,,/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sim_1/new/tb_D_Latch.sv,,DLatch,,,,,,,,
/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/Register.sv,1731849228,systemVerilog,,/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/register_beh.sv,,Register,,,,,,,,
/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/register_beh.sv,1731850701,systemVerilog,,/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sim_1/new/tb_Register.sv,,register_beh,,,,,,,,
