
speed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cec8  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a9  0800d100  0800d100  0000e100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d5ac  0800d5ac  0000e5ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d5b4  0800d5b4  0000e5b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d5b8  0800d5b8  0000e5b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d4  20000000  0800d5bc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000a4c  200001d4  0800d790  0000f1d4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000c20  0800d790  0000fc20  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 10 .debug_info   000248af  00000000  00000000  0000f20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004059  00000000  00000000  00033ab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001fa0  00000000  00000000  00037b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000018c6  00000000  00000000  00039ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038ebc  00000000  00000000  0003b37e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027acd  00000000  00000000  0007423a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00163720  00000000  00000000  0009bd07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001ff427  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009aac  00000000  00000000  001ff46c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005e  00000000  00000000  00208f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001d4 	.word	0x200001d4
 8000254:	00000000 	.word	0x00000000
 8000258:	0800d0e8 	.word	0x0800d0e8

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001d8 	.word	0x200001d8
 8000274:	0800d0e8 	.word	0x0800d0e8

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bc4:	f000 b9b0 	b.w	8000f28 <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000be4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000be6:	4688      	mov	r8, r1
 8000be8:	4604      	mov	r4, r0
 8000bea:	468e      	mov	lr, r1
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d14a      	bne.n	8000c86 <__udivmoddi4+0xa6>
 8000bf0:	428a      	cmp	r2, r1
 8000bf2:	4617      	mov	r7, r2
 8000bf4:	d95f      	bls.n	8000cb6 <__udivmoddi4+0xd6>
 8000bf6:	fab2 f682 	clz	r6, r2
 8000bfa:	b14e      	cbz	r6, 8000c10 <__udivmoddi4+0x30>
 8000bfc:	f1c6 0320 	rsb	r3, r6, #32
 8000c00:	fa01 fe06 	lsl.w	lr, r1, r6
 8000c04:	40b7      	lsls	r7, r6
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	ea43 0e0e 	orr.w	lr, r3, lr
 8000c10:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c14:	fa1f fc87 	uxth.w	ip, r7
 8000c18:	0c23      	lsrs	r3, r4, #16
 8000c1a:	fbbe f1f8 	udiv	r1, lr, r8
 8000c1e:	fb08 ee11 	mls	lr, r8, r1, lr
 8000c22:	fb01 f20c 	mul.w	r2, r1, ip
 8000c26:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0x5e>
 8000c2e:	18fb      	adds	r3, r7, r3
 8000c30:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0x5c>
 8000c36:	429a      	cmp	r2, r3
 8000c38:	f200 8154 	bhi.w	8000ee4 <__udivmoddi4+0x304>
 8000c3c:	4601      	mov	r1, r0
 8000c3e:	1a9b      	subs	r3, r3, r2
 8000c40:	b2a2      	uxth	r2, r4
 8000c42:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c46:	fb08 3310 	mls	r3, r8, r0, r3
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c52:	4594      	cmp	ip, r2
 8000c54:	d90b      	bls.n	8000c6e <__udivmoddi4+0x8e>
 8000c56:	18ba      	adds	r2, r7, r2
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000c5c:	bf2c      	ite	cs
 8000c5e:	2401      	movcs	r4, #1
 8000c60:	2400      	movcc	r4, #0
 8000c62:	4594      	cmp	ip, r2
 8000c64:	d902      	bls.n	8000c6c <__udivmoddi4+0x8c>
 8000c66:	2c00      	cmp	r4, #0
 8000c68:	f000 813f 	beq.w	8000eea <__udivmoddi4+0x30a>
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c72:	eba2 020c 	sub.w	r2, r2, ip
 8000c76:	2100      	movs	r1, #0
 8000c78:	b11d      	cbz	r5, 8000c82 <__udivmoddi4+0xa2>
 8000c7a:	40f2      	lsrs	r2, r6
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	e9c5 2300 	strd	r2, r3, [r5]
 8000c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d905      	bls.n	8000c96 <__udivmoddi4+0xb6>
 8000c8a:	b10d      	cbz	r5, 8000c90 <__udivmoddi4+0xb0>
 8000c8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c90:	2100      	movs	r1, #0
 8000c92:	4608      	mov	r0, r1
 8000c94:	e7f5      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	d14e      	bne.n	8000d3c <__udivmoddi4+0x15c>
 8000c9e:	4543      	cmp	r3, r8
 8000ca0:	f0c0 8112 	bcc.w	8000ec8 <__udivmoddi4+0x2e8>
 8000ca4:	4282      	cmp	r2, r0
 8000ca6:	f240 810f 	bls.w	8000ec8 <__udivmoddi4+0x2e8>
 8000caa:	4608      	mov	r0, r1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e8      	beq.n	8000c82 <__udivmoddi4+0xa2>
 8000cb0:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb4:	e7e5      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f000 80ac 	beq.w	8000e14 <__udivmoddi4+0x234>
 8000cbc:	fab2 f682 	clz	r6, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	f040 80bb 	bne.w	8000e3c <__udivmoddi4+0x25c>
 8000cc6:	1a8b      	subs	r3, r1, r2
 8000cc8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000ccc:	b2bc      	uxth	r4, r7
 8000cce:	2101      	movs	r1, #1
 8000cd0:	0c02      	lsrs	r2, r0, #16
 8000cd2:	b280      	uxth	r0, r0
 8000cd4:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cd8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cdc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000ce0:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d90e      	bls.n	8000d06 <__udivmoddi4+0x126>
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cee:	bf2c      	ite	cs
 8000cf0:	f04f 0901 	movcs.w	r9, #1
 8000cf4:	f04f 0900 	movcc.w	r9, #0
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d903      	bls.n	8000d04 <__udivmoddi4+0x124>
 8000cfc:	f1b9 0f00 	cmp.w	r9, #0
 8000d00:	f000 80ec 	beq.w	8000edc <__udivmoddi4+0x2fc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d0c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d10:	fb04 f408 	mul.w	r4, r4, r8
 8000d14:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000d18:	4294      	cmp	r4, r2
 8000d1a:	d90b      	bls.n	8000d34 <__udivmoddi4+0x154>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000d22:	bf2c      	ite	cs
 8000d24:	2001      	movcs	r0, #1
 8000d26:	2000      	movcc	r0, #0
 8000d28:	4294      	cmp	r4, r2
 8000d2a:	d902      	bls.n	8000d32 <__udivmoddi4+0x152>
 8000d2c:	2800      	cmp	r0, #0
 8000d2e:	f000 80d1 	beq.w	8000ed4 <__udivmoddi4+0x2f4>
 8000d32:	4698      	mov	r8, r3
 8000d34:	1b12      	subs	r2, r2, r4
 8000d36:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000d3a:	e79d      	b.n	8000c78 <__udivmoddi4+0x98>
 8000d3c:	f1c1 0620 	rsb	r6, r1, #32
 8000d40:	408b      	lsls	r3, r1
 8000d42:	fa08 f401 	lsl.w	r4, r8, r1
 8000d46:	fa00 f901 	lsl.w	r9, r0, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	fa28 f806 	lsr.w	r8, r8, r6
 8000d52:	408a      	lsls	r2, r1
 8000d54:	431f      	orrs	r7, r3
 8000d56:	fa20 f306 	lsr.w	r3, r0, r6
 8000d5a:	0c38      	lsrs	r0, r7, #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fa1f fc87 	uxth.w	ip, r7
 8000d62:	0c1c      	lsrs	r4, r3, #16
 8000d64:	fbb8 fef0 	udiv	lr, r8, r0
 8000d68:	fb00 881e 	mls	r8, r0, lr, r8
 8000d6c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000d70:	fb0e f80c 	mul.w	r8, lr, ip
 8000d74:	45a0      	cmp	r8, r4
 8000d76:	d90e      	bls.n	8000d96 <__udivmoddi4+0x1b6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d7e:	bf2c      	ite	cs
 8000d80:	f04f 0b01 	movcs.w	fp, #1
 8000d84:	f04f 0b00 	movcc.w	fp, #0
 8000d88:	45a0      	cmp	r8, r4
 8000d8a:	d903      	bls.n	8000d94 <__udivmoddi4+0x1b4>
 8000d8c:	f1bb 0f00 	cmp.w	fp, #0
 8000d90:	f000 80b8 	beq.w	8000f04 <__udivmoddi4+0x324>
 8000d94:	46d6      	mov	lr, sl
 8000d96:	eba4 0408 	sub.w	r4, r4, r8
 8000d9a:	fa1f f883 	uxth.w	r8, r3
 8000d9e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000da2:	fb00 4413 	mls	r4, r0, r3, r4
 8000da6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000daa:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d90e      	bls.n	8000dd0 <__udivmoddi4+0x1f0>
 8000db2:	193c      	adds	r4, r7, r4
 8000db4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000db8:	bf2c      	ite	cs
 8000dba:	f04f 0801 	movcs.w	r8, #1
 8000dbe:	f04f 0800 	movcc.w	r8, #0
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d903      	bls.n	8000dce <__udivmoddi4+0x1ee>
 8000dc6:	f1b8 0f00 	cmp.w	r8, #0
 8000dca:	f000 809f 	beq.w	8000f0c <__udivmoddi4+0x32c>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dd4:	eba4 040c 	sub.w	r4, r4, ip
 8000dd8:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ddc:	4564      	cmp	r4, ip
 8000dde:	4673      	mov	r3, lr
 8000de0:	46e0      	mov	r8, ip
 8000de2:	d302      	bcc.n	8000dea <__udivmoddi4+0x20a>
 8000de4:	d107      	bne.n	8000df6 <__udivmoddi4+0x216>
 8000de6:	45f1      	cmp	r9, lr
 8000de8:	d205      	bcs.n	8000df6 <__udivmoddi4+0x216>
 8000dea:	ebbe 0302 	subs.w	r3, lr, r2
 8000dee:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000df2:	3801      	subs	r0, #1
 8000df4:	46e0      	mov	r8, ip
 8000df6:	b15d      	cbz	r5, 8000e10 <__udivmoddi4+0x230>
 8000df8:	ebb9 0203 	subs.w	r2, r9, r3
 8000dfc:	eb64 0408 	sbc.w	r4, r4, r8
 8000e00:	fa04 f606 	lsl.w	r6, r4, r6
 8000e04:	fa22 f301 	lsr.w	r3, r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	431e      	orrs	r6, r3
 8000e0c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e10:	2100      	movs	r1, #0
 8000e12:	e736      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000e14:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e18:	0c01      	lsrs	r1, r0, #16
 8000e1a:	4614      	mov	r4, r2
 8000e1c:	b280      	uxth	r0, r0
 8000e1e:	4696      	mov	lr, r2
 8000e20:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e24:	2620      	movs	r6, #32
 8000e26:	4690      	mov	r8, r2
 8000e28:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	fbb1 f1f2 	udiv	r1, r1, r2
 8000e32:	eba3 0308 	sub.w	r3, r3, r8
 8000e36:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e3a:	e74b      	b.n	8000cd4 <__udivmoddi4+0xf4>
 8000e3c:	40b7      	lsls	r7, r6
 8000e3e:	f1c6 0320 	rsb	r3, r6, #32
 8000e42:	fa01 f206 	lsl.w	r2, r1, r6
 8000e46:	fa21 f803 	lsr.w	r8, r1, r3
 8000e4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4e:	fa20 f303 	lsr.w	r3, r0, r3
 8000e52:	b2bc      	uxth	r4, r7
 8000e54:	40b0      	lsls	r0, r6
 8000e56:	4313      	orrs	r3, r2
 8000e58:	0c02      	lsrs	r2, r0, #16
 8000e5a:	0c19      	lsrs	r1, r3, #16
 8000e5c:	b280      	uxth	r0, r0
 8000e5e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000e62:	fb0e 8819 	mls	r8, lr, r9, r8
 8000e66:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e6a:	fb09 f804 	mul.w	r8, r9, r4
 8000e6e:	4588      	cmp	r8, r1
 8000e70:	d951      	bls.n	8000f16 <__udivmoddi4+0x336>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000e78:	bf2c      	ite	cs
 8000e7a:	f04f 0a01 	movcs.w	sl, #1
 8000e7e:	f04f 0a00 	movcc.w	sl, #0
 8000e82:	4588      	cmp	r8, r1
 8000e84:	d902      	bls.n	8000e8c <__udivmoddi4+0x2ac>
 8000e86:	f1ba 0f00 	cmp.w	sl, #0
 8000e8a:	d031      	beq.n	8000ef0 <__udivmoddi4+0x310>
 8000e8c:	eba1 0108 	sub.w	r1, r1, r8
 8000e90:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e94:	fb09 f804 	mul.w	r8, r9, r4
 8000e98:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea2:	4543      	cmp	r3, r8
 8000ea4:	d235      	bcs.n	8000f12 <__udivmoddi4+0x332>
 8000ea6:	18fb      	adds	r3, r7, r3
 8000ea8:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eac:	bf2c      	ite	cs
 8000eae:	f04f 0a01 	movcs.w	sl, #1
 8000eb2:	f04f 0a00 	movcc.w	sl, #0
 8000eb6:	4543      	cmp	r3, r8
 8000eb8:	d2bb      	bcs.n	8000e32 <__udivmoddi4+0x252>
 8000eba:	f1ba 0f00 	cmp.w	sl, #0
 8000ebe:	d1b8      	bne.n	8000e32 <__udivmoddi4+0x252>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443b      	add	r3, r7
 8000ec6:	e7b4      	b.n	8000e32 <__udivmoddi4+0x252>
 8000ec8:	1a84      	subs	r4, r0, r2
 8000eca:	eb68 0203 	sbc.w	r2, r8, r3
 8000ece:	2001      	movs	r0, #1
 8000ed0:	4696      	mov	lr, r2
 8000ed2:	e6eb      	b.n	8000cac <__udivmoddi4+0xcc>
 8000ed4:	443a      	add	r2, r7
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	e72b      	b.n	8000d34 <__udivmoddi4+0x154>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	443b      	add	r3, r7
 8000ee2:	e710      	b.n	8000d06 <__udivmoddi4+0x126>
 8000ee4:	3902      	subs	r1, #2
 8000ee6:	443b      	add	r3, r7
 8000ee8:	e6a9      	b.n	8000c3e <__udivmoddi4+0x5e>
 8000eea:	443a      	add	r2, r7
 8000eec:	3802      	subs	r0, #2
 8000eee:	e6be      	b.n	8000c6e <__udivmoddi4+0x8e>
 8000ef0:	eba7 0808 	sub.w	r8, r7, r8
 8000ef4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000ef8:	4441      	add	r1, r8
 8000efa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efe:	fb09 f804 	mul.w	r8, r9, r4
 8000f02:	e7c9      	b.n	8000e98 <__udivmoddi4+0x2b8>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	e744      	b.n	8000d96 <__udivmoddi4+0x1b6>
 8000f0c:	3b02      	subs	r3, #2
 8000f0e:	443c      	add	r4, r7
 8000f10:	e75e      	b.n	8000dd0 <__udivmoddi4+0x1f0>
 8000f12:	4649      	mov	r1, r9
 8000f14:	e78d      	b.n	8000e32 <__udivmoddi4+0x252>
 8000f16:	eba1 0108 	sub.w	r1, r1, r8
 8000f1a:	46cc      	mov	ip, r9
 8000f1c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f20:	fb09 f804 	mul.w	r8, r9, r4
 8000f24:	e7b8      	b.n	8000e98 <__udivmoddi4+0x2b8>
 8000f26:	bf00      	nop

08000f28 <__aeabi_idiv0>:
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <_write>:
#define WHEEL_PERIMETER_M 0.212f
#define PULSES_PER_REV    30.0f

// Add this to send printf to the USB Serial Port
int _write(int file, char *ptr, int len)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 10);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	230a      	movs	r3, #10
 8000f3e:	68b9      	ldr	r1, [r7, #8]
 8000f40:	4803      	ldr	r0, [pc, #12]	@ (8000f50 <_write+0x24>)
 8000f42:	f008 fbe7 	bl	8009714 <HAL_UART_Transmit>
  return len;
 8000f46:	687b      	ldr	r3, [r7, #4]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	2000052c 	.word	0x2000052c

08000f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f54:	b5b0      	push	{r4, r5, r7, lr}
 8000f56:	b08a      	sub	sp, #40	@ 0x28
 8000f58:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5a:	f001 fc59 	bl	8002810 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8000f5e:	f000 f8d0 	bl	8001102 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000f62:	f000 f86f 	bl	8001044 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f66:	f000 fc07 	bl	8001778 <MX_GPIO_Init>
  MX_ADF1_Init();
 8000f6a:	f000 f8db 	bl	8001124 <MX_ADF1_Init>
  MX_I2C2_Init();
 8000f6e:	f000 f927 	bl	80011c0 <MX_I2C2_Init>
  MX_ICACHE_Init();
 8000f72:	f000 f965 	bl	8001240 <MX_ICACHE_Init>
  MX_OCTOSPI1_Init();
 8000f76:	f000 f977 	bl	8001268 <MX_OCTOSPI1_Init>
  MX_OCTOSPI2_Init();
 8000f7a:	f000 f9ef 	bl	800135c <MX_OCTOSPI2_Init>
  MX_SPI2_Init();
 8000f7e:	f000 fa69 	bl	8001454 <MX_SPI2_Init>
  MX_UART4_Init();
 8000f82:	f000 fb2f 	bl	80015e4 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8000f86:	f000 fb79 	bl	800167c <MX_USART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000f8a:	f000 fbc3 	bl	8001714 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 8000f8e:	f000 facf 	bl	8001530 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8000f92:	4829      	ldr	r0, [pc, #164]	@ (8001038 <main+0xe4>)
 8000f94:	f007 ff26 	bl	8008de4 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t last_count = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
  uint32_t current_count = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60bb      	str	r3, [r7, #8]
  uint32_t pulses = 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	613b      	str	r3, [r7, #16]
  uint32_t last_tick = HAL_GetTick();
 8000fa4:	f001 fcee 	bl	8002984 <HAL_GetTick>
 8000fa8:	60f8      	str	r0, [r7, #12]
  while (1)
    {
	  if (HAL_GetTick() - last_tick >= 500)
 8000faa:	f001 fceb 	bl	8002984 <HAL_GetTick>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	1ad3      	subs	r3, r2, r3
 8000fb4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000fb8:	d3f7      	bcc.n	8000faa <main+0x56>
	      {
	          // 1. Read the Hardware Timer
	          current_count = __HAL_TIM_GET_COUNTER(&htim1);
 8000fba:	4b1f      	ldr	r3, [pc, #124]	@ (8001038 <main+0xe4>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc0:	60bb      	str	r3, [r7, #8]

	          // 2. Calculate Pulses (Handle 16-bit rollover 65535 -> 0)
	          if (current_count >= last_count) {
 8000fc2:	68ba      	ldr	r2, [r7, #8]
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d304      	bcc.n	8000fd4 <main+0x80>
	              pulses = current_count - last_count;
 8000fca:	68ba      	ldr	r2, [r7, #8]
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	613b      	str	r3, [r7, #16]
 8000fd2:	e005      	b.n	8000fe0 <main+0x8c>
	          } else {
	              pulses = (65535 - last_count) + current_count + 1;
 8000fd4:	68ba      	ldr	r2, [r7, #8]
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000fde:	613b      	str	r3, [r7, #16]
	          }

	          last_count = current_count; // Save for next loop
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	617b      	str	r3, [r7, #20]

	          // 3. Math
	          float rotations = (pulses / 30.0f);
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	ee07 3a90 	vmov	s15, r3
 8000fea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fee:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 8000ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ff6:	edc7 7a01 	vstr	s15, [r7, #4]
	          float mps = rotations * 0.212f;
 8000ffa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ffe:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800103c <main+0xe8>
 8001002:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001006:	edc7 7a00 	vstr	s15, [r7]
	          //float kmh = mps * 3.6f;

	          printf("Rotations: %.1f | Pulses: %lu | Speed: %.2f m/s\r\n", rotations, pulses, mps);
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff faa0 	bl	8000550 <__aeabi_f2d>
 8001010:	4604      	mov	r4, r0
 8001012:	460d      	mov	r5, r1
 8001014:	6838      	ldr	r0, [r7, #0]
 8001016:	f7ff fa9b 	bl	8000550 <__aeabi_f2d>
 800101a:	4602      	mov	r2, r0
 800101c:	460b      	mov	r3, r1
 800101e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	4622      	mov	r2, r4
 8001028:	462b      	mov	r3, r5
 800102a:	4805      	ldr	r0, [pc, #20]	@ (8001040 <main+0xec>)
 800102c:	f00a f8c4 	bl	800b1b8 <iprintf>

	          last_tick = HAL_GetTick();
 8001030:	f001 fca8 	bl	8002984 <HAL_GetTick>
 8001034:	60f8      	str	r0, [r7, #12]
	  if (HAL_GetTick() - last_tick >= 500)
 8001036:	e7b8      	b.n	8000faa <main+0x56>
 8001038:	2000044c 	.word	0x2000044c
 800103c:	3e591687 	.word	0x3e591687
 8001040:	0800d100 	.word	0x0800d100

08001044 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b09e      	sub	sp, #120	@ 0x78
 8001048:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800104a:	f107 0318 	add.w	r3, r7, #24
 800104e:	2260      	movs	r2, #96	@ 0x60
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f00a f905 	bl	800b262 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001058:	463b      	mov	r3, r7
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	611a      	str	r2, [r3, #16]
 8001066:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001068:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 800106c:	f003 fc58 	bl	8004920 <HAL_PWREx_ControlVoltageScaling>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <SystemClock_Config+0x36>
  {
    Error_Handler();
 8001076:	f000 fd13 	bl	8001aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 800107a:	2330      	movs	r3, #48	@ 0x30
 800107c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800107e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001082:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001084:	2301      	movs	r3, #1
 8001086:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001088:	2310      	movs	r3, #16
 800108a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 800108c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001090:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001092:	2302      	movs	r3, #2
 8001094:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001096:	2301      	movs	r3, #1
 8001098:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800109e:	2301      	movs	r3, #1
 80010a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 80010a2:	2350      	movs	r3, #80	@ 0x50
 80010a4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80010a6:	2302      	movs	r3, #2
 80010a8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80010aa:	2302      	movs	r3, #2
 80010ac:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 80010ae:	2302      	movs	r3, #2
 80010b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ba:	f107 0318 	add.w	r3, r7, #24
 80010be:	4618      	mov	r0, r3
 80010c0:	f003 fd3a 	bl	8004b38 <HAL_RCC_OscConfig>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80010ca:	f000 fce9 	bl	8001aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ce:	231f      	movs	r3, #31
 80010d0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010d2:	2303      	movs	r3, #3
 80010d4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d6:	2300      	movs	r3, #0
 80010d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010e6:	463b      	mov	r3, r7
 80010e8:	2104      	movs	r1, #4
 80010ea:	4618      	mov	r0, r3
 80010ec:	f004 fc00 	bl	80058f0 <HAL_RCC_ClockConfig>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80010f6:	f000 fcd3 	bl	8001aa0 <Error_Handler>
  }
}
 80010fa:	bf00      	nop
 80010fc:	3778      	adds	r7, #120	@ 0x78
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8001106:	f003 fcf7 	bl	8004af8 <HAL_PWREx_EnableVddIO2>

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 800110a:	f003 fd05 	bl	8004b18 <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 800110e:	2002      	movs	r0, #2
 8001110:	f003 fc92 	bl	8004a38 <HAL_PWREx_ConfigSupply>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <SystemPower_Config+0x1c>
  {
    Error_Handler();
 800111a:	f000 fcc1 	bl	8001aa0 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <MX_ADF1_Init>:
  * @brief ADF1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADF1_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE END ADF1_Init 1 */

  /**
    AdfHandle0 structure initialization and HAL_MDF_Init function call
  */
  AdfHandle0.Instance = ADF1_Filter0;
 8001128:	4b22      	ldr	r3, [pc, #136]	@ (80011b4 <MX_ADF1_Init+0x90>)
 800112a:	4a23      	ldr	r2, [pc, #140]	@ (80011b8 <MX_ADF1_Init+0x94>)
 800112c:	601a      	str	r2, [r3, #0]
  AdfHandle0.Init.CommonParam.ProcClockDivider = 1;
 800112e:	4b21      	ldr	r3, [pc, #132]	@ (80011b4 <MX_ADF1_Init+0x90>)
 8001130:	2201      	movs	r2, #1
 8001132:	609a      	str	r2, [r3, #8]
  AdfHandle0.Init.CommonParam.OutputClock.Activation = DISABLE;
 8001134:	4b1f      	ldr	r3, [pc, #124]	@ (80011b4 <MX_ADF1_Init+0x90>)
 8001136:	2200      	movs	r2, #0
 8001138:	731a      	strb	r2, [r3, #12]
  AdfHandle0.Init.SerialInterface.Activation = ENABLE;
 800113a:	4b1e      	ldr	r3, [pc, #120]	@ (80011b4 <MX_ADF1_Init+0x90>)
 800113c:	2201      	movs	r2, #1
 800113e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  AdfHandle0.Init.SerialInterface.Mode = MDF_SITF_LF_MASTER_SPI_MODE;
 8001142:	4b1c      	ldr	r3, [pc, #112]	@ (80011b4 <MX_ADF1_Init+0x90>)
 8001144:	2200      	movs	r2, #0
 8001146:	629a      	str	r2, [r3, #40]	@ 0x28
  AdfHandle0.Init.SerialInterface.ClockSource = MDF_SITF_CCK0_SOURCE;
 8001148:	4b1a      	ldr	r3, [pc, #104]	@ (80011b4 <MX_ADF1_Init+0x90>)
 800114a:	2200      	movs	r2, #0
 800114c:	62da      	str	r2, [r3, #44]	@ 0x2c
  AdfHandle0.Init.SerialInterface.Threshold = 4;
 800114e:	4b19      	ldr	r3, [pc, #100]	@ (80011b4 <MX_ADF1_Init+0x90>)
 8001150:	2204      	movs	r2, #4
 8001152:	631a      	str	r2, [r3, #48]	@ 0x30
  AdfHandle0.Init.FilterBistream = MDF_BITSTREAM0_FALLING;
 8001154:	4b17      	ldr	r3, [pc, #92]	@ (80011b4 <MX_ADF1_Init+0x90>)
 8001156:	2201      	movs	r2, #1
 8001158:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_MDF_Init(&AdfHandle0) != HAL_OK)
 800115a:	4816      	ldr	r0, [pc, #88]	@ (80011b4 <MX_ADF1_Init+0x90>)
 800115c:	f002 f980 	bl	8003460 <HAL_MDF_Init>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_ADF1_Init+0x46>
  {
    Error_Handler();
 8001166:	f000 fc9b 	bl	8001aa0 <Error_Handler>
  /**
    AdfFilterConfig0 structure initialization

    WARNING : only structure is filled, no specific init function call for filter
  */
  AdfFilterConfig0.DataSource = MDF_DATA_SOURCE_BSMX;
 800116a:	4b14      	ldr	r3, [pc, #80]	@ (80011bc <MX_ADF1_Init+0x98>)
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
  AdfFilterConfig0.Delay = 0;
 8001170:	4b12      	ldr	r3, [pc, #72]	@ (80011bc <MX_ADF1_Init+0x98>)
 8001172:	2200      	movs	r2, #0
 8001174:	605a      	str	r2, [r3, #4]
  AdfFilterConfig0.CicMode = MDF_ONE_FILTER_SINC4;
 8001176:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <MX_ADF1_Init+0x98>)
 8001178:	2240      	movs	r2, #64	@ 0x40
 800117a:	609a      	str	r2, [r3, #8]
  AdfFilterConfig0.DecimationRatio = 2;
 800117c:	4b0f      	ldr	r3, [pc, #60]	@ (80011bc <MX_ADF1_Init+0x98>)
 800117e:	2202      	movs	r2, #2
 8001180:	60da      	str	r2, [r3, #12]
  AdfFilterConfig0.Gain = 0;
 8001182:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <MX_ADF1_Init+0x98>)
 8001184:	2200      	movs	r2, #0
 8001186:	615a      	str	r2, [r3, #20]
  AdfFilterConfig0.ReshapeFilter.Activation = DISABLE;
 8001188:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <MX_ADF1_Init+0x98>)
 800118a:	2200      	movs	r2, #0
 800118c:	761a      	strb	r2, [r3, #24]
  AdfFilterConfig0.HighPassFilter.Activation = DISABLE;
 800118e:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <MX_ADF1_Init+0x98>)
 8001190:	2200      	movs	r2, #0
 8001192:	f883 2020 	strb.w	r2, [r3, #32]
  AdfFilterConfig0.SoundActivity.Activation = DISABLE;
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <MX_ADF1_Init+0x98>)
 8001198:	2200      	movs	r2, #0
 800119a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  AdfFilterConfig0.AcquisitionMode = MDF_MODE_ASYNC_CONT;
 800119e:	4b07      	ldr	r3, [pc, #28]	@ (80011bc <MX_ADF1_Init+0x98>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	665a      	str	r2, [r3, #100]	@ 0x64
  AdfFilterConfig0.FifoThreshold = MDF_FIFO_THRESHOLD_NOT_EMPTY;
 80011a4:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <MX_ADF1_Init+0x98>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	669a      	str	r2, [r3, #104]	@ 0x68
  AdfFilterConfig0.DiscardSamples = 0;
 80011aa:	4b04      	ldr	r3, [pc, #16]	@ (80011bc <MX_ADF1_Init+0x98>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* USER CODE BEGIN ADF1_Init 2 */

  /* USER CODE END ADF1_Init 2 */

}
 80011b0:	bf00      	nop
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	200001f0 	.word	0x200001f0
 80011b8:	46024080 	.word	0x46024080
 80011bc:	20000234 	.word	0x20000234

080011c0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80011c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001234 <MX_I2C2_Init+0x74>)
 80011c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001238 <MX_I2C2_Init+0x78>)
 80011c8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30909DEC;
 80011ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001234 <MX_I2C2_Init+0x74>)
 80011cc:	4a1b      	ldr	r2, [pc, #108]	@ (800123c <MX_I2C2_Init+0x7c>)
 80011ce:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80011d0:	4b18      	ldr	r3, [pc, #96]	@ (8001234 <MX_I2C2_Init+0x74>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011d6:	4b17      	ldr	r3, [pc, #92]	@ (8001234 <MX_I2C2_Init+0x74>)
 80011d8:	2201      	movs	r2, #1
 80011da:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011dc:	4b15      	ldr	r3, [pc, #84]	@ (8001234 <MX_I2C2_Init+0x74>)
 80011de:	2200      	movs	r2, #0
 80011e0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80011e2:	4b14      	ldr	r3, [pc, #80]	@ (8001234 <MX_I2C2_Init+0x74>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011e8:	4b12      	ldr	r3, [pc, #72]	@ (8001234 <MX_I2C2_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011ee:	4b11      	ldr	r3, [pc, #68]	@ (8001234 <MX_I2C2_Init+0x74>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001234 <MX_I2C2_Init+0x74>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80011fa:	480e      	ldr	r0, [pc, #56]	@ (8001234 <MX_I2C2_Init+0x74>)
 80011fc:	f001 ffce 	bl	800319c <HAL_I2C_Init>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001206:	f000 fc4b 	bl	8001aa0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800120a:	2100      	movs	r1, #0
 800120c:	4809      	ldr	r0, [pc, #36]	@ (8001234 <MX_I2C2_Init+0x74>)
 800120e:	f002 f860 	bl	80032d2 <HAL_I2CEx_ConfigAnalogFilter>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001218:	f000 fc42 	bl	8001aa0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800121c:	2100      	movs	r1, #0
 800121e:	4805      	ldr	r0, [pc, #20]	@ (8001234 <MX_I2C2_Init+0x74>)
 8001220:	f002 f8a2 	bl	8003368 <HAL_I2CEx_ConfigDigitalFilter>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800122a:	f000 fc39 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	200002b0 	.word	0x200002b0
 8001238:	40005800 	.word	0x40005800
 800123c:	30909dec 	.word	0x30909dec

08001240 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8001244:	2000      	movs	r0, #0
 8001246:	f002 f8db 	bl	8003400 <HAL_ICACHE_ConfigAssociativityMode>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8001250:	f000 fc26 	bl	8001aa0 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001254:	f002 f8f4 	bl	8003440 <HAL_ICACHE_Enable>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800125e:	f000 fc1f 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b088      	sub	sp, #32
 800126c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 800126e:	f107 0308 	add.w	r3, r7, #8
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]
 800127a:	60da      	str	r2, [r3, #12]
 800127c:	611a      	str	r2, [r3, #16]
 800127e:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 8001280:	463b      	mov	r3, r7
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8001288:	4b31      	ldr	r3, [pc, #196]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 800128a:	4a32      	ldr	r2, [pc, #200]	@ (8001354 <MX_OCTOSPI1_Init+0xec>)
 800128c:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 800128e:	4b30      	ldr	r3, [pc, #192]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 8001290:	2201      	movs	r2, #1
 8001292:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001294:	4b2e      	ldr	r3, [pc, #184]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_APMEMORY;
 800129a:	4b2d      	ldr	r3, [pc, #180]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 800129c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80012a0:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 23;
 80012a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012a4:	2217      	movs	r2, #23
 80012a6:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80012a8:	4b29      	ldr	r3, [pc, #164]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80012ae:	4b28      	ldr	r3, [pc, #160]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 80012b4:	4b26      	ldr	r3, [pc, #152]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 80012ba:	4b25      	ldr	r3, [pc, #148]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012bc:	2200      	movs	r2, #0
 80012be:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 2;
 80012c0:	4b23      	ldr	r3, [pc, #140]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012c2:	2202      	movs	r2, #2
 80012c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80012c6:	4b22      	ldr	r3, [pc, #136]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 80012cc:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80012d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 10;
 80012d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012d6:	220a      	movs	r2, #10
 80012d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 80012da:	4b1d      	ldr	r3, [pc, #116]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012dc:	2200      	movs	r2, #0
 80012de:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 80012e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 100;
 80012e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012e8:	2264      	movs	r2, #100	@ 0x64
 80012ea:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80012ec:	4818      	ldr	r0, [pc, #96]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 80012ee:	f002 fa63 	bl	80037b8 <HAL_OSPI_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_OCTOSPI1_Init+0x94>
  {
    Error_Handler();
 80012f8:	f000 fbd2 	bl	8001aa0 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 80012fc:	2301      	movs	r3, #1
 80012fe:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 1;
 8001300:	2301      	movs	r3, #1
 8001302:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 1;
 8001304:	2301      	movs	r3, #1
 8001306:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001308:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800130c:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_1_HIGH;
 800130e:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <MX_OCTOSPI1_Init+0xf0>)
 8001310:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001312:	f107 0308 	add.w	r3, r7, #8
 8001316:	f241 3288 	movw	r2, #5000	@ 0x1388
 800131a:	4619      	mov	r1, r3
 800131c:	480c      	ldr	r0, [pc, #48]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 800131e:	f002 fb8b 	bl	8003a38 <HAL_OSPIM_Config>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_OCTOSPI1_Init+0xc4>
  {
    Error_Handler();
 8001328:	f000 fbba 	bl	8001aa0 <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi1, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 8001334:	463b      	mov	r3, r7
 8001336:	4619      	mov	r1, r3
 8001338:	4805      	ldr	r0, [pc, #20]	@ (8001350 <MX_OCTOSPI1_Init+0xe8>)
 800133a:	f003 f96d 	bl	8004618 <HAL_OSPI_DLYB_SetConfig>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_OCTOSPI1_Init+0xe0>
  {
    Error_Handler();
 8001344:	f000 fbac 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001348:	bf00      	nop
 800134a:	3720      	adds	r7, #32
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000304 	.word	0x20000304
 8001354:	420d1400 	.word	0x420d1400
 8001358:	01000001 	.word	0x01000001

0800135c <MX_OCTOSPI2_Init>:
  * @brief OCTOSPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI2_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b088      	sub	sp, #32
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI2_Init 0 */

  /* USER CODE END OCTOSPI2_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8001362:	f107 0308 	add.w	r3, r7, #8
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
 8001370:	611a      	str	r2, [r3, #16]
 8001372:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 8001374:	463b      	mov	r3, r7
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI2_Init 1 */

  /* USER CODE END OCTOSPI2_Init 1 */
  /* OCTOSPI2 parameter configuration*/
  hospi2.Instance = OCTOSPI2;
 800137c:	4b31      	ldr	r3, [pc, #196]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 800137e:	4a32      	ldr	r2, [pc, #200]	@ (8001448 <MX_OCTOSPI2_Init+0xec>)
 8001380:	601a      	str	r2, [r3, #0]
  hospi2.Init.FifoThreshold = 4;
 8001382:	4b30      	ldr	r3, [pc, #192]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 8001384:	2204      	movs	r2, #4
 8001386:	605a      	str	r2, [r3, #4]
  hospi2.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001388:	4b2e      	ldr	r3, [pc, #184]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 800138a:	2200      	movs	r2, #0
 800138c:	609a      	str	r2, [r3, #8]
  hospi2.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 800138e:	4b2d      	ldr	r3, [pc, #180]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 8001390:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001394:	60da      	str	r2, [r3, #12]
  hospi2.Init.DeviceSize = 26;
 8001396:	4b2b      	ldr	r3, [pc, #172]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 8001398:	221a      	movs	r2, #26
 800139a:	611a      	str	r2, [r3, #16]
  hospi2.Init.ChipSelectHighTime = 2;
 800139c:	4b29      	ldr	r3, [pc, #164]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 800139e:	2202      	movs	r2, #2
 80013a0:	615a      	str	r2, [r3, #20]
  hospi2.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80013a2:	4b28      	ldr	r3, [pc, #160]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
  hospi2.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 80013a8:	4b26      	ldr	r3, [pc, #152]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
  hospi2.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 80013ae:	4b25      	ldr	r3, [pc, #148]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	621a      	str	r2, [r3, #32]
  hospi2.Init.ClockPrescaler = 4;
 80013b4:	4b23      	ldr	r3, [pc, #140]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 80013b6:	2204      	movs	r2, #4
 80013b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi2.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80013ba:	4b22      	ldr	r3, [pc, #136]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 80013bc:	2200      	movs	r2, #0
 80013be:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi2.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 80013c0:	4b20      	ldr	r3, [pc, #128]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 80013c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80013c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi2.Init.ChipSelectBoundary = 0;
 80013c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi2.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 80013ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi2.Init.MaxTran = 0;
 80013d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi2.Init.Refresh = 0;
 80013da:	4b1a      	ldr	r3, [pc, #104]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 80013dc:	2200      	movs	r2, #0
 80013de:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi2) != HAL_OK)
 80013e0:	4818      	ldr	r0, [pc, #96]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 80013e2:	f002 f9e9 	bl	80037b8 <HAL_OSPI_Init>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_OCTOSPI2_Init+0x94>
  {
    Error_Handler();
 80013ec:	f000 fb58 	bl	8001aa0 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 2;
 80013f0:	2302      	movs	r3, #2
 80013f2:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 2;
 80013f4:	2302      	movs	r3, #2
 80013f6:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 2;
 80013f8:	2302      	movs	r3, #2
 80013fa:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_2_LOW;
 80013fc:	4b13      	ldr	r3, [pc, #76]	@ (800144c <MX_OCTOSPI2_Init+0xf0>)
 80013fe:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_2_HIGH;
 8001400:	4b13      	ldr	r3, [pc, #76]	@ (8001450 <MX_OCTOSPI2_Init+0xf4>)
 8001402:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi2, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001404:	f107 0308 	add.w	r3, r7, #8
 8001408:	f241 3288 	movw	r2, #5000	@ 0x1388
 800140c:	4619      	mov	r1, r3
 800140e:	480d      	ldr	r0, [pc, #52]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 8001410:	f002 fb12 	bl	8003a38 <HAL_OSPIM_Config>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_OCTOSPI2_Init+0xc2>
  {
    Error_Handler();
 800141a:	f000 fb41 	bl	8001aa0 <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 800141e:	2300      	movs	r3, #0
 8001420:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi2, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 8001426:	463b      	mov	r3, r7
 8001428:	4619      	mov	r1, r3
 800142a:	4806      	ldr	r0, [pc, #24]	@ (8001444 <MX_OCTOSPI2_Init+0xe8>)
 800142c:	f003 f8f4 	bl	8004618 <HAL_OSPI_DLYB_SetConfig>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_OCTOSPI2_Init+0xde>
  {
    Error_Handler();
 8001436:	f000 fb33 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI2_Init 2 */

  /* USER CODE END OCTOSPI2_Init 2 */

}
 800143a:	bf00      	nop
 800143c:	3720      	adds	r7, #32
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000360 	.word	0x20000360
 8001448:	420d2400 	.word	0x420d2400
 800144c:	00010002 	.word	0x00010002
 8001450:	01000002 	.word	0x01000002

08001454 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800145a:	1d3b      	adds	r3, r7, #4
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001464:	4b30      	ldr	r3, [pc, #192]	@ (8001528 <MX_SPI2_Init+0xd4>)
 8001466:	4a31      	ldr	r2, [pc, #196]	@ (800152c <MX_SPI2_Init+0xd8>)
 8001468:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800146a:	4b2f      	ldr	r3, [pc, #188]	@ (8001528 <MX_SPI2_Init+0xd4>)
 800146c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001470:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001472:	4b2d      	ldr	r3, [pc, #180]	@ (8001528 <MX_SPI2_Init+0xd4>)
 8001474:	2200      	movs	r2, #0
 8001476:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001478:	4b2b      	ldr	r3, [pc, #172]	@ (8001528 <MX_SPI2_Init+0xd4>)
 800147a:	2203      	movs	r2, #3
 800147c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800147e:	4b2a      	ldr	r3, [pc, #168]	@ (8001528 <MX_SPI2_Init+0xd4>)
 8001480:	2200      	movs	r2, #0
 8001482:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001484:	4b28      	ldr	r3, [pc, #160]	@ (8001528 <MX_SPI2_Init+0xd4>)
 8001486:	2200      	movs	r2, #0
 8001488:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800148a:	4b27      	ldr	r3, [pc, #156]	@ (8001528 <MX_SPI2_Init+0xd4>)
 800148c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001490:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001492:	4b25      	ldr	r3, [pc, #148]	@ (8001528 <MX_SPI2_Init+0xd4>)
 8001494:	2200      	movs	r2, #0
 8001496:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001498:	4b23      	ldr	r3, [pc, #140]	@ (8001528 <MX_SPI2_Init+0xd4>)
 800149a:	2200      	movs	r2, #0
 800149c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800149e:	4b22      	ldr	r3, [pc, #136]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014a4:	4b20      	ldr	r3, [pc, #128]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 80014aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014ac:	2207      	movs	r2, #7
 80014ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80014b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80014be:	4b1a      	ldr	r3, [pc, #104]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80014c4:	4b18      	ldr	r3, [pc, #96]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80014ca:	4b17      	ldr	r3, [pc, #92]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80014d0:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80014d6:	4b14      	ldr	r3, [pc, #80]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014d8:	2200      	movs	r2, #0
 80014da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80014dc:	4b12      	ldr	r3, [pc, #72]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014de:	2200      	movs	r2, #0
 80014e0:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80014e2:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014ee:	480e      	ldr	r0, [pc, #56]	@ (8001528 <MX_SPI2_Init+0xd4>)
 80014f0:	f007 faae 	bl	8008a50 <HAL_SPI_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_SPI2_Init+0xaa>
  {
    Error_Handler();
 80014fa:	f000 fad1 	bl	8001aa0 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 80014fe:	2300      	movs	r3, #0
 8001500:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001502:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001506:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001508:	2300      	movs	r3, #0
 800150a:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	4619      	mov	r1, r3
 8001510:	4805      	ldr	r0, [pc, #20]	@ (8001528 <MX_SPI2_Init+0xd4>)
 8001512:	f007 fbce 	bl	8008cb2 <HAL_SPIEx_SetConfigAutonomousMode>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_SPI2_Init+0xcc>
  {
    Error_Handler();
 800151c:	f000 fac0 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001520:	bf00      	nop
 8001522:	3710      	adds	r7, #16
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	200003bc 	.word	0x200003bc
 800152c:	40003800 	.word	0x40003800

08001530 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b088      	sub	sp, #32
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001536:	f107 030c 	add.w	r3, r7, #12
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	609a      	str	r2, [r3, #8]
 8001542:	60da      	str	r2, [r3, #12]
 8001544:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001546:	463b      	mov	r3, r7
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001550:	4b22      	ldr	r3, [pc, #136]	@ (80015dc <MX_TIM1_Init+0xac>)
 8001552:	4a23      	ldr	r2, [pc, #140]	@ (80015e0 <MX_TIM1_Init+0xb0>)
 8001554:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001556:	4b21      	ldr	r3, [pc, #132]	@ (80015dc <MX_TIM1_Init+0xac>)
 8001558:	2200      	movs	r2, #0
 800155a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800155c:	4b1f      	ldr	r3, [pc, #124]	@ (80015dc <MX_TIM1_Init+0xac>)
 800155e:	2200      	movs	r2, #0
 8001560:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001562:	4b1e      	ldr	r3, [pc, #120]	@ (80015dc <MX_TIM1_Init+0xac>)
 8001564:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001568:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800156a:	4b1c      	ldr	r3, [pc, #112]	@ (80015dc <MX_TIM1_Init+0xac>)
 800156c:	2200      	movs	r2, #0
 800156e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001570:	4b1a      	ldr	r3, [pc, #104]	@ (80015dc <MX_TIM1_Init+0xac>)
 8001572:	2200      	movs	r2, #0
 8001574:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001576:	4b19      	ldr	r3, [pc, #100]	@ (80015dc <MX_TIM1_Init+0xac>)
 8001578:	2200      	movs	r2, #0
 800157a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800157c:	4817      	ldr	r0, [pc, #92]	@ (80015dc <MX_TIM1_Init+0xac>)
 800157e:	f007 fbd9 	bl	8008d34 <HAL_TIM_Base_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001588:	f000 fa8a 	bl	8001aa0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800158c:	2307      	movs	r3, #7
 800158e:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001590:	2350      	movs	r3, #80	@ 0x50
 8001592:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_FALLING;
 8001594:	2302      	movs	r3, #2
 8001596:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 15;
 8001598:	230f      	movs	r3, #15
 800159a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800159c:	f107 030c 	add.w	r3, r7, #12
 80015a0:	4619      	mov	r1, r3
 80015a2:	480e      	ldr	r0, [pc, #56]	@ (80015dc <MX_TIM1_Init+0xac>)
 80015a4:	f007 fcb6 	bl	8008f14 <HAL_TIM_SlaveConfigSynchro>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80015ae:	f000 fa77 	bl	8001aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b2:	2300      	movs	r3, #0
 80015b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015b6:	2300      	movs	r3, #0
 80015b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ba:	2300      	movs	r3, #0
 80015bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015be:	463b      	mov	r3, r7
 80015c0:	4619      	mov	r1, r3
 80015c2:	4806      	ldr	r0, [pc, #24]	@ (80015dc <MX_TIM1_Init+0xac>)
 80015c4:	f007 ff94 	bl	80094f0 <HAL_TIMEx_MasterConfigSynchronization>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80015ce:	f000 fa67 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015d2:	bf00      	nop
 80015d4:	3720      	adds	r7, #32
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	2000044c 	.word	0x2000044c
 80015e0:	40012c00 	.word	0x40012c00

080015e4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80015e8:	4b22      	ldr	r3, [pc, #136]	@ (8001674 <MX_UART4_Init+0x90>)
 80015ea:	4a23      	ldr	r2, [pc, #140]	@ (8001678 <MX_UART4_Init+0x94>)
 80015ec:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80015ee:	4b21      	ldr	r3, [pc, #132]	@ (8001674 <MX_UART4_Init+0x90>)
 80015f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015f4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80015f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001674 <MX_UART4_Init+0x90>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80015fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001674 <MX_UART4_Init+0x90>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001602:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <MX_UART4_Init+0x90>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001608:	4b1a      	ldr	r3, [pc, #104]	@ (8001674 <MX_UART4_Init+0x90>)
 800160a:	220c      	movs	r2, #12
 800160c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800160e:	4b19      	ldr	r3, [pc, #100]	@ (8001674 <MX_UART4_Init+0x90>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001614:	4b17      	ldr	r3, [pc, #92]	@ (8001674 <MX_UART4_Init+0x90>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800161a:	4b16      	ldr	r3, [pc, #88]	@ (8001674 <MX_UART4_Init+0x90>)
 800161c:	2200      	movs	r2, #0
 800161e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001620:	4b14      	ldr	r3, [pc, #80]	@ (8001674 <MX_UART4_Init+0x90>)
 8001622:	2200      	movs	r2, #0
 8001624:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001626:	4b13      	ldr	r3, [pc, #76]	@ (8001674 <MX_UART4_Init+0x90>)
 8001628:	2200      	movs	r2, #0
 800162a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800162c:	4811      	ldr	r0, [pc, #68]	@ (8001674 <MX_UART4_Init+0x90>)
 800162e:	f008 f821 	bl	8009674 <HAL_UART_Init>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001638:	f000 fa32 	bl	8001aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800163c:	2100      	movs	r1, #0
 800163e:	480d      	ldr	r0, [pc, #52]	@ (8001674 <MX_UART4_Init+0x90>)
 8001640:	f008 fd00 	bl	800a044 <HAL_UARTEx_SetTxFifoThreshold>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800164a:	f000 fa29 	bl	8001aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800164e:	2100      	movs	r1, #0
 8001650:	4808      	ldr	r0, [pc, #32]	@ (8001674 <MX_UART4_Init+0x90>)
 8001652:	f008 fd35 	bl	800a0c0 <HAL_UARTEx_SetRxFifoThreshold>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800165c:	f000 fa20 	bl	8001aa0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001660:	4804      	ldr	r0, [pc, #16]	@ (8001674 <MX_UART4_Init+0x90>)
 8001662:	f008 fcb6 	bl	8009fd2 <HAL_UARTEx_DisableFifoMode>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800166c:	f000 fa18 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000498 	.word	0x20000498
 8001678:	40004c00 	.word	0x40004c00

0800167c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001680:	4b22      	ldr	r3, [pc, #136]	@ (800170c <MX_USART1_UART_Init+0x90>)
 8001682:	4a23      	ldr	r2, [pc, #140]	@ (8001710 <MX_USART1_UART_Init+0x94>)
 8001684:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001686:	4b21      	ldr	r3, [pc, #132]	@ (800170c <MX_USART1_UART_Init+0x90>)
 8001688:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800168c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800168e:	4b1f      	ldr	r3, [pc, #124]	@ (800170c <MX_USART1_UART_Init+0x90>)
 8001690:	2200      	movs	r2, #0
 8001692:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001694:	4b1d      	ldr	r3, [pc, #116]	@ (800170c <MX_USART1_UART_Init+0x90>)
 8001696:	2200      	movs	r2, #0
 8001698:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800169a:	4b1c      	ldr	r3, [pc, #112]	@ (800170c <MX_USART1_UART_Init+0x90>)
 800169c:	2200      	movs	r2, #0
 800169e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016a0:	4b1a      	ldr	r3, [pc, #104]	@ (800170c <MX_USART1_UART_Init+0x90>)
 80016a2:	220c      	movs	r2, #12
 80016a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016a6:	4b19      	ldr	r3, [pc, #100]	@ (800170c <MX_USART1_UART_Init+0x90>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016ac:	4b17      	ldr	r3, [pc, #92]	@ (800170c <MX_USART1_UART_Init+0x90>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016b2:	4b16      	ldr	r3, [pc, #88]	@ (800170c <MX_USART1_UART_Init+0x90>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016b8:	4b14      	ldr	r3, [pc, #80]	@ (800170c <MX_USART1_UART_Init+0x90>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016be:	4b13      	ldr	r3, [pc, #76]	@ (800170c <MX_USART1_UART_Init+0x90>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016c4:	4811      	ldr	r0, [pc, #68]	@ (800170c <MX_USART1_UART_Init+0x90>)
 80016c6:	f007 ffd5 	bl	8009674 <HAL_UART_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80016d0:	f000 f9e6 	bl	8001aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016d4:	2100      	movs	r1, #0
 80016d6:	480d      	ldr	r0, [pc, #52]	@ (800170c <MX_USART1_UART_Init+0x90>)
 80016d8:	f008 fcb4 	bl	800a044 <HAL_UARTEx_SetTxFifoThreshold>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80016e2:	f000 f9dd 	bl	8001aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016e6:	2100      	movs	r1, #0
 80016e8:	4808      	ldr	r0, [pc, #32]	@ (800170c <MX_USART1_UART_Init+0x90>)
 80016ea:	f008 fce9 	bl	800a0c0 <HAL_UARTEx_SetRxFifoThreshold>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80016f4:	f000 f9d4 	bl	8001aa0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80016f8:	4804      	ldr	r0, [pc, #16]	@ (800170c <MX_USART1_UART_Init+0x90>)
 80016fa:	f008 fc6a 	bl	8009fd2 <HAL_UARTEx_DisableFifoMode>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001704:	f000 f9cc 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	2000052c 	.word	0x2000052c
 8001710:	40013800 	.word	0x40013800

08001714 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001718:	4b15      	ldr	r3, [pc, #84]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800171a:	4a16      	ldr	r2, [pc, #88]	@ (8001774 <MX_USB_OTG_FS_PCD_Init+0x60>)
 800171c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800171e:	4b14      	ldr	r3, [pc, #80]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001720:	2206      	movs	r2, #6
 8001722:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001724:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001726:	2202      	movs	r2, #2
 8001728:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800172a:	4b11      	ldr	r3, [pc, #68]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800172c:	2202      	movs	r2, #2
 800172e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001730:	4b0f      	ldr	r3, [pc, #60]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001732:	2200      	movs	r2, #0
 8001734:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001736:	4b0e      	ldr	r3, [pc, #56]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001738:	2200      	movs	r2, #0
 800173a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800173c:	4b0c      	ldr	r3, [pc, #48]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800173e:	2200      	movs	r2, #0
 8001740:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001742:	4b0b      	ldr	r3, [pc, #44]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001744:	2200      	movs	r2, #0
 8001746:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001748:	4b09      	ldr	r3, [pc, #36]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800174a:	2200      	movs	r2, #0
 800174c:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800174e:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001750:	2200      	movs	r2, #0
 8001752:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001754:	4b06      	ldr	r3, [pc, #24]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001756:	2200      	movs	r2, #0
 8001758:	719a      	strb	r2, [r3, #6]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800175a:	4805      	ldr	r0, [pc, #20]	@ (8001770 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800175c:	f002 ffa4 	bl	80046a8 <HAL_PCD_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8001766:	f000 f99b 	bl	8001aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200005c0 	.word	0x200005c0
 8001774:	42040000 	.word	0x42040000

08001778 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b08e      	sub	sp, #56	@ 0x38
 800177c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]
 8001788:	609a      	str	r2, [r3, #8]
 800178a:	60da      	str	r2, [r3, #12]
 800178c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800178e:	4bbb      	ldr	r3, [pc, #748]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001790:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001794:	4ab9      	ldr	r2, [pc, #740]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800179a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800179e:	4bb7      	ldr	r3, [pc, #732]	@ (8001a7c <MX_GPIO_Init+0x304>)
 80017a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017a8:	623b      	str	r3, [r7, #32]
 80017aa:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ac:	4bb3      	ldr	r3, [pc, #716]	@ (8001a7c <MX_GPIO_Init+0x304>)
 80017ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017b2:	4ab2      	ldr	r2, [pc, #712]	@ (8001a7c <MX_GPIO_Init+0x304>)
 80017b4:	f043 0304 	orr.w	r3, r3, #4
 80017b8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80017bc:	4baf      	ldr	r3, [pc, #700]	@ (8001a7c <MX_GPIO_Init+0x304>)
 80017be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017c2:	f003 0304 	and.w	r3, r3, #4
 80017c6:	61fb      	str	r3, [r7, #28]
 80017c8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ca:	4bac      	ldr	r3, [pc, #688]	@ (8001a7c <MX_GPIO_Init+0x304>)
 80017cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017d0:	4aaa      	ldr	r2, [pc, #680]	@ (8001a7c <MX_GPIO_Init+0x304>)
 80017d2:	f043 0301 	orr.w	r3, r3, #1
 80017d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80017da:	4ba8      	ldr	r3, [pc, #672]	@ (8001a7c <MX_GPIO_Init+0x304>)
 80017dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	61bb      	str	r3, [r7, #24]
 80017e6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80017e8:	4ba4      	ldr	r3, [pc, #656]	@ (8001a7c <MX_GPIO_Init+0x304>)
 80017ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017ee:	4aa3      	ldr	r2, [pc, #652]	@ (8001a7c <MX_GPIO_Init+0x304>)
 80017f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80017f8:	4ba0      	ldr	r3, [pc, #640]	@ (8001a7c <MX_GPIO_Init+0x304>)
 80017fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001806:	4b9d      	ldr	r3, [pc, #628]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001808:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800180c:	4a9b      	ldr	r2, [pc, #620]	@ (8001a7c <MX_GPIO_Init+0x304>)
 800180e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001812:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001816:	4b99      	ldr	r3, [pc, #612]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001818:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800181c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001820:	613b      	str	r3, [r7, #16]
 8001822:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001824:	4b95      	ldr	r3, [pc, #596]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001826:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800182a:	4a94      	ldr	r2, [pc, #592]	@ (8001a7c <MX_GPIO_Init+0x304>)
 800182c:	f043 0302 	orr.w	r3, r3, #2
 8001830:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001834:	4b91      	ldr	r3, [pc, #580]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001836:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001842:	4b8e      	ldr	r3, [pc, #568]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001844:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001848:	4a8c      	ldr	r2, [pc, #560]	@ (8001a7c <MX_GPIO_Init+0x304>)
 800184a:	f043 0308 	orr.w	r3, r3, #8
 800184e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001852:	4b8a      	ldr	r3, [pc, #552]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001854:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001858:	f003 0308 	and.w	r3, r3, #8
 800185c:	60bb      	str	r3, [r7, #8]
 800185e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001860:	4b86      	ldr	r3, [pc, #536]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001862:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001866:	4a85      	ldr	r2, [pc, #532]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001868:	f043 0310 	orr.w	r3, r3, #16
 800186c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001870:	4b82      	ldr	r3, [pc, #520]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001872:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001876:	f003 0310 	and.w	r3, r3, #16
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800187e:	4b7f      	ldr	r3, [pc, #508]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001880:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001884:	4a7d      	ldr	r2, [pc, #500]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001886:	f043 0320 	orr.w	r3, r3, #32
 800188a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800188e:	4b7b      	ldr	r3, [pc, #492]	@ (8001a7c <MX_GPIO_Init+0x304>)
 8001890:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001894:	f003 0320 	and.w	r3, r3, #32
 8001898:	603b      	str	r3, [r7, #0]
 800189a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 800189c:	2200      	movs	r2, #0
 800189e:	2120      	movs	r1, #32
 80018a0:	4877      	ldr	r0, [pc, #476]	@ (8001a80 <MX_GPIO_Init+0x308>)
 80018a2:	f001 fc63 	bl	800316c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 80018a6:	2200      	movs	r2, #0
 80018a8:	21c2      	movs	r1, #194	@ 0xc2
 80018aa:	4876      	ldr	r0, [pc, #472]	@ (8001a84 <MX_GPIO_Init+0x30c>)
 80018ac:	f001 fc5e 	bl	800316c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 80018b0:	2200      	movs	r2, #0
 80018b2:	2140      	movs	r1, #64	@ 0x40
 80018b4:	4874      	ldr	r0, [pc, #464]	@ (8001a88 <MX_GPIO_Init+0x310>)
 80018b6:	f001 fc59 	bl	800316c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 80018ba:	2200      	movs	r2, #0
 80018bc:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 80018c0:	4872      	ldr	r0, [pc, #456]	@ (8001a8c <MX_GPIO_Init+0x314>)
 80018c2:	f001 fc53 	bl	800316c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 80018c6:	f248 0324 	movw	r3, #32804	@ 0x8024
 80018ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018cc:	2300      	movs	r3, #0
 80018ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018d8:	4619      	mov	r1, r3
 80018da:	486b      	ldr	r0, [pc, #428]	@ (8001a88 <MX_GPIO_Init+0x310>)
 80018dc:	f001 fa66 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC1_Pin;
 80018e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80018e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018e6:	2303      	movs	r3, #3
 80018e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_UCPD_CC1_GPIO_Port, &GPIO_InitStruct);
 80018ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018f2:	4619      	mov	r1, r3
 80018f4:	4866      	ldr	r0, [pc, #408]	@ (8001a90 <MX_GPIO_Init+0x318>)
 80018f6:	f001 fa59 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 80018fa:	2308      	movs	r3, #8
 80018fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018fe:	2300      	movs	r3, #0
 8001900:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 8001906:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800190a:	4619      	mov	r1, r3
 800190c:	485d      	ldr	r0, [pc, #372]	@ (8001a84 <MX_GPIO_Init+0x30c>)
 800190e:	f001 fa4d 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 8001912:	2320      	movs	r3, #32
 8001914:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001916:	2301      	movs	r3, #1
 8001918:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191e:	2300      	movs	r3, #0
 8001920:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 8001922:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001926:	4619      	mov	r1, r3
 8001928:	4855      	ldr	r0, [pc, #340]	@ (8001a80 <MX_GPIO_Init+0x308>)
 800192a:	f001 fa3f 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB9 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 800192e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001932:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001934:	2312      	movs	r3, #18
 8001936:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193c:	2300      	movs	r3, #0
 800193e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001940:	2304      	movs	r3, #4
 8001942:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001944:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001948:	4619      	mov	r1, r3
 800194a:	484d      	ldr	r0, [pc, #308]	@ (8001a80 <MX_GPIO_Init+0x308>)
 800194c:	f001 fa2e 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8001950:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001954:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001956:	2300      	movs	r3, #0
 8001958:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 800195e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001962:	4619      	mov	r1, r3
 8001964:	484b      	ldr	r0, [pc, #300]	@ (8001a94 <MX_GPIO_Init+0x31c>)
 8001966:	f001 fa21 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 800196a:	23c2      	movs	r3, #194	@ 0xc2
 800196c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196e:	2301      	movs	r3, #1
 8001970:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001976:	2300      	movs	r3, #0
 8001978:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800197a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800197e:	4619      	mov	r1, r3
 8001980:	4840      	ldr	r0, [pc, #256]	@ (8001a84 <MX_GPIO_Init+0x30c>)
 8001982:	f001 fa13 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 8001986:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800198a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198c:	2302      	movs	r3, #2
 800198e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001994:	2300      	movs	r3, #0
 8001996:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8001998:	2306      	movs	r3, #6
 800199a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 800199c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019a0:	4619      	mov	r1, r3
 80019a2:	483a      	ldr	r0, [pc, #232]	@ (8001a8c <MX_GPIO_Init+0x314>)
 80019a4:	f001 fa02 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 80019a8:	2340      	movs	r3, #64	@ 0x40
 80019aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ac:	2301      	movs	r3, #1
 80019ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b4:	2300      	movs	r3, #0
 80019b6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 80019b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019bc:	4619      	mov	r1, r3
 80019be:	4832      	ldr	r0, [pc, #200]	@ (8001a88 <MX_GPIO_Init+0x310>)
 80019c0:	f001 f9f4 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin;
 80019c4:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 80019c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ca:	2300      	movs	r3, #0
 80019cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019d6:	4619      	mov	r1, r3
 80019d8:	482f      	ldr	r0, [pc, #188]	@ (8001a98 <MX_GPIO_Init+0x320>)
 80019da:	f001 f9e7 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80019de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e4:	2302      	movs	r3, #2
 80019e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ec:	2300      	movs	r3, #0
 80019ee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80019f0:	2302      	movs	r3, #2
 80019f2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019f8:	4619      	mov	r1, r3
 80019fa:	4827      	ldr	r0, [pc, #156]	@ (8001a98 <MX_GPIO_Init+0x320>)
 80019fc:	f001 f9d6 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_UCPD_FLT_Pin Mems_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 8001a00:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8001a04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a06:	2300      	movs	r3, #0
 8001a08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a12:	4619      	mov	r1, r3
 8001a14:	4821      	ldr	r0, [pc, #132]	@ (8001a9c <MX_GPIO_Init+0x324>)
 8001a16:	f001 f9c9 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 8001a1a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a20:	2300      	movs	r3, #0
 8001a22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001a28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4817      	ldr	r0, [pc, #92]	@ (8001a8c <MX_GPIO_Init+0x314>)
 8001a30:	f001 f9bc 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin;
 8001a34:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 8001a38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a42:	2300      	movs	r3, #0
 8001a44:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	480f      	ldr	r0, [pc, #60]	@ (8001a8c <MX_GPIO_Init+0x314>)
 8001a4e:	f001 f9ad 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 8001a52:	2302      	movs	r3, #2
 8001a54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a56:	2302      	movs	r3, #2
 8001a58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8001a62:	2306      	movs	r3, #6
 8001a64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 8001a66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4804      	ldr	r0, [pc, #16]	@ (8001a80 <MX_GPIO_Init+0x308>)
 8001a6e:	f001 f99d 	bl	8002dac <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a72:	bf00      	nop
 8001a74:	3738      	adds	r7, #56	@ 0x38
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	46020c00 	.word	0x46020c00
 8001a80:	42020400 	.word	0x42020400
 8001a84:	42021c00 	.word	0x42021c00
 8001a88:	42021800 	.word	0x42021800
 8001a8c:	42021400 	.word	0x42021400
 8001a90:	42020000 	.word	0x42020000
 8001a94:	42020800 	.word	0x42020800
 8001a98:	42020c00 	.word	0x42020c00
 8001a9c:	42021000 	.word	0x42021000

08001aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa4:	b672      	cpsid	i
}
 8001aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <Error_Handler+0x8>

08001aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae0 <HAL_MspInit+0x34>)
 8001ab4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ab8:	4a09      	ldr	r2, [pc, #36]	@ (8001ae0 <HAL_MspInit+0x34>)
 8001aba:	f043 0304 	orr.w	r3, r3, #4
 8001abe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001ac2:	4b07      	ldr	r3, [pc, #28]	@ (8001ae0 <HAL_MspInit+0x34>)
 8001ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ac8:	f003 0304 	and.w	r3, r3, #4
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 8001ad0:	f003 f802 	bl	8004ad8 <HAL_PWREx_EnableVddUSB>
  HAL_PWREx_EnableVddIO2();
 8001ad4:	f003 f810 	bl	8004af8 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad8:	bf00      	nop
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	46020c00 	.word	0x46020c00

08001ae4 <HAL_MDF_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hmdf: MDF handle pointer
  * @retval None
  */
void HAL_MDF_MspInit(MDF_HandleTypeDef* hmdf)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b0bc      	sub	sp, #240	@ 0xf0
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001afc:	f107 0310 	add.w	r3, r7, #16
 8001b00:	22c8      	movs	r2, #200	@ 0xc8
 8001b02:	2100      	movs	r1, #0
 8001b04:	4618      	mov	r0, r3
 8001b06:	f009 fbac 	bl	800b262 <memset>
  if(IS_ADF_INSTANCE(hmdf->Instance))
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a27      	ldr	r2, [pc, #156]	@ (8001bac <HAL_MDF_MspInit+0xc8>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d146      	bne.n	8001ba2 <HAL_MDF_MspInit+0xbe>

    /* USER CODE END ADF1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADF1;
 8001b14:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b18:	f04f 0300 	mov.w	r3, #0
 8001b1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Adf1ClockSelection = RCC_ADF1CLKSOURCE_HCLK;
 8001b20:	2300      	movs	r3, #0
 8001b22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b26:	f107 0310 	add.w	r3, r7, #16
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f004 fab0 	bl	8006090 <HAL_RCCEx_PeriphCLKConfig>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <HAL_MDF_MspInit+0x56>
    {
      Error_Handler();
 8001b36:	f7ff ffb3 	bl	8001aa0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADF1_CLK_ENABLE();
 8001b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001bb0 <HAL_MDF_MspInit+0xcc>)
 8001b3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b40:	4a1b      	ldr	r2, [pc, #108]	@ (8001bb0 <HAL_MDF_MspInit+0xcc>)
 8001b42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b46:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001b4a:	4b19      	ldr	r3, [pc, #100]	@ (8001bb0 <HAL_MDF_MspInit+0xcc>)
 8001b4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b58:	4b15      	ldr	r3, [pc, #84]	@ (8001bb0 <HAL_MDF_MspInit+0xcc>)
 8001b5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b5e:	4a14      	ldr	r2, [pc, #80]	@ (8001bb0 <HAL_MDF_MspInit+0xcc>)
 8001b60:	f043 0310 	orr.w	r3, r3, #16
 8001b64:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b68:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <HAL_MDF_MspInit+0xcc>)
 8001b6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b6e:	f003 0310 	and.w	r3, r3, #16
 8001b72:	60bb      	str	r3, [r7, #8]
 8001b74:	68bb      	ldr	r3, [r7, #8]
    /**ADF1 GPIO Configuration
    PE10     ------> ADF1_SDI0
    PE9     ------> ADF1_CCK0
    */
    GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 8001b76:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 8001b90:	2303      	movs	r3, #3
 8001b92:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b96:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4805      	ldr	r0, [pc, #20]	@ (8001bb4 <HAL_MDF_MspInit+0xd0>)
 8001b9e:	f001 f905 	bl	8002dac <HAL_GPIO_Init>

    /* USER CODE END ADF1_MspInit 1 */

  }

}
 8001ba2:	bf00      	nop
 8001ba4:	37f0      	adds	r7, #240	@ 0xf0
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	46024080 	.word	0x46024080
 8001bb0:	46020c00 	.word	0x46020c00
 8001bb4:	42021000 	.word	0x42021000

08001bb8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b0bc      	sub	sp, #240	@ 0xf0
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bd0:	f107 0310 	add.w	r3, r7, #16
 8001bd4:	22c8      	movs	r2, #200	@ 0xc8
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f009 fb42 	bl	800b262 <memset>
  if(hi2c->Instance==I2C2)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a26      	ldr	r2, [pc, #152]	@ (8001c7c <HAL_I2C_MspInit+0xc4>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d144      	bne.n	8001c72 <HAL_I2C_MspInit+0xba>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001be8:	f04f 0280 	mov.w	r2, #128	@ 0x80
 8001bec:	f04f 0300 	mov.w	r3, #0
 8001bf0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bf8:	f107 0310 	add.w	r3, r7, #16
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f004 fa47 	bl	8006090 <HAL_RCCEx_PeriphCLKConfig>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001c08:	f7ff ff4a 	bl	8001aa0 <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001c80 <HAL_I2C_MspInit+0xc8>)
 8001c0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c12:	4a1b      	ldr	r2, [pc, #108]	@ (8001c80 <HAL_I2C_MspInit+0xc8>)
 8001c14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c18:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c1c:	4b18      	ldr	r3, [pc, #96]	@ (8001c80 <HAL_I2C_MspInit+0xc8>)
 8001c1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001c2a:	2330      	movs	r3, #48	@ 0x30
 8001c2c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c30:	2312      	movs	r3, #18
 8001c32:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c36:	2300      	movs	r3, #0
 8001c38:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c42:	2304      	movs	r3, #4
 8001c44:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c48:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	480d      	ldr	r0, [pc, #52]	@ (8001c84 <HAL_I2C_MspInit+0xcc>)
 8001c50:	f001 f8ac 	bl	8002dac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c54:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <HAL_I2C_MspInit+0xc8>)
 8001c56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c5a:	4a09      	ldr	r2, [pc, #36]	@ (8001c80 <HAL_I2C_MspInit+0xc8>)
 8001c5c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c60:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001c64:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <HAL_I2C_MspInit+0xc8>)
 8001c66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c6e:	60bb      	str	r3, [r7, #8]
 8001c70:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001c72:	bf00      	nop
 8001c74:	37f0      	adds	r7, #240	@ 0xf0
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40005800 	.word	0x40005800
 8001c80:	46020c00 	.word	0x46020c00
 8001c84:	42021c00 	.word	0x42021c00

08001c88 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b0c8      	sub	sp, #288	@ 0x120
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c92:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c96:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c98:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ca8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001cac:	22c8      	movs	r2, #200	@ 0xc8
 8001cae:	2100      	movs	r1, #0
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f009 fad6 	bl	800b262 <memset>
  if(hospi->Instance==OCTOSPI1)
 8001cb6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cba:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4aa6      	ldr	r2, [pc, #664]	@ (8001f5c <HAL_OSPI_MspInit+0x2d4>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	f040 815d 	bne.w	8001f84 <HAL_OSPI_MspInit+0x2fc>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001cca:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001cce:	f04f 0300 	mov.w	r3, #0
 8001cd2:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cdc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f004 f9d5 	bl	8006090 <HAL_RCCEx_PeriphCLKConfig>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <HAL_OSPI_MspInit+0x68>
    {
      Error_Handler();
 8001cec:	f7ff fed8 	bl	8001aa0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_OSPIM_CLK_ENABLED++;
 8001cf0:	4b9b      	ldr	r3, [pc, #620]	@ (8001f60 <HAL_OSPI_MspInit+0x2d8>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	4a9a      	ldr	r2, [pc, #616]	@ (8001f60 <HAL_OSPI_MspInit+0x2d8>)
 8001cf8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 8001cfa:	4b99      	ldr	r3, [pc, #612]	@ (8001f60 <HAL_OSPI_MspInit+0x2d8>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d10e      	bne.n	8001d20 <HAL_OSPI_MspInit+0x98>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 8001d02:	4b98      	ldr	r3, [pc, #608]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d08:	4a96      	ldr	r2, [pc, #600]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d0e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d12:	4b94      	ldr	r3, [pc, #592]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001d20:	4b90      	ldr	r3, [pc, #576]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d26:	4a8f      	ldr	r2, [pc, #572]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d28:	f043 0310 	orr.w	r3, r3, #16
 8001d2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d30:	4b8c      	ldr	r3, [pc, #560]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d36:	f003 0310 	and.w	r3, r3, #16
 8001d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001d3e:	4b89      	ldr	r3, [pc, #548]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d44:	4a87      	ldr	r2, [pc, #540]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d4a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d4e:	4b85      	ldr	r3, [pc, #532]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d58:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d5c:	4b81      	ldr	r3, [pc, #516]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d62:	4a80      	ldr	r2, [pc, #512]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d64:	f043 0310 	orr.w	r3, r3, #16
 8001d68:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d6c:	4b7d      	ldr	r3, [pc, #500]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d72:	f003 0310 	and.w	r3, r3, #16
 8001d76:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d7a:	4b7a      	ldr	r3, [pc, #488]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d80:	4a78      	ldr	r2, [pc, #480]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d82:	f043 0308 	orr.w	r3, r3, #8
 8001d86:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d8a:	4b76      	ldr	r3, [pc, #472]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d90:	f003 0308 	and.w	r3, r3, #8
 8001d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d98:	4b72      	ldr	r3, [pc, #456]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001d9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d9e:	4a71      	ldr	r2, [pc, #452]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001da0:	f043 0320 	orr.w	r3, r3, #32
 8001da4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001da8:	4b6e      	ldr	r3, [pc, #440]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001daa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dae:	f003 0320 	and.w	r3, r3, #32
 8001db2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001db6:	4b6b      	ldr	r3, [pc, #428]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001db8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dbc:	4a69      	ldr	r2, [pc, #420]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001dbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001dc2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001dc6:	4b67      	ldr	r3, [pc, #412]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dd4:	4b63      	ldr	r3, [pc, #396]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dda:	4a62      	ldr	r2, [pc, #392]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001ddc:	f043 0304 	orr.w	r3, r3, #4
 8001de0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001de4:	4b5f      	ldr	r3, [pc, #380]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001de6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dea:	f003 0204 	and.w	r2, r3, #4
 8001dee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001df2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001dfc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001e00:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e02:	4b58      	ldr	r3, [pc, #352]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e08:	4a56      	ldr	r2, [pc, #344]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001e0a:	f043 0302 	orr.w	r3, r3, #2
 8001e0e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e12:	4b54      	ldr	r3, [pc, #336]	@ (8001f64 <HAL_OSPI_MspInit+0x2dc>)
 8001e14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e18:	f003 0202 	and.w	r2, r3, #2
 8001e1c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001e2e:	681b      	ldr	r3, [r3, #0]
    PF6     ------> OCTOSPIM_P1_IO3
    PC3     ------> OCTOSPIM_P1_IO6
    PB10     ------> OCTOSPIM_P1_CLK
    PB11     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 8001e30:	2301      	movs	r3, #1
 8001e32:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e36:	2302      	movs	r3, #2
 8001e38:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e42:	2303      	movs	r3, #3
 8001e44:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 8001e4e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e52:	4619      	mov	r1, r3
 8001e54:	4844      	ldr	r0, [pc, #272]	@ (8001f68 <HAL_OSPI_MspInit+0x2e0>)
 8001e56:	f000 ffa9 	bl	8002dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 8001e5a:	2308      	movs	r3, #8
 8001e5c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e60:	2302      	movs	r3, #2
 8001e62:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001e72:	2303      	movs	r3, #3
 8001e74:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 8001e78:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	483b      	ldr	r0, [pc, #236]	@ (8001f6c <HAL_OSPI_MspInit+0x2e4>)
 8001e80:	f000 ff94 	bl	8002dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 8001e84:	2380      	movs	r3, #128	@ 0x80
 8001e86:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e96:	2303      	movs	r3, #3
 8001e98:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001e9c:	230a      	movs	r3, #10
 8001e9e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 8001ea2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4831      	ldr	r0, [pc, #196]	@ (8001f70 <HAL_OSPI_MspInit+0x2e8>)
 8001eaa:	f000 ff7f 	bl	8002dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 8001eae:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001eb2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001ec8:	230a      	movs	r3, #10
 8001eca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ece:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4827      	ldr	r0, [pc, #156]	@ (8001f74 <HAL_OSPI_MspInit+0x2ec>)
 8001ed6:	f000 ff69 	bl	8002dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 8001eda:	2304      	movs	r3, #4
 8001edc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eec:	2303      	movs	r3, #3
 8001eee:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 8001ef8:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001efc:	4619      	mov	r1, r3
 8001efe:	481e      	ldr	r0, [pc, #120]	@ (8001f78 <HAL_OSPI_MspInit+0x2f0>)
 8001f00:	f000 ff54 	bl	8002dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 8001f04:	2308      	movs	r3, #8
 8001f06:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f16:	2303      	movs	r3, #3
 8001f18:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001f1c:	230a      	movs	r3, #10
 8001f1e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 8001f22:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001f26:	4619      	mov	r1, r3
 8001f28:	4814      	ldr	r0, [pc, #80]	@ (8001f7c <HAL_OSPI_MspInit+0x2f4>)
 8001f2a:	f000 ff3f 	bl	8002dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 8001f2e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001f32:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f36:	2302      	movs	r3, #2
 8001f38:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f42:	2303      	movs	r3, #3
 8001f44:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001f48:	230a      	movs	r3, #10
 8001f4a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001f52:	4619      	mov	r1, r3
 8001f54:	480a      	ldr	r0, [pc, #40]	@ (8001f80 <HAL_OSPI_MspInit+0x2f8>)
 8001f56:	f000 ff29 	bl	8002dac <HAL_GPIO_Init>
    /* USER CODE BEGIN OCTOSPI2_MspInit 1 */

    /* USER CODE END OCTOSPI2_MspInit 1 */
  }

}
 8001f5a:	e0ed      	b.n	8002138 <HAL_OSPI_MspInit+0x4b0>
 8001f5c:	420d1400 	.word	0x420d1400
 8001f60:	20000aa4 	.word	0x20000aa4
 8001f64:	46020c00 	.word	0x46020c00
 8001f68:	42022000 	.word	0x42022000
 8001f6c:	42021000 	.word	0x42021000
 8001f70:	42020c00 	.word	0x42020c00
 8001f74:	42021400 	.word	0x42021400
 8001f78:	42021c00 	.word	0x42021c00
 8001f7c:	42020800 	.word	0x42020800
 8001f80:	42020400 	.word	0x42020400
  else if(hospi->Instance==OCTOSPI2)
 8001f84:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f88:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a6c      	ldr	r2, [pc, #432]	@ (8002144 <HAL_OSPI_MspInit+0x4bc>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	f040 80d0 	bne.w	8002138 <HAL_OSPI_MspInit+0x4b0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001f98:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001f9c:	f04f 0300 	mov.w	r3, #0
 8001fa0:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001faa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f004 f86e 	bl	8006090 <HAL_RCCEx_PeriphCLKConfig>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <HAL_OSPI_MspInit+0x336>
      Error_Handler();
 8001fba:	f7ff fd71 	bl	8001aa0 <Error_Handler>
    HAL_RCC_OSPIM_CLK_ENABLED++;
 8001fbe:	4b62      	ldr	r3, [pc, #392]	@ (8002148 <HAL_OSPI_MspInit+0x4c0>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	4a60      	ldr	r2, [pc, #384]	@ (8002148 <HAL_OSPI_MspInit+0x4c0>)
 8001fc6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 8001fc8:	4b5f      	ldr	r3, [pc, #380]	@ (8002148 <HAL_OSPI_MspInit+0x4c0>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d116      	bne.n	8001ffe <HAL_OSPI_MspInit+0x376>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 8001fd0:	4b5e      	ldr	r3, [pc, #376]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 8001fd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fd6:	4a5d      	ldr	r2, [pc, #372]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 8001fd8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fdc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fe0:	4b5a      	ldr	r3, [pc, #360]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 8001fe2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fe6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001fea:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001fee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ff8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001ffc:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_OSPI2_CLK_ENABLE();
 8001ffe:	4b53      	ldr	r3, [pc, #332]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 8002000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002004:	4a51      	ldr	r2, [pc, #324]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 8002006:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800200a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800200e:	4b4f      	ldr	r3, [pc, #316]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 8002010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002014:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8002018:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800201c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002026:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800202a:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800202c:	4b47      	ldr	r3, [pc, #284]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 800202e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002032:	4a46      	ldr	r2, [pc, #280]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 8002034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002038:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800203c:	4b43      	ldr	r3, [pc, #268]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 800203e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002042:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8002046:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800204a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002054:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002058:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800205a:	4b3c      	ldr	r3, [pc, #240]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 800205c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002060:	4a3a      	ldr	r2, [pc, #232]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 8002062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002066:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800206a:	4b38      	ldr	r3, [pc, #224]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 800206c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002070:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 8002074:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002078:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002082:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002086:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002088:	4b30      	ldr	r3, [pc, #192]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 800208a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800208e:	4a2f      	ldr	r2, [pc, #188]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 8002090:	f043 0320 	orr.w	r3, r3, #32
 8002094:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002098:	4b2c      	ldr	r3, [pc, #176]	@ (800214c <HAL_OSPI_MspInit+0x4c4>)
 800209a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800209e:	f003 0220 	and.w	r2, r3, #32
 80020a2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80020a6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80020b0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80020b4:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 80020b6:	2320      	movs	r3, #32
 80020b8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c8:	2303      	movs	r3, #3
 80020ca:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80020ce:	2305      	movs	r3, #5
 80020d0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 80020d4:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80020d8:	4619      	mov	r1, r3
 80020da:	481d      	ldr	r0, [pc, #116]	@ (8002150 <HAL_OSPI_MspInit+0x4c8>)
 80020dc:	f000 fe66 	bl	8002dac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 80020e0:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 80020e4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e8:	2302      	movs	r3, #2
 80020ea:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f4:	2303      	movs	r3, #3
 80020f6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80020fa:	2305      	movs	r3, #5
 80020fc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002100:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002104:	4619      	mov	r1, r3
 8002106:	4813      	ldr	r0, [pc, #76]	@ (8002154 <HAL_OSPI_MspInit+0x4cc>)
 8002108:	f000 fe50 	bl	8002dac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 800210c:	f241 031f 	movw	r3, #4127	@ 0x101f
 8002110:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002114:	2302      	movs	r3, #2
 8002116:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211a:	2300      	movs	r3, #0
 800211c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002120:	2303      	movs	r3, #3
 8002122:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8002126:	2305      	movs	r3, #5
 8002128:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800212c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002130:	4619      	mov	r1, r3
 8002132:	4809      	ldr	r0, [pc, #36]	@ (8002158 <HAL_OSPI_MspInit+0x4d0>)
 8002134:	f000 fe3a 	bl	8002dac <HAL_GPIO_Init>
}
 8002138:	bf00      	nop
 800213a:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	420d2400 	.word	0x420d2400
 8002148:	20000aa4 	.word	0x20000aa4
 800214c:	46020c00 	.word	0x46020c00
 8002150:	42022000 	.word	0x42022000
 8002154:	42021c00 	.word	0x42021c00
 8002158:	42021400 	.word	0x42021400

0800215c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b0be      	sub	sp, #248	@ 0xf8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002174:	f107 0318 	add.w	r3, r7, #24
 8002178:	22c8      	movs	r2, #200	@ 0xc8
 800217a:	2100      	movs	r1, #0
 800217c:	4618      	mov	r0, r3
 800217e:	f009 f870 	bl	800b262 <memset>
  if(hspi->Instance==SPI2)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a39      	ldr	r2, [pc, #228]	@ (800226c <HAL_SPI_MspInit+0x110>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d16b      	bne.n	8002264 <HAL_SPI_MspInit+0x108>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800218c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002190:	f04f 0300 	mov.w	r3, #0
 8002194:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 8002198:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800219c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021a0:	f107 0318 	add.w	r3, r7, #24
 80021a4:	4618      	mov	r0, r3
 80021a6:	f003 ff73 	bl	8006090 <HAL_RCCEx_PeriphCLKConfig>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 80021b0:	f7ff fc76 	bl	8001aa0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80021b4:	4b2e      	ldr	r3, [pc, #184]	@ (8002270 <HAL_SPI_MspInit+0x114>)
 80021b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021ba:	4a2d      	ldr	r2, [pc, #180]	@ (8002270 <HAL_SPI_MspInit+0x114>)
 80021bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021c0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80021c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002270 <HAL_SPI_MspInit+0x114>)
 80021c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021d2:	4b27      	ldr	r3, [pc, #156]	@ (8002270 <HAL_SPI_MspInit+0x114>)
 80021d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021d8:	4a25      	ldr	r2, [pc, #148]	@ (8002270 <HAL_SPI_MspInit+0x114>)
 80021da:	f043 0308 	orr.w	r3, r3, #8
 80021de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80021e2:	4b23      	ldr	r3, [pc, #140]	@ (8002270 <HAL_SPI_MspInit+0x114>)
 80021e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021e8:	f003 0308 	and.w	r3, r3, #8
 80021ec:	613b      	str	r3, [r7, #16]
 80021ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002270 <HAL_SPI_MspInit+0x114>)
 80021f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002270 <HAL_SPI_MspInit+0x114>)
 80021f8:	f043 0302 	orr.w	r3, r3, #2
 80021fc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002200:	4b1b      	ldr	r3, [pc, #108]	@ (8002270 <HAL_SPI_MspInit+0x114>)
 8002202:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
    PD4     ------> SPI2_MOSI
    PD3     ------> SPI2_MISO
    PD1     ------> SPI2_SCK
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 800220e:	231a      	movs	r3, #26
 8002210:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002214:	2302      	movs	r3, #2
 8002216:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002220:	2300      	movs	r3, #0
 8002222:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002226:	2305      	movs	r3, #5
 8002228:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800222c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002230:	4619      	mov	r1, r3
 8002232:	4810      	ldr	r0, [pc, #64]	@ (8002274 <HAL_SPI_MspInit+0x118>)
 8002234:	f000 fdba 	bl	8002dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 8002238:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800223c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002240:	2302      	movs	r3, #2
 8002242:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224c:	2300      	movs	r3, #0
 800224e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002252:	2305      	movs	r3, #5
 8002254:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 8002258:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800225c:	4619      	mov	r1, r3
 800225e:	4806      	ldr	r0, [pc, #24]	@ (8002278 <HAL_SPI_MspInit+0x11c>)
 8002260:	f000 fda4 	bl	8002dac <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002264:	bf00      	nop
 8002266:	37f8      	adds	r7, #248	@ 0xf8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40003800 	.word	0x40003800
 8002270:	46020c00 	.word	0x46020c00
 8002274:	42020c00 	.word	0x42020c00
 8002278:	42020400 	.word	0x42020400

0800227c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b08a      	sub	sp, #40	@ 0x28
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002284:	f107 0314 	add.w	r3, r7, #20
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	609a      	str	r2, [r3, #8]
 8002290:	60da      	str	r2, [r3, #12]
 8002292:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a1a      	ldr	r2, [pc, #104]	@ (8002304 <HAL_TIM_Base_MspInit+0x88>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d12e      	bne.n	80022fc <HAL_TIM_Base_MspInit+0x80>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800229e:	4b1a      	ldr	r3, [pc, #104]	@ (8002308 <HAL_TIM_Base_MspInit+0x8c>)
 80022a0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80022a4:	4a18      	ldr	r2, [pc, #96]	@ (8002308 <HAL_TIM_Base_MspInit+0x8c>)
 80022a6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022aa:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80022ae:	4b16      	ldr	r3, [pc, #88]	@ (8002308 <HAL_TIM_Base_MspInit+0x8c>)
 80022b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80022b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022b8:	613b      	str	r3, [r7, #16]
 80022ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022bc:	4b12      	ldr	r3, [pc, #72]	@ (8002308 <HAL_TIM_Base_MspInit+0x8c>)
 80022be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022c2:	4a11      	ldr	r2, [pc, #68]	@ (8002308 <HAL_TIM_Base_MspInit+0x8c>)
 80022c4:	f043 0301 	orr.w	r3, r3, #1
 80022c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80022cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002308 <HAL_TIM_Base_MspInit+0x8c>)
 80022ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e0:	2302      	movs	r3, #2
 80022e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e8:	2300      	movs	r3, #0
 80022ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80022ec:	2301      	movs	r3, #1
 80022ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f0:	f107 0314 	add.w	r3, r7, #20
 80022f4:	4619      	mov	r1, r3
 80022f6:	4805      	ldr	r0, [pc, #20]	@ (800230c <HAL_TIM_Base_MspInit+0x90>)
 80022f8:	f000 fd58 	bl	8002dac <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80022fc:	bf00      	nop
 80022fe:	3728      	adds	r7, #40	@ 0x28
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40012c00 	.word	0x40012c00
 8002308:	46020c00 	.word	0x46020c00
 800230c:	42020000 	.word	0x42020000

08002310 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b0be      	sub	sp, #248	@ 0xf8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002318:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	605a      	str	r2, [r3, #4]
 8002322:	609a      	str	r2, [r3, #8]
 8002324:	60da      	str	r2, [r3, #12]
 8002326:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002328:	f107 0318 	add.w	r3, r7, #24
 800232c:	22c8      	movs	r2, #200	@ 0xc8
 800232e:	2100      	movs	r1, #0
 8002330:	4618      	mov	r0, r3
 8002332:	f008 ff96 	bl	800b262 <memset>
  if(huart->Instance==UART4)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a4c      	ldr	r2, [pc, #304]	@ (800246c <HAL_UART_MspInit+0x15c>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d146      	bne.n	80023ce <HAL_UART_MspInit+0xbe>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002340:	f04f 0208 	mov.w	r2, #8
 8002344:	f04f 0300 	mov.w	r3, #0
 8002348:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800234c:	2300      	movs	r3, #0
 800234e:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002350:	f107 0318 	add.w	r3, r7, #24
 8002354:	4618      	mov	r0, r3
 8002356:	f003 fe9b 	bl	8006090 <HAL_RCCEx_PeriphCLKConfig>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8002360:	f7ff fb9e 	bl	8001aa0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002364:	4b42      	ldr	r3, [pc, #264]	@ (8002470 <HAL_UART_MspInit+0x160>)
 8002366:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800236a:	4a41      	ldr	r2, [pc, #260]	@ (8002470 <HAL_UART_MspInit+0x160>)
 800236c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002370:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002374:	4b3e      	ldr	r3, [pc, #248]	@ (8002470 <HAL_UART_MspInit+0x160>)
 8002376:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800237a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800237e:	617b      	str	r3, [r7, #20]
 8002380:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002382:	4b3b      	ldr	r3, [pc, #236]	@ (8002470 <HAL_UART_MspInit+0x160>)
 8002384:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002388:	4a39      	ldr	r2, [pc, #228]	@ (8002470 <HAL_UART_MspInit+0x160>)
 800238a:	f043 0304 	orr.w	r3, r3, #4
 800238e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002392:	4b37      	ldr	r3, [pc, #220]	@ (8002470 <HAL_UART_MspInit+0x160>)
 8002394:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002398:	f003 0304 	and.w	r3, r3, #4
 800239c:	613b      	str	r3, [r7, #16]
 800239e:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC11     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 80023a0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80023a4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a8:	2302      	movs	r3, #2
 80023aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b4:	2300      	movs	r3, #0
 80023b6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80023ba:	2308      	movs	r3, #8
 80023bc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023c0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80023c4:	4619      	mov	r1, r3
 80023c6:	482b      	ldr	r0, [pc, #172]	@ (8002474 <HAL_UART_MspInit+0x164>)
 80023c8:	f000 fcf0 	bl	8002dac <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 80023cc:	e04a      	b.n	8002464 <HAL_UART_MspInit+0x154>
  else if(huart->Instance==USART1)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a29      	ldr	r2, [pc, #164]	@ (8002478 <HAL_UART_MspInit+0x168>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d145      	bne.n	8002464 <HAL_UART_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80023d8:	f04f 0201 	mov.w	r2, #1
 80023dc:	f04f 0300 	mov.w	r3, #0
 80023e0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80023e4:	2300      	movs	r3, #0
 80023e6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023e8:	f107 0318 	add.w	r3, r7, #24
 80023ec:	4618      	mov	r0, r3
 80023ee:	f003 fe4f 	bl	8006090 <HAL_RCCEx_PeriphCLKConfig>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <HAL_UART_MspInit+0xec>
      Error_Handler();
 80023f8:	f7ff fb52 	bl	8001aa0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80023fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002470 <HAL_UART_MspInit+0x160>)
 80023fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002402:	4a1b      	ldr	r2, [pc, #108]	@ (8002470 <HAL_UART_MspInit+0x160>)
 8002404:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002408:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800240c:	4b18      	ldr	r3, [pc, #96]	@ (8002470 <HAL_UART_MspInit+0x160>)
 800240e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002412:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800241a:	4b15      	ldr	r3, [pc, #84]	@ (8002470 <HAL_UART_MspInit+0x160>)
 800241c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002420:	4a13      	ldr	r2, [pc, #76]	@ (8002470 <HAL_UART_MspInit+0x160>)
 8002422:	f043 0301 	orr.w	r3, r3, #1
 8002426:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800242a:	4b11      	ldr	r3, [pc, #68]	@ (8002470 <HAL_UART_MspInit+0x160>)
 800242c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	60bb      	str	r3, [r7, #8]
 8002436:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8002438:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800243c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002440:	2302      	movs	r3, #2
 8002442:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244c:	2300      	movs	r3, #0
 800244e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002452:	2307      	movs	r3, #7
 8002454:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002458:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800245c:	4619      	mov	r1, r3
 800245e:	4807      	ldr	r0, [pc, #28]	@ (800247c <HAL_UART_MspInit+0x16c>)
 8002460:	f000 fca4 	bl	8002dac <HAL_GPIO_Init>
}
 8002464:	bf00      	nop
 8002466:	37f8      	adds	r7, #248	@ 0xf8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	40004c00 	.word	0x40004c00
 8002470:	46020c00 	.word	0x46020c00
 8002474:	42020800 	.word	0x42020800
 8002478:	40013800 	.word	0x40013800
 800247c:	42020000 	.word	0x42020000

08002480 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b0be      	sub	sp, #248	@ 0xf8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002488:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	605a      	str	r2, [r3, #4]
 8002492:	609a      	str	r2, [r3, #8]
 8002494:	60da      	str	r2, [r3, #12]
 8002496:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002498:	f107 0318 	add.w	r3, r7, #24
 800249c:	22c8      	movs	r2, #200	@ 0xc8
 800249e:	2100      	movs	r1, #0
 80024a0:	4618      	mov	r0, r3
 80024a2:	f008 fede 	bl	800b262 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a38      	ldr	r2, [pc, #224]	@ (800258c <HAL_PCD_MspInit+0x10c>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d169      	bne.n	8002584 <HAL_PCD_MspInit+0x104>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80024b0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80024b4:	f04f 0300 	mov.w	r3, #0
 80024b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 80024bc:	2300      	movs	r3, #0
 80024be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024c2:	f107 0318 	add.w	r3, r7, #24
 80024c6:	4618      	mov	r0, r3
 80024c8:	f003 fde2 	bl	8006090 <HAL_RCCEx_PeriphCLKConfig>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <HAL_PCD_MspInit+0x56>
    {
      Error_Handler();
 80024d2:	f7ff fae5 	bl	8001aa0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d6:	4b2e      	ldr	r3, [pc, #184]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 80024d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80024dc:	4a2c      	ldr	r2, [pc, #176]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 80024de:	f043 0301 	orr.w	r3, r3, #1
 80024e2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80024e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 80024e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	617b      	str	r3, [r7, #20]
 80024f2:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 80024f4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80024f8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fc:	2302      	movs	r3, #2
 80024fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002502:	2300      	movs	r3, #0
 8002504:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002508:	2300      	movs	r3, #0
 800250a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800250e:	230a      	movs	r3, #10
 8002510:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002514:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002518:	4619      	mov	r1, r3
 800251a:	481e      	ldr	r0, [pc, #120]	@ (8002594 <HAL_PCD_MspInit+0x114>)
 800251c:	f000 fc46 	bl	8002dac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8002520:	4b1b      	ldr	r3, [pc, #108]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 8002522:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002526:	4a1a      	ldr	r2, [pc, #104]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 8002528:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800252c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002530:	4b17      	ldr	r3, [pc, #92]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 8002532:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002536:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800253a:	613b      	str	r3, [r7, #16]
 800253c:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800253e:	4b14      	ldr	r3, [pc, #80]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 8002540:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002544:	f003 0304 	and.w	r3, r3, #4
 8002548:	2b00      	cmp	r3, #0
 800254a:	d119      	bne.n	8002580 <HAL_PCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800254c:	4b10      	ldr	r3, [pc, #64]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 800254e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002552:	4a0f      	ldr	r2, [pc, #60]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 8002554:	f043 0304 	orr.w	r3, r3, #4
 8002558:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800255c:	4b0c      	ldr	r3, [pc, #48]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 800255e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002562:	f003 0304 	and.w	r3, r3, #4
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800256a:	f002 fab5 	bl	8004ad8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800256e:	4b08      	ldr	r3, [pc, #32]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 8002570:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002574:	4a06      	ldr	r2, [pc, #24]	@ (8002590 <HAL_PCD_MspInit+0x110>)
 8002576:	f023 0304 	bic.w	r3, r3, #4
 800257a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800257e:	e001      	b.n	8002584 <HAL_PCD_MspInit+0x104>
      HAL_PWREx_EnableVddUSB();
 8002580:	f002 faaa 	bl	8004ad8 <HAL_PWREx_EnableVddUSB>
}
 8002584:	bf00      	nop
 8002586:	37f8      	adds	r7, #248	@ 0xf8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	42040000 	.word	0x42040000
 8002590:	46020c00 	.word	0x46020c00
 8002594:	42020000 	.word	0x42020000

08002598 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800259c:	bf00      	nop
 800259e:	e7fd      	b.n	800259c <NMI_Handler+0x4>

080025a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <HardFault_Handler+0x4>

080025a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025ac:	bf00      	nop
 80025ae:	e7fd      	b.n	80025ac <MemManage_Handler+0x4>

080025b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025b4:	bf00      	nop
 80025b6:	e7fd      	b.n	80025b4 <BusFault_Handler+0x4>

080025b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025bc:	bf00      	nop
 80025be:	e7fd      	b.n	80025bc <UsageFault_Handler+0x4>

080025c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025c4:	bf00      	nop
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025ce:	b480      	push	{r7}
 80025d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025d2:	bf00      	nop
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025e0:	bf00      	nop
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr

080025ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025ee:	f000 f9b5 	bl	800295c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025f6:	b480      	push	{r7}
 80025f8:	af00      	add	r7, sp, #0
  return 1;
 80025fa:	2301      	movs	r3, #1
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr

08002606 <_kill>:

int _kill(int pid, int sig)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b082      	sub	sp, #8
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
 800260e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002610:	f008 fe7a 	bl	800b308 <__errno>
 8002614:	4603      	mov	r3, r0
 8002616:	2216      	movs	r2, #22
 8002618:	601a      	str	r2, [r3, #0]
  return -1;
 800261a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800261e:	4618      	mov	r0, r3
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <_exit>:

void _exit (int status)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800262e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7ff ffe7 	bl	8002606 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002638:	bf00      	nop
 800263a:	e7fd      	b.n	8002638 <_exit+0x12>

0800263c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	e00a      	b.n	8002664 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800264e:	f3af 8000 	nop.w
 8002652:	4601      	mov	r1, r0
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	1c5a      	adds	r2, r3, #1
 8002658:	60ba      	str	r2, [r7, #8]
 800265a:	b2ca      	uxtb	r2, r1
 800265c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	3301      	adds	r3, #1
 8002662:	617b      	str	r3, [r7, #20]
 8002664:	697a      	ldr	r2, [r7, #20]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	429a      	cmp	r2, r3
 800266a:	dbf0      	blt.n	800264e <_read+0x12>
  }

  return len;
 800266c:	687b      	ldr	r3, [r7, #4]
}
 800266e:	4618      	mov	r0, r3
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002676:	b480      	push	{r7}
 8002678:	b083      	sub	sp, #12
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800267e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002682:	4618      	mov	r0, r3
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
 8002696:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800269e:	605a      	str	r2, [r3, #4]
  return 0;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <_isatty>:

int _isatty(int file)
{
 80026ae:	b480      	push	{r7}
 80026b0:	b083      	sub	sp, #12
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026b6:	2301      	movs	r3, #1
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
	...

080026e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026e8:	4a14      	ldr	r2, [pc, #80]	@ (800273c <_sbrk+0x5c>)
 80026ea:	4b15      	ldr	r3, [pc, #84]	@ (8002740 <_sbrk+0x60>)
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026f4:	4b13      	ldr	r3, [pc, #76]	@ (8002744 <_sbrk+0x64>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d102      	bne.n	8002702 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026fc:	4b11      	ldr	r3, [pc, #68]	@ (8002744 <_sbrk+0x64>)
 80026fe:	4a12      	ldr	r2, [pc, #72]	@ (8002748 <_sbrk+0x68>)
 8002700:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002702:	4b10      	ldr	r3, [pc, #64]	@ (8002744 <_sbrk+0x64>)
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4413      	add	r3, r2
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	429a      	cmp	r2, r3
 800270e:	d207      	bcs.n	8002720 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002710:	f008 fdfa 	bl	800b308 <__errno>
 8002714:	4603      	mov	r3, r0
 8002716:	220c      	movs	r2, #12
 8002718:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800271a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800271e:	e009      	b.n	8002734 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002720:	4b08      	ldr	r3, [pc, #32]	@ (8002744 <_sbrk+0x64>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002726:	4b07      	ldr	r3, [pc, #28]	@ (8002744 <_sbrk+0x64>)
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4413      	add	r3, r2
 800272e:	4a05      	ldr	r2, [pc, #20]	@ (8002744 <_sbrk+0x64>)
 8002730:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002732:	68fb      	ldr	r3, [r7, #12]
}
 8002734:	4618      	mov	r0, r3
 8002736:	3718      	adds	r7, #24
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	200c0000 	.word	0x200c0000
 8002740:	00000400 	.word	0x00000400
 8002744:	20000aa8 	.word	0x20000aa8
 8002748:	20000c20 	.word	0x20000c20

0800274c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002750:	4b18      	ldr	r3, [pc, #96]	@ (80027b4 <SystemInit+0x68>)
 8002752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002756:	4a17      	ldr	r2, [pc, #92]	@ (80027b4 <SystemInit+0x68>)
 8002758:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800275c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8002760:	4b15      	ldr	r3, [pc, #84]	@ (80027b8 <SystemInit+0x6c>)
 8002762:	2201      	movs	r2, #1
 8002764:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002766:	4b14      	ldr	r3, [pc, #80]	@ (80027b8 <SystemInit+0x6c>)
 8002768:	2200      	movs	r2, #0
 800276a:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800276c:	4b12      	ldr	r3, [pc, #72]	@ (80027b8 <SystemInit+0x6c>)
 800276e:	2200      	movs	r2, #0
 8002770:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8002772:	4b11      	ldr	r3, [pc, #68]	@ (80027b8 <SystemInit+0x6c>)
 8002774:	2200      	movs	r2, #0
 8002776:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002778:	4b0f      	ldr	r3, [pc, #60]	@ (80027b8 <SystemInit+0x6c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a0e      	ldr	r2, [pc, #56]	@ (80027b8 <SystemInit+0x6c>)
 800277e:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8002782:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002786:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8002788:	4b0b      	ldr	r3, [pc, #44]	@ (80027b8 <SystemInit+0x6c>)
 800278a:	2200      	movs	r2, #0
 800278c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800278e:	4b0a      	ldr	r3, [pc, #40]	@ (80027b8 <SystemInit+0x6c>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a09      	ldr	r2, [pc, #36]	@ (80027b8 <SystemInit+0x6c>)
 8002794:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002798:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800279a:	4b07      	ldr	r3, [pc, #28]	@ (80027b8 <SystemInit+0x6c>)
 800279c:	2200      	movs	r2, #0
 800279e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80027a0:	4b04      	ldr	r3, [pc, #16]	@ (80027b4 <SystemInit+0x68>)
 80027a2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80027a6:	609a      	str	r2, [r3, #8]
  #endif
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	e000ed00 	.word	0xe000ed00
 80027b8:	46020c00 	.word	0x46020c00

080027bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80027bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027f4 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80027c0:	f7ff ffc4 	bl	800274c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80027c4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80027c6:	e003      	b.n	80027d0 <LoopCopyDataInit>

080027c8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80027c8:	4b0b      	ldr	r3, [pc, #44]	@ (80027f8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80027ca:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80027cc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80027ce:	3104      	adds	r1, #4

080027d0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80027d0:	480a      	ldr	r0, [pc, #40]	@ (80027fc <LoopForever+0xa>)
	ldr	r3, =_edata
 80027d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002800 <LoopForever+0xe>)
	adds	r2, r0, r1
 80027d4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80027d6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80027d8:	d3f6      	bcc.n	80027c8 <CopyDataInit>
	ldr	r2, =_sbss
 80027da:	4a0a      	ldr	r2, [pc, #40]	@ (8002804 <LoopForever+0x12>)
	b	LoopFillZerobss
 80027dc:	e002      	b.n	80027e4 <LoopFillZerobss>

080027de <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80027de:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80027e0:	f842 3b04 	str.w	r3, [r2], #4

080027e4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80027e4:	4b08      	ldr	r3, [pc, #32]	@ (8002808 <LoopForever+0x16>)
	cmp	r2, r3
 80027e6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80027e8:	d3f9      	bcc.n	80027de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027ea:	f008 fd93 	bl	800b314 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027ee:	f7fe fbb1 	bl	8000f54 <main>

080027f2 <LoopForever>:

LoopForever:
    b LoopForever
 80027f2:	e7fe      	b.n	80027f2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80027f4:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80027f8:	0800d5bc 	.word	0x0800d5bc
	ldr	r0, =_sdata
 80027fc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002800:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 8002804:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 8002808:	20000c20 	.word	0x20000c20

0800280c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800280c:	e7fe      	b.n	800280c <ADC1_IRQHandler>
	...

08002810 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002814:	4b12      	ldr	r3, [pc, #72]	@ (8002860 <HAL_Init+0x50>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a11      	ldr	r2, [pc, #68]	@ (8002860 <HAL_Init+0x50>)
 800281a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800281e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002820:	2003      	movs	r0, #3
 8002822:	f000 f96e 	bl	8002b02 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002826:	f003 fa55 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 800282a:	4602      	mov	r2, r0
 800282c:	4b0d      	ldr	r3, [pc, #52]	@ (8002864 <HAL_Init+0x54>)
 800282e:	6a1b      	ldr	r3, [r3, #32]
 8002830:	f003 030f 	and.w	r3, r3, #15
 8002834:	490c      	ldr	r1, [pc, #48]	@ (8002868 <HAL_Init+0x58>)
 8002836:	5ccb      	ldrb	r3, [r1, r3]
 8002838:	fa22 f303 	lsr.w	r3, r2, r3
 800283c:	4a0b      	ldr	r2, [pc, #44]	@ (800286c <HAL_Init+0x5c>)
 800283e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002840:	2004      	movs	r0, #4
 8002842:	f000 f9a5 	bl	8002b90 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002846:	200f      	movs	r0, #15
 8002848:	f000 f812 	bl	8002870 <HAL_InitTick>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e002      	b.n	800285c <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002856:	f7ff f929 	bl	8001aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40022000 	.word	0x40022000
 8002864:	46020c00 	.word	0x46020c00
 8002868:	0800d134 	.word	0x0800d134
 800286c:	20000000 	.word	0x20000000

08002870 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002878:	2300      	movs	r3, #0
 800287a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800287c:	4b33      	ldr	r3, [pc, #204]	@ (800294c <HAL_InitTick+0xdc>)
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d101      	bne.n	8002888 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e05c      	b.n	8002942 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002888:	4b31      	ldr	r3, [pc, #196]	@ (8002950 <HAL_InitTick+0xe0>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b04      	cmp	r3, #4
 8002892:	d10c      	bne.n	80028ae <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002894:	4b2f      	ldr	r3, [pc, #188]	@ (8002954 <HAL_InitTick+0xe4>)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	4b2c      	ldr	r3, [pc, #176]	@ (800294c <HAL_InitTick+0xdc>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	4619      	mov	r1, r3
 800289e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80028a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028aa:	60fb      	str	r3, [r7, #12]
 80028ac:	e037      	b.n	800291e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80028ae:	f000 f9c7 	bl	8002c40 <HAL_SYSTICK_GetCLKSourceConfig>
 80028b2:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	d023      	beq.n	8002902 <HAL_InitTick+0x92>
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d82d      	bhi.n	800291c <HAL_InitTick+0xac>
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d003      	beq.n	80028ce <HAL_InitTick+0x5e>
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d00d      	beq.n	80028e8 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80028cc:	e026      	b.n	800291c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80028ce:	4b21      	ldr	r3, [pc, #132]	@ (8002954 <HAL_InitTick+0xe4>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	4b1e      	ldr	r3, [pc, #120]	@ (800294c <HAL_InitTick+0xdc>)
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	4619      	mov	r1, r3
 80028d8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80028dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80028e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e4:	60fb      	str	r3, [r7, #12]
        break;
 80028e6:	e01a      	b.n	800291e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80028e8:	4b18      	ldr	r3, [pc, #96]	@ (800294c <HAL_InitTick+0xdc>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	461a      	mov	r2, r3
 80028ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80028f6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80028fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80028fe:	60fb      	str	r3, [r7, #12]
        break;
 8002900:	e00d      	b.n	800291e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002902:	4b12      	ldr	r3, [pc, #72]	@ (800294c <HAL_InitTick+0xdc>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	461a      	mov	r2, r3
 8002908:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800290c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002910:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002914:	fbb2 f3f3 	udiv	r3, r2, r3
 8002918:	60fb      	str	r3, [r7, #12]
        break;
 800291a:	e000      	b.n	800291e <HAL_InitTick+0xae>
        break;
 800291c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f000 f914 	bl	8002b4c <HAL_SYSTICK_Config>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e009      	b.n	8002942 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800292e:	2200      	movs	r2, #0
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002936:	f000 f8ef 	bl	8002b18 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800293a:	4a07      	ldr	r2, [pc, #28]	@ (8002958 <HAL_InitTick+0xe8>)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20000008 	.word	0x20000008
 8002950:	e000e010 	.word	0xe000e010
 8002954:	20000000 	.word	0x20000000
 8002958:	20000004 	.word	0x20000004

0800295c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002960:	4b06      	ldr	r3, [pc, #24]	@ (800297c <HAL_IncTick+0x20>)
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	461a      	mov	r2, r3
 8002966:	4b06      	ldr	r3, [pc, #24]	@ (8002980 <HAL_IncTick+0x24>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4413      	add	r3, r2
 800296c:	4a04      	ldr	r2, [pc, #16]	@ (8002980 <HAL_IncTick+0x24>)
 800296e:	6013      	str	r3, [r2, #0]
}
 8002970:	bf00      	nop
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	20000008 	.word	0x20000008
 8002980:	20000aac 	.word	0x20000aac

08002984 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  return uwTick;
 8002988:	4b03      	ldr	r3, [pc, #12]	@ (8002998 <HAL_GetTick+0x14>)
 800298a:	681b      	ldr	r3, [r3, #0]
}
 800298c:	4618      	mov	r0, r3
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	20000aac 	.word	0x20000aac

0800299c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029a4:	f7ff ffee 	bl	8002984 <HAL_GetTick>
 80029a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029b4:	d005      	beq.n	80029c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029b6:	4b0a      	ldr	r3, [pc, #40]	@ (80029e0 <HAL_Delay+0x44>)
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	461a      	mov	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	4413      	add	r3, r2
 80029c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029c2:	bf00      	nop
 80029c4:	f7ff ffde 	bl	8002984 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d8f7      	bhi.n	80029c4 <HAL_Delay+0x28>
  {
  }
}
 80029d4:	bf00      	nop
 80029d6:	bf00      	nop
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	20000008 	.word	0x20000008

080029e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a28 <__NVIC_SetPriorityGrouping+0x44>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029fa:	68ba      	ldr	r2, [r7, #8]
 80029fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a00:	4013      	ands	r3, r2
 8002a02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a16:	4a04      	ldr	r2, [pc, #16]	@ (8002a28 <__NVIC_SetPriorityGrouping+0x44>)
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	60d3      	str	r3, [r2, #12]
}
 8002a1c:	bf00      	nop
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	e000ed00 	.word	0xe000ed00

08002a2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a30:	4b04      	ldr	r3, [pc, #16]	@ (8002a44 <__NVIC_GetPriorityGrouping+0x18>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	0a1b      	lsrs	r3, r3, #8
 8002a36:	f003 0307 	and.w	r3, r3, #7
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	e000ed00 	.word	0xe000ed00

08002a48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	6039      	str	r1, [r7, #0]
 8002a52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	db0a      	blt.n	8002a72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	b2da      	uxtb	r2, r3
 8002a60:	490c      	ldr	r1, [pc, #48]	@ (8002a94 <__NVIC_SetPriority+0x4c>)
 8002a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a66:	0112      	lsls	r2, r2, #4
 8002a68:	b2d2      	uxtb	r2, r2
 8002a6a:	440b      	add	r3, r1
 8002a6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a70:	e00a      	b.n	8002a88 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	4908      	ldr	r1, [pc, #32]	@ (8002a98 <__NVIC_SetPriority+0x50>)
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	f003 030f 	and.w	r3, r3, #15
 8002a7e:	3b04      	subs	r3, #4
 8002a80:	0112      	lsls	r2, r2, #4
 8002a82:	b2d2      	uxtb	r2, r2
 8002a84:	440b      	add	r3, r1
 8002a86:	761a      	strb	r2, [r3, #24]
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	e000e100 	.word	0xe000e100
 8002a98:	e000ed00 	.word	0xe000ed00

08002a9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b089      	sub	sp, #36	@ 0x24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	f1c3 0307 	rsb	r3, r3, #7
 8002ab6:	2b04      	cmp	r3, #4
 8002ab8:	bf28      	it	cs
 8002aba:	2304      	movcs	r3, #4
 8002abc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	3304      	adds	r3, #4
 8002ac2:	2b06      	cmp	r3, #6
 8002ac4:	d902      	bls.n	8002acc <NVIC_EncodePriority+0x30>
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	3b03      	subs	r3, #3
 8002aca:	e000      	b.n	8002ace <NVIC_EncodePriority+0x32>
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ad0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	43da      	mvns	r2, r3
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	401a      	ands	r2, r3
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ae4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	fa01 f303 	lsl.w	r3, r1, r3
 8002aee:	43d9      	mvns	r1, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af4:	4313      	orrs	r3, r2
         );
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3724      	adds	r7, #36	@ 0x24
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b082      	sub	sp, #8
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f7ff ff6a 	bl	80029e4 <__NVIC_SetPriorityGrouping>
}
 8002b10:	bf00      	nop
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b086      	sub	sp, #24
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	607a      	str	r2, [r7, #4]
 8002b24:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b26:	f7ff ff81 	bl	8002a2c <__NVIC_GetPriorityGrouping>
 8002b2a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	68b9      	ldr	r1, [r7, #8]
 8002b30:	6978      	ldr	r0, [r7, #20]
 8002b32:	f7ff ffb3 	bl	8002a9c <NVIC_EncodePriority>
 8002b36:	4602      	mov	r2, r0
 8002b38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b3c:	4611      	mov	r1, r2
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff ff82 	bl	8002a48 <__NVIC_SetPriority>
}
 8002b44:	bf00      	nop
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	3b01      	subs	r3, #1
 8002b58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b5c:	d301      	bcc.n	8002b62 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e00d      	b.n	8002b7e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8002b62:	4a0a      	ldr	r2, [pc, #40]	@ (8002b8c <HAL_SYSTICK_Config+0x40>)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	3b01      	subs	r3, #1
 8002b68:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002b6a:	4b08      	ldr	r3, [pc, #32]	@ (8002b8c <HAL_SYSTICK_Config+0x40>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002b70:	4b06      	ldr	r3, [pc, #24]	@ (8002b8c <HAL_SYSTICK_Config+0x40>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a05      	ldr	r2, [pc, #20]	@ (8002b8c <HAL_SYSTICK_Config+0x40>)
 8002b76:	f043 0303 	orr.w	r3, r3, #3
 8002b7a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	e000e010 	.word	0xe000e010

08002b90 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d844      	bhi.n	8002c28 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002b9e:	a201      	add	r2, pc, #4	@ (adr r2, 8002ba4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba4:	08002bc7 	.word	0x08002bc7
 8002ba8:	08002be5 	.word	0x08002be5
 8002bac:	08002c07 	.word	0x08002c07
 8002bb0:	08002c29 	.word	0x08002c29
 8002bb4:	08002bb9 	.word	0x08002bb9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002bb8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a1e      	ldr	r2, [pc, #120]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002bbe:	f043 0304 	orr.w	r3, r3, #4
 8002bc2:	6013      	str	r3, [r2, #0]
      break;
 8002bc4:	e031      	b.n	8002c2a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002bc6:	4b1c      	ldr	r3, [pc, #112]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a1b      	ldr	r2, [pc, #108]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002bcc:	f023 0304 	bic.w	r3, r3, #4
 8002bd0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8002bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c3c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002bd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bd8:	4a18      	ldr	r2, [pc, #96]	@ (8002c3c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002bda:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002bde:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002be2:	e022      	b.n	8002c2a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002be4:	4b14      	ldr	r3, [pc, #80]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a13      	ldr	r2, [pc, #76]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002bea:	f023 0304 	bic.w	r3, r3, #4
 8002bee:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8002bf0:	4b12      	ldr	r3, [pc, #72]	@ (8002c3c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002bf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bf6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002bfa:	4a10      	ldr	r2, [pc, #64]	@ (8002c3c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002bfc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002c04:	e011      	b.n	8002c2a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002c06:	4b0c      	ldr	r3, [pc, #48]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a0b      	ldr	r2, [pc, #44]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c0c:	f023 0304 	bic.w	r3, r3, #4
 8002c10:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8002c12:	4b0a      	ldr	r3, [pc, #40]	@ (8002c3c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c18:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002c1c:	4a07      	ldr	r2, [pc, #28]	@ (8002c3c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c1e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002c26:	e000      	b.n	8002c2a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002c28:	bf00      	nop
  }
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	e000e010 	.word	0xe000e010
 8002c3c:	46020c00 	.word	0x46020c00

08002c40 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8002c46:	4b19      	ldr	r3, [pc, #100]	@ (8002cac <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0304 	and.w	r3, r3, #4
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d002      	beq.n	8002c58 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002c52:	2304      	movs	r3, #4
 8002c54:	607b      	str	r3, [r7, #4]
 8002c56:	e021      	b.n	8002c9c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8002c58:	4b15      	ldr	r3, [pc, #84]	@ (8002cb0 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8002c5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c5e:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8002c62:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c6a:	d011      	beq.n	8002c90 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c72:	d810      	bhi.n	8002c96 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d004      	beq.n	8002c84 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c80:	d003      	beq.n	8002c8a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002c82:	e008      	b.n	8002c96 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002c84:	2300      	movs	r3, #0
 8002c86:	607b      	str	r3, [r7, #4]
        break;
 8002c88:	e008      	b.n	8002c9c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	607b      	str	r3, [r7, #4]
        break;
 8002c8e:	e005      	b.n	8002c9c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002c90:	2302      	movs	r3, #2
 8002c92:	607b      	str	r3, [r7, #4]
        break;
 8002c94:	e002      	b.n	8002c9c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002c96:	2300      	movs	r3, #0
 8002c98:	607b      	str	r3, [r7, #4]
        break;
 8002c9a:	bf00      	nop
    }
  }
  return systick_source;
 8002c9c:	687b      	ldr	r3, [r7, #4]
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	e000e010 	.word	0xe000e010
 8002cb0:	46020c00 	.word	0x46020c00

08002cb4 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8002cbc:	f7ff fe62 	bl	8002984 <HAL_GetTick>
 8002cc0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d101      	bne.n	8002ccc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e06b      	b.n	8002da4 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d008      	beq.n	8002cea <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2220      	movs	r2, #32
 8002cdc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e05c      	b.n	8002da4 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	695a      	ldr	r2, [r3, #20]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f042 0204 	orr.w	r2, r2, #4
 8002cf8:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2205      	movs	r2, #5
 8002cfe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002d02:	e020      	b.n	8002d46 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8002d04:	f7ff fe3e 	bl	8002984 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b05      	cmp	r3, #5
 8002d10:	d919      	bls.n	8002d46 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d16:	f043 0210 	orr.w	r2, r3, #16
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2203      	movs	r2, #3
 8002d22:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d36:	2201      	movs	r2, #1
 8002d38:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e02e      	b.n	8002da4 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0d7      	beq.n	8002d04 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	695a      	ldr	r2, [r3, #20]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f042 0202 	orr.w	r2, r2, #2
 8002d62:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2204      	movs	r2, #4
 8002d68:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8002d74:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d007      	beq.n	8002d9a <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d8e:	2201      	movs	r2, #1
 8002d90:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2200      	movs	r2, #0
 8002d98:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b089      	sub	sp, #36	@ 0x24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002dbe:	e1c2      	b.n	8003146 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dcc:	4013      	ands	r3, r2
 8002dce:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f000 81b2 	beq.w	8003140 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	4a55      	ldr	r2, [pc, #340]	@ (8002f34 <HAL_GPIO_Init+0x188>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d15d      	bne.n	8002ea0 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8002dea:	2201      	movs	r2, #1
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	43db      	mvns	r3, r3
 8002df4:	69fa      	ldr	r2, [r7, #28]
 8002df6:	4013      	ands	r3, r2
 8002df8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f003 0201 	and.w	r2, r3, #1
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	69fa      	ldr	r2, [r7, #28]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	69fa      	ldr	r2, [r7, #28]
 8002e12:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8002e14:	4a48      	ldr	r2, [pc, #288]	@ (8002f38 <HAL_GPIO_Init+0x18c>)
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002e1c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002e1e:	4a46      	ldr	r2, [pc, #280]	@ (8002f38 <HAL_GPIO_Init+0x18c>)
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	4413      	add	r3, r2
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	08da      	lsrs	r2, r3, #3
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	3208      	adds	r2, #8
 8002e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e36:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	f003 0307 	and.w	r3, r3, #7
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	220f      	movs	r2, #15
 8002e42:	fa02 f303 	lsl.w	r3, r2, r3
 8002e46:	43db      	mvns	r3, r3
 8002e48:	69fa      	ldr	r2, [r7, #28]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	f003 0307 	and.w	r3, r3, #7
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	220b      	movs	r2, #11
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	69fa      	ldr	r2, [r7, #28]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	08da      	lsrs	r2, r3, #3
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	3208      	adds	r2, #8
 8002e6a:	69f9      	ldr	r1, [r7, #28]
 8002e6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	2203      	movs	r2, #3
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	43db      	mvns	r3, r3
 8002e82:	69fa      	ldr	r2, [r7, #28]
 8002e84:	4013      	ands	r3, r2
 8002e86:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	69fa      	ldr	r2, [r7, #28]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	69fa      	ldr	r2, [r7, #28]
 8002e9c:	601a      	str	r2, [r3, #0]
 8002e9e:	e067      	b.n	8002f70 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d003      	beq.n	8002eb0 <HAL_GPIO_Init+0x104>
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	2b12      	cmp	r3, #18
 8002eae:	d145      	bne.n	8002f3c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	08da      	lsrs	r2, r3, #3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	3208      	adds	r2, #8
 8002eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ebc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	f003 0307 	and.w	r3, r3, #7
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	220f      	movs	r2, #15
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	69fa      	ldr	r2, [r7, #28]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	f003 020f 	and.w	r2, r3, #15
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	69fa      	ldr	r2, [r7, #28]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	08da      	lsrs	r2, r3, #3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	3208      	adds	r2, #8
 8002ef6:	69f9      	ldr	r1, [r7, #28]
 8002ef8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	2203      	movs	r2, #3
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	69fa      	ldr	r2, [r7, #28]
 8002f10:	4013      	ands	r3, r2
 8002f12:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f003 0203 	and.w	r2, r3, #3
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	69fa      	ldr	r2, [r7, #28]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	69fa      	ldr	r2, [r7, #28]
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	e01e      	b.n	8002f70 <HAL_GPIO_Init+0x1c4>
 8002f32:	bf00      	nop
 8002f34:	46020000 	.word	0x46020000
 8002f38:	0800d18c 	.word	0x0800d18c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	2203      	movs	r2, #3
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	69fa      	ldr	r2, [r7, #28]
 8002f50:	4013      	ands	r3, r2
 8002f52:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f003 0203 	and.w	r2, r3, #3
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	69fa      	ldr	r2, [r7, #28]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	69fa      	ldr	r2, [r7, #28]
 8002f6e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d00b      	beq.n	8002f90 <HAL_GPIO_Init+0x1e4>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d007      	beq.n	8002f90 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f84:	2b11      	cmp	r3, #17
 8002f86:	d003      	beq.n	8002f90 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	2b12      	cmp	r3, #18
 8002f8e:	d130      	bne.n	8002ff2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	69fa      	ldr	r2, [r7, #28]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	68da      	ldr	r2, [r3, #12]
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	69fa      	ldr	r2, [r7, #28]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	69fa      	ldr	r2, [r7, #28]
 8002fbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	69fa      	ldr	r2, [r7, #28]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	091b      	lsrs	r3, r3, #4
 8002fdc:	f003 0201 	and.w	r2, r3, #1
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	69fa      	ldr	r2, [r7, #28]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	69fa      	ldr	r2, [r7, #28]
 8002ff0:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	2b03      	cmp	r3, #3
 8002ff8:	d107      	bne.n	800300a <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002ffe:	2b03      	cmp	r3, #3
 8003000:	d11b      	bne.n	800303a <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d017      	beq.n	800303a <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	2203      	movs	r2, #3
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43db      	mvns	r3, r3
 800301c:	69fa      	ldr	r2, [r7, #28]
 800301e:	4013      	ands	r3, r2
 8003020:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	689a      	ldr	r2, [r3, #8]
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	fa02 f303 	lsl.w	r3, r2, r3
 800302e:	69fa      	ldr	r2, [r7, #28]
 8003030:	4313      	orrs	r3, r2
 8003032:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	69fa      	ldr	r2, [r7, #28]
 8003038:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d07c      	beq.n	8003140 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8003046:	4a47      	ldr	r2, [pc, #284]	@ (8003164 <HAL_GPIO_Init+0x3b8>)
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	089b      	lsrs	r3, r3, #2
 800304c:	3318      	adds	r3, #24
 800304e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003052:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	f003 0303 	and.w	r3, r3, #3
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	220f      	movs	r2, #15
 800305e:	fa02 f303 	lsl.w	r3, r2, r3
 8003062:	43db      	mvns	r3, r3
 8003064:	69fa      	ldr	r2, [r7, #28]
 8003066:	4013      	ands	r3, r2
 8003068:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	0a9a      	lsrs	r2, r3, #10
 800306e:	4b3e      	ldr	r3, [pc, #248]	@ (8003168 <HAL_GPIO_Init+0x3bc>)
 8003070:	4013      	ands	r3, r2
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	f002 0203 	and.w	r2, r2, #3
 8003078:	00d2      	lsls	r2, r2, #3
 800307a:	4093      	lsls	r3, r2
 800307c:	69fa      	ldr	r2, [r7, #28]
 800307e:	4313      	orrs	r3, r2
 8003080:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003082:	4938      	ldr	r1, [pc, #224]	@ (8003164 <HAL_GPIO_Init+0x3b8>)
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	089b      	lsrs	r3, r3, #2
 8003088:	3318      	adds	r3, #24
 800308a:	69fa      	ldr	r2, [r7, #28]
 800308c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003090:	4b34      	ldr	r3, [pc, #208]	@ (8003164 <HAL_GPIO_Init+0x3b8>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	43db      	mvns	r3, r3
 800309a:	69fa      	ldr	r2, [r7, #28]
 800309c:	4013      	ands	r3, r2
 800309e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d003      	beq.n	80030b4 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 80030ac:	69fa      	ldr	r2, [r7, #28]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80030b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003164 <HAL_GPIO_Init+0x3b8>)
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80030ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003164 <HAL_GPIO_Init+0x3b8>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	43db      	mvns	r3, r3
 80030c4:	69fa      	ldr	r2, [r7, #28]
 80030c6:	4013      	ands	r3, r2
 80030c8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d003      	beq.n	80030de <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 80030d6:	69fa      	ldr	r2, [r7, #28]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	4313      	orrs	r3, r2
 80030dc:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80030de:	4a21      	ldr	r2, [pc, #132]	@ (8003164 <HAL_GPIO_Init+0x3b8>)
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80030e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003164 <HAL_GPIO_Init+0x3b8>)
 80030e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030ea:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	43db      	mvns	r3, r3
 80030f0:	69fa      	ldr	r2, [r7, #28]
 80030f2:	4013      	ands	r3, r2
 80030f4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8003102:	69fa      	ldr	r2, [r7, #28]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	4313      	orrs	r3, r2
 8003108:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800310a:	4a16      	ldr	r2, [pc, #88]	@ (8003164 <HAL_GPIO_Init+0x3b8>)
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8003112:	4b14      	ldr	r3, [pc, #80]	@ (8003164 <HAL_GPIO_Init+0x3b8>)
 8003114:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003118:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	43db      	mvns	r3, r3
 800311e:	69fa      	ldr	r2, [r7, #28]
 8003120:	4013      	ands	r3, r2
 8003122:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8003130:	69fa      	ldr	r2, [r7, #28]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	4313      	orrs	r3, r2
 8003136:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8003138:	4a0a      	ldr	r2, [pc, #40]	@ (8003164 <HAL_GPIO_Init+0x3b8>)
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	3301      	adds	r3, #1
 8003144:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	fa22 f303 	lsr.w	r3, r2, r3
 8003150:	2b00      	cmp	r3, #0
 8003152:	f47f ae35 	bne.w	8002dc0 <HAL_GPIO_Init+0x14>
  }
}
 8003156:	bf00      	nop
 8003158:	bf00      	nop
 800315a:	3724      	adds	r7, #36	@ 0x24
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr
 8003164:	46022000 	.word	0x46022000
 8003168:	002f7f7f 	.word	0x002f7f7f

0800316c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	460b      	mov	r3, r1
 8003176:	807b      	strh	r3, [r7, #2]
 8003178:	4613      	mov	r3, r2
 800317a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800317c:	787b      	ldrb	r3, [r7, #1]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d003      	beq.n	800318a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003182:	887a      	ldrh	r2, [r7, #2]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8003188:	e002      	b.n	8003190 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800318a:	887a      	ldrh	r2, [r7, #2]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e08d      	b.n	80032ca <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d106      	bne.n	80031c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7fe fcf8 	bl	8001bb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2224      	movs	r2, #36	@ 0x24
 80031cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0201 	bic.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031ec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031fc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d107      	bne.n	8003216 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003212:	609a      	str	r2, [r3, #8]
 8003214:	e006      	b.n	8003224 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	689a      	ldr	r2, [r3, #8]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003222:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	2b02      	cmp	r3, #2
 800322a:	d108      	bne.n	800323e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800323a:	605a      	str	r2, [r3, #4]
 800323c:	e007      	b.n	800324e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	685a      	ldr	r2, [r3, #4]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800324c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6812      	ldr	r2, [r2, #0]
 8003258:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800325c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003260:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68da      	ldr	r2, [r3, #12]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003270:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	691a      	ldr	r2, [r3, #16]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	430a      	orrs	r2, r1
 800328a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	69d9      	ldr	r1, [r3, #28]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a1a      	ldr	r2, [r3, #32]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	430a      	orrs	r2, r1
 800329a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f042 0201 	orr.w	r2, r2, #1
 80032aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2220      	movs	r2, #32
 80032b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032d2:	b480      	push	{r7}
 80032d4:	b083      	sub	sp, #12
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
 80032da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	2b20      	cmp	r3, #32
 80032e6:	d138      	bne.n	800335a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d101      	bne.n	80032f6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032f2:	2302      	movs	r3, #2
 80032f4:	e032      	b.n	800335c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2224      	movs	r2, #36	@ 0x24
 8003302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0201 	bic.w	r2, r2, #1
 8003314:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003324:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	6819      	ldr	r1, [r3, #0]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	683a      	ldr	r2, [r7, #0]
 8003332:	430a      	orrs	r2, r1
 8003334:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f042 0201 	orr.w	r2, r2, #1
 8003344:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2220      	movs	r2, #32
 800334a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003356:	2300      	movs	r3, #0
 8003358:	e000      	b.n	800335c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800335a:	2302      	movs	r3, #2
  }
}
 800335c:	4618      	mov	r0, r3
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr

08003368 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b20      	cmp	r3, #32
 800337c:	d139      	bne.n	80033f2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003384:	2b01      	cmp	r3, #1
 8003386:	d101      	bne.n	800338c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003388:	2302      	movs	r3, #2
 800338a:	e033      	b.n	80033f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2224      	movs	r2, #36	@ 0x24
 8003398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f022 0201 	bic.w	r2, r2, #1
 80033aa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80033ba:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	021b      	lsls	r3, r3, #8
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f042 0201 	orr.w	r2, r2, #1
 80033dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2220      	movs	r2, #32
 80033e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80033ee:	2300      	movs	r3, #0
 80033f0:	e000      	b.n	80033f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033f2:	2302      	movs	r3, #2
  }
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3714      	adds	r7, #20
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8003400:	b480      	push	{r7}
 8003402:	b085      	sub	sp, #20
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003408:	2300      	movs	r3, #0
 800340a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800340c:	4b0b      	ldr	r3, [pc, #44]	@ (800343c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	2b00      	cmp	r3, #0
 8003416:	d002      	beq.n	800341e <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	73fb      	strb	r3, [r7, #15]
 800341c:	e007      	b.n	800342e <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 800341e:	4b07      	ldr	r3, [pc, #28]	@ (800343c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f023 0204 	bic.w	r2, r3, #4
 8003426:	4905      	ldr	r1, [pc, #20]	@ (800343c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4313      	orrs	r3, r2
 800342c:	600b      	str	r3, [r1, #0]
  }

  return status;
 800342e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003430:	4618      	mov	r0, r3
 8003432:	3714      	adds	r7, #20
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr
 800343c:	40030400 	.word	0x40030400

08003440 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003444:	4b05      	ldr	r3, [pc, #20]	@ (800345c <HAL_ICACHE_Enable+0x1c>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a04      	ldr	r2, [pc, #16]	@ (800345c <HAL_ICACHE_Enable+0x1c>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	40030400 	.word	0x40030400

08003460 <HAL_MDF_Init>:
  *         in the MDF_InitTypeDef structure and initialize the associated handle.
  * @param  hmdf MDF handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_MDF_Init(MDF_HandleTypeDef *hmdf)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003468:	2300      	movs	r3, #0
 800346a:	73fb      	strb	r3, [r7, #15]

  /* Check MDF handle */
  if (hmdf == NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d102      	bne.n	8003478 <HAL_MDF_Init+0x18>
  {
    status = HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	73fb      	strb	r3, [r7, #15]
 8003476:	e141      	b.n	80036fc <HAL_MDF_Init+0x29c>
    assert_param(IS_MDF_ALL_INSTANCE(hmdf->Instance));
    assert_param(IS_MDF_FILTER_BITSTREAM(hmdf->Init.FilterBistream));
    assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.SerialInterface.Activation));

    /* Check that instance has not been already initialized */
    if (a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] != NULL)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4618      	mov	r0, r3
 800347e:	f000 f947 	bl	8003710 <MDF_GetHandleNumberFromInstance>
 8003482:	4603      	mov	r3, r0
 8003484:	4a86      	ldr	r2, [pc, #536]	@ (80036a0 <HAL_MDF_Init+0x240>)
 8003486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d002      	beq.n	8003494 <HAL_MDF_Init+0x34>
    {
      status = HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	73fb      	strb	r3, [r7, #15]
 8003492:	e133      	b.n	80036fc <HAL_MDF_Init+0x29c>
        hmdf->MspInitCallback = HAL_MDF_MspInit;
      }
      hmdf->MspInitCallback(hmdf);
#else /* USE_HAL_MDF_REGISTER_CALLBACKS */
      /* Call MDF MSP init function */
      HAL_MDF_MspInit(hmdf);
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f7fe fb25 	bl	8001ae4 <HAL_MDF_MspInit>
#endif /* USE_HAL_MDF_REGISTER_CALLBACKS */

      /* Configure common parameters only for first MDF or ADF instance */
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 800349a:	4b82      	ldr	r3, [pc, #520]	@ (80036a4 <HAL_MDF_Init+0x244>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d11d      	bne.n	80034de <HAL_MDF_Init+0x7e>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a80      	ldr	r2, [pc, #512]	@ (80036a8 <HAL_MDF_Init+0x248>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d023      	beq.n	80034f4 <HAL_MDF_Init+0x94>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a7e      	ldr	r2, [pc, #504]	@ (80036ac <HAL_MDF_Init+0x24c>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d01e      	beq.n	80034f4 <HAL_MDF_Init+0x94>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a7d      	ldr	r2, [pc, #500]	@ (80036b0 <HAL_MDF_Init+0x250>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d019      	beq.n	80034f4 <HAL_MDF_Init+0x94>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a7b      	ldr	r2, [pc, #492]	@ (80036b4 <HAL_MDF_Init+0x254>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d014      	beq.n	80034f4 <HAL_MDF_Init+0x94>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a7a      	ldr	r2, [pc, #488]	@ (80036b8 <HAL_MDF_Init+0x258>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d00f      	beq.n	80034f4 <HAL_MDF_Init+0x94>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a78      	ldr	r2, [pc, #480]	@ (80036bc <HAL_MDF_Init+0x25c>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d00a      	beq.n	80034f4 <HAL_MDF_Init+0x94>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 80034de:	4b78      	ldr	r3, [pc, #480]	@ (80036c0 <HAL_MDF_Init+0x260>)
 80034e0:	681b      	ldr	r3, [r3, #0]
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f040 8090 	bne.w	8003608 <HAL_MDF_Init+0x1a8>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a75      	ldr	r2, [pc, #468]	@ (80036c4 <HAL_MDF_Init+0x264>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	f040 808a 	bne.w	8003608 <HAL_MDF_Init+0x1a8>
      {
        MDF_TypeDef *mdfBase;
        /* Get MDF base according instance */
        mdfBase = (IS_ADF_INSTANCE(hmdf->Instance)) ? ADF1 : MDF1;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a72      	ldr	r2, [pc, #456]	@ (80036c4 <HAL_MDF_Init+0x264>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d101      	bne.n	8003502 <HAL_MDF_Init+0xa2>
 80034fe:	4b72      	ldr	r3, [pc, #456]	@ (80036c8 <HAL_MDF_Init+0x268>)
 8003500:	e000      	b.n	8003504 <HAL_MDF_Init+0xa4>
 8003502:	4b72      	ldr	r3, [pc, #456]	@ (80036cc <HAL_MDF_Init+0x26c>)
 8003504:	60bb      	str	r3, [r7, #8]

        /* Check clock generator status */
        if ((mdfBase->CKGCR & MDF_CKGCR_CCKACTIVE) != 0U)
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	da02      	bge.n	8003514 <HAL_MDF_Init+0xb4>
        {
          status = HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	73fb      	strb	r3, [r7, #15]
 8003512:	e079      	b.n	8003608 <HAL_MDF_Init+0x1a8>
        }
        else
        {
          /* Configure number of interleaved filters for MDF instance */
          if (IS_MDF_INSTANCE(hmdf->Instance))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a63      	ldr	r2, [pc, #396]	@ (80036a8 <HAL_MDF_Init+0x248>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d018      	beq.n	8003550 <HAL_MDF_Init+0xf0>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a62      	ldr	r2, [pc, #392]	@ (80036ac <HAL_MDF_Init+0x24c>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d013      	beq.n	8003550 <HAL_MDF_Init+0xf0>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a60      	ldr	r2, [pc, #384]	@ (80036b0 <HAL_MDF_Init+0x250>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d00e      	beq.n	8003550 <HAL_MDF_Init+0xf0>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a5f      	ldr	r2, [pc, #380]	@ (80036b4 <HAL_MDF_Init+0x254>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d009      	beq.n	8003550 <HAL_MDF_Init+0xf0>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a5d      	ldr	r2, [pc, #372]	@ (80036b8 <HAL_MDF_Init+0x258>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d004      	beq.n	8003550 <HAL_MDF_Init+0xf0>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a5c      	ldr	r2, [pc, #368]	@ (80036bc <HAL_MDF_Init+0x25c>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d10d      	bne.n	800356c <HAL_MDF_Init+0x10c>
          {
            assert_param(IS_MDF_INTERLEAVED_FILTERS(hmdf->Init.CommonParam.InterleavedFilters));
            mdfBase->GCR &= ~(MDF_GCR_ILVNB);
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	601a      	str	r2, [r3, #0]
            mdfBase->GCR |= (hmdf->Init.CommonParam.InterleavedFilters << MDF_GCR_ILVNB_Pos);
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	011b      	lsls	r3, r3, #4
 8003566:	431a      	orrs	r2, r3
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	601a      	str	r2, [r3, #0]

          /* Configure processing clock divider, output clock divider,
             output clock pins and output clock generation trigger */
          assert_param(IS_MDF_PROC_CLOCK_DIVIDER(hmdf->Init.CommonParam.ProcClockDivider));
          assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Activation));
          mdfBase->CKGCR = 0U;
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	2200      	movs	r2, #0
 8003570:	605a      	str	r2, [r3, #4]
          mdfBase->CKGCR |= ((hmdf->Init.CommonParam.ProcClockDivider - 1U) << MDF_CKGCR_PROCDIV_Pos);
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	3b01      	subs	r3, #1
 800357c:	061b      	lsls	r3, r3, #24
 800357e:	431a      	orrs	r2, r3
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	605a      	str	r2, [r3, #4]
          if (hmdf->Init.CommonParam.OutputClock.Activation == ENABLE)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	7b1b      	ldrb	r3, [r3, #12]
 8003588:	2b01      	cmp	r3, #1
 800358a:	d137      	bne.n	80035fc <HAL_MDF_Init+0x19c>
          {
            assert_param(IS_MDF_OUTPUT_CLOCK_PINS(hmdf->Init.CommonParam.OutputClock.Pins));
            assert_param(IS_MDF_OUTPUT_CLOCK_DIVIDER(hmdf->Init.CommonParam.OutputClock.Divider));
            assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Trigger.Activation));
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	3b01      	subs	r3, #1
 8003596:	0419      	lsls	r1, r3, #16
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	691b      	ldr	r3, [r3, #16]
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 800359c:	4319      	orrs	r1, r3
                               (hmdf->Init.CommonParam.OutputClock.Pins >> 4U));
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	091b      	lsrs	r3, r3, #4
                               hmdf->Init.CommonParam.OutputClock.Pins |
 80035a4:	430b      	orrs	r3, r1
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 80035a6:	431a      	orrs	r2, r3
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	605a      	str	r2, [r3, #4]
            if (hmdf->Init.CommonParam.OutputClock.Trigger.Activation == ENABLE)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	7e1b      	ldrb	r3, [r3, #24]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d123      	bne.n	80035fc <HAL_MDF_Init+0x19c>
            {
              if (IS_MDF_INSTANCE(hmdf->Instance))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a3b      	ldr	r2, [pc, #236]	@ (80036a8 <HAL_MDF_Init+0x248>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d012      	beq.n	80035e4 <HAL_MDF_Init+0x184>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a3a      	ldr	r2, [pc, #232]	@ (80036ac <HAL_MDF_Init+0x24c>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d00d      	beq.n	80035e4 <HAL_MDF_Init+0x184>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a38      	ldr	r2, [pc, #224]	@ (80036b0 <HAL_MDF_Init+0x250>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d008      	beq.n	80035e4 <HAL_MDF_Init+0x184>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a37      	ldr	r2, [pc, #220]	@ (80036b4 <HAL_MDF_Init+0x254>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d003      	beq.n	80035e4 <HAL_MDF_Init+0x184>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a35      	ldr	r2, [pc, #212]	@ (80036b8 <HAL_MDF_Init+0x258>)
 80035e2:	4293      	cmp	r3, r2
              else /* ADF instance */
              {
                assert_param(IS_ADF_OUTPUT_CLOCK_TRIGGER_SOURCE(hmdf->Init.CommonParam.OutputClock.Trigger.Source));
              }
              assert_param(IS_MDF_OUTPUT_CLOCK_TRIGGER_EDGE(hmdf->Init.CommonParam.OutputClock.Trigger.Edge));
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	69d9      	ldr	r1, [r3, #28]
                                 hmdf->Init.CommonParam.OutputClock.Trigger.Edge |
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a1b      	ldr	r3, [r3, #32]
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 80035f0:	430b      	orrs	r3, r1
 80035f2:	4313      	orrs	r3, r2
 80035f4:	f043 0210 	orr.w	r2, r3, #16
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	605a      	str	r2, [r3, #4]
                                 MDF_CKGCR_CKGMOD);
            }
          }

          /* Activate clock generator */
          mdfBase->CKGCR |= MDF_CKGCR_CKDEN;
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f043 0201 	orr.w	r2, r3, #1
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	605a      	str	r2, [r3, #4]
        }
      }

      /* Configure serial interface */
      if ((status == HAL_OK) && (hmdf->Init.SerialInterface.Activation == ENABLE))
 8003608:	7bfb      	ldrb	r3, [r7, #15]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d128      	bne.n	8003660 <HAL_MDF_Init+0x200>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003614:	2b01      	cmp	r3, #1
 8003616:	d123      	bne.n	8003660 <HAL_MDF_Init+0x200>
      {
        /* Check serial interface status */
        if ((hmdf->Instance->SITFCR & MDF_SITFCR_SITFACTIVE) != 0U)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2b00      	cmp	r3, #0
 8003620:	da02      	bge.n	8003628 <HAL_MDF_Init+0x1c8>
        {
          status = HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	73fb      	strb	r3, [r7, #15]
 8003626:	e01b      	b.n	8003660 <HAL_MDF_Init+0x200>
        {
          /* Configure mode, clock source and threshold */
          assert_param(IS_MDF_SITF_MODE(hmdf->Init.SerialInterface.Mode));
          assert_param(IS_MDF_SITF_CLOCK_SOURCE(hmdf->Init.SerialInterface.ClockSource));
          assert_param(IS_MDF_SITF_THRESHOLD(hmdf->Init.SerialInterface.Threshold));
          hmdf->Instance->SITFCR = 0U;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6819      	ldr	r1, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363a:	021a      	lsls	r2, r3, #8
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8003640:	431a      	orrs	r2, r3
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003646:	431a      	orrs	r2, r3
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	430a      	orrs	r2, r1
 800364e:	601a      	str	r2, [r3, #0]

          /* Activate serial interface */
          hmdf->Instance->SITFCR |= MDF_SITFCR_SITFEN;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f042 0201 	orr.w	r2, r2, #1
 800365e:	601a      	str	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8003660:	7bfb      	ldrb	r3, [r7, #15]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d14a      	bne.n	80036fc <HAL_MDF_Init+0x29c>
      {
        /* Configure filter bitstream */
        hmdf->Instance->BSMXCR &= ~(MDF_BSMXCR_BSSEL);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	685a      	ldr	r2, [r3, #4]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 021f 	bic.w	r2, r2, #31
 8003674:	605a      	str	r2, [r3, #4]
        hmdf->Instance->BSMXCR |= hmdf->Init.FilterBistream;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6859      	ldr	r1, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	430a      	orrs	r2, r1
 8003686:	605a      	str	r2, [r3, #4]

        /* Update instance counter and table */
        if (IS_ADF_INSTANCE(hmdf->Instance))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a0d      	ldr	r2, [pc, #52]	@ (80036c4 <HAL_MDF_Init+0x264>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d11e      	bne.n	80036d0 <HAL_MDF_Init+0x270>
        {
          v_adf1InstanceCounter++;
 8003692:	4b0b      	ldr	r3, [pc, #44]	@ (80036c0 <HAL_MDF_Init+0x260>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3301      	adds	r3, #1
 8003698:	4a09      	ldr	r2, [pc, #36]	@ (80036c0 <HAL_MDF_Init+0x260>)
 800369a:	6013      	str	r3, [r2, #0]
 800369c:	e01d      	b.n	80036da <HAL_MDF_Init+0x27a>
 800369e:	bf00      	nop
 80036a0:	20000ab8 	.word	0x20000ab8
 80036a4:	20000ab0 	.word	0x20000ab0
 80036a8:	40025080 	.word	0x40025080
 80036ac:	40025100 	.word	0x40025100
 80036b0:	40025180 	.word	0x40025180
 80036b4:	40025200 	.word	0x40025200
 80036b8:	40025280 	.word	0x40025280
 80036bc:	40025300 	.word	0x40025300
 80036c0:	20000ab4 	.word	0x20000ab4
 80036c4:	46024080 	.word	0x46024080
 80036c8:	46024000 	.word	0x46024000
 80036cc:	40025000 	.word	0x40025000
        }
        else /* MDF instance */
        {
          v_mdf1InstanceCounter++;
 80036d0:	4b0d      	ldr	r3, [pc, #52]	@ (8003708 <HAL_MDF_Init+0x2a8>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	3301      	adds	r3, #1
 80036d6:	4a0c      	ldr	r2, [pc, #48]	@ (8003708 <HAL_MDF_Init+0x2a8>)
 80036d8:	6013      	str	r3, [r2, #0]
        }
        a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] = hmdf;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4618      	mov	r0, r3
 80036e0:	f000 f816 	bl	8003710 <MDF_GetHandleNumberFromInstance>
 80036e4:	4602      	mov	r2, r0
 80036e6:	4909      	ldr	r1, [pc, #36]	@ (800370c <HAL_MDF_Init+0x2ac>)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

        /* Update error code and state */
        hmdf->ErrorCode = MDF_ERROR_NONE;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	641a      	str	r2, [r3, #64]	@ 0x40
        hmdf->State     = HAL_MDF_STATE_READY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      }
    }
  }

  /* Return function status */
  return status;
 80036fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3710      	adds	r7, #16
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	20000ab0 	.word	0x20000ab0
 800370c:	20000ab8 	.word	0x20000ab8

08003710 <MDF_GetHandleNumberFromInstance>:
  * @brief  This function allows to get the handle number from instance.
  * @param  pInstance MDF instance.
  * @retval Instance number.
  */
static uint32_t MDF_GetHandleNumberFromInstance(const MDF_Filter_TypeDef *const pInstance)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t handle_number;

  /* Get handle number from instance */
  if (pInstance == MDF1_Filter0)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a19      	ldr	r2, [pc, #100]	@ (8003780 <MDF_GetHandleNumberFromInstance+0x70>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d102      	bne.n	8003726 <MDF_GetHandleNumberFromInstance+0x16>
  {
    handle_number = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	60fb      	str	r3, [r7, #12]
 8003724:	e024      	b.n	8003770 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter1)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a16      	ldr	r2, [pc, #88]	@ (8003784 <MDF_GetHandleNumberFromInstance+0x74>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d102      	bne.n	8003734 <MDF_GetHandleNumberFromInstance+0x24>
  {
    handle_number = 1U;
 800372e:	2301      	movs	r3, #1
 8003730:	60fb      	str	r3, [r7, #12]
 8003732:	e01d      	b.n	8003770 <MDF_GetHandleNumberFromInstance+0x60>
  }
#if !defined(STM32U535xx) && !defined(STM32U545xx)
  else if (pInstance == MDF1_Filter2)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a14      	ldr	r2, [pc, #80]	@ (8003788 <MDF_GetHandleNumberFromInstance+0x78>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d102      	bne.n	8003742 <MDF_GetHandleNumberFromInstance+0x32>
  {
    handle_number = 2U;
 800373c:	2302      	movs	r3, #2
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	e016      	b.n	8003770 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter3)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a11      	ldr	r2, [pc, #68]	@ (800378c <MDF_GetHandleNumberFromInstance+0x7c>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d102      	bne.n	8003750 <MDF_GetHandleNumberFromInstance+0x40>
  {
    handle_number = 3U;
 800374a:	2303      	movs	r3, #3
 800374c:	60fb      	str	r3, [r7, #12]
 800374e:	e00f      	b.n	8003770 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter4)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	4a0f      	ldr	r2, [pc, #60]	@ (8003790 <MDF_GetHandleNumberFromInstance+0x80>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d102      	bne.n	800375e <MDF_GetHandleNumberFromInstance+0x4e>
  {
    handle_number = 4U;
 8003758:	2304      	movs	r3, #4
 800375a:	60fb      	str	r3, [r7, #12]
 800375c:	e008      	b.n	8003770 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter5)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a0c      	ldr	r2, [pc, #48]	@ (8003794 <MDF_GetHandleNumberFromInstance+0x84>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d102      	bne.n	800376c <MDF_GetHandleNumberFromInstance+0x5c>
  {
    handle_number = 5U;
 8003766:	2305      	movs	r3, #5
 8003768:	60fb      	str	r3, [r7, #12]
 800376a:	e001      	b.n	8003770 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else /* ADF1_Filter0 */
  {
    handle_number = 6U;
 800376c:	2306      	movs	r3, #6
 800376e:	60fb      	str	r3, [r7, #12]
  {
    handle_number = 2U;
  }
#endif /* !defined(STM32U535xx) && !defined(STM32U545xx) */

  return handle_number;
 8003770:	68fb      	ldr	r3, [r7, #12]
}
 8003772:	4618      	mov	r0, r3
 8003774:	3714      	adds	r7, #20
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	40025080 	.word	0x40025080
 8003784:	40025100 	.word	0x40025100
 8003788:	40025180 	.word	0x40025180
 800378c:	40025200 	.word	0x40025200
 8003790:	40025280 	.word	0x40025280
 8003794:	40025300 	.word	0x40025300

08003798 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f043 0201 	orr.w	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	601a      	str	r2, [r3, #0]
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af02      	add	r7, sp, #8
 80037be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037c0:	2300      	movs	r3, #0
 80037c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80037c4:	f7ff f8de 	bl	8002984 <HAL_GetTick>
 80037c8:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d102      	bne.n	80037d6 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	73fb      	strb	r3, [r7, #15]
 80037d4:	e0a5      	b.n	8003922 <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f040 809e 	bne.w	8003922 <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f7fe fa4e 	bl	8001c88 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80037ec:	f241 3188 	movw	r1, #5000	@ 0x1388
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f000 f912 	bl	8003a1a <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689a      	ldr	r2, [r3, #8]
 80037fc:	4b4b      	ldr	r3, [pc, #300]	@ (800392c <HAL_OSPI_Init+0x174>)
 80037fe:	4013      	ands	r3, r2
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	68d1      	ldr	r1, [r2, #12]
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	6912      	ldr	r2, [r2, #16]
 8003808:	3a01      	subs	r2, #1
 800380a:	0412      	lsls	r2, r2, #16
 800380c:	4311      	orrs	r1, r2
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	6952      	ldr	r2, [r2, #20]
 8003812:	3a01      	subs	r2, #1
 8003814:	0212      	lsls	r2, r2, #8
 8003816:	4311      	orrs	r1, r2
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800381c:	4311      	orrs	r1, r2
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	69d2      	ldr	r2, [r2, #28]
 8003822:	4311      	orrs	r1, r2
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6812      	ldr	r2, [r2, #0]
 8003828:	430b      	orrs	r3, r1
 800382a:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a1a      	ldr	r2, [r3, #32]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003846:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	430a      	orrs	r2, r1
 8003852:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800385c:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	3b01      	subs	r3, #1
 800386e:	021a      	lsls	r2, r3, #8
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	430a      	orrs	r2, r1
 8003876:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	2200      	movs	r2, #0
 8003882:	2120      	movs	r1, #32
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f000 fdcd 	bl	8004424 <OSPI_WaitFlagStateUntilTimeout>
 800388a:	4603      	mov	r3, r0
 800388c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800388e:	7bfb      	ldrb	r3, [r7, #15]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d146      	bne.n	8003922 <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a2:	1e5a      	subs	r2, r3, #1
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689a      	ldr	r2, [r3, #8]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	430a      	orrs	r2, r1
 80038c0:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80038ca:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	430a      	orrs	r2, r1
 80038de:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f042 0201 	orr.w	r2, r2, #1
 80038f0:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d107      	bne.n	800390a <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f042 0202 	orr.w	r2, r2, #2
 8003908:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003912:	d103      	bne.n	800391c <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	651a      	str	r2, [r3, #80]	@ 0x50
 800391a:	e002      	b.n	8003922 <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2202      	movs	r2, #2
 8003920:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8003922:	7bfb      	ldrb	r3, [r7, #15]
}
 8003924:	4618      	mov	r0, r3
 8003926:	3710      	adds	r7, #16
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	f8e0c0f4 	.word	0xf8e0c0f4

08003930 <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b088      	sub	sp, #32
 8003934:	af02      	add	r7, sp, #8
 8003936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003938:	2300      	movs	r3, #0
 800393a:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800393c:	f7ff f822 	bl	8002984 <HAL_GetTick>
 8003940:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003946:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f003 0308 	and.w	r3, r3, #8
 800394e:	2b00      	cmp	r3, #0
 8003950:	d104      	bne.n	800395c <HAL_OSPI_Abort+0x2c>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f003 0304 	and.w	r3, r3, #4
 8003958:	2b00      	cmp	r3, #0
 800395a:	d052      	beq.n	8003a02 <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0304 	and.w	r3, r3, #4
 8003966:	2b00      	cmp	r3, #0
 8003968:	d014      	beq.n	8003994 <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0204 	bic.w	r2, r2, #4
 8003978:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff f998 	bl	8002cb4 <HAL_DMA_Abort>
 8003984:	4603      	mov	r3, r0
 8003986:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
 8003988:	7dfb      	ldrb	r3, [r7, #23]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d002      	beq.n	8003994 <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2204      	movs	r2, #4
 8003992:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	f003 0320 	and.w	r3, r3, #32
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d02b      	beq.n	80039fa <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f042 0202 	orr.w	r2, r2, #2
 80039b0:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b6:	9300      	str	r3, [sp, #0]
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	2201      	movs	r2, #1
 80039bc:	2102      	movs	r1, #2
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 fd30 	bl	8004424 <OSPI_WaitFlagStateUntilTimeout>
 80039c4:	4603      	mov	r3, r0
 80039c6:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80039c8:	7dfb      	ldrb	r3, [r7, #23]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d11f      	bne.n	8003a0e <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2202      	movs	r2, #2
 80039d4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039da:	9300      	str	r3, [sp, #0]
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	2200      	movs	r2, #0
 80039e0:	2120      	movs	r1, #32
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f000 fd1e 	bl	8004424 <OSPI_WaitFlagStateUntilTimeout>
 80039e8:	4603      	mov	r3, r0
 80039ea:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 80039ec:	7dfb      	ldrb	r3, [r7, #23]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10d      	bne.n	8003a0e <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2202      	movs	r2, #2
 80039f6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 80039f8:	e009      	b.n	8003a0e <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2202      	movs	r2, #2
 80039fe:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003a00:	e005      	b.n	8003a0e <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2210      	movs	r2, #16
 8003a0a:	655a      	str	r2, [r3, #84]	@ 0x54
 8003a0c:	e000      	b.n	8003a10 <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003a0e:	bf00      	nop
  }

  /* Return function status */
  return status;
 8003a10:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3718      	adds	r7, #24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b083      	sub	sp, #12
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
 8003a22:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	683a      	ldr	r2, [r7, #0]
 8003a28:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b094      	sub	sp, #80	@ 0x50
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a44:	2300      	movs	r3, #0
 8003a46:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a9d      	ldr	r2, [pc, #628]	@ (8003ccc <HAL_OSPIM_Config+0x294>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d105      	bne.n	8003a66 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8003a64:	e004      	b.n	8003a70 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8003a66:	2301      	movs	r3, #1
 8003a68:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003a70:	2300      	movs	r3, #0
 8003a72:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8003a76:	e01d      	b.n	8003ab4 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8003a78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	b2d8      	uxtb	r0, r3
 8003a80:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8003a84:	f107 0114 	add.w	r1, r7, #20
 8003a88:	4613      	mov	r3, r2
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	4413      	add	r3, r2
 8003a8e:	00db      	lsls	r3, r3, #3
 8003a90:	440b      	add	r3, r1
 8003a92:	4619      	mov	r1, r3
 8003a94:	f000 fd06 	bl	80044a4 <OSPIM_GetConfig>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d005      	beq.n	8003aaa <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2208      	movs	r2, #8
 8003aa8:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003aaa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003aae:	3301      	adds	r3, #1
 8003ab0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8003ab4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d9dd      	bls.n	8003a78 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 8003abc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f040 84a2 	bne.w	800440a <HAL_OSPIM_Config+0x9d2>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8003ac6:	4b81      	ldr	r3, [pc, #516]	@ (8003ccc <HAL_OSPIM_Config+0x294>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00b      	beq.n	8003aea <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8003ad2:	4b7e      	ldr	r3, [pc, #504]	@ (8003ccc <HAL_OSPIM_Config+0x294>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a7d      	ldr	r2, [pc, #500]	@ (8003ccc <HAL_OSPIM_Config+0x294>)
 8003ad8:	f023 0301 	bic.w	r3, r3, #1
 8003adc:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8003ade:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003ae2:	f043 0301 	orr.w	r3, r3, #1
 8003ae6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8003aea:	4b79      	ldr	r3, [pc, #484]	@ (8003cd0 <HAL_OSPIM_Config+0x298>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00b      	beq.n	8003b0e <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8003af6:	4b76      	ldr	r3, [pc, #472]	@ (8003cd0 <HAL_OSPIM_Config+0x298>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a75      	ldr	r2, [pc, #468]	@ (8003cd0 <HAL_OSPIM_Config+0x298>)
 8003afc:	f023 0301 	bic.w	r3, r3, #1
 8003b00:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8003b02:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003b06:	f043 0302 	orr.w	r3, r3, #2
 8003b0a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8003b0e:	4971      	ldr	r1, [pc, #452]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003b10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b12:	4613      	mov	r3, r2
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	4413      	add	r3, r2
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	3350      	adds	r3, #80	@ 0x50
 8003b1c:	443b      	add	r3, r7
 8003b1e:	3b34      	subs	r3, #52	@ 0x34
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	3b01      	subs	r3, #1
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	440b      	add	r3, r1
 8003b28:	6859      	ldr	r1, [r3, #4]
 8003b2a:	486a      	ldr	r0, [pc, #424]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003b2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b2e:	4613      	mov	r3, r2
 8003b30:	005b      	lsls	r3, r3, #1
 8003b32:	4413      	add	r3, r2
 8003b34:	00db      	lsls	r3, r3, #3
 8003b36:	3350      	adds	r3, #80	@ 0x50
 8003b38:	443b      	add	r3, r7
 8003b3a:	3b34      	subs	r3, #52	@ 0x34
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	4403      	add	r3, r0
 8003b48:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8003b4a:	4b62      	ldr	r3, [pc, #392]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	f000 80c0 	beq.w	8003cd8 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8003b58:	4b5e      	ldr	r3, [pc, #376]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a5d      	ldr	r2, [pc, #372]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003b5e:	f023 0301 	bic.w	r3, r3, #1
 8003b62:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8003b64:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	f040 8162 	bne.w	8003e32 <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 8003b6e:	4959      	ldr	r1, [pc, #356]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003b70:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003b74:	4613      	mov	r3, r2
 8003b76:	005b      	lsls	r3, r3, #1
 8003b78:	4413      	add	r3, r2
 8003b7a:	00db      	lsls	r3, r3, #3
 8003b7c:	3350      	adds	r3, #80	@ 0x50
 8003b7e:	443b      	add	r3, r7
 8003b80:	3b3c      	subs	r3, #60	@ 0x3c
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	3b01      	subs	r3, #1
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	440b      	add	r3, r1
 8003b8a:	6859      	ldr	r1, [r3, #4]
 8003b8c:	4851      	ldr	r0, [pc, #324]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003b8e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003b92:	4613      	mov	r3, r2
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	4413      	add	r3, r2
 8003b98:	00db      	lsls	r3, r3, #3
 8003b9a:	3350      	adds	r3, #80	@ 0x50
 8003b9c:	443b      	add	r3, r7
 8003b9e:	3b3c      	subs	r3, #60	@ 0x3c
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	f041 0202 	orr.w	r2, r1, #2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4403      	add	r3, r0
 8003bac:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8003bae:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	005b      	lsls	r3, r3, #1
 8003bb6:	4413      	add	r3, r2
 8003bb8:	00db      	lsls	r3, r3, #3
 8003bba:	3350      	adds	r3, #80	@ 0x50
 8003bbc:	443b      	add	r3, r7
 8003bbe:	3b38      	subs	r3, #56	@ 0x38
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d01f      	beq.n	8003c06 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 8003bc6:	4943      	ldr	r1, [pc, #268]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003bc8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003bcc:	4613      	mov	r3, r2
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	4413      	add	r3, r2
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	3350      	adds	r3, #80	@ 0x50
 8003bd6:	443b      	add	r3, r7
 8003bd8:	3b38      	subs	r3, #56	@ 0x38
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	440b      	add	r3, r1
 8003be2:	6859      	ldr	r1, [r3, #4]
 8003be4:	483b      	ldr	r0, [pc, #236]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003be6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003bea:	4613      	mov	r3, r2
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	4413      	add	r3, r2
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	3350      	adds	r3, #80	@ 0x50
 8003bf4:	443b      	add	r3, r7
 8003bf6:	3b38      	subs	r3, #56	@ 0x38
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	f041 0220 	orr.w	r2, r1, #32
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	4403      	add	r3, r0
 8003c04:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003c06:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	4413      	add	r3, r2
 8003c10:	00db      	lsls	r3, r3, #3
 8003c12:	3350      	adds	r3, #80	@ 0x50
 8003c14:	443b      	add	r3, r7
 8003c16:	3b30      	subs	r3, #48	@ 0x30
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d023      	beq.n	8003c66 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8003c1e:	492d      	ldr	r1, [pc, #180]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003c20:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003c24:	4613      	mov	r3, r2
 8003c26:	005b      	lsls	r3, r3, #1
 8003c28:	4413      	add	r3, r2
 8003c2a:	00db      	lsls	r3, r3, #3
 8003c2c:	3350      	adds	r3, #80	@ 0x50
 8003c2e:	443b      	add	r3, r7
 8003c30:	3b30      	subs	r3, #48	@ 0x30
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	3b01      	subs	r3, #1
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	440b      	add	r3, r1
 8003c3e:	6859      	ldr	r1, [r3, #4]
 8003c40:	4824      	ldr	r0, [pc, #144]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003c42:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003c46:	4613      	mov	r3, r2
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	4413      	add	r3, r2
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	3350      	adds	r3, #80	@ 0x50
 8003c50:	443b      	add	r3, r7
 8003c52:	3b30      	subs	r3, #48	@ 0x30
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	3b01      	subs	r3, #1
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	4403      	add	r3, r0
 8003c64:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003c66:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	4413      	add	r3, r2
 8003c70:	00db      	lsls	r3, r3, #3
 8003c72:	3350      	adds	r3, #80	@ 0x50
 8003c74:	443b      	add	r3, r7
 8003c76:	3b2c      	subs	r3, #44	@ 0x2c
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f000 80d9 	beq.w	8003e32 <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8003c80:	4914      	ldr	r1, [pc, #80]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003c82:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003c86:	4613      	mov	r3, r2
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	4413      	add	r3, r2
 8003c8c:	00db      	lsls	r3, r3, #3
 8003c8e:	3350      	adds	r3, #80	@ 0x50
 8003c90:	443b      	add	r3, r7
 8003c92:	3b2c      	subs	r3, #44	@ 0x2c
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	3b01      	subs	r3, #1
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	440b      	add	r3, r1
 8003ca0:	6859      	ldr	r1, [r3, #4]
 8003ca2:	480c      	ldr	r0, [pc, #48]	@ (8003cd4 <HAL_OSPIM_Config+0x29c>)
 8003ca4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003ca8:	4613      	mov	r3, r2
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	4413      	add	r3, r2
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	3350      	adds	r3, #80	@ 0x50
 8003cb2:	443b      	add	r3, r7
 8003cb4:	3b2c      	subs	r3, #44	@ 0x2c
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	4403      	add	r3, r0
 8003cc6:	605a      	str	r2, [r3, #4]
 8003cc8:	e0b3      	b.n	8003e32 <HAL_OSPIM_Config+0x3fa>
 8003cca:	bf00      	nop
 8003ccc:	420d1400 	.word	0x420d1400
 8003cd0:	420d2400 	.word	0x420d2400
 8003cd4:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 8003cd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003cda:	4613      	mov	r3, r2
 8003cdc:	005b      	lsls	r3, r3, #1
 8003cde:	4413      	add	r3, r2
 8003ce0:	00db      	lsls	r3, r3, #3
 8003ce2:	3350      	adds	r3, #80	@ 0x50
 8003ce4:	443b      	add	r3, r7
 8003ce6:	3b3c      	subs	r3, #60	@ 0x3c
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f000 80a1 	beq.w	8003e32 <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8003cf0:	4995      	ldr	r1, [pc, #596]	@ (8003f48 <HAL_OSPIM_Config+0x510>)
 8003cf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	005b      	lsls	r3, r3, #1
 8003cf8:	4413      	add	r3, r2
 8003cfa:	00db      	lsls	r3, r3, #3
 8003cfc:	3350      	adds	r3, #80	@ 0x50
 8003cfe:	443b      	add	r3, r7
 8003d00:	3b3c      	subs	r3, #60	@ 0x3c
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	3b01      	subs	r3, #1
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	440b      	add	r3, r1
 8003d0a:	6859      	ldr	r1, [r3, #4]
 8003d0c:	488e      	ldr	r0, [pc, #568]	@ (8003f48 <HAL_OSPIM_Config+0x510>)
 8003d0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d10:	4613      	mov	r3, r2
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	4413      	add	r3, r2
 8003d16:	00db      	lsls	r3, r3, #3
 8003d18:	3350      	adds	r3, #80	@ 0x50
 8003d1a:	443b      	add	r3, r7
 8003d1c:	3b3c      	subs	r3, #60	@ 0x3c
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	3b01      	subs	r3, #1
 8003d22:	f021 0201 	bic.w	r2, r1, #1
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	4403      	add	r3, r0
 8003d2a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8003d2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d2e:	4613      	mov	r3, r2
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	4413      	add	r3, r2
 8003d34:	00db      	lsls	r3, r3, #3
 8003d36:	3350      	adds	r3, #80	@ 0x50
 8003d38:	443b      	add	r3, r7
 8003d3a:	3b38      	subs	r3, #56	@ 0x38
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d01d      	beq.n	8003d7e <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8003d42:	4981      	ldr	r1, [pc, #516]	@ (8003f48 <HAL_OSPIM_Config+0x510>)
 8003d44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d46:	4613      	mov	r3, r2
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	4413      	add	r3, r2
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	3350      	adds	r3, #80	@ 0x50
 8003d50:	443b      	add	r3, r7
 8003d52:	3b38      	subs	r3, #56	@ 0x38
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	3b01      	subs	r3, #1
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	440b      	add	r3, r1
 8003d5c:	6859      	ldr	r1, [r3, #4]
 8003d5e:	487a      	ldr	r0, [pc, #488]	@ (8003f48 <HAL_OSPIM_Config+0x510>)
 8003d60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d62:	4613      	mov	r3, r2
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	4413      	add	r3, r2
 8003d68:	00db      	lsls	r3, r3, #3
 8003d6a:	3350      	adds	r3, #80	@ 0x50
 8003d6c:	443b      	add	r3, r7
 8003d6e:	3b38      	subs	r3, #56	@ 0x38
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	3b01      	subs	r3, #1
 8003d74:	f021 0210 	bic.w	r2, r1, #16
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4403      	add	r3, r0
 8003d7c:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003d7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d80:	4613      	mov	r3, r2
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	4413      	add	r3, r2
 8003d86:	00db      	lsls	r3, r3, #3
 8003d88:	3350      	adds	r3, #80	@ 0x50
 8003d8a:	443b      	add	r3, r7
 8003d8c:	3b30      	subs	r3, #48	@ 0x30
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d021      	beq.n	8003dd8 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8003d94:	496c      	ldr	r1, [pc, #432]	@ (8003f48 <HAL_OSPIM_Config+0x510>)
 8003d96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d98:	4613      	mov	r3, r2
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	4413      	add	r3, r2
 8003d9e:	00db      	lsls	r3, r3, #3
 8003da0:	3350      	adds	r3, #80	@ 0x50
 8003da2:	443b      	add	r3, r7
 8003da4:	3b30      	subs	r3, #48	@ 0x30
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	3b01      	subs	r3, #1
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	440b      	add	r3, r1
 8003db2:	6859      	ldr	r1, [r3, #4]
 8003db4:	4864      	ldr	r0, [pc, #400]	@ (8003f48 <HAL_OSPIM_Config+0x510>)
 8003db6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003db8:	4613      	mov	r3, r2
 8003dba:	005b      	lsls	r3, r3, #1
 8003dbc:	4413      	add	r3, r2
 8003dbe:	00db      	lsls	r3, r3, #3
 8003dc0:	3350      	adds	r3, #80	@ 0x50
 8003dc2:	443b      	add	r3, r7
 8003dc4:	3b30      	subs	r3, #48	@ 0x30
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	4403      	add	r3, r0
 8003dd6:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003dd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003dda:	4613      	mov	r3, r2
 8003ddc:	005b      	lsls	r3, r3, #1
 8003dde:	4413      	add	r3, r2
 8003de0:	00db      	lsls	r3, r3, #3
 8003de2:	3350      	adds	r3, #80	@ 0x50
 8003de4:	443b      	add	r3, r7
 8003de6:	3b2c      	subs	r3, #44	@ 0x2c
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d021      	beq.n	8003e32 <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8003dee:	4956      	ldr	r1, [pc, #344]	@ (8003f48 <HAL_OSPIM_Config+0x510>)
 8003df0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003df2:	4613      	mov	r3, r2
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	4413      	add	r3, r2
 8003df8:	00db      	lsls	r3, r3, #3
 8003dfa:	3350      	adds	r3, #80	@ 0x50
 8003dfc:	443b      	add	r3, r7
 8003dfe:	3b2c      	subs	r3, #44	@ 0x2c
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	3b01      	subs	r3, #1
 8003e04:	f003 0301 	and.w	r3, r3, #1
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	440b      	add	r3, r1
 8003e0c:	6859      	ldr	r1, [r3, #4]
 8003e0e:	484e      	ldr	r0, [pc, #312]	@ (8003f48 <HAL_OSPIM_Config+0x510>)
 8003e10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e12:	4613      	mov	r3, r2
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	4413      	add	r3, r2
 8003e18:	00db      	lsls	r3, r3, #3
 8003e1a:	3350      	adds	r3, #80	@ 0x50
 8003e1c:	443b      	add	r3, r7
 8003e1e:	3b2c      	subs	r3, #44	@ 0x2c
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	3b01      	subs	r3, #1
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	4403      	add	r3, r0
 8003e30:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	6819      	ldr	r1, [r3, #0]
 8003e36:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	4413      	add	r3, r2
 8003e40:	00db      	lsls	r3, r3, #3
 8003e42:	3350      	adds	r3, #80	@ 0x50
 8003e44:	443b      	add	r3, r7
 8003e46:	3b3c      	subs	r3, #60	@ 0x3c
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4299      	cmp	r1, r3
 8003e4c:	d03c      	beq.n	8003ec8 <HAL_OSPIM_Config+0x490>
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	6899      	ldr	r1, [r3, #8]
 8003e52:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003e56:	4613      	mov	r3, r2
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	4413      	add	r3, r2
 8003e5c:	00db      	lsls	r3, r3, #3
 8003e5e:	3350      	adds	r3, #80	@ 0x50
 8003e60:	443b      	add	r3, r7
 8003e62:	3b34      	subs	r3, #52	@ 0x34
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4299      	cmp	r1, r3
 8003e68:	d02e      	beq.n	8003ec8 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	6859      	ldr	r1, [r3, #4]
 8003e6e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003e72:	4613      	mov	r3, r2
 8003e74:	005b      	lsls	r3, r3, #1
 8003e76:	4413      	add	r3, r2
 8003e78:	00db      	lsls	r3, r3, #3
 8003e7a:	3350      	adds	r3, #80	@ 0x50
 8003e7c:	443b      	add	r3, r7
 8003e7e:	3b38      	subs	r3, #56	@ 0x38
 8003e80:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8003e82:	4299      	cmp	r1, r3
 8003e84:	d103      	bne.n	8003e8e <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d11c      	bne.n	8003ec8 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	68d9      	ldr	r1, [r3, #12]
 8003e92:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003e96:	4613      	mov	r3, r2
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	4413      	add	r3, r2
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	3350      	adds	r3, #80	@ 0x50
 8003ea0:	443b      	add	r3, r7
 8003ea2:	3b30      	subs	r3, #48	@ 0x30
 8003ea4:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8003ea6:	4299      	cmp	r1, r3
 8003ea8:	d00e      	beq.n	8003ec8 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	6919      	ldr	r1, [r3, #16]
 8003eae:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	4413      	add	r3, r2
 8003eb8:	00db      	lsls	r3, r3, #3
 8003eba:	3350      	adds	r3, #80	@ 0x50
 8003ebc:	443b      	add	r3, r7
 8003ebe:	3b2c      	subs	r3, #44	@ 0x2c
 8003ec0:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8003ec2:	4299      	cmp	r1, r3
 8003ec4:	f040 810e 	bne.w	80040e4 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	6819      	ldr	r1, [r3, #0]
 8003ecc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	005b      	lsls	r3, r3, #1
 8003ed4:	4413      	add	r3, r2
 8003ed6:	00db      	lsls	r3, r3, #3
 8003ed8:	3350      	adds	r3, #80	@ 0x50
 8003eda:	443b      	add	r3, r7
 8003edc:	3b3c      	subs	r3, #60	@ 0x3c
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4299      	cmp	r1, r3
 8003ee2:	d133      	bne.n	8003f4c <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	6859      	ldr	r1, [r3, #4]
 8003ee8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003eec:	4613      	mov	r3, r2
 8003eee:	005b      	lsls	r3, r3, #1
 8003ef0:	4413      	add	r3, r2
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	3350      	adds	r3, #80	@ 0x50
 8003ef6:	443b      	add	r3, r7
 8003ef8:	3b38      	subs	r3, #56	@ 0x38
 8003efa:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8003efc:	4299      	cmp	r1, r3
 8003efe:	d125      	bne.n	8003f4c <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	68d9      	ldr	r1, [r3, #12]
 8003f04:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003f08:	4613      	mov	r3, r2
 8003f0a:	005b      	lsls	r3, r3, #1
 8003f0c:	4413      	add	r3, r2
 8003f0e:	00db      	lsls	r3, r3, #3
 8003f10:	3350      	adds	r3, #80	@ 0x50
 8003f12:	443b      	add	r3, r7
 8003f14:	3b30      	subs	r3, #48	@ 0x30
 8003f16:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8003f18:	4299      	cmp	r1, r3
 8003f1a:	d117      	bne.n	8003f4c <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	6919      	ldr	r1, [r3, #16]
 8003f20:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003f24:	4613      	mov	r3, r2
 8003f26:	005b      	lsls	r3, r3, #1
 8003f28:	4413      	add	r3, r2
 8003f2a:	00db      	lsls	r3, r3, #3
 8003f2c:	3350      	adds	r3, #80	@ 0x50
 8003f2e:	443b      	add	r3, r7
 8003f30:	3b2c      	subs	r3, #44	@ 0x2c
 8003f32:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8003f34:	4299      	cmp	r1, r3
 8003f36:	d109      	bne.n	8003f4c <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8003f38:	4b03      	ldr	r3, [pc, #12]	@ (8003f48 <HAL_OSPIM_Config+0x510>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a02      	ldr	r2, [pc, #8]	@ (8003f48 <HAL_OSPIM_Config+0x510>)
 8003f3e:	f043 0301 	orr.w	r3, r3, #1
 8003f42:	6013      	str	r3, [r2, #0]
 8003f44:	e0ce      	b.n	80040e4 <HAL_OSPIM_Config+0x6ac>
 8003f46:	bf00      	nop
 8003f48:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8003f4c:	49a4      	ldr	r1, [pc, #656]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8003f4e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003f52:	4613      	mov	r3, r2
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	4413      	add	r3, r2
 8003f58:	00db      	lsls	r3, r3, #3
 8003f5a:	3350      	adds	r3, #80	@ 0x50
 8003f5c:	443b      	add	r3, r7
 8003f5e:	3b3c      	subs	r3, #60	@ 0x3c
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	6859      	ldr	r1, [r3, #4]
 8003f6a:	489d      	ldr	r0, [pc, #628]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8003f6c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003f70:	4613      	mov	r3, r2
 8003f72:	005b      	lsls	r3, r3, #1
 8003f74:	4413      	add	r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	3350      	adds	r3, #80	@ 0x50
 8003f7a:	443b      	add	r3, r7
 8003f7c:	3b3c      	subs	r3, #60	@ 0x3c
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	3b01      	subs	r3, #1
 8003f82:	f021 0201 	bic.w	r2, r1, #1
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	4403      	add	r3, r0
 8003f8a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8003f8c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003f90:	4613      	mov	r3, r2
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	4413      	add	r3, r2
 8003f96:	00db      	lsls	r3, r3, #3
 8003f98:	3350      	adds	r3, #80	@ 0x50
 8003f9a:	443b      	add	r3, r7
 8003f9c:	3b38      	subs	r3, #56	@ 0x38
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d01f      	beq.n	8003fe4 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8003fa4:	498e      	ldr	r1, [pc, #568]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8003fa6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003faa:	4613      	mov	r3, r2
 8003fac:	005b      	lsls	r3, r3, #1
 8003fae:	4413      	add	r3, r2
 8003fb0:	00db      	lsls	r3, r3, #3
 8003fb2:	3350      	adds	r3, #80	@ 0x50
 8003fb4:	443b      	add	r3, r7
 8003fb6:	3b38      	subs	r3, #56	@ 0x38
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	440b      	add	r3, r1
 8003fc0:	6859      	ldr	r1, [r3, #4]
 8003fc2:	4887      	ldr	r0, [pc, #540]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8003fc4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003fc8:	4613      	mov	r3, r2
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	4413      	add	r3, r2
 8003fce:	00db      	lsls	r3, r3, #3
 8003fd0:	3350      	adds	r3, #80	@ 0x50
 8003fd2:	443b      	add	r3, r7
 8003fd4:	3b38      	subs	r3, #56	@ 0x38
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	f021 0210 	bic.w	r2, r1, #16
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	4403      	add	r3, r0
 8003fe2:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8003fe4:	497e      	ldr	r1, [pc, #504]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8003fe6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003fea:	4613      	mov	r3, r2
 8003fec:	005b      	lsls	r3, r3, #1
 8003fee:	4413      	add	r3, r2
 8003ff0:	00db      	lsls	r3, r3, #3
 8003ff2:	3350      	adds	r3, #80	@ 0x50
 8003ff4:	443b      	add	r3, r7
 8003ff6:	3b34      	subs	r3, #52	@ 0x34
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	440b      	add	r3, r1
 8004000:	6859      	ldr	r1, [r3, #4]
 8004002:	4877      	ldr	r0, [pc, #476]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8004004:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004008:	4613      	mov	r3, r2
 800400a:	005b      	lsls	r3, r3, #1
 800400c:	4413      	add	r3, r2
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	3350      	adds	r3, #80	@ 0x50
 8004012:	443b      	add	r3, r7
 8004014:	3b34      	subs	r3, #52	@ 0x34
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	3b01      	subs	r3, #1
 800401a:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	4403      	add	r3, r0
 8004022:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004024:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004028:	4613      	mov	r3, r2
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	4413      	add	r3, r2
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	3350      	adds	r3, #80	@ 0x50
 8004032:	443b      	add	r3, r7
 8004034:	3b30      	subs	r3, #48	@ 0x30
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d023      	beq.n	8004084 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800403c:	4968      	ldr	r1, [pc, #416]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 800403e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004042:	4613      	mov	r3, r2
 8004044:	005b      	lsls	r3, r3, #1
 8004046:	4413      	add	r3, r2
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	3350      	adds	r3, #80	@ 0x50
 800404c:	443b      	add	r3, r7
 800404e:	3b30      	subs	r3, #48	@ 0x30
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	3b01      	subs	r3, #1
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	440b      	add	r3, r1
 800405c:	6859      	ldr	r1, [r3, #4]
 800405e:	4860      	ldr	r0, [pc, #384]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8004060:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004064:	4613      	mov	r3, r2
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	4413      	add	r3, r2
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	3350      	adds	r3, #80	@ 0x50
 800406e:	443b      	add	r3, r7
 8004070:	3b30      	subs	r3, #48	@ 0x30
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	3b01      	subs	r3, #1
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	4403      	add	r3, r0
 8004082:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004084:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004088:	4613      	mov	r3, r2
 800408a:	005b      	lsls	r3, r3, #1
 800408c:	4413      	add	r3, r2
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	3350      	adds	r3, #80	@ 0x50
 8004092:	443b      	add	r3, r7
 8004094:	3b2c      	subs	r3, #44	@ 0x2c
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d023      	beq.n	80040e4 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800409c:	4950      	ldr	r1, [pc, #320]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 800409e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80040a2:	4613      	mov	r3, r2
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	4413      	add	r3, r2
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	3350      	adds	r3, #80	@ 0x50
 80040ac:	443b      	add	r3, r7
 80040ae:	3b2c      	subs	r3, #44	@ 0x2c
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	3b01      	subs	r3, #1
 80040b4:	f003 0301 	and.w	r3, r3, #1
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	440b      	add	r3, r1
 80040bc:	6859      	ldr	r1, [r3, #4]
 80040be:	4848      	ldr	r0, [pc, #288]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 80040c0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80040c4:	4613      	mov	r3, r2
 80040c6:	005b      	lsls	r3, r3, #1
 80040c8:	4413      	add	r3, r2
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	3350      	adds	r3, #80	@ 0x50
 80040ce:	443b      	add	r3, r7
 80040d0:	3b2c      	subs	r3, #44	@ 0x2c
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	3b01      	subs	r3, #1
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	4403      	add	r3, r0
 80040e2:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80040e4:	4a3e      	ldr	r2, [pc, #248]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	3b01      	subs	r3, #1
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	4413      	add	r3, r2
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040f8:	025b      	lsls	r3, r3, #9
 80040fa:	431a      	orrs	r2, r3
 80040fc:	4938      	ldr	r1, [pc, #224]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	3b01      	subs	r3, #1
 8004104:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	440b      	add	r3, r1
 800410c:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d018      	beq.n	8004148 <HAL_OSPIM_Config+0x710>
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800411e:	d813      	bhi.n	8004148 <HAL_OSPIM_Config+0x710>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	695b      	ldr	r3, [r3, #20]
 8004124:	1e5a      	subs	r2, r3, #1
 8004126:	4b2e      	ldr	r3, [pc, #184]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	0c1b      	lsrs	r3, r3, #16
 800412c:	b2db      	uxtb	r3, r3
 800412e:	429a      	cmp	r2, r3
 8004130:	d90a      	bls.n	8004148 <HAL_OSPIM_Config+0x710>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 8004132:	4b2b      	ldr	r3, [pc, #172]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	695b      	ldr	r3, [r3, #20]
 800413e:	3b01      	subs	r3, #1
 8004140:	041b      	lsls	r3, r3, #16
 8004142:	4927      	ldr	r1, [pc, #156]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8004144:	4313      	orrs	r3, r2
 8004146:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8004148:	4b25      	ldr	r3, [pc, #148]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 809a 	beq.w	800428a <HAL_OSPIM_Config+0x852>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 8004156:	4a22      	ldr	r2, [pc, #136]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	3b01      	subs	r3, #1
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	4413      	add	r3, r2
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f023 0203 	bic.w	r2, r3, #3
 8004168:	491d      	ldr	r1, [pc, #116]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	3b01      	subs	r3, #1
 8004170:	f042 0201 	orr.w	r2, r2, #1
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	440b      	add	r3, r1
 8004178:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d011      	beq.n	80041a6 <HAL_OSPIM_Config+0x76e>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 8004182:	4a17      	ldr	r2, [pc, #92]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	3b01      	subs	r3, #1
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	4413      	add	r3, r2
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004194:	4912      	ldr	r1, [pc, #72]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	3b01      	subs	r3, #1
 800419c:	f042 0210 	orr.w	r2, r2, #16
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	440b      	add	r3, r1
 80041a4:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d018      	beq.n	80041e4 <HAL_OSPIM_Config+0x7ac>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80041b2:	4a0b      	ldr	r2, [pc, #44]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	3b01      	subs	r3, #1
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	4413      	add	r3, r2
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80041c8:	4905      	ldr	r1, [pc, #20]	@ (80041e0 <HAL_OSPIM_Config+0x7a8>)
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	3b01      	subs	r3, #1
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	440b      	add	r3, r1
 80041dc:	605a      	str	r2, [r3, #4]
 80041de:	e01b      	b.n	8004218 <HAL_OSPIM_Config+0x7e0>
 80041e0:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d015      	beq.n	8004218 <HAL_OSPIM_Config+0x7e0>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80041ec:	4a8a      	ldr	r2, [pc, #552]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	3b01      	subs	r3, #1
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	4413      	add	r3, r2
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8004202:	4985      	ldr	r1, [pc, #532]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	3b01      	subs	r3, #1
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	440b      	add	r3, r1
 8004216:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d016      	beq.n	8004252 <HAL_OSPIM_Config+0x81a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004224:	4a7c      	ldr	r2, [pc, #496]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	3b01      	subs	r3, #1
 800422c:	f003 0301 	and.w	r3, r3, #1
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4413      	add	r3, r2
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800423a:	4977      	ldr	r1, [pc, #476]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	3b01      	subs	r3, #1
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	440b      	add	r3, r1
 800424e:	605a      	str	r2, [r3, #4]
 8004250:	e0c3      	b.n	80043da <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	2b00      	cmp	r3, #0
 8004258:	f000 80bf 	beq.w	80043da <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800425c:	4a6e      	ldr	r2, [pc, #440]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	3b01      	subs	r3, #1
 8004264:	f003 0301 	and.w	r3, r3, #1
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4413      	add	r3, r2
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8004272:	4969      	ldr	r1, [pc, #420]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	3b01      	subs	r3, #1
 800427a:	f003 0301 	and.w	r3, r3, #1
 800427e:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	440b      	add	r3, r1
 8004286:	605a      	str	r2, [r3, #4]
 8004288:	e0a7      	b.n	80043da <HAL_OSPIM_Config+0x9a2>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800428a:	4a63      	ldr	r2, [pc, #396]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	3b01      	subs	r3, #1
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f023 0203 	bic.w	r2, r3, #3
 800429c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	431a      	orrs	r2, r3
 80042a2:	495d      	ldr	r1, [pc, #372]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	3b01      	subs	r3, #1
 80042aa:	f042 0201 	orr.w	r2, r2, #1
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	440b      	add	r3, r1
 80042b2:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d014      	beq.n	80042e6 <HAL_OSPIM_Config+0x8ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 80042bc:	4a56      	ldr	r2, [pc, #344]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	3b01      	subs	r3, #1
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	4413      	add	r3, r2
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042d0:	015b      	lsls	r3, r3, #5
 80042d2:	431a      	orrs	r2, r3
 80042d4:	4950      	ldr	r1, [pc, #320]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	3b01      	subs	r3, #1
 80042dc:	f042 0210 	orr.w	r2, r2, #16
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	440b      	add	r3, r1
 80042e4:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d019      	beq.n	8004326 <HAL_OSPIM_Config+0x8ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80042f2:	4a49      	ldr	r2, [pc, #292]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	3b01      	subs	r3, #1
 80042fa:	f003 0301 	and.w	r3, r3, #1
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4413      	add	r3, r2
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004308:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800430a:	049b      	lsls	r3, r3, #18
 800430c:	431a      	orrs	r2, r3
 800430e:	4942      	ldr	r1, [pc, #264]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	3b01      	subs	r3, #1
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	440b      	add	r3, r1
 8004322:	605a      	str	r2, [r3, #4]
 8004324:	e01c      	b.n	8004360 <HAL_OSPIM_Config+0x928>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d018      	beq.n	8004360 <HAL_OSPIM_Config+0x928>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800432e:	4a3a      	ldr	r2, [pc, #232]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	3b01      	subs	r3, #1
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4413      	add	r3, r2
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8004344:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004346:	069b      	lsls	r3, r3, #26
 8004348:	431a      	orrs	r2, r3
 800434a:	4933      	ldr	r1, [pc, #204]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	3b01      	subs	r3, #1
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	691b      	ldr	r3, [r3, #16]
 8004364:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d019      	beq.n	80043a0 <HAL_OSPIM_Config+0x968>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800436c:	4a2a      	ldr	r2, [pc, #168]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	3b01      	subs	r3, #1
 8004374:	f003 0301 	and.w	r3, r3, #1
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	4413      	add	r3, r2
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004382:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004384:	049b      	lsls	r3, r3, #18
 8004386:	431a      	orrs	r2, r3
 8004388:	4923      	ldr	r1, [pc, #140]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	3b01      	subs	r3, #1
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	440b      	add	r3, r1
 800439c:	605a      	str	r2, [r3, #4]
 800439e:	e01c      	b.n	80043da <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d018      	beq.n	80043da <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80043a8:	4a1b      	ldr	r2, [pc, #108]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	3b01      	subs	r3, #1
 80043b0:	f003 0301 	and.w	r3, r3, #1
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	4413      	add	r3, r2
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80043be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043c0:	069b      	lsls	r3, r3, #26
 80043c2:	431a      	orrs	r2, r3
 80043c4:	4914      	ldr	r1, [pc, #80]	@ (8004418 <HAL_OSPIM_Config+0x9e0>)
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	3b01      	subs	r3, #1
 80043cc:	f003 0301 	and.w	r3, r3, #1
 80043d0:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	440b      	add	r3, r1
 80043d8:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 80043da:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d005      	beq.n	80043f2 <HAL_OSPIM_Config+0x9ba>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80043e6:	4b0d      	ldr	r3, [pc, #52]	@ (800441c <HAL_OSPIM_Config+0x9e4>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a0c      	ldr	r2, [pc, #48]	@ (800441c <HAL_OSPIM_Config+0x9e4>)
 80043ec:	f043 0301 	orr.w	r3, r3, #1
 80043f0:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 80043f2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80043f6:	f003 0302 	and.w	r3, r3, #2
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d005      	beq.n	800440a <HAL_OSPIM_Config+0x9d2>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80043fe:	4b08      	ldr	r3, [pc, #32]	@ (8004420 <HAL_OSPIM_Config+0x9e8>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a07      	ldr	r2, [pc, #28]	@ (8004420 <HAL_OSPIM_Config+0x9e8>)
 8004404:	f043 0301 	orr.w	r3, r3, #1
 8004408:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800440a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800440e:	4618      	mov	r0, r3
 8004410:	3750      	adds	r7, #80	@ 0x50
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	420c4000 	.word	0x420c4000
 800441c:	420d1400 	.word	0x420d1400
 8004420:	420d2400 	.word	0x420d2400

08004424 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	603b      	str	r3, [r7, #0]
 8004430:	4613      	mov	r3, r2
 8004432:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004434:	e022      	b.n	800447c <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800443c:	d01e      	beq.n	800447c <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800443e:	f7fe faa1 	bl	8002984 <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	429a      	cmp	r2, r3
 800444c:	d302      	bcc.n	8004454 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d113      	bne.n	800447c <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	6a1a      	ldr	r2, [r3, #32]
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	401a      	ands	r2, r3
 800445e:	79fb      	ldrb	r3, [r7, #7]
 8004460:	429a      	cmp	r2, r3
 8004462:	d00b      	beq.n	800447c <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800446a:	651a      	str	r2, [r3, #80]	@ 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004470:	f043 0201 	orr.w	r2, r3, #1
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	655a      	str	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e00e      	b.n	800449a <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6a1a      	ldr	r2, [r3, #32]
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	4013      	ands	r3, r2
 8004486:	2b00      	cmp	r3, #0
 8004488:	bf14      	ite	ne
 800448a:	2301      	movne	r3, #1
 800448c:	2300      	moveq	r3, #0
 800448e:	b2db      	uxtb	r3, r3
 8004490:	461a      	mov	r2, r3
 8004492:	79fb      	ldrb	r3, [r7, #7]
 8004494:	429a      	cmp	r2, r3
 8004496:	d1ce      	bne.n	8004436 <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
	...

080044a4 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b087      	sub	sp, #28
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	4603      	mov	r3, r0
 80044ac:	6039      	str	r1, [r7, #0]
 80044ae:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80044b0:	2300      	movs	r3, #0
 80044b2:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 80044b4:	2300      	movs	r3, #0
 80044b6:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 80044b8:	79fb      	ldrb	r3, [r7, #7]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d005      	beq.n	80044ca <OSPIM_GetConfig+0x26>
 80044be:	79fb      	ldrb	r3, [r7, #7]
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d802      	bhi.n	80044ca <OSPIM_GetConfig+0x26>
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d102      	bne.n	80044d0 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	75fb      	strb	r3, [r7, #23]
 80044ce:	e098      	b.n	8004602 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	2200      	movs	r2, #0
 80044d4:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	2200      	movs	r2, #0
 80044da:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	2200      	movs	r2, #0
 80044e0:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2200      	movs	r2, #0
 80044e6:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	2200      	movs	r2, #0
 80044ec:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 80044ee:	79fb      	ldrb	r3, [r7, #7]
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d10b      	bne.n	800450c <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 80044f4:	4b46      	ldr	r3, [pc, #280]	@ (8004610 <OSPIM_GetConfig+0x16c>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0301 	and.w	r3, r3, #1
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d102      	bne.n	8004506 <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8004500:	4b44      	ldr	r3, [pc, #272]	@ (8004614 <OSPIM_GetConfig+0x170>)
 8004502:	613b      	str	r3, [r7, #16]
 8004504:	e002      	b.n	800450c <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 8004506:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800450a:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800450c:	2300      	movs	r3, #0
 800450e:	60fb      	str	r3, [r7, #12]
 8004510:	e074      	b.n	80045fc <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 8004512:	4a3f      	ldr	r2, [pc, #252]	@ (8004610 <OSPIM_GetConfig+0x16c>)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	4413      	add	r3, r2
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00a      	beq.n	800453e <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	4053      	eors	r3, r2
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d103      	bne.n	800453e <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	f003 0310 	and.w	r3, r3, #16
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00a      	beq.n	800455e <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	4053      	eors	r3, r2
 800454e:	f003 0320 	and.w	r3, r3, #32
 8004552:	2b00      	cmp	r3, #0
 8004554:	d103      	bne.n	800455e <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	1c5a      	adds	r2, r3, #1
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00a      	beq.n	800457e <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8004568:	68ba      	ldr	r2, [r7, #8]
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	4053      	eors	r3, r2
 800456e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004572:	2b00      	cmp	r3, #0
 8004574:	d103      	bne.n	800457e <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	1c5a      	adds	r2, r3, #1
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d018      	beq.n	80045ba <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8004588:	68ba      	ldr	r2, [r7, #8]
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	4053      	eors	r3, r2
 800458e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d111      	bne.n	80045ba <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d106      	bne.n	80045ae <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	3301      	adds	r3, #1
 80045a4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	60da      	str	r2, [r3, #12]
 80045ac:	e005      	b.n	80045ba <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	3301      	adds	r3, #1
 80045b2:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d018      	beq.n	80045f6 <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 80045c4:	68ba      	ldr	r2, [r7, #8]
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	4053      	eors	r3, r2
 80045ca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d111      	bne.n	80045f6 <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d106      	bne.n	80045ea <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	3301      	adds	r3, #1
 80045e0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	611a      	str	r2, [r3, #16]
 80045e8:	e005      	b.n	80045f6 <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	3301      	adds	r3, #1
 80045ee:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	3301      	adds	r3, #1
 80045fa:	60fb      	str	r3, [r7, #12]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d987      	bls.n	8004512 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 8004602:	7dfb      	ldrb	r3, [r7, #23]
}
 8004604:	4618      	mov	r0, r3
 8004606:	371c      	adds	r7, #28
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr
 8004610:	420c4000 	.word	0x420c4000
 8004614:	04040222 	.word	0x04040222

08004618 <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	689a      	ldr	r2, [r3, #8]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f042 0202 	orr.w	r2, r2, #2
 8004634:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2208      	movs	r2, #8
 800463a:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hospi->Instance == OCTOSPI1)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a15      	ldr	r2, [pc, #84]	@ (8004698 <HAL_OSPI_DLYB_SetConfig+0x80>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d109      	bne.n	800465a <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 8004646:	4815      	ldr	r0, [pc, #84]	@ (800469c <HAL_OSPI_DLYB_SetConfig+0x84>)
 8004648:	f7ff f8a6 	bl	8003798 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 800464c:	6839      	ldr	r1, [r7, #0]
 800464e:	4813      	ldr	r0, [pc, #76]	@ (800469c <HAL_OSPI_DLYB_SetConfig+0x84>)
 8004650:	f005 fdc2 	bl	800a1d8 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8004654:	2300      	movs	r3, #0
 8004656:	73fb      	strb	r3, [r7, #15]
 8004658:	e00d      	b.n	8004676 <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a10      	ldr	r2, [pc, #64]	@ (80046a0 <HAL_OSPI_DLYB_SetConfig+0x88>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d108      	bne.n	8004676 <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
 8004664:	480f      	ldr	r0, [pc, #60]	@ (80046a4 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 8004666:	f7ff f897 	bl	8003798 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
 800466a:	6839      	ldr	r1, [r7, #0]
 800466c:	480d      	ldr	r0, [pc, #52]	@ (80046a4 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 800466e:	f005 fdb3 	bl	800a1d8 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8004672:	2300      	movs	r3, #0
 8004674:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f7ff f95a 	bl	8003930 <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689a      	ldr	r2, [r3, #8]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 0202 	bic.w	r2, r2, #2
 800468a:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
 800468c:	7bfb      	ldrb	r3, [r7, #15]
}
 800468e:	4618      	mov	r0, r3
 8004690:	3710      	adds	r7, #16
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	420d1400 	.word	0x420d1400
 800469c:	420cf000 	.word	0x420cf000
 80046a0:	420d2400 	.word	0x420d2400
 80046a4:	420cf400 	.word	0x420cf400

080046a8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af02      	add	r7, sp, #8
 80046ae:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e108      	b.n	80048cc <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d106      	bne.n	80046da <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f7fd fed3 	bl	8002480 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2203      	movs	r2, #3
 80046de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	4a7b      	ldr	r2, [pc, #492]	@ (80048d4 <HAL_PCD_Init+0x22c>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d102      	bne.n	80046f0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f005 fdbb 	bl	800a270 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6818      	ldr	r0, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	7c1a      	ldrb	r2, [r3, #16]
 8004702:	f88d 2000 	strb.w	r2, [sp]
 8004706:	3304      	adds	r3, #4
 8004708:	cb0e      	ldmia	r3, {r1, r2, r3}
 800470a:	f005 fd84 	bl	800a216 <USB_CoreInit>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d005      	beq.n	8004720 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2202      	movs	r2, #2
 8004718:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e0d5      	b.n	80048cc <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2100      	movs	r1, #0
 8004726:	4618      	mov	r0, r3
 8004728:	f005 fdb3 	bl	800a292 <USB_SetCurrentMode>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d005      	beq.n	800473e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2202      	movs	r2, #2
 8004736:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e0c6      	b.n	80048cc <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800473e:	2300      	movs	r3, #0
 8004740:	73fb      	strb	r3, [r7, #15]
 8004742:	e04a      	b.n	80047da <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004744:	7bfa      	ldrb	r2, [r7, #15]
 8004746:	6879      	ldr	r1, [r7, #4]
 8004748:	4613      	mov	r3, r2
 800474a:	00db      	lsls	r3, r3, #3
 800474c:	4413      	add	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	440b      	add	r3, r1
 8004752:	3315      	adds	r3, #21
 8004754:	2201      	movs	r2, #1
 8004756:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004758:	7bfa      	ldrb	r2, [r7, #15]
 800475a:	6879      	ldr	r1, [r7, #4]
 800475c:	4613      	mov	r3, r2
 800475e:	00db      	lsls	r3, r3, #3
 8004760:	4413      	add	r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	440b      	add	r3, r1
 8004766:	3314      	adds	r3, #20
 8004768:	7bfa      	ldrb	r2, [r7, #15]
 800476a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800476c:	7bfa      	ldrb	r2, [r7, #15]
 800476e:	7bfb      	ldrb	r3, [r7, #15]
 8004770:	b298      	uxth	r0, r3
 8004772:	6879      	ldr	r1, [r7, #4]
 8004774:	4613      	mov	r3, r2
 8004776:	00db      	lsls	r3, r3, #3
 8004778:	4413      	add	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	440b      	add	r3, r1
 800477e:	332e      	adds	r3, #46	@ 0x2e
 8004780:	4602      	mov	r2, r0
 8004782:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004784:	7bfa      	ldrb	r2, [r7, #15]
 8004786:	6879      	ldr	r1, [r7, #4]
 8004788:	4613      	mov	r3, r2
 800478a:	00db      	lsls	r3, r3, #3
 800478c:	4413      	add	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	440b      	add	r3, r1
 8004792:	3318      	adds	r3, #24
 8004794:	2200      	movs	r2, #0
 8004796:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004798:	7bfa      	ldrb	r2, [r7, #15]
 800479a:	6879      	ldr	r1, [r7, #4]
 800479c:	4613      	mov	r3, r2
 800479e:	00db      	lsls	r3, r3, #3
 80047a0:	4413      	add	r3, r2
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	440b      	add	r3, r1
 80047a6:	331c      	adds	r3, #28
 80047a8:	2200      	movs	r2, #0
 80047aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80047ac:	7bfa      	ldrb	r2, [r7, #15]
 80047ae:	6879      	ldr	r1, [r7, #4]
 80047b0:	4613      	mov	r3, r2
 80047b2:	00db      	lsls	r3, r3, #3
 80047b4:	4413      	add	r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	440b      	add	r3, r1
 80047ba:	3320      	adds	r3, #32
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80047c0:	7bfa      	ldrb	r2, [r7, #15]
 80047c2:	6879      	ldr	r1, [r7, #4]
 80047c4:	4613      	mov	r3, r2
 80047c6:	00db      	lsls	r3, r3, #3
 80047c8:	4413      	add	r3, r2
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	440b      	add	r3, r1
 80047ce:	3324      	adds	r3, #36	@ 0x24
 80047d0:	2200      	movs	r2, #0
 80047d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
 80047d6:	3301      	adds	r3, #1
 80047d8:	73fb      	strb	r3, [r7, #15]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	791b      	ldrb	r3, [r3, #4]
 80047de:	7bfa      	ldrb	r2, [r7, #15]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d3af      	bcc.n	8004744 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047e4:	2300      	movs	r3, #0
 80047e6:	73fb      	strb	r3, [r7, #15]
 80047e8:	e044      	b.n	8004874 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80047ea:	7bfa      	ldrb	r2, [r7, #15]
 80047ec:	6879      	ldr	r1, [r7, #4]
 80047ee:	4613      	mov	r3, r2
 80047f0:	00db      	lsls	r3, r3, #3
 80047f2:	4413      	add	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	440b      	add	r3, r1
 80047f8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80047fc:	2200      	movs	r2, #0
 80047fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004800:	7bfa      	ldrb	r2, [r7, #15]
 8004802:	6879      	ldr	r1, [r7, #4]
 8004804:	4613      	mov	r3, r2
 8004806:	00db      	lsls	r3, r3, #3
 8004808:	4413      	add	r3, r2
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	440b      	add	r3, r1
 800480e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004812:	7bfa      	ldrb	r2, [r7, #15]
 8004814:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004816:	7bfa      	ldrb	r2, [r7, #15]
 8004818:	6879      	ldr	r1, [r7, #4]
 800481a:	4613      	mov	r3, r2
 800481c:	00db      	lsls	r3, r3, #3
 800481e:	4413      	add	r3, r2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	440b      	add	r3, r1
 8004824:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004828:	2200      	movs	r2, #0
 800482a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800482c:	7bfa      	ldrb	r2, [r7, #15]
 800482e:	6879      	ldr	r1, [r7, #4]
 8004830:	4613      	mov	r3, r2
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	4413      	add	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800483e:	2200      	movs	r2, #0
 8004840:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004842:	7bfa      	ldrb	r2, [r7, #15]
 8004844:	6879      	ldr	r1, [r7, #4]
 8004846:	4613      	mov	r3, r2
 8004848:	00db      	lsls	r3, r3, #3
 800484a:	4413      	add	r3, r2
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	440b      	add	r3, r1
 8004850:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004854:	2200      	movs	r2, #0
 8004856:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004858:	7bfa      	ldrb	r2, [r7, #15]
 800485a:	6879      	ldr	r1, [r7, #4]
 800485c:	4613      	mov	r3, r2
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	4413      	add	r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	440b      	add	r3, r1
 8004866:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800486a:	2200      	movs	r2, #0
 800486c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800486e:	7bfb      	ldrb	r3, [r7, #15]
 8004870:	3301      	adds	r3, #1
 8004872:	73fb      	strb	r3, [r7, #15]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	791b      	ldrb	r3, [r3, #4]
 8004878:	7bfa      	ldrb	r2, [r7, #15]
 800487a:	429a      	cmp	r2, r3
 800487c:	d3b5      	bcc.n	80047ea <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6818      	ldr	r0, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	7c1a      	ldrb	r2, [r3, #16]
 8004886:	f88d 2000 	strb.w	r2, [sp]
 800488a:	3304      	adds	r3, #4
 800488c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800488e:	f005 fd4d 	bl	800a32c <USB_DevInit>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d005      	beq.n	80048a4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2202      	movs	r2, #2
 800489c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e013      	b.n	80048cc <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	7b1b      	ldrb	r3, [r3, #12]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d102      	bne.n	80048c0 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f000 f80c 	bl	80048d8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4618      	mov	r0, r3
 80048c6:	f005 fef6 	bl	800a6b6 <USB_DevDisconnect>

  return HAL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3710      	adds	r7, #16
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	42040000 	.word	0x42040000

080048d8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2201      	movs	r2, #1
 80048ea:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004906:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800490a:	f043 0303 	orr.w	r3, r3, #3
 800490e:	68fa      	ldr	r2, [r7, #12]
 8004910:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3714      	adds	r7, #20
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8004928:	4b39      	ldr	r3, [pc, #228]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800492a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800492c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004930:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	429a      	cmp	r2, r3
 8004938:	d10b      	bne.n	8004952 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004940:	d905      	bls.n	800494e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004942:	4b33      	ldr	r3, [pc, #204]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	4a32      	ldr	r2, [pc, #200]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004948:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800494c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800494e:	2300      	movs	r3, #0
 8004950:	e057      	b.n	8004a02 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004958:	d90a      	bls.n	8004970 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800495a:	4b2d      	ldr	r3, [pc, #180]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4313      	orrs	r3, r2
 8004966:	4a2a      	ldr	r2, [pc, #168]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004968:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800496c:	60d3      	str	r3, [r2, #12]
 800496e:	e007      	b.n	8004980 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8004970:	4b27      	ldr	r3, [pc, #156]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004978:	4925      	ldr	r1, [pc, #148]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4313      	orrs	r3, r2
 800497e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004980:	4b24      	ldr	r3, [pc, #144]	@ (8004a14 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a24      	ldr	r2, [pc, #144]	@ (8004a18 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004986:	fba2 2303 	umull	r2, r3, r2, r3
 800498a:	099b      	lsrs	r3, r3, #6
 800498c:	2232      	movs	r2, #50	@ 0x32
 800498e:	fb02 f303 	mul.w	r3, r2, r3
 8004992:	4a21      	ldr	r2, [pc, #132]	@ (8004a18 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004994:	fba2 2303 	umull	r2, r3, r2, r3
 8004998:	099b      	lsrs	r3, r3, #6
 800499a:	3301      	adds	r3, #1
 800499c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800499e:	e002      	b.n	80049a6 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	3b01      	subs	r3, #1
 80049a4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80049a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d102      	bne.n	80049b8 <HAL_PWREx_ControlVoltageScaling+0x98>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d1f3      	bne.n	80049a0 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d01b      	beq.n	80049f6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80049be:	4b15      	ldr	r3, [pc, #84]	@ (8004a14 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a15      	ldr	r2, [pc, #84]	@ (8004a18 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80049c4:	fba2 2303 	umull	r2, r3, r2, r3
 80049c8:	099b      	lsrs	r3, r3, #6
 80049ca:	2232      	movs	r2, #50	@ 0x32
 80049cc:	fb02 f303 	mul.w	r3, r2, r3
 80049d0:	4a11      	ldr	r2, [pc, #68]	@ (8004a18 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80049d2:	fba2 2303 	umull	r2, r3, r2, r3
 80049d6:	099b      	lsrs	r3, r3, #6
 80049d8:	3301      	adds	r3, #1
 80049da:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80049dc:	e002      	b.n	80049e4 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	3b01      	subs	r3, #1
 80049e2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80049e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80049e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d102      	bne.n	80049f6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d1f3      	bne.n	80049de <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d101      	bne.n	8004a00 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e000      	b.n	8004a02 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3714      	adds	r7, #20
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	46020800 	.word	0x46020800
 8004a14:	20000000 	.word	0x20000000
 8004a18:	10624dd3 	.word	0x10624dd3

08004a1c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8004a20:	4b04      	ldr	r3, [pc, #16]	@ (8004a34 <HAL_PWREx_GetVoltageRange+0x18>)
 8004a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	46020800 	.word	0x46020800

08004a38 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b085      	sub	sp, #20
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004a40:	4b22      	ldr	r3, [pc, #136]	@ (8004acc <HAL_PWREx_ConfigSupply+0x94>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a22      	ldr	r2, [pc, #136]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x98>)
 8004a46:	fba2 2303 	umull	r2, r3, r2, r3
 8004a4a:	099b      	lsrs	r3, r3, #6
 8004a4c:	2232      	movs	r2, #50	@ 0x32
 8004a4e:	fb02 f303 	mul.w	r3, r2, r3
 8004a52:	4a1f      	ldr	r2, [pc, #124]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x98>)
 8004a54:	fba2 2303 	umull	r2, r3, r2, r3
 8004a58:	099b      	lsrs	r3, r3, #6
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d113      	bne.n	8004a8c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8004a64:	4b1b      	ldr	r3, [pc, #108]	@ (8004ad4 <HAL_PWREx_ConfigSupply+0x9c>)
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	4a1a      	ldr	r2, [pc, #104]	@ (8004ad4 <HAL_PWREx_ConfigSupply+0x9c>)
 8004a6a:	f023 0302 	bic.w	r3, r3, #2
 8004a6e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004a70:	e002      	b.n	8004a78 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	3b01      	subs	r3, #1
 8004a76:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004a78:	4b16      	ldr	r3, [pc, #88]	@ (8004ad4 <HAL_PWREx_ConfigSupply+0x9c>)
 8004a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a7c:	f003 0302 	and.w	r3, r3, #2
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d116      	bne.n	8004ab2 <HAL_PWREx_ConfigSupply+0x7a>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1f3      	bne.n	8004a72 <HAL_PWREx_ConfigSupply+0x3a>
 8004a8a:	e012      	b.n	8004ab2 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8004a8c:	4b11      	ldr	r3, [pc, #68]	@ (8004ad4 <HAL_PWREx_ConfigSupply+0x9c>)
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	4a10      	ldr	r2, [pc, #64]	@ (8004ad4 <HAL_PWREx_ConfigSupply+0x9c>)
 8004a92:	f043 0302 	orr.w	r3, r3, #2
 8004a96:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004a98:	e002      	b.n	8004aa0 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ad4 <HAL_PWREx_ConfigSupply+0x9c>)
 8004aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d102      	bne.n	8004ab2 <HAL_PWREx_ConfigSupply+0x7a>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f3      	bne.n	8004a9a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d101      	bne.n	8004abc <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e000      	b.n	8004abe <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3714      	adds	r7, #20
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	20000000 	.word	0x20000000
 8004ad0:	10624dd3 	.word	0x10624dd3
 8004ad4:	46020800 	.word	0x46020800

08004ad8 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8004adc:	4b05      	ldr	r3, [pc, #20]	@ (8004af4 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004ade:	691b      	ldr	r3, [r3, #16]
 8004ae0:	4a04      	ldr	r2, [pc, #16]	@ (8004af4 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004ae2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ae6:	6113      	str	r3, [r2, #16]
}
 8004ae8:	bf00      	nop
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	46020800 	.word	0x46020800

08004af8 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004af8:	b480      	push	{r7}
 8004afa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8004afc:	4b05      	ldr	r3, [pc, #20]	@ (8004b14 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	4a04      	ldr	r2, [pc, #16]	@ (8004b14 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004b02:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004b06:	6113      	str	r3, [r2, #16]
}
 8004b08:	bf00      	nop
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr
 8004b12:	bf00      	nop
 8004b14:	46020800 	.word	0x46020800

08004b18 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8004b1c:	4b05      	ldr	r3, [pc, #20]	@ (8004b34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b20:	4a04      	ldr	r2, [pc, #16]	@ (8004b34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b22:	f043 0301 	orr.w	r3, r3, #1
 8004b26:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8004b28:	bf00      	nop
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	46020800 	.word	0x46020800

08004b38 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b08e      	sub	sp, #56	@ 0x38
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8004b40:	2300      	movs	r3, #0
 8004b42:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d102      	bne.n	8004b52 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	f000 bec8 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b52:	4b99      	ldr	r3, [pc, #612]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	f003 030c 	and.w	r3, r3, #12
 8004b5a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b5c:	4b96      	ldr	r3, [pc, #600]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b60:	f003 0303 	and.w	r3, r3, #3
 8004b64:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0310 	and.w	r3, r3, #16
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	f000 816c 	beq.w	8004e4c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d007      	beq.n	8004b8a <HAL_RCC_OscConfig+0x52>
 8004b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b7c:	2b0c      	cmp	r3, #12
 8004b7e:	f040 80de 	bne.w	8004d3e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	f040 80da 	bne.w	8004d3e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	69db      	ldr	r3, [r3, #28]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d102      	bne.n	8004b98 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	f000 bea5 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b9c:	4b86      	ldr	r3, [pc, #536]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d004      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x7a>
 8004ba8:	4b83      	ldr	r3, [pc, #524]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004bb0:	e005      	b.n	8004bbe <HAL_RCC_OscConfig+0x86>
 8004bb2:	4b81      	ldr	r3, [pc, #516]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004bb4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004bb8:	041b      	lsls	r3, r3, #16
 8004bba:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d255      	bcs.n	8004c6e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d10a      	bne.n	8004bde <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f001 f9d9 	bl	8005f84 <RCC_SetFlashLatencyFromMSIRange>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d002      	beq.n	8004bde <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	f000 be82 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004bde:	4b76      	ldr	r3, [pc, #472]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	4a75      	ldr	r2, [pc, #468]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004be4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004be8:	6093      	str	r3, [r2, #8]
 8004bea:	4b73      	ldr	r3, [pc, #460]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf6:	4970      	ldr	r1, [pc, #448]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c00:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004c04:	d309      	bcc.n	8004c1a <HAL_RCC_OscConfig+0xe2>
 8004c06:	4b6c      	ldr	r3, [pc, #432]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	f023 021f 	bic.w	r2, r3, #31
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	4969      	ldr	r1, [pc, #420]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	60cb      	str	r3, [r1, #12]
 8004c18:	e07e      	b.n	8004d18 <HAL_RCC_OscConfig+0x1e0>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	da0a      	bge.n	8004c38 <HAL_RCC_OscConfig+0x100>
 8004c22:	4b65      	ldr	r3, [pc, #404]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	015b      	lsls	r3, r3, #5
 8004c30:	4961      	ldr	r1, [pc, #388]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	60cb      	str	r3, [r1, #12]
 8004c36:	e06f      	b.n	8004d18 <HAL_RCC_OscConfig+0x1e0>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c40:	d30a      	bcc.n	8004c58 <HAL_RCC_OscConfig+0x120>
 8004c42:	4b5d      	ldr	r3, [pc, #372]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	029b      	lsls	r3, r3, #10
 8004c50:	4959      	ldr	r1, [pc, #356]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	60cb      	str	r3, [r1, #12]
 8004c56:	e05f      	b.n	8004d18 <HAL_RCC_OscConfig+0x1e0>
 8004c58:	4b57      	ldr	r3, [pc, #348]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a1b      	ldr	r3, [r3, #32]
 8004c64:	03db      	lsls	r3, r3, #15
 8004c66:	4954      	ldr	r1, [pc, #336]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	60cb      	str	r3, [r1, #12]
 8004c6c:	e054      	b.n	8004d18 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004c6e:	4b52      	ldr	r3, [pc, #328]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	4a51      	ldr	r2, [pc, #324]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c74:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004c78:	6093      	str	r3, [r2, #8]
 8004c7a:	4b4f      	ldr	r3, [pc, #316]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c86:	494c      	ldr	r1, [pc, #304]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c90:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004c94:	d309      	bcc.n	8004caa <HAL_RCC_OscConfig+0x172>
 8004c96:	4b48      	ldr	r3, [pc, #288]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	f023 021f 	bic.w	r2, r3, #31
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	4945      	ldr	r1, [pc, #276]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	60cb      	str	r3, [r1, #12]
 8004ca8:	e028      	b.n	8004cfc <HAL_RCC_OscConfig+0x1c4>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	da0a      	bge.n	8004cc8 <HAL_RCC_OscConfig+0x190>
 8004cb2:	4b41      	ldr	r3, [pc, #260]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	015b      	lsls	r3, r3, #5
 8004cc0:	493d      	ldr	r1, [pc, #244]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	60cb      	str	r3, [r1, #12]
 8004cc6:	e019      	b.n	8004cfc <HAL_RCC_OscConfig+0x1c4>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cd0:	d30a      	bcc.n	8004ce8 <HAL_RCC_OscConfig+0x1b0>
 8004cd2:	4b39      	ldr	r3, [pc, #228]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	029b      	lsls	r3, r3, #10
 8004ce0:	4935      	ldr	r1, [pc, #212]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	60cb      	str	r3, [r1, #12]
 8004ce6:	e009      	b.n	8004cfc <HAL_RCC_OscConfig+0x1c4>
 8004ce8:	4b33      	ldr	r3, [pc, #204]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	03db      	lsls	r3, r3, #15
 8004cf6:	4930      	ldr	r1, [pc, #192]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10a      	bne.n	8004d18 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d06:	4618      	mov	r0, r3
 8004d08:	f001 f93c 	bl	8005f84 <RCC_SetFlashLatencyFromMSIRange>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	f000 bde5 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8004d18:	f001 f8de 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004d1c:	4b27      	ldr	r3, [pc, #156]	@ (8004dbc <HAL_RCC_OscConfig+0x284>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4618      	mov	r0, r3
 8004d22:	f7fd fda5 	bl	8002870 <HAL_InitTick>
 8004d26:	4603      	mov	r3, r0
 8004d28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8004d2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f000 808a 	beq.w	8004e4a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8004d36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d3a:	f000 bdd2 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	69db      	ldr	r3, [r3, #28]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d066      	beq.n	8004e14 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8004d46:	4b1c      	ldr	r3, [pc, #112]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a1b      	ldr	r2, [pc, #108]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004d4c:	f043 0301 	orr.w	r3, r3, #1
 8004d50:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004d52:	f7fd fe17 	bl	8002984 <HAL_GetTick>
 8004d56:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004d58:	e009      	b.n	8004d6e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d5a:	f7fd fe13 	bl	8002984 <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d902      	bls.n	8004d6e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	f000 bdba 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004d6e:	4b12      	ldr	r3, [pc, #72]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0304 	and.w	r3, r3, #4
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0ef      	beq.n	8004d5a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	4a0e      	ldr	r2, [pc, #56]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004d80:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004d84:	6093      	str	r3, [r2, #8]
 8004d86:	4b0c      	ldr	r3, [pc, #48]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d92:	4909      	ldr	r1, [pc, #36]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004d94:	4313      	orrs	r3, r2
 8004d96:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004da0:	d30e      	bcc.n	8004dc0 <HAL_RCC_OscConfig+0x288>
 8004da2:	4b05      	ldr	r3, [pc, #20]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	f023 021f 	bic.w	r2, r3, #31
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a1b      	ldr	r3, [r3, #32]
 8004dae:	4902      	ldr	r1, [pc, #8]	@ (8004db8 <HAL_RCC_OscConfig+0x280>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60cb      	str	r3, [r1, #12]
 8004db4:	e04a      	b.n	8004e4c <HAL_RCC_OscConfig+0x314>
 8004db6:	bf00      	nop
 8004db8:	46020c00 	.word	0x46020c00
 8004dbc:	20000004 	.word	0x20000004
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	da0a      	bge.n	8004dde <HAL_RCC_OscConfig+0x2a6>
 8004dc8:	4b98      	ldr	r3, [pc, #608]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	015b      	lsls	r3, r3, #5
 8004dd6:	4995      	ldr	r1, [pc, #596]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	60cb      	str	r3, [r1, #12]
 8004ddc:	e036      	b.n	8004e4c <HAL_RCC_OscConfig+0x314>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004de6:	d30a      	bcc.n	8004dfe <HAL_RCC_OscConfig+0x2c6>
 8004de8:	4b90      	ldr	r3, [pc, #576]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	029b      	lsls	r3, r3, #10
 8004df6:	498d      	ldr	r1, [pc, #564]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	60cb      	str	r3, [r1, #12]
 8004dfc:	e026      	b.n	8004e4c <HAL_RCC_OscConfig+0x314>
 8004dfe:	4b8b      	ldr	r3, [pc, #556]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	03db      	lsls	r3, r3, #15
 8004e0c:	4987      	ldr	r1, [pc, #540]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	60cb      	str	r3, [r1, #12]
 8004e12:	e01b      	b.n	8004e4c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8004e14:	4b85      	ldr	r3, [pc, #532]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a84      	ldr	r2, [pc, #528]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004e1a:	f023 0301 	bic.w	r3, r3, #1
 8004e1e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004e20:	f7fd fdb0 	bl	8002984 <HAL_GetTick>
 8004e24:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004e26:	e009      	b.n	8004e3c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e28:	f7fd fdac 	bl	8002984 <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d902      	bls.n	8004e3c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	f000 bd53 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004e3c:	4b7b      	ldr	r3, [pc, #492]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0304 	and.w	r3, r3, #4
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1ef      	bne.n	8004e28 <HAL_RCC_OscConfig+0x2f0>
 8004e48:	e000      	b.n	8004e4c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004e4a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f000 808b 	beq.w	8004f70 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d005      	beq.n	8004e6c <HAL_RCC_OscConfig+0x334>
 8004e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e62:	2b0c      	cmp	r3, #12
 8004e64:	d109      	bne.n	8004e7a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e68:	2b03      	cmp	r3, #3
 8004e6a:	d106      	bne.n	8004e7a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d17d      	bne.n	8004f70 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	f000 bd34 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e82:	d106      	bne.n	8004e92 <HAL_RCC_OscConfig+0x35a>
 8004e84:	4b69      	ldr	r3, [pc, #420]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a68      	ldr	r2, [pc, #416]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004e8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e8e:	6013      	str	r3, [r2, #0]
 8004e90:	e041      	b.n	8004f16 <HAL_RCC_OscConfig+0x3de>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e9a:	d112      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x38a>
 8004e9c:	4b63      	ldr	r3, [pc, #396]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a62      	ldr	r2, [pc, #392]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004ea2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ea6:	6013      	str	r3, [r2, #0]
 8004ea8:	4b60      	ldr	r3, [pc, #384]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a5f      	ldr	r2, [pc, #380]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004eae:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004eb2:	6013      	str	r3, [r2, #0]
 8004eb4:	4b5d      	ldr	r3, [pc, #372]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a5c      	ldr	r2, [pc, #368]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004eba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ebe:	6013      	str	r3, [r2, #0]
 8004ec0:	e029      	b.n	8004f16 <HAL_RCC_OscConfig+0x3de>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004eca:	d112      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x3ba>
 8004ecc:	4b57      	ldr	r3, [pc, #348]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a56      	ldr	r2, [pc, #344]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004ed2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ed6:	6013      	str	r3, [r2, #0]
 8004ed8:	4b54      	ldr	r3, [pc, #336]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a53      	ldr	r2, [pc, #332]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004ede:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ee2:	6013      	str	r3, [r2, #0]
 8004ee4:	4b51      	ldr	r3, [pc, #324]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a50      	ldr	r2, [pc, #320]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004eea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004eee:	6013      	str	r3, [r2, #0]
 8004ef0:	e011      	b.n	8004f16 <HAL_RCC_OscConfig+0x3de>
 8004ef2:	4b4e      	ldr	r3, [pc, #312]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a4d      	ldr	r2, [pc, #308]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004ef8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004efc:	6013      	str	r3, [r2, #0]
 8004efe:	4b4b      	ldr	r3, [pc, #300]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a4a      	ldr	r2, [pc, #296]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004f04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f08:	6013      	str	r3, [r2, #0]
 8004f0a:	4b48      	ldr	r3, [pc, #288]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a47      	ldr	r2, [pc, #284]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004f10:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004f14:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d014      	beq.n	8004f48 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8004f1e:	f7fd fd31 	bl	8002984 <HAL_GetTick>
 8004f22:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f24:	e009      	b.n	8004f3a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f26:	f7fd fd2d 	bl	8002984 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	2b64      	cmp	r3, #100	@ 0x64
 8004f32:	d902      	bls.n	8004f3a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	f000 bcd4 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f3a:	4b3c      	ldr	r3, [pc, #240]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d0ef      	beq.n	8004f26 <HAL_RCC_OscConfig+0x3ee>
 8004f46:	e013      	b.n	8004f70 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8004f48:	f7fd fd1c 	bl	8002984 <HAL_GetTick>
 8004f4c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f4e:	e009      	b.n	8004f64 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f50:	f7fd fd18 	bl	8002984 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b64      	cmp	r3, #100	@ 0x64
 8004f5c:	d902      	bls.n	8004f64 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	f000 bcbf 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f64:	4b31      	ldr	r3, [pc, #196]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d1ef      	bne.n	8004f50 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d05f      	beq.n	800503c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f7e:	2b04      	cmp	r3, #4
 8004f80:	d005      	beq.n	8004f8e <HAL_RCC_OscConfig+0x456>
 8004f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f84:	2b0c      	cmp	r3, #12
 8004f86:	d114      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d111      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d102      	bne.n	8004f9c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	f000 bca3 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8004f9c:	4b23      	ldr	r3, [pc, #140]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004f9e:	691b      	ldr	r3, [r3, #16]
 8004fa0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	041b      	lsls	r3, r3, #16
 8004faa:	4920      	ldr	r1, [pc, #128]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004fb0:	e044      	b.n	800503c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d024      	beq.n	8005004 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8004fba:	4b1c      	ldr	r3, [pc, #112]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a1b      	ldr	r2, [pc, #108]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004fc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fc4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004fc6:	f7fd fcdd 	bl	8002984 <HAL_GetTick>
 8004fca:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fcc:	e009      	b.n	8004fe2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fce:	f7fd fcd9 	bl	8002984 <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d902      	bls.n	8004fe2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	f000 bc80 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fe2:	4b12      	ldr	r3, [pc, #72]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d0ef      	beq.n	8004fce <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8004fee:	4b0f      	ldr	r3, [pc, #60]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	041b      	lsls	r3, r3, #16
 8004ffc:	490b      	ldr	r1, [pc, #44]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	610b      	str	r3, [r1, #16]
 8005002:	e01b      	b.n	800503c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8005004:	4b09      	ldr	r3, [pc, #36]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a08      	ldr	r2, [pc, #32]	@ (800502c <HAL_RCC_OscConfig+0x4f4>)
 800500a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800500e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005010:	f7fd fcb8 	bl	8002984 <HAL_GetTick>
 8005014:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005016:	e00b      	b.n	8005030 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005018:	f7fd fcb4 	bl	8002984 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b02      	cmp	r3, #2
 8005024:	d904      	bls.n	8005030 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	f000 bc5b 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
 800502c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005030:	4baf      	ldr	r3, [pc, #700]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1ed      	bne.n	8005018 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0308 	and.w	r3, r3, #8
 8005044:	2b00      	cmp	r3, #0
 8005046:	f000 80c8 	beq.w	80051da <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800504a:	2300      	movs	r3, #0
 800504c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005050:	4ba7      	ldr	r3, [pc, #668]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005052:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005056:	f003 0304 	and.w	r3, r3, #4
 800505a:	2b00      	cmp	r3, #0
 800505c:	d111      	bne.n	8005082 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800505e:	4ba4      	ldr	r3, [pc, #656]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005060:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005064:	4aa2      	ldr	r2, [pc, #648]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005066:	f043 0304 	orr.w	r3, r3, #4
 800506a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800506e:	4ba0      	ldr	r3, [pc, #640]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005070:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005074:	f003 0304 	and.w	r3, r3, #4
 8005078:	617b      	str	r3, [r7, #20]
 800507a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800507c:	2301      	movs	r3, #1
 800507e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005082:	4b9c      	ldr	r3, [pc, #624]	@ (80052f4 <HAL_RCC_OscConfig+0x7bc>)
 8005084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d119      	bne.n	80050c2 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800508e:	4b99      	ldr	r3, [pc, #612]	@ (80052f4 <HAL_RCC_OscConfig+0x7bc>)
 8005090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005092:	4a98      	ldr	r2, [pc, #608]	@ (80052f4 <HAL_RCC_OscConfig+0x7bc>)
 8005094:	f043 0301 	orr.w	r3, r3, #1
 8005098:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800509a:	f7fd fc73 	bl	8002984 <HAL_GetTick>
 800509e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80050a0:	e009      	b.n	80050b6 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050a2:	f7fd fc6f 	bl	8002984 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d902      	bls.n	80050b6 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	f000 bc16 	b.w	80058e2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80050b6:	4b8f      	ldr	r3, [pc, #572]	@ (80052f4 <HAL_RCC_OscConfig+0x7bc>)
 80050b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d0ef      	beq.n	80050a2 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d05f      	beq.n	800518a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80050ca:	4b89      	ldr	r3, [pc, #548]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 80050cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80050d0:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	699a      	ldr	r2, [r3, #24]
 80050d6:	6a3b      	ldr	r3, [r7, #32]
 80050d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050dc:	429a      	cmp	r2, r3
 80050de:	d037      	beq.n	8005150 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80050e0:	6a3b      	ldr	r3, [r7, #32]
 80050e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d006      	beq.n	80050f8 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d101      	bne.n	80050f8 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e3f4      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80050f8:	6a3b      	ldr	r3, [r7, #32]
 80050fa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d01b      	beq.n	800513a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8005102:	4b7b      	ldr	r3, [pc, #492]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005104:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005108:	4a79      	ldr	r2, [pc, #484]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 800510a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800510e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8005112:	f7fd fc37 	bl	8002984 <HAL_GetTick>
 8005116:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005118:	e008      	b.n	800512c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800511a:	f7fd fc33 	bl	8002984 <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b05      	cmp	r3, #5
 8005126:	d901      	bls.n	800512c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e3da      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800512c:	4b70      	ldr	r3, [pc, #448]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 800512e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005132:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1ef      	bne.n	800511a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800513a:	4b6d      	ldr	r3, [pc, #436]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 800513c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005140:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	699b      	ldr	r3, [r3, #24]
 8005148:	4969      	ldr	r1, [pc, #420]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 800514a:	4313      	orrs	r3, r2
 800514c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8005150:	4b67      	ldr	r3, [pc, #412]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005152:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005156:	4a66      	ldr	r2, [pc, #408]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005158:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800515c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005160:	f7fd fc10 	bl	8002984 <HAL_GetTick>
 8005164:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005166:	e008      	b.n	800517a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005168:	f7fd fc0c 	bl	8002984 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	2b05      	cmp	r3, #5
 8005174:	d901      	bls.n	800517a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e3b3      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800517a:	4b5d      	ldr	r3, [pc, #372]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 800517c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005180:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d0ef      	beq.n	8005168 <HAL_RCC_OscConfig+0x630>
 8005188:	e01b      	b.n	80051c2 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800518a:	4b59      	ldr	r3, [pc, #356]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 800518c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005190:	4a57      	ldr	r2, [pc, #348]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005192:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8005196:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800519a:	f7fd fbf3 	bl	8002984 <HAL_GetTick>
 800519e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80051a0:	e008      	b.n	80051b4 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051a2:	f7fd fbef 	bl	8002984 <HAL_GetTick>
 80051a6:	4602      	mov	r2, r0
 80051a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051aa:	1ad3      	subs	r3, r2, r3
 80051ac:	2b05      	cmp	r3, #5
 80051ae:	d901      	bls.n	80051b4 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80051b0:	2303      	movs	r3, #3
 80051b2:	e396      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80051b4:	4b4e      	ldr	r3, [pc, #312]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 80051b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80051ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d1ef      	bne.n	80051a2 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80051c2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d107      	bne.n	80051da <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051ca:	4b49      	ldr	r3, [pc, #292]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 80051cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051d0:	4a47      	ldr	r2, [pc, #284]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 80051d2:	f023 0304 	bic.w	r3, r3, #4
 80051d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0304 	and.w	r3, r3, #4
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	f000 8111 	beq.w	800540a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80051e8:	2300      	movs	r3, #0
 80051ea:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051ee:	4b40      	ldr	r3, [pc, #256]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 80051f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051f4:	f003 0304 	and.w	r3, r3, #4
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d111      	bne.n	8005220 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051fc:	4b3c      	ldr	r3, [pc, #240]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 80051fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005202:	4a3b      	ldr	r2, [pc, #236]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005204:	f043 0304 	orr.w	r3, r3, #4
 8005208:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800520c:	4b38      	ldr	r3, [pc, #224]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 800520e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005212:	f003 0304 	and.w	r3, r3, #4
 8005216:	613b      	str	r3, [r7, #16]
 8005218:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800521a:	2301      	movs	r3, #1
 800521c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005220:	4b34      	ldr	r3, [pc, #208]	@ (80052f4 <HAL_RCC_OscConfig+0x7bc>)
 8005222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	2b00      	cmp	r3, #0
 800522a:	d118      	bne.n	800525e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800522c:	4b31      	ldr	r3, [pc, #196]	@ (80052f4 <HAL_RCC_OscConfig+0x7bc>)
 800522e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005230:	4a30      	ldr	r2, [pc, #192]	@ (80052f4 <HAL_RCC_OscConfig+0x7bc>)
 8005232:	f043 0301 	orr.w	r3, r3, #1
 8005236:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005238:	f7fd fba4 	bl	8002984 <HAL_GetTick>
 800523c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800523e:	e008      	b.n	8005252 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005240:	f7fd fba0 	bl	8002984 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	2b02      	cmp	r3, #2
 800524c:	d901      	bls.n	8005252 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e347      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005252:	4b28      	ldr	r3, [pc, #160]	@ (80052f4 <HAL_RCC_OscConfig+0x7bc>)
 8005254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005256:	f003 0301 	and.w	r3, r3, #1
 800525a:	2b00      	cmp	r3, #0
 800525c:	d0f0      	beq.n	8005240 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	d01f      	beq.n	80052aa <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	f003 0304 	and.w	r3, r3, #4
 8005272:	2b00      	cmp	r3, #0
 8005274:	d010      	beq.n	8005298 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005276:	4b1e      	ldr	r3, [pc, #120]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005278:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800527c:	4a1c      	ldr	r2, [pc, #112]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 800527e:	f043 0304 	orr.w	r3, r3, #4
 8005282:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005286:	4b1a      	ldr	r3, [pc, #104]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 8005288:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800528c:	4a18      	ldr	r2, [pc, #96]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 800528e:	f043 0301 	orr.w	r3, r3, #1
 8005292:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005296:	e018      	b.n	80052ca <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005298:	4b15      	ldr	r3, [pc, #84]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 800529a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800529e:	4a14      	ldr	r2, [pc, #80]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 80052a0:	f043 0301 	orr.w	r3, r3, #1
 80052a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80052a8:	e00f      	b.n	80052ca <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80052aa:	4b11      	ldr	r3, [pc, #68]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 80052ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052b0:	4a0f      	ldr	r2, [pc, #60]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 80052b2:	f023 0301 	bic.w	r3, r3, #1
 80052b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80052ba:	4b0d      	ldr	r3, [pc, #52]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 80052bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052c0:	4a0b      	ldr	r2, [pc, #44]	@ (80052f0 <HAL_RCC_OscConfig+0x7b8>)
 80052c2:	f023 0304 	bic.w	r3, r3, #4
 80052c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d057      	beq.n	8005382 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80052d2:	f7fd fb57 	bl	8002984 <HAL_GetTick>
 80052d6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052d8:	e00e      	b.n	80052f8 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052da:	f7fd fb53 	bl	8002984 <HAL_GetTick>
 80052de:	4602      	mov	r2, r0
 80052e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d905      	bls.n	80052f8 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	e2f8      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
 80052f0:	46020c00 	.word	0x46020c00
 80052f4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052f8:	4b9c      	ldr	r3, [pc, #624]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 80052fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d0e9      	beq.n	80052da <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800530e:	2b00      	cmp	r3, #0
 8005310:	d01b      	beq.n	800534a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005312:	4b96      	ldr	r3, [pc, #600]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005314:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005318:	4a94      	ldr	r2, [pc, #592]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 800531a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800531e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005322:	e00a      	b.n	800533a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005324:	f7fd fb2e 	bl	8002984 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005332:	4293      	cmp	r3, r2
 8005334:	d901      	bls.n	800533a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e2d3      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800533a:	4b8c      	ldr	r3, [pc, #560]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 800533c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005340:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005344:	2b00      	cmp	r3, #0
 8005346:	d0ed      	beq.n	8005324 <HAL_RCC_OscConfig+0x7ec>
 8005348:	e053      	b.n	80053f2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800534a:	4b88      	ldr	r3, [pc, #544]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 800534c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005350:	4a86      	ldr	r2, [pc, #536]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005352:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005356:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800535a:	e00a      	b.n	8005372 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800535c:	f7fd fb12 	bl	8002984 <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	f241 3288 	movw	r2, #5000	@ 0x1388
 800536a:	4293      	cmp	r3, r2
 800536c:	d901      	bls.n	8005372 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e2b7      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005372:	4b7e      	ldr	r3, [pc, #504]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005374:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005378:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1ed      	bne.n	800535c <HAL_RCC_OscConfig+0x824>
 8005380:	e037      	b.n	80053f2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8005382:	f7fd faff 	bl	8002984 <HAL_GetTick>
 8005386:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005388:	e00a      	b.n	80053a0 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800538a:	f7fd fafb 	bl	8002984 <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005398:	4293      	cmp	r3, r2
 800539a:	d901      	bls.n	80053a0 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e2a0      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053a0:	4b72      	ldr	r3, [pc, #456]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 80053a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1ed      	bne.n	800538a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80053ae:	4b6f      	ldr	r3, [pc, #444]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 80053b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d01a      	beq.n	80053f2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80053bc:	4b6b      	ldr	r3, [pc, #428]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 80053be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053c2:	4a6a      	ldr	r2, [pc, #424]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 80053c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80053cc:	e00a      	b.n	80053e4 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053ce:	f7fd fad9 	bl	8002984 <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053dc:	4293      	cmp	r3, r2
 80053de:	d901      	bls.n	80053e4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80053e0:	2303      	movs	r3, #3
 80053e2:	e27e      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80053e4:	4b61      	ldr	r3, [pc, #388]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 80053e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d1ed      	bne.n	80053ce <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053f2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d107      	bne.n	800540a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053fa:	4b5c      	ldr	r3, [pc, #368]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 80053fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005400:	4a5a      	ldr	r2, [pc, #360]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005402:	f023 0304 	bic.w	r3, r3, #4
 8005406:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0320 	and.w	r3, r3, #32
 8005412:	2b00      	cmp	r3, #0
 8005414:	d036      	beq.n	8005484 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541a:	2b00      	cmp	r3, #0
 800541c:	d019      	beq.n	8005452 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800541e:	4b53      	ldr	r3, [pc, #332]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a52      	ldr	r2, [pc, #328]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005424:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005428:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800542a:	f7fd faab 	bl	8002984 <HAL_GetTick>
 800542e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005430:	e008      	b.n	8005444 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005432:	f7fd faa7 	bl	8002984 <HAL_GetTick>
 8005436:	4602      	mov	r2, r0
 8005438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	2b02      	cmp	r3, #2
 800543e:	d901      	bls.n	8005444 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e24e      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005444:	4b49      	ldr	r3, [pc, #292]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800544c:	2b00      	cmp	r3, #0
 800544e:	d0f0      	beq.n	8005432 <HAL_RCC_OscConfig+0x8fa>
 8005450:	e018      	b.n	8005484 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8005452:	4b46      	ldr	r3, [pc, #280]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a45      	ldr	r2, [pc, #276]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005458:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800545c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800545e:	f7fd fa91 	bl	8002984 <HAL_GetTick>
 8005462:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005464:	e008      	b.n	8005478 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005466:	f7fd fa8d 	bl	8002984 <HAL_GetTick>
 800546a:	4602      	mov	r2, r0
 800546c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	2b02      	cmp	r3, #2
 8005472:	d901      	bls.n	8005478 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e234      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005478:	4b3c      	ldr	r3, [pc, #240]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1f0      	bne.n	8005466 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800548c:	2b00      	cmp	r3, #0
 800548e:	d036      	beq.n	80054fe <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005494:	2b00      	cmp	r3, #0
 8005496:	d019      	beq.n	80054cc <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8005498:	4b34      	ldr	r3, [pc, #208]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a33      	ldr	r2, [pc, #204]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 800549e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80054a2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80054a4:	f7fd fa6e 	bl	8002984 <HAL_GetTick>
 80054a8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80054aa:	e008      	b.n	80054be <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80054ac:	f7fd fa6a 	bl	8002984 <HAL_GetTick>
 80054b0:	4602      	mov	r2, r0
 80054b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d901      	bls.n	80054be <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e211      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80054be:	4b2b      	ldr	r3, [pc, #172]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d0f0      	beq.n	80054ac <HAL_RCC_OscConfig+0x974>
 80054ca:	e018      	b.n	80054fe <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80054cc:	4b27      	ldr	r3, [pc, #156]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a26      	ldr	r2, [pc, #152]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 80054d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054d6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80054d8:	f7fd fa54 	bl	8002984 <HAL_GetTick>
 80054dc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80054de:	e008      	b.n	80054f2 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80054e0:	f7fd fa50 	bl	8002984 <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d901      	bls.n	80054f2 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e1f7      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80054f2:	4b1e      	ldr	r3, [pc, #120]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1f0      	bne.n	80054e0 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005506:	2b00      	cmp	r3, #0
 8005508:	d07f      	beq.n	800560a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800550e:	2b00      	cmp	r3, #0
 8005510:	d062      	beq.n	80055d8 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8005512:	4b16      	ldr	r3, [pc, #88]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	4a15      	ldr	r2, [pc, #84]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005518:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800551c:	6093      	str	r3, [r2, #8]
 800551e:	4b13      	ldr	r3, [pc, #76]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552a:	4910      	ldr	r1, [pc, #64]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 800552c:	4313      	orrs	r3, r2
 800552e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005534:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005538:	d309      	bcc.n	800554e <HAL_RCC_OscConfig+0xa16>
 800553a:	4b0c      	ldr	r3, [pc, #48]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	f023 021f 	bic.w	r2, r3, #31
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	4909      	ldr	r1, [pc, #36]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005548:	4313      	orrs	r3, r2
 800554a:	60cb      	str	r3, [r1, #12]
 800554c:	e02a      	b.n	80055a4 <HAL_RCC_OscConfig+0xa6c>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005552:	2b00      	cmp	r3, #0
 8005554:	da0c      	bge.n	8005570 <HAL_RCC_OscConfig+0xa38>
 8005556:	4b05      	ldr	r3, [pc, #20]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	015b      	lsls	r3, r3, #5
 8005564:	4901      	ldr	r1, [pc, #4]	@ (800556c <HAL_RCC_OscConfig+0xa34>)
 8005566:	4313      	orrs	r3, r2
 8005568:	60cb      	str	r3, [r1, #12]
 800556a:	e01b      	b.n	80055a4 <HAL_RCC_OscConfig+0xa6c>
 800556c:	46020c00 	.word	0x46020c00
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005574:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005578:	d30a      	bcc.n	8005590 <HAL_RCC_OscConfig+0xa58>
 800557a:	4ba1      	ldr	r3, [pc, #644]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	029b      	lsls	r3, r3, #10
 8005588:	499d      	ldr	r1, [pc, #628]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 800558a:	4313      	orrs	r3, r2
 800558c:	60cb      	str	r3, [r1, #12]
 800558e:	e009      	b.n	80055a4 <HAL_RCC_OscConfig+0xa6c>
 8005590:	4b9b      	ldr	r3, [pc, #620]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	03db      	lsls	r3, r3, #15
 800559e:	4998      	ldr	r1, [pc, #608]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80055a0:	4313      	orrs	r3, r2
 80055a2:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80055a4:	4b96      	ldr	r3, [pc, #600]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a95      	ldr	r2, [pc, #596]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80055aa:	f043 0310 	orr.w	r3, r3, #16
 80055ae:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80055b0:	f7fd f9e8 	bl	8002984 <HAL_GetTick>
 80055b4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80055b6:	e008      	b.n	80055ca <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80055b8:	f7fd f9e4 	bl	8002984 <HAL_GetTick>
 80055bc:	4602      	mov	r2, r0
 80055be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	2b02      	cmp	r3, #2
 80055c4:	d901      	bls.n	80055ca <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e18b      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80055ca:	4b8d      	ldr	r3, [pc, #564]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0320 	and.w	r3, r3, #32
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d0f0      	beq.n	80055b8 <HAL_RCC_OscConfig+0xa80>
 80055d6:	e018      	b.n	800560a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80055d8:	4b89      	ldr	r3, [pc, #548]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a88      	ldr	r2, [pc, #544]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80055de:	f023 0310 	bic.w	r3, r3, #16
 80055e2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80055e4:	f7fd f9ce 	bl	8002984 <HAL_GetTick>
 80055e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80055ea:	e008      	b.n	80055fe <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80055ec:	f7fd f9ca 	bl	8002984 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e171      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80055fe:	4b80      	ldr	r3, [pc, #512]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 0320 	and.w	r3, r3, #32
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1f0      	bne.n	80055ec <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800560e:	2b00      	cmp	r3, #0
 8005610:	f000 8166 	beq.w	80058e0 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8005614:	2300      	movs	r3, #0
 8005616:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800561a:	4b79      	ldr	r3, [pc, #484]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 800561c:	69db      	ldr	r3, [r3, #28]
 800561e:	f003 030c 	and.w	r3, r3, #12
 8005622:	2b0c      	cmp	r3, #12
 8005624:	f000 80f2 	beq.w	800580c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800562c:	2b02      	cmp	r3, #2
 800562e:	f040 80c5 	bne.w	80057bc <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005632:	4b73      	ldr	r3, [pc, #460]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a72      	ldr	r2, [pc, #456]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005638:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800563c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800563e:	f7fd f9a1 	bl	8002984 <HAL_GetTick>
 8005642:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005644:	e008      	b.n	8005658 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005646:	f7fd f99d 	bl	8002984 <HAL_GetTick>
 800564a:	4602      	mov	r2, r0
 800564c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564e:	1ad3      	subs	r3, r2, r3
 8005650:	2b02      	cmp	r3, #2
 8005652:	d901      	bls.n	8005658 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8005654:	2303      	movs	r3, #3
 8005656:	e144      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005658:	4b69      	ldr	r3, [pc, #420]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1f0      	bne.n	8005646 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005664:	4b66      	ldr	r3, [pc, #408]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005666:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800566a:	f003 0304 	and.w	r3, r3, #4
 800566e:	2b00      	cmp	r3, #0
 8005670:	d111      	bne.n	8005696 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8005672:	4b63      	ldr	r3, [pc, #396]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005674:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005678:	4a61      	ldr	r2, [pc, #388]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 800567a:	f043 0304 	orr.w	r3, r3, #4
 800567e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005682:	4b5f      	ldr	r3, [pc, #380]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005684:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005688:	f003 0304 	and.w	r3, r3, #4
 800568c:	60fb      	str	r3, [r7, #12]
 800568e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8005690:	2301      	movs	r3, #1
 8005692:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005696:	4b5b      	ldr	r3, [pc, #364]	@ (8005804 <HAL_RCC_OscConfig+0xccc>)
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800569e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056a2:	d102      	bne.n	80056aa <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80056a4:	2301      	movs	r3, #1
 80056a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80056aa:	4b56      	ldr	r3, [pc, #344]	@ (8005804 <HAL_RCC_OscConfig+0xccc>)
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	4a55      	ldr	r2, [pc, #340]	@ (8005804 <HAL_RCC_OscConfig+0xccc>)
 80056b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056b4:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80056b6:	4b52      	ldr	r3, [pc, #328]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80056b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056be:	f023 0303 	bic.w	r3, r3, #3
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80056ca:	3a01      	subs	r2, #1
 80056cc:	0212      	lsls	r2, r2, #8
 80056ce:	4311      	orrs	r1, r2
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80056d4:	430a      	orrs	r2, r1
 80056d6:	494a      	ldr	r1, [pc, #296]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80056d8:	4313      	orrs	r3, r2
 80056da:	628b      	str	r3, [r1, #40]	@ 0x28
 80056dc:	4b48      	ldr	r3, [pc, #288]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80056de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056e0:	4b49      	ldr	r3, [pc, #292]	@ (8005808 <HAL_RCC_OscConfig+0xcd0>)
 80056e2:	4013      	ands	r3, r2
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80056e8:	3a01      	subs	r2, #1
 80056ea:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80056f2:	3a01      	subs	r2, #1
 80056f4:	0252      	lsls	r2, r2, #9
 80056f6:	b292      	uxth	r2, r2
 80056f8:	4311      	orrs	r1, r2
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80056fe:	3a01      	subs	r2, #1
 8005700:	0412      	lsls	r2, r2, #16
 8005702:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005706:	4311      	orrs	r1, r2
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800570c:	3a01      	subs	r2, #1
 800570e:	0612      	lsls	r2, r2, #24
 8005710:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005714:	430a      	orrs	r2, r1
 8005716:	493a      	ldr	r1, [pc, #232]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005718:	4313      	orrs	r3, r2
 800571a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800571c:	4b38      	ldr	r3, [pc, #224]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 800571e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005720:	4a37      	ldr	r2, [pc, #220]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005722:	f023 0310 	bic.w	r3, r3, #16
 8005726:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800572c:	4a34      	ldr	r2, [pc, #208]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 800572e:	00db      	lsls	r3, r3, #3
 8005730:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005732:	4b33      	ldr	r3, [pc, #204]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005736:	4a32      	ldr	r2, [pc, #200]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005738:	f043 0310 	orr.w	r3, r3, #16
 800573c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800573e:	4b30      	ldr	r3, [pc, #192]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005742:	f023 020c 	bic.w	r2, r3, #12
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800574a:	492d      	ldr	r1, [pc, #180]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 800574c:	4313      	orrs	r3, r2
 800574e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8005750:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005754:	2b01      	cmp	r3, #1
 8005756:	d105      	bne.n	8005764 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005758:	4b2a      	ldr	r3, [pc, #168]	@ (8005804 <HAL_RCC_OscConfig+0xccc>)
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	4a29      	ldr	r2, [pc, #164]	@ (8005804 <HAL_RCC_OscConfig+0xccc>)
 800575e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005762:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005764:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005768:	2b01      	cmp	r3, #1
 800576a:	d107      	bne.n	800577c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 800576c:	4b24      	ldr	r3, [pc, #144]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 800576e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005772:	4a23      	ldr	r2, [pc, #140]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005774:	f023 0304 	bic.w	r3, r3, #4
 8005778:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 800577c:	4b20      	ldr	r3, [pc, #128]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a1f      	ldr	r2, [pc, #124]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 8005782:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005786:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005788:	f7fd f8fc 	bl	8002984 <HAL_GetTick>
 800578c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800578e:	e008      	b.n	80057a2 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005790:	f7fd f8f8 	bl	8002984 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	2b02      	cmp	r3, #2
 800579c:	d901      	bls.n	80057a2 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e09f      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80057a2:	4b17      	ldr	r3, [pc, #92]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d0f0      	beq.n	8005790 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80057ae:	4b14      	ldr	r3, [pc, #80]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80057b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057b2:	4a13      	ldr	r2, [pc, #76]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80057b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057b8:	6293      	str	r3, [r2, #40]	@ 0x28
 80057ba:	e091      	b.n	80058e0 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80057bc:	4b10      	ldr	r3, [pc, #64]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a0f      	ldr	r2, [pc, #60]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80057c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057c6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80057c8:	f7fd f8dc 	bl	8002984 <HAL_GetTick>
 80057cc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80057ce:	e008      	b.n	80057e2 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057d0:	f7fd f8d8 	bl	8002984 <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d901      	bls.n	80057e2 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e07f      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80057e2:	4b07      	ldr	r3, [pc, #28]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1f0      	bne.n	80057d0 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80057ee:	4b04      	ldr	r3, [pc, #16]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80057f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f2:	4a03      	ldr	r2, [pc, #12]	@ (8005800 <HAL_RCC_OscConfig+0xcc8>)
 80057f4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80057f8:	f023 0303 	bic.w	r3, r3, #3
 80057fc:	6293      	str	r3, [r2, #40]	@ 0x28
 80057fe:	e06f      	b.n	80058e0 <HAL_RCC_OscConfig+0xda8>
 8005800:	46020c00 	.word	0x46020c00
 8005804:	46020800 	.word	0x46020800
 8005808:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800580c:	4b37      	ldr	r3, [pc, #220]	@ (80058ec <HAL_RCC_OscConfig+0xdb4>)
 800580e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005810:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005812:	4b36      	ldr	r3, [pc, #216]	@ (80058ec <HAL_RCC_OscConfig+0xdb4>)
 8005814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005816:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800581c:	2b01      	cmp	r3, #1
 800581e:	d039      	beq.n	8005894 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	f003 0203 	and.w	r2, r3, #3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800582a:	429a      	cmp	r2, r3
 800582c:	d132      	bne.n	8005894 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	0a1b      	lsrs	r3, r3, #8
 8005832:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800583c:	429a      	cmp	r2, r3
 800583e:	d129      	bne.n	8005894 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800584a:	429a      	cmp	r2, r3
 800584c:	d122      	bne.n	8005894 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800584e:	69bb      	ldr	r3, [r7, #24]
 8005850:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005858:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800585a:	429a      	cmp	r2, r3
 800585c:	d11a      	bne.n	8005894 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	0a5b      	lsrs	r3, r3, #9
 8005862:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800586a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800586c:	429a      	cmp	r2, r3
 800586e:	d111      	bne.n	8005894 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005870:	69bb      	ldr	r3, [r7, #24]
 8005872:	0c1b      	lsrs	r3, r3, #16
 8005874:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800587c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800587e:	429a      	cmp	r2, r3
 8005880:	d108      	bne.n	8005894 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	0e1b      	lsrs	r3, r3, #24
 8005886:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800588e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005890:	429a      	cmp	r2, r3
 8005892:	d001      	beq.n	8005898 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	e024      	b.n	80058e2 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005898:	4b14      	ldr	r3, [pc, #80]	@ (80058ec <HAL_RCC_OscConfig+0xdb4>)
 800589a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800589c:	08db      	lsrs	r3, r3, #3
 800589e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d01a      	beq.n	80058e0 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80058aa:	4b10      	ldr	r3, [pc, #64]	@ (80058ec <HAL_RCC_OscConfig+0xdb4>)
 80058ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ae:	4a0f      	ldr	r2, [pc, #60]	@ (80058ec <HAL_RCC_OscConfig+0xdb4>)
 80058b0:	f023 0310 	bic.w	r3, r3, #16
 80058b4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b6:	f7fd f865 	bl	8002984 <HAL_GetTick>
 80058ba:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 80058bc:	bf00      	nop
 80058be:	f7fd f861 	bl	8002984 <HAL_GetTick>
 80058c2:	4602      	mov	r2, r0
 80058c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d0f9      	beq.n	80058be <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ce:	4a07      	ldr	r2, [pc, #28]	@ (80058ec <HAL_RCC_OscConfig+0xdb4>)
 80058d0:	00db      	lsls	r3, r3, #3
 80058d2:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80058d4:	4b05      	ldr	r3, [pc, #20]	@ (80058ec <HAL_RCC_OscConfig+0xdb4>)
 80058d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d8:	4a04      	ldr	r2, [pc, #16]	@ (80058ec <HAL_RCC_OscConfig+0xdb4>)
 80058da:	f043 0310 	orr.w	r3, r3, #16
 80058de:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3738      	adds	r7, #56	@ 0x38
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	46020c00 	.word	0x46020c00

080058f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d101      	bne.n	8005904 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e1d9      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005904:	4b9b      	ldr	r3, [pc, #620]	@ (8005b74 <HAL_RCC_ClockConfig+0x284>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 030f 	and.w	r3, r3, #15
 800590c:	683a      	ldr	r2, [r7, #0]
 800590e:	429a      	cmp	r2, r3
 8005910:	d910      	bls.n	8005934 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005912:	4b98      	ldr	r3, [pc, #608]	@ (8005b74 <HAL_RCC_ClockConfig+0x284>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f023 020f 	bic.w	r2, r3, #15
 800591a:	4996      	ldr	r1, [pc, #600]	@ (8005b74 <HAL_RCC_ClockConfig+0x284>)
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	4313      	orrs	r3, r2
 8005920:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005922:	4b94      	ldr	r3, [pc, #592]	@ (8005b74 <HAL_RCC_ClockConfig+0x284>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 030f 	and.w	r3, r3, #15
 800592a:	683a      	ldr	r2, [r7, #0]
 800592c:	429a      	cmp	r2, r3
 800592e:	d001      	beq.n	8005934 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e1c1      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0310 	and.w	r3, r3, #16
 800593c:	2b00      	cmp	r3, #0
 800593e:	d010      	beq.n	8005962 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	695a      	ldr	r2, [r3, #20]
 8005944:	4b8c      	ldr	r3, [pc, #560]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005948:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800594c:	429a      	cmp	r2, r3
 800594e:	d908      	bls.n	8005962 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8005950:	4b89      	ldr	r3, [pc, #548]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005954:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	4986      	ldr	r1, [pc, #536]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 800595e:	4313      	orrs	r3, r2
 8005960:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f003 0308 	and.w	r3, r3, #8
 800596a:	2b00      	cmp	r3, #0
 800596c:	d012      	beq.n	8005994 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	691a      	ldr	r2, [r3, #16]
 8005972:	4b81      	ldr	r3, [pc, #516]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	091b      	lsrs	r3, r3, #4
 8005978:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800597c:	429a      	cmp	r2, r3
 800597e:	d909      	bls.n	8005994 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005980:	4b7d      	ldr	r3, [pc, #500]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005982:	6a1b      	ldr	r3, [r3, #32]
 8005984:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	691b      	ldr	r3, [r3, #16]
 800598c:	011b      	lsls	r3, r3, #4
 800598e:	497a      	ldr	r1, [pc, #488]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005990:	4313      	orrs	r3, r2
 8005992:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 0304 	and.w	r3, r3, #4
 800599c:	2b00      	cmp	r3, #0
 800599e:	d010      	beq.n	80059c2 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	68da      	ldr	r2, [r3, #12]
 80059a4:	4b74      	ldr	r3, [pc, #464]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 80059a6:	6a1b      	ldr	r3, [r3, #32]
 80059a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d908      	bls.n	80059c2 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80059b0:	4b71      	ldr	r3, [pc, #452]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 80059b2:	6a1b      	ldr	r3, [r3, #32]
 80059b4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	496e      	ldr	r1, [pc, #440]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 80059be:	4313      	orrs	r3, r2
 80059c0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0302 	and.w	r3, r3, #2
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d010      	beq.n	80059f0 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689a      	ldr	r2, [r3, #8]
 80059d2:	4b69      	ldr	r3, [pc, #420]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	f003 030f 	and.w	r3, r3, #15
 80059da:	429a      	cmp	r2, r3
 80059dc:	d908      	bls.n	80059f0 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80059de:	4b66      	ldr	r3, [pc, #408]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 80059e0:	6a1b      	ldr	r3, [r3, #32]
 80059e2:	f023 020f 	bic.w	r2, r3, #15
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	4963      	ldr	r1, [pc, #396]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0301 	and.w	r3, r3, #1
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 80d2 	beq.w	8005ba2 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80059fe:	2300      	movs	r3, #0
 8005a00:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	2b03      	cmp	r3, #3
 8005a08:	d143      	bne.n	8005a92 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a0a:	4b5b      	ldr	r3, [pc, #364]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005a0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a10:	f003 0304 	and.w	r3, r3, #4
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d110      	bne.n	8005a3a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005a18:	4b57      	ldr	r3, [pc, #348]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a1e:	4a56      	ldr	r2, [pc, #344]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005a20:	f043 0304 	orr.w	r3, r3, #4
 8005a24:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005a28:	4b53      	ldr	r3, [pc, #332]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005a2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a2e:	f003 0304 	and.w	r3, r3, #4
 8005a32:	60bb      	str	r3, [r7, #8]
 8005a34:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8005a36:	2301      	movs	r3, #1
 8005a38:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8005a3a:	f7fc ffa3 	bl	8002984 <HAL_GetTick>
 8005a3e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8005a40:	4b4e      	ldr	r3, [pc, #312]	@ (8005b7c <HAL_RCC_ClockConfig+0x28c>)
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00f      	beq.n	8005a6c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005a4c:	e008      	b.n	8005a60 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8005a4e:	f7fc ff99 	bl	8002984 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	d901      	bls.n	8005a60 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e12b      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005a60:	4b46      	ldr	r3, [pc, #280]	@ (8005b7c <HAL_RCC_ClockConfig+0x28c>)
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d0f0      	beq.n	8005a4e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005a6c:	7dfb      	ldrb	r3, [r7, #23]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d107      	bne.n	8005a82 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005a72:	4b41      	ldr	r3, [pc, #260]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005a74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a78:	4a3f      	ldr	r2, [pc, #252]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005a7a:	f023 0304 	bic.w	r3, r3, #4
 8005a7e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005a82:	4b3d      	ldr	r3, [pc, #244]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d121      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e112      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d107      	bne.n	8005aaa <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a9a:	4b37      	ldr	r3, [pc, #220]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d115      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e106      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d107      	bne.n	8005ac2 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005ab2:	4b31      	ldr	r3, [pc, #196]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0304 	and.w	r3, r3, #4
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d109      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e0fa      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ac2:	4b2d      	ldr	r3, [pc, #180]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e0f2      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8005ad2:	4b29      	ldr	r3, [pc, #164]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005ad4:	69db      	ldr	r3, [r3, #28]
 8005ad6:	f023 0203 	bic.w	r2, r3, #3
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	4926      	ldr	r1, [pc, #152]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8005ae4:	f7fc ff4e 	bl	8002984 <HAL_GetTick>
 8005ae8:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	2b03      	cmp	r3, #3
 8005af0:	d112      	bne.n	8005b18 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005af2:	e00a      	b.n	8005b0a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005af4:	f7fc ff46 	bl	8002984 <HAL_GetTick>
 8005af8:	4602      	mov	r2, r0
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d901      	bls.n	8005b0a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e0d6      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b0a:	4b1b      	ldr	r3, [pc, #108]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005b0c:	69db      	ldr	r3, [r3, #28]
 8005b0e:	f003 030c 	and.w	r3, r3, #12
 8005b12:	2b0c      	cmp	r3, #12
 8005b14:	d1ee      	bne.n	8005af4 <HAL_RCC_ClockConfig+0x204>
 8005b16:	e044      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	d112      	bne.n	8005b46 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b20:	e00a      	b.n	8005b38 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b22:	f7fc ff2f 	bl	8002984 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e0bf      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b38:	4b0f      	ldr	r3, [pc, #60]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005b3a:	69db      	ldr	r3, [r3, #28]
 8005b3c:	f003 030c 	and.w	r3, r3, #12
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	d1ee      	bne.n	8005b22 <HAL_RCC_ClockConfig+0x232>
 8005b44:	e02d      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d123      	bne.n	8005b96 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005b4e:	e00a      	b.n	8005b66 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b50:	f7fc ff18 	bl	8002984 <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d901      	bls.n	8005b66 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e0a8      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005b66:	4b04      	ldr	r3, [pc, #16]	@ (8005b78 <HAL_RCC_ClockConfig+0x288>)
 8005b68:	69db      	ldr	r3, [r3, #28]
 8005b6a:	f003 030c 	and.w	r3, r3, #12
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1ee      	bne.n	8005b50 <HAL_RCC_ClockConfig+0x260>
 8005b72:	e016      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x2b2>
 8005b74:	40022000 	.word	0x40022000
 8005b78:	46020c00 	.word	0x46020c00
 8005b7c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b80:	f7fc ff00 	bl	8002984 <HAL_GetTick>
 8005b84:	4602      	mov	r2, r0
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d901      	bls.n	8005b96 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8005b92:	2303      	movs	r3, #3
 8005b94:	e090      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b96:	4b4a      	ldr	r3, [pc, #296]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005b98:	69db      	ldr	r3, [r3, #28]
 8005b9a:	f003 030c 	and.w	r3, r3, #12
 8005b9e:	2b04      	cmp	r3, #4
 8005ba0:	d1ee      	bne.n	8005b80 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0302 	and.w	r3, r3, #2
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d010      	beq.n	8005bd0 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	689a      	ldr	r2, [r3, #8]
 8005bb2:	4b43      	ldr	r3, [pc, #268]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005bb4:	6a1b      	ldr	r3, [r3, #32]
 8005bb6:	f003 030f 	and.w	r3, r3, #15
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d208      	bcs.n	8005bd0 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005bbe:	4b40      	ldr	r3, [pc, #256]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	f023 020f 	bic.w	r2, r3, #15
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	493d      	ldr	r1, [pc, #244]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005bd0:	4b3c      	ldr	r3, [pc, #240]	@ (8005cc4 <HAL_RCC_ClockConfig+0x3d4>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 030f 	and.w	r3, r3, #15
 8005bd8:	683a      	ldr	r2, [r7, #0]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d210      	bcs.n	8005c00 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bde:	4b39      	ldr	r3, [pc, #228]	@ (8005cc4 <HAL_RCC_ClockConfig+0x3d4>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f023 020f 	bic.w	r2, r3, #15
 8005be6:	4937      	ldr	r1, [pc, #220]	@ (8005cc4 <HAL_RCC_ClockConfig+0x3d4>)
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bee:	4b35      	ldr	r3, [pc, #212]	@ (8005cc4 <HAL_RCC_ClockConfig+0x3d4>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 030f 	and.w	r3, r3, #15
 8005bf6:	683a      	ldr	r2, [r7, #0]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d001      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e05b      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0304 	and.w	r3, r3, #4
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d010      	beq.n	8005c2e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	68da      	ldr	r2, [r3, #12]
 8005c10:	4b2b      	ldr	r3, [pc, #172]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005c12:	6a1b      	ldr	r3, [r3, #32]
 8005c14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d208      	bcs.n	8005c2e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005c1c:	4b28      	ldr	r3, [pc, #160]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005c1e:	6a1b      	ldr	r3, [r3, #32]
 8005c20:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	4925      	ldr	r1, [pc, #148]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0308 	and.w	r3, r3, #8
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d012      	beq.n	8005c60 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	691a      	ldr	r2, [r3, #16]
 8005c3e:	4b20      	ldr	r3, [pc, #128]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	091b      	lsrs	r3, r3, #4
 8005c44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d209      	bcs.n	8005c60 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005c4c:	4b1c      	ldr	r3, [pc, #112]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005c4e:	6a1b      	ldr	r3, [r3, #32]
 8005c50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	691b      	ldr	r3, [r3, #16]
 8005c58:	011b      	lsls	r3, r3, #4
 8005c5a:	4919      	ldr	r1, [pc, #100]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 0310 	and.w	r3, r3, #16
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d010      	beq.n	8005c8e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	695a      	ldr	r2, [r3, #20]
 8005c70:	4b13      	ldr	r3, [pc, #76]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d208      	bcs.n	8005c8e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8005c7c:	4b10      	ldr	r3, [pc, #64]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	695b      	ldr	r3, [r3, #20]
 8005c88:	490d      	ldr	r1, [pc, #52]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005c8e:	f000 f821 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8005c92:	4602      	mov	r2, r0
 8005c94:	4b0a      	ldr	r3, [pc, #40]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d0>)
 8005c96:	6a1b      	ldr	r3, [r3, #32]
 8005c98:	f003 030f 	and.w	r3, r3, #15
 8005c9c:	490a      	ldr	r1, [pc, #40]	@ (8005cc8 <HAL_RCC_ClockConfig+0x3d8>)
 8005c9e:	5ccb      	ldrb	r3, [r1, r3]
 8005ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ca4:	4a09      	ldr	r2, [pc, #36]	@ (8005ccc <HAL_RCC_ClockConfig+0x3dc>)
 8005ca6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005ca8:	4b09      	ldr	r3, [pc, #36]	@ (8005cd0 <HAL_RCC_ClockConfig+0x3e0>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7fc fddf 	bl	8002870 <HAL_InitTick>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	73fb      	strb	r3, [r7, #15]

  return status;
 8005cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3718      	adds	r7, #24
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	46020c00 	.word	0x46020c00
 8005cc4:	40022000 	.word	0x40022000
 8005cc8:	0800d134 	.word	0x0800d134
 8005ccc:	20000000 	.word	0x20000000
 8005cd0:	20000004 	.word	0x20000004

08005cd4 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b08b      	sub	sp, #44	@ 0x2c
 8005cd8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ce2:	4b78      	ldr	r3, [pc, #480]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005ce4:	69db      	ldr	r3, [r3, #28]
 8005ce6:	f003 030c 	and.w	r3, r3, #12
 8005cea:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005cec:	4b75      	ldr	r3, [pc, #468]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf0:	f003 0303 	and.w	r3, r3, #3
 8005cf4:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d005      	beq.n	8005d08 <HAL_RCC_GetSysClockFreq+0x34>
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	2b0c      	cmp	r3, #12
 8005d00:	d121      	bne.n	8005d46 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d11e      	bne.n	8005d46 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8005d08:	4b6e      	ldr	r3, [pc, #440]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d107      	bne.n	8005d24 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8005d14:	4b6b      	ldr	r3, [pc, #428]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005d1a:	0b1b      	lsrs	r3, r3, #12
 8005d1c:	f003 030f 	and.w	r3, r3, #15
 8005d20:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d22:	e005      	b.n	8005d30 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8005d24:	4b67      	ldr	r3, [pc, #412]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	0f1b      	lsrs	r3, r3, #28
 8005d2a:	f003 030f 	and.w	r3, r3, #15
 8005d2e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005d30:	4a65      	ldr	r2, [pc, #404]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8005d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d38:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d110      	bne.n	8005d62 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d42:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005d44:	e00d      	b.n	8005d62 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d46:	4b5f      	ldr	r3, [pc, #380]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d48:	69db      	ldr	r3, [r3, #28]
 8005d4a:	f003 030c 	and.w	r3, r3, #12
 8005d4e:	2b04      	cmp	r3, #4
 8005d50:	d102      	bne.n	8005d58 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005d52:	4b5e      	ldr	r3, [pc, #376]	@ (8005ecc <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005d54:	623b      	str	r3, [r7, #32]
 8005d56:	e004      	b.n	8005d62 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d58:	69bb      	ldr	r3, [r7, #24]
 8005d5a:	2b08      	cmp	r3, #8
 8005d5c:	d101      	bne.n	8005d62 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005d5e:	4b5b      	ldr	r3, [pc, #364]	@ (8005ecc <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005d60:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	2b0c      	cmp	r3, #12
 8005d66:	f040 80a5 	bne.w	8005eb4 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005d6a:	4b56      	ldr	r3, [pc, #344]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6e:	f003 0303 	and.w	r3, r3, #3
 8005d72:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005d74:	4b53      	ldr	r3, [pc, #332]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d78:	0a1b      	lsrs	r3, r3, #8
 8005d7a:	f003 030f 	and.w	r3, r3, #15
 8005d7e:	3301      	adds	r3, #1
 8005d80:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005d82:	4b50      	ldr	r3, [pc, #320]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d86:	091b      	lsrs	r3, r3, #4
 8005d88:	f003 0301 	and.w	r3, r3, #1
 8005d8c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005d8e:	4b4d      	ldr	r3, [pc, #308]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d92:	08db      	lsrs	r3, r3, #3
 8005d94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d98:	68ba      	ldr	r2, [r7, #8]
 8005d9a:	fb02 f303 	mul.w	r3, r2, r3
 8005d9e:	ee07 3a90 	vmov	s15, r3
 8005da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005da6:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d003      	beq.n	8005db8 <HAL_RCC_GetSysClockFreq+0xe4>
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	2b03      	cmp	r3, #3
 8005db4:	d022      	beq.n	8005dfc <HAL_RCC_GetSysClockFreq+0x128>
 8005db6:	e043      	b.n	8005e40 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	ee07 3a90 	vmov	s15, r3
 8005dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dc2:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8005ed0 <HAL_RCC_GetSysClockFreq+0x1fc>
 8005dc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dca:	4b3e      	ldr	r3, [pc, #248]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dd2:	ee07 3a90 	vmov	s15, r3
 8005dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005dda:	ed97 6a01 	vldr	s12, [r7, #4]
 8005dde:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8005ed4 <HAL_RCC_GetSysClockFreq+0x200>
 8005de2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005de6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005dea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005dee:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005df6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005dfa:	e046      	b.n	8005e8a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	ee07 3a90 	vmov	s15, r3
 8005e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e06:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8005ed0 <HAL_RCC_GetSysClockFreq+0x1fc>
 8005e0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e0e:	4b2d      	ldr	r3, [pc, #180]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005e10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e16:	ee07 3a90 	vmov	s15, r3
 8005e1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005e1e:	ed97 6a01 	vldr	s12, [r7, #4]
 8005e22:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8005ed4 <HAL_RCC_GetSysClockFreq+0x200>
 8005e26:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005e2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e32:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e3e:	e024      	b.n	8005e8a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e42:	ee07 3a90 	vmov	s15, r3
 8005e46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	ee07 3a90 	vmov	s15, r3
 8005e50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e58:	4b1a      	ldr	r3, [pc, #104]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e60:	ee07 3a90 	vmov	s15, r3
 8005e64:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005e68:	ed97 6a01 	vldr	s12, [r7, #4]
 8005e6c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8005ed4 <HAL_RCC_GetSysClockFreq+0x200>
 8005e70:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e74:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005e78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e84:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e88:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8005e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8005ec4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e8e:	0e1b      	lsrs	r3, r3, #24
 8005e90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e94:	3301      	adds	r3, #1
 8005e96:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	ee07 3a90 	vmov	s15, r3
 8005e9e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ea2:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ea6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005eaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005eae:	ee17 3a90 	vmov	r3, s15
 8005eb2:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8005eb4:	6a3b      	ldr	r3, [r7, #32]
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	372c      	adds	r7, #44	@ 0x2c
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop
 8005ec4:	46020c00 	.word	0x46020c00
 8005ec8:	0800d14c 	.word	0x0800d14c
 8005ecc:	00f42400 	.word	0x00f42400
 8005ed0:	4b742400 	.word	0x4b742400
 8005ed4:	46000000 	.word	0x46000000

08005ed8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005edc:	f7ff fefa 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	4b07      	ldr	r3, [pc, #28]	@ (8005f00 <HAL_RCC_GetHCLKFreq+0x28>)
 8005ee4:	6a1b      	ldr	r3, [r3, #32]
 8005ee6:	f003 030f 	and.w	r3, r3, #15
 8005eea:	4906      	ldr	r1, [pc, #24]	@ (8005f04 <HAL_RCC_GetHCLKFreq+0x2c>)
 8005eec:	5ccb      	ldrb	r3, [r1, r3]
 8005eee:	fa22 f303 	lsr.w	r3, r2, r3
 8005ef2:	4a05      	ldr	r2, [pc, #20]	@ (8005f08 <HAL_RCC_GetHCLKFreq+0x30>)
 8005ef4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8005ef6:	4b04      	ldr	r3, [pc, #16]	@ (8005f08 <HAL_RCC_GetHCLKFreq+0x30>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	bf00      	nop
 8005f00:	46020c00 	.word	0x46020c00
 8005f04:	0800d134 	.word	0x0800d134
 8005f08:	20000000 	.word	0x20000000

08005f0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8005f10:	f7ff ffe2 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
 8005f14:	4602      	mov	r2, r0
 8005f16:	4b05      	ldr	r3, [pc, #20]	@ (8005f2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	091b      	lsrs	r3, r3, #4
 8005f1c:	f003 0307 	and.w	r3, r3, #7
 8005f20:	4903      	ldr	r1, [pc, #12]	@ (8005f30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f22:	5ccb      	ldrb	r3, [r1, r3]
 8005f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	46020c00 	.word	0x46020c00
 8005f30:	0800d144 	.word	0x0800d144

08005f34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8005f38:	f7ff ffce 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	4b05      	ldr	r3, [pc, #20]	@ (8005f54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f40:	6a1b      	ldr	r3, [r3, #32]
 8005f42:	0a1b      	lsrs	r3, r3, #8
 8005f44:	f003 0307 	and.w	r3, r3, #7
 8005f48:	4903      	ldr	r1, [pc, #12]	@ (8005f58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f4a:	5ccb      	ldrb	r3, [r1, r3]
 8005f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	46020c00 	.word	0x46020c00
 8005f58:	0800d144 	.word	0x0800d144

08005f5c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8005f60:	f7ff ffba 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
 8005f64:	4602      	mov	r2, r0
 8005f66:	4b05      	ldr	r3, [pc, #20]	@ (8005f7c <HAL_RCC_GetPCLK3Freq+0x20>)
 8005f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f6a:	091b      	lsrs	r3, r3, #4
 8005f6c:	f003 0307 	and.w	r3, r3, #7
 8005f70:	4903      	ldr	r1, [pc, #12]	@ (8005f80 <HAL_RCC_GetPCLK3Freq+0x24>)
 8005f72:	5ccb      	ldrb	r3, [r1, r3]
 8005f74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	46020c00 	.word	0x46020c00
 8005f80:	0800d144 	.word	0x0800d144

08005f84 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005f8c:	4b3e      	ldr	r3, [pc, #248]	@ (8006088 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f92:	f003 0304 	and.w	r3, r3, #4
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005f9a:	f7fe fd3f 	bl	8004a1c <HAL_PWREx_GetVoltageRange>
 8005f9e:	6178      	str	r0, [r7, #20]
 8005fa0:	e019      	b.n	8005fd6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005fa2:	4b39      	ldr	r3, [pc, #228]	@ (8006088 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005fa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fa8:	4a37      	ldr	r2, [pc, #220]	@ (8006088 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005faa:	f043 0304 	orr.w	r3, r3, #4
 8005fae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005fb2:	4b35      	ldr	r3, [pc, #212]	@ (8006088 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005fb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fb8:	f003 0304 	and.w	r3, r3, #4
 8005fbc:	60fb      	str	r3, [r7, #12]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005fc0:	f7fe fd2c 	bl	8004a1c <HAL_PWREx_GetVoltageRange>
 8005fc4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005fc6:	4b30      	ldr	r3, [pc, #192]	@ (8006088 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fcc:	4a2e      	ldr	r2, [pc, #184]	@ (8006088 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005fce:	f023 0304 	bic.w	r3, r3, #4
 8005fd2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005fdc:	d003      	beq.n	8005fe6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005fe4:	d109      	bne.n	8005ffa <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fec:	d202      	bcs.n	8005ff4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8005fee:	2301      	movs	r3, #1
 8005ff0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005ff2:	e033      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005ff8:	e030      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006000:	d208      	bcs.n	8006014 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006008:	d102      	bne.n	8006010 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800600a:	2303      	movs	r3, #3
 800600c:	613b      	str	r3, [r7, #16]
 800600e:	e025      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e035      	b.n	8006080 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800601a:	d90f      	bls.n	800603c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d109      	bne.n	8006036 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006028:	d902      	bls.n	8006030 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800602a:	2300      	movs	r3, #0
 800602c:	613b      	str	r3, [r7, #16]
 800602e:	e015      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8006030:	2301      	movs	r3, #1
 8006032:	613b      	str	r3, [r7, #16]
 8006034:	e012      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8006036:	2300      	movs	r3, #0
 8006038:	613b      	str	r3, [r7, #16]
 800603a:	e00f      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006042:	d109      	bne.n	8006058 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800604a:	d102      	bne.n	8006052 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800604c:	2301      	movs	r3, #1
 800604e:	613b      	str	r3, [r7, #16]
 8006050:	e004      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8006052:	2302      	movs	r3, #2
 8006054:	613b      	str	r3, [r7, #16]
 8006056:	e001      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8006058:	2301      	movs	r3, #1
 800605a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800605c:	4b0b      	ldr	r3, [pc, #44]	@ (800608c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f023 020f 	bic.w	r2, r3, #15
 8006064:	4909      	ldr	r1, [pc, #36]	@ (800608c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	4313      	orrs	r3, r2
 800606a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800606c:	4b07      	ldr	r3, [pc, #28]	@ (800608c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 030f 	and.w	r3, r3, #15
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	429a      	cmp	r2, r3
 8006078:	d001      	beq.n	800607e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e000      	b.n	8006080 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800607e:	2300      	movs	r3, #0
}
 8006080:	4618      	mov	r0, r3
 8006082:	3718      	adds	r7, #24
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	46020c00 	.word	0x46020c00
 800608c:	40022000 	.word	0x40022000

08006090 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8006090:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006094:	b0ba      	sub	sp, #232	@ 0xe8
 8006096:	af00      	add	r7, sp, #0
 8006098:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800609c:	2300      	movs	r3, #0
 800609e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80060a2:	2300      	movs	r3, #0
 80060a4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80060a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b0:	f002 0401 	and.w	r4, r2, #1
 80060b4:	2500      	movs	r5, #0
 80060b6:	ea54 0305 	orrs.w	r3, r4, r5
 80060ba:	d00b      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80060bc:	4bcb      	ldr	r3, [pc, #812]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80060c2:	f023 0103 	bic.w	r1, r3, #3
 80060c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060cc:	4ac7      	ldr	r2, [pc, #796]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060ce:	430b      	orrs	r3, r1
 80060d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80060d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060dc:	f002 0802 	and.w	r8, r2, #2
 80060e0:	f04f 0900 	mov.w	r9, #0
 80060e4:	ea58 0309 	orrs.w	r3, r8, r9
 80060e8:	d00b      	beq.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80060ea:	4bc0      	ldr	r3, [pc, #768]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80060f0:	f023 010c 	bic.w	r1, r3, #12
 80060f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060fa:	4abc      	ldr	r2, [pc, #752]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80060fc:	430b      	orrs	r3, r1
 80060fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006102:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610a:	f002 0a04 	and.w	sl, r2, #4
 800610e:	f04f 0b00 	mov.w	fp, #0
 8006112:	ea5a 030b 	orrs.w	r3, sl, fp
 8006116:	d00b      	beq.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006118:	4bb4      	ldr	r3, [pc, #720]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800611a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800611e:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006122:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006128:	4ab0      	ldr	r2, [pc, #704]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800612a:	430b      	orrs	r3, r1
 800612c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006130:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006138:	f002 0308 	and.w	r3, r2, #8
 800613c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006140:	2300      	movs	r3, #0
 8006142:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006146:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800614a:	460b      	mov	r3, r1
 800614c:	4313      	orrs	r3, r2
 800614e:	d00b      	beq.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8006150:	4ba6      	ldr	r3, [pc, #664]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006152:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006156:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800615a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800615e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006160:	4aa2      	ldr	r2, [pc, #648]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006162:	430b      	orrs	r3, r1
 8006164:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006168:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800616c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006170:	f002 0310 	and.w	r3, r2, #16
 8006174:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006178:	2300      	movs	r3, #0
 800617a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800617e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006182:	460b      	mov	r3, r1
 8006184:	4313      	orrs	r3, r2
 8006186:	d00b      	beq.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006188:	4b98      	ldr	r3, [pc, #608]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800618a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800618e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006192:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006196:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006198:	4a94      	ldr	r2, [pc, #592]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800619a:	430b      	orrs	r3, r1
 800619c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80061a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80061a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a8:	f002 0320 	and.w	r3, r2, #32
 80061ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061b0:	2300      	movs	r3, #0
 80061b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80061b6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80061ba:	460b      	mov	r3, r1
 80061bc:	4313      	orrs	r3, r2
 80061be:	d00b      	beq.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80061c0:	4b8a      	ldr	r3, [pc, #552]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80061c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80061c6:	f023 0107 	bic.w	r1, r3, #7
 80061ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80061ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061d0:	4a86      	ldr	r2, [pc, #536]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80061d2:	430b      	orrs	r3, r1
 80061d4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80061dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80061e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061e8:	2300      	movs	r3, #0
 80061ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061ee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80061f2:	460b      	mov	r3, r1
 80061f4:	4313      	orrs	r3, r2
 80061f6:	d00b      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80061f8:	4b7c      	ldr	r3, [pc, #496]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80061fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80061fe:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006202:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006206:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006208:	4a78      	ldr	r2, [pc, #480]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800620a:	430b      	orrs	r3, r1
 800620c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006210:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006218:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800621c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006220:	2300      	movs	r3, #0
 8006222:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006226:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800622a:	460b      	mov	r3, r1
 800622c:	4313      	orrs	r3, r2
 800622e:	d00b      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006230:	4b6e      	ldr	r3, [pc, #440]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006232:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006236:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800623a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800623e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006240:	4a6a      	ldr	r2, [pc, #424]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006242:	430b      	orrs	r3, r1
 8006244:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006248:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800624c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006250:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8006254:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006258:	2300      	movs	r3, #0
 800625a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800625e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006262:	460b      	mov	r3, r1
 8006264:	4313      	orrs	r3, r2
 8006266:	d00b      	beq.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8006268:	4b60      	ldr	r3, [pc, #384]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800626a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800626e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006272:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006278:	4a5c      	ldr	r2, [pc, #368]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800627a:	430b      	orrs	r3, r1
 800627c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006280:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006288:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800628c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006290:	2300      	movs	r3, #0
 8006292:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006296:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800629a:	460b      	mov	r3, r1
 800629c:	4313      	orrs	r3, r2
 800629e:	d00b      	beq.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80062a0:	4b52      	ldr	r3, [pc, #328]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80062a6:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80062aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80062ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062b0:	4a4e      	ldr	r2, [pc, #312]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062b2:	430b      	orrs	r3, r1
 80062b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80062b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80062bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c0:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80062c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80062c8:	2300      	movs	r3, #0
 80062ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80062ce:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80062d2:	460b      	mov	r3, r1
 80062d4:	4313      	orrs	r3, r2
 80062d6:	d00b      	beq.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80062d8:	4b44      	ldr	r3, [pc, #272]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80062de:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80062e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80062e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062e8:	4a40      	ldr	r2, [pc, #256]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062ea:	430b      	orrs	r3, r1
 80062ec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80062f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80062f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f8:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80062fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006300:	2300      	movs	r3, #0
 8006302:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006306:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800630a:	460b      	mov	r3, r1
 800630c:	4313      	orrs	r3, r2
 800630e:	d00b      	beq.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006310:	4b36      	ldr	r3, [pc, #216]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006312:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006316:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800631a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800631e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006320:	4a32      	ldr	r2, [pc, #200]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006322:	430b      	orrs	r3, r1
 8006324:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8006328:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800632c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006330:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006334:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006338:	2300      	movs	r3, #0
 800633a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800633e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006342:	460b      	mov	r3, r1
 8006344:	4313      	orrs	r3, r2
 8006346:	d00c      	beq.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8006348:	4b28      	ldr	r3, [pc, #160]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800634a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800634e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006352:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006356:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800635a:	4a24      	ldr	r2, [pc, #144]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800635c:	430b      	orrs	r3, r1
 800635e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006362:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800636e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006370:	2300      	movs	r3, #0
 8006372:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006374:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006378:	460b      	mov	r3, r1
 800637a:	4313      	orrs	r3, r2
 800637c:	d04f      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800637e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006386:	2b80      	cmp	r3, #128	@ 0x80
 8006388:	d02d      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x356>
 800638a:	2b80      	cmp	r3, #128	@ 0x80
 800638c:	d827      	bhi.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800638e:	2b60      	cmp	r3, #96	@ 0x60
 8006390:	d02e      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006392:	2b60      	cmp	r3, #96	@ 0x60
 8006394:	d823      	bhi.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006396:	2b40      	cmp	r3, #64	@ 0x40
 8006398:	d006      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800639a:	2b40      	cmp	r3, #64	@ 0x40
 800639c:	d81f      	bhi.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d009      	beq.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x326>
 80063a2:	2b20      	cmp	r3, #32
 80063a4:	d011      	beq.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80063a6:	e01a      	b.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80063a8:	4b10      	ldr	r3, [pc, #64]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ac:	4a0f      	ldr	r2, [pc, #60]	@ (80063ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063b2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80063b4:	e01d      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80063b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80063ba:	3308      	adds	r3, #8
 80063bc:	4618      	mov	r0, r3
 80063be:	f002 fa17 	bl	80087f0 <RCCEx_PLL2_Config>
 80063c2:	4603      	mov	r3, r0
 80063c4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80063c8:	e013      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80063ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80063ce:	332c      	adds	r3, #44	@ 0x2c
 80063d0:	4618      	mov	r0, r3
 80063d2:	f002 faa5 	bl	8008920 <RCCEx_PLL3_Config>
 80063d6:	4603      	mov	r3, r0
 80063d8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80063dc:	e009      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80063e4:	e005      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 80063e6:	bf00      	nop
 80063e8:	e003      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80063ea:	bf00      	nop
 80063ec:	46020c00 	.word	0x46020c00
        break;
 80063f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063f2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10d      	bne.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80063fa:	4bb6      	ldr	r3, [pc, #728]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80063fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006400:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8006404:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800640c:	4ab1      	ldr	r2, [pc, #708]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800640e:	430b      	orrs	r3, r1
 8006410:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006414:	e003      	b.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006416:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800641a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800641e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006426:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800642a:	673b      	str	r3, [r7, #112]	@ 0x70
 800642c:	2300      	movs	r3, #0
 800642e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006430:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006434:	460b      	mov	r3, r1
 8006436:	4313      	orrs	r3, r2
 8006438:	d053      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800643a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800643e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006446:	d033      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006448:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800644c:	d82c      	bhi.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800644e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006452:	d02f      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8006454:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006458:	d826      	bhi.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800645a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800645e:	d008      	beq.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8006460:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006464:	d820      	bhi.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00a      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 800646a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800646e:	d011      	beq.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8006470:	e01a      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006472:	4b98      	ldr	r3, [pc, #608]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006476:	4a97      	ldr	r2, [pc, #604]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006478:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800647c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800647e:	e01a      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006480:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006484:	3308      	adds	r3, #8
 8006486:	4618      	mov	r0, r3
 8006488:	f002 f9b2 	bl	80087f0 <RCCEx_PLL2_Config>
 800648c:	4603      	mov	r3, r0
 800648e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006492:	e010      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006494:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006498:	332c      	adds	r3, #44	@ 0x2c
 800649a:	4618      	mov	r0, r3
 800649c:	f002 fa40 	bl	8008920 <RCCEx_PLL3_Config>
 80064a0:	4603      	mov	r3, r0
 80064a2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 80064a6:	e006      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80064ae:	e002      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80064b0:	bf00      	nop
 80064b2:	e000      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80064b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064b6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d10d      	bne.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80064be:	4b85      	ldr	r3, [pc, #532]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80064c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80064c4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80064c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80064cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064d0:	4a80      	ldr	r2, [pc, #512]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80064d2:	430b      	orrs	r3, r1
 80064d4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80064d8:	e003      	b.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064da:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80064de:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80064e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80064e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ea:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80064ee:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064f0:	2300      	movs	r3, #0
 80064f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80064f4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80064f8:	460b      	mov	r3, r1
 80064fa:	4313      	orrs	r3, r2
 80064fc:	d046      	beq.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80064fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006502:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006506:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800650a:	d028      	beq.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800650c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006510:	d821      	bhi.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006512:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006516:	d022      	beq.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006518:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800651c:	d81b      	bhi.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800651e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006522:	d01c      	beq.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006524:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006528:	d815      	bhi.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800652a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800652e:	d008      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8006530:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006534:	d80f      	bhi.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006536:	2b00      	cmp	r3, #0
 8006538:	d011      	beq.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800653a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800653e:	d00e      	beq.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006540:	e009      	b.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006542:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006546:	3308      	adds	r3, #8
 8006548:	4618      	mov	r0, r3
 800654a:	f002 f951 	bl	80087f0 <RCCEx_PLL2_Config>
 800654e:	4603      	mov	r3, r0
 8006550:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006554:	e004      	b.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800655c:	e000      	b.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 800655e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006560:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006564:	2b00      	cmp	r3, #0
 8006566:	d10d      	bne.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006568:	4b5a      	ldr	r3, [pc, #360]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800656a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800656e:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006572:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006576:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800657a:	4a56      	ldr	r2, [pc, #344]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800657c:	430b      	orrs	r3, r1
 800657e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006582:	e003      	b.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006584:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006588:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800658c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006594:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006598:	663b      	str	r3, [r7, #96]	@ 0x60
 800659a:	2300      	movs	r3, #0
 800659c:	667b      	str	r3, [r7, #100]	@ 0x64
 800659e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80065a2:	460b      	mov	r3, r1
 80065a4:	4313      	orrs	r3, r2
 80065a6:	d03f      	beq.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80065a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80065ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065b0:	2b04      	cmp	r3, #4
 80065b2:	d81e      	bhi.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x562>
 80065b4:	a201      	add	r2, pc, #4	@ (adr r2, 80065bc <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 80065b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ba:	bf00      	nop
 80065bc:	080065fb 	.word	0x080065fb
 80065c0:	080065d1 	.word	0x080065d1
 80065c4:	080065df 	.word	0x080065df
 80065c8:	080065fb 	.word	0x080065fb
 80065cc:	080065fb 	.word	0x080065fb
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80065d0:	4b40      	ldr	r3, [pc, #256]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80065d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065d4:	4a3f      	ldr	r2, [pc, #252]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80065d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065da:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80065dc:	e00e      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80065de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80065e2:	332c      	adds	r3, #44	@ 0x2c
 80065e4:	4618      	mov	r0, r3
 80065e6:	f002 f99b 	bl	8008920 <RCCEx_PLL3_Config>
 80065ea:	4603      	mov	r3, r0
 80065ec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80065f0:	e004      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80065f8:	e000      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 80065fa:	bf00      	nop
    }
    if (ret == HAL_OK)
 80065fc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006600:	2b00      	cmp	r3, #0
 8006602:	d10d      	bne.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8006604:	4b33      	ldr	r3, [pc, #204]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006606:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800660a:	f023 0107 	bic.w	r1, r3, #7
 800660e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006616:	4a2f      	ldr	r2, [pc, #188]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006618:	430b      	orrs	r3, r1
 800661a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800661e:	e003      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006620:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006624:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8006628:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800662c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006630:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006634:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006636:	2300      	movs	r3, #0
 8006638:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800663a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800663e:	460b      	mov	r3, r1
 8006640:	4313      	orrs	r3, r2
 8006642:	d04d      	beq.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8006644:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006648:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800664c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006650:	d028      	beq.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8006652:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006656:	d821      	bhi.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8006658:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800665c:	d024      	beq.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x618>
 800665e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006662:	d81b      	bhi.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8006664:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006668:	d00e      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 800666a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800666e:	d815      	bhi.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8006670:	2b00      	cmp	r3, #0
 8006672:	d01b      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8006674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006678:	d110      	bne.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800667a:	4b16      	ldr	r3, [pc, #88]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800667c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800667e:	4a15      	ldr	r2, [pc, #84]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006684:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006686:	e012      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006688:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800668c:	332c      	adds	r3, #44	@ 0x2c
 800668e:	4618      	mov	r0, r3
 8006690:	f002 f946 	bl	8008920 <RCCEx_PLL3_Config>
 8006694:	4603      	mov	r3, r0
 8006696:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800669a:	e008      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800669c:	2301      	movs	r3, #1
 800669e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80066a2:	e004      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80066a4:	bf00      	nop
 80066a6:	e002      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80066a8:	bf00      	nop
 80066aa:	e000      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80066ac:	bf00      	nop
    }
    if (ret == HAL_OK)
 80066ae:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d110      	bne.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80066b6:	4b07      	ldr	r3, [pc, #28]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80066b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80066bc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80066c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066c8:	4a02      	ldr	r2, [pc, #8]	@ (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80066ca:	430b      	orrs	r3, r1
 80066cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80066d0:	e006      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x650>
 80066d2:	bf00      	nop
 80066d4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066d8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80066dc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e8:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80066ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80066ee:	2300      	movs	r3, #0
 80066f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80066f2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80066f6:	460b      	mov	r3, r1
 80066f8:	4313      	orrs	r3, r2
 80066fa:	f000 80b5 	beq.w	8006868 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066fe:	2300      	movs	r3, #0
 8006700:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006704:	4b9d      	ldr	r3, [pc, #628]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006706:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800670a:	f003 0304 	and.w	r3, r3, #4
 800670e:	2b00      	cmp	r3, #0
 8006710:	d113      	bne.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006712:	4b9a      	ldr	r3, [pc, #616]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006714:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006718:	4a98      	ldr	r2, [pc, #608]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800671a:	f043 0304 	orr.w	r3, r3, #4
 800671e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006722:	4b96      	ldr	r3, [pc, #600]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006724:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006728:	f003 0304 	and.w	r3, r3, #4
 800672c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006730:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 8006734:	2301      	movs	r3, #1
 8006736:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800673a:	4b91      	ldr	r3, [pc, #580]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800673c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800673e:	4a90      	ldr	r2, [pc, #576]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8006740:	f043 0301 	orr.w	r3, r3, #1
 8006744:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006746:	f7fc f91d 	bl	8002984 <HAL_GetTick>
 800674a:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800674e:	e00b      	b.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006750:	f7fc f918 	bl	8002984 <HAL_GetTick>
 8006754:	4602      	mov	r2, r0
 8006756:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800675a:	1ad3      	subs	r3, r2, r3
 800675c:	2b02      	cmp	r3, #2
 800675e:	d903      	bls.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8006760:	2303      	movs	r3, #3
 8006762:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006766:	e005      	b.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006768:	4b85      	ldr	r3, [pc, #532]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800676a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	2b00      	cmp	r3, #0
 8006772:	d0ed      	beq.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8006774:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006778:	2b00      	cmp	r3, #0
 800677a:	d165      	bne.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800677c:	4b7f      	ldr	r3, [pc, #508]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800677e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006782:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006786:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800678a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800678e:	2b00      	cmp	r3, #0
 8006790:	d023      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8006792:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006796:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800679a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800679e:	4293      	cmp	r3, r2
 80067a0:	d01b      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80067a2:	4b76      	ldr	r3, [pc, #472]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80067a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067ac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80067b0:	4b72      	ldr	r3, [pc, #456]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80067b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067b6:	4a71      	ldr	r2, [pc, #452]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80067b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80067c0:	4b6e      	ldr	r3, [pc, #440]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80067c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067c6:	4a6d      	ldr	r2, [pc, #436]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80067c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067cc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80067d0:	4a6a      	ldr	r2, [pc, #424]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80067d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80067da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067de:	f003 0301 	and.w	r3, r3, #1
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d019      	beq.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067e6:	f7fc f8cd 	bl	8002984 <HAL_GetTick>
 80067ea:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067ee:	e00d      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067f0:	f7fc f8c8 	bl	8002984 <HAL_GetTick>
 80067f4:	4602      	mov	r2, r0
 80067f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067fa:	1ad2      	subs	r2, r2, r3
 80067fc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006800:	429a      	cmp	r2, r3
 8006802:	d903      	bls.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 8006804:	2303      	movs	r3, #3
 8006806:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 800680a:	e006      	b.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800680c:	4b5b      	ldr	r3, [pc, #364]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800680e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006812:	f003 0302 	and.w	r3, r3, #2
 8006816:	2b00      	cmp	r3, #0
 8006818:	d0ea      	beq.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 800681a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10d      	bne.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006822:	4b56      	ldr	r3, [pc, #344]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006824:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006828:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800682c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006830:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006834:	4a51      	ldr	r2, [pc, #324]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006836:	430b      	orrs	r3, r1
 8006838:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800683c:	e008      	b.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800683e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006842:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8006846:	e003      	b.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006848:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800684c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006850:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 8006854:	2b01      	cmp	r3, #1
 8006856:	d107      	bne.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006858:	4b48      	ldr	r3, [pc, #288]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800685a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800685e:	4a47      	ldr	r2, [pc, #284]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006860:	f023 0304 	bic.w	r3, r3, #4
 8006864:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006868:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800686c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006870:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006874:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006876:	2300      	movs	r3, #0
 8006878:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800687a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800687e:	460b      	mov	r3, r1
 8006880:	4313      	orrs	r3, r2
 8006882:	d042      	beq.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8006884:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006888:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800688c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006890:	d022      	beq.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8006892:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006896:	d81b      	bhi.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8006898:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800689c:	d011      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x832>
 800689e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068a2:	d815      	bhi.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x840>
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d019      	beq.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x84c>
 80068a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068ac:	d110      	bne.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80068ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068b2:	3308      	adds	r3, #8
 80068b4:	4618      	mov	r0, r3
 80068b6:	f001 ff9b 	bl	80087f0 <RCCEx_PLL2_Config>
 80068ba:	4603      	mov	r3, r0
 80068bc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80068c0:	e00d      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068c2:	4b2e      	ldr	r3, [pc, #184]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80068c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c6:	4a2d      	ldr	r2, [pc, #180]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80068c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068cc:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80068ce:	e006      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80068d0:	2301      	movs	r3, #1
 80068d2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80068d6:	e002      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 80068d8:	bf00      	nop
 80068da:	e000      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 80068dc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80068de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d10d      	bne.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 80068e6:	4b25      	ldr	r3, [pc, #148]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80068e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068ec:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80068f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80068f8:	4a20      	ldr	r2, [pc, #128]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80068fa:	430b      	orrs	r3, r1
 80068fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006900:	e003      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006902:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006906:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800690a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800690e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006912:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006916:	643b      	str	r3, [r7, #64]	@ 0x40
 8006918:	2300      	movs	r3, #0
 800691a:	647b      	str	r3, [r7, #68]	@ 0x44
 800691c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006920:	460b      	mov	r3, r1
 8006922:	4313      	orrs	r3, r2
 8006924:	d032      	beq.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006926:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800692a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800692e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006932:	d00b      	beq.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8006934:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006938:	d804      	bhi.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800693a:	2b00      	cmp	r3, #0
 800693c:	d008      	beq.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800693e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006942:	d007      	beq.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800694a:	e004      	b.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800694c:	bf00      	nop
 800694e:	e002      	b.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8006950:	bf00      	nop
 8006952:	e000      	b.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8006954:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006956:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d112      	bne.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800695e:	4b07      	ldr	r3, [pc, #28]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006960:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006964:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006968:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800696c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006970:	4a02      	ldr	r2, [pc, #8]	@ (800697c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006972:	430b      	orrs	r3, r1
 8006974:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006978:	e008      	b.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 800697a:	bf00      	nop
 800697c:	46020c00 	.word	0x46020c00
 8006980:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006984:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006988:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 800698c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006994:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006998:	63bb      	str	r3, [r7, #56]	@ 0x38
 800699a:	2300      	movs	r3, #0
 800699c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800699e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80069a2:	460b      	mov	r3, r1
 80069a4:	4313      	orrs	r3, r2
 80069a6:	d00c      	beq.n	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 80069a8:	4b98      	ldr	r3, [pc, #608]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80069aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80069ae:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 80069b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069ba:	4a94      	ldr	r2, [pc, #592]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80069bc:	430b      	orrs	r3, r1
 80069be:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 80069c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ca:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80069ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80069d0:	2300      	movs	r3, #0
 80069d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80069d4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80069d8:	460b      	mov	r3, r1
 80069da:	4313      	orrs	r3, r2
 80069dc:	d019      	beq.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 80069de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80069e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069ea:	d105      	bne.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80069ec:	4b87      	ldr	r3, [pc, #540]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80069ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f0:	4a86      	ldr	r2, [pc, #536]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80069f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069f6:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80069f8:	4b84      	ldr	r3, [pc, #528]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80069fa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80069fe:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006a02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a06:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006a0a:	4a80      	ldr	r2, [pc, #512]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006a0c:	430b      	orrs	r3, r1
 8006a0e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006a12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a20:	2300      	movs	r3, #0
 8006a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a24:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006a28:	460b      	mov	r3, r1
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	d00c      	beq.n	8006a48 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006a2e:	4b77      	ldr	r3, [pc, #476]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006a30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a34:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a3c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006a40:	4972      	ldr	r1, [pc, #456]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006a48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a50:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006a54:	623b      	str	r3, [r7, #32]
 8006a56:	2300      	movs	r3, #0
 8006a58:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a5a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006a5e:	460b      	mov	r3, r1
 8006a60:	4313      	orrs	r3, r2
 8006a62:	d00c      	beq.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006a64:	4b69      	ldr	r3, [pc, #420]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a6a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006a6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a72:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006a76:	4965      	ldr	r1, [pc, #404]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006a7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a86:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006a8a:	61bb      	str	r3, [r7, #24]
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	61fb      	str	r3, [r7, #28]
 8006a90:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006a94:	460b      	mov	r3, r1
 8006a96:	4313      	orrs	r3, r2
 8006a98:	d00c      	beq.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8006a9a:	4b5c      	ldr	r3, [pc, #368]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006a9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006aa0:	f023 0218 	bic.w	r2, r3, #24
 8006aa4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006aa8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006aac:	4957      	ldr	r1, [pc, #348]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006ab4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006abc:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006ac0:	613b      	str	r3, [r7, #16]
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	617b      	str	r3, [r7, #20]
 8006ac6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006aca:	460b      	mov	r3, r1
 8006acc:	4313      	orrs	r3, r2
 8006ace:	d032      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8006ad0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ad4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006ad8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006adc:	d105      	bne.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ade:	4b4b      	ldr	r3, [pc, #300]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae2:	4a4a      	ldr	r2, [pc, #296]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006ae4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ae8:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8006aea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006aee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006af2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006af6:	d108      	bne.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006af8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006afc:	3308      	adds	r3, #8
 8006afe:	4618      	mov	r0, r3
 8006b00:	f001 fe76 	bl	80087f0 <RCCEx_PLL2_Config>
 8006b04:	4603      	mov	r3, r0
 8006b06:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 8006b0a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10d      	bne.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006b12:	4b3e      	ldr	r3, [pc, #248]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006b14:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006b18:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b20:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006b24:	4939      	ldr	r1, [pc, #228]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006b26:	4313      	orrs	r3, r2
 8006b28:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006b2c:	e003      	b.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b2e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006b32:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8006b36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b3e:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8006b42:	60bb      	str	r3, [r7, #8]
 8006b44:	2300      	movs	r3, #0
 8006b46:	60fb      	str	r3, [r7, #12]
 8006b48:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	d03a      	beq.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8006b52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b5e:	d00e      	beq.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8006b60:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b64:	d815      	bhi.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d017      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8006b6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b6e:	d110      	bne.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b70:	4b26      	ldr	r3, [pc, #152]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b74:	4a25      	ldr	r2, [pc, #148]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006b76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b7a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006b7c:	e00e      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b82:	3308      	adds	r3, #8
 8006b84:	4618      	mov	r0, r3
 8006b86:	f001 fe33 	bl	80087f0 <RCCEx_PLL2_Config>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006b90:	e004      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006b98:	e000      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 8006b9a:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006b9c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10d      	bne.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8006ba4:	4b19      	ldr	r3, [pc, #100]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006ba6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006baa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006bae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006bb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bb6:	4915      	ldr	r1, [pc, #84]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006bbe:	e003      	b.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bc0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006bc4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8006bc8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006bd4:	603b      	str	r3, [r7, #0]
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	607b      	str	r3, [r7, #4]
 8006bda:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006bde:	460b      	mov	r3, r1
 8006be0:	4313      	orrs	r3, r2
 8006be2:	d00c      	beq.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8006be4:	4b09      	ldr	r3, [pc, #36]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006be6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006bea:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8006bee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006bf2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006bf6:	4905      	ldr	r1, [pc, #20]	@ (8006c0c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8006bfe:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	37e8      	adds	r7, #232	@ 0xe8
 8006c06:	46bd      	mov	sp, r7
 8006c08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c0c:	46020c00 	.word	0x46020c00

08006c10 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b089      	sub	sp, #36	@ 0x24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006c18:	4ba6      	ldr	r3, [pc, #664]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006c1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c20:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006c22:	4ba4      	ldr	r3, [pc, #656]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c26:	f003 0303 	and.w	r3, r3, #3
 8006c2a:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006c2c:	4ba1      	ldr	r3, [pc, #644]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c30:	0a1b      	lsrs	r3, r3, #8
 8006c32:	f003 030f 	and.w	r3, r3, #15
 8006c36:	3301      	adds	r3, #1
 8006c38:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006c3a:	4b9e      	ldr	r3, [pc, #632]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c3e:	091b      	lsrs	r3, r3, #4
 8006c40:	f003 0301 	and.w	r3, r3, #1
 8006c44:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006c46:	4b9b      	ldr	r3, [pc, #620]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c4a:	08db      	lsrs	r3, r3, #3
 8006c4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006c50:	68fa      	ldr	r2, [r7, #12]
 8006c52:	fb02 f303 	mul.w	r3, r2, r3
 8006c56:	ee07 3a90 	vmov	s15, r3
 8006c5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c5e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	2b03      	cmp	r3, #3
 8006c66:	d062      	beq.n	8006d2e <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	2b03      	cmp	r3, #3
 8006c6c:	f200 8081 	bhi.w	8006d72 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	d024      	beq.n	8006cc0 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	d17a      	bne.n	8006d72 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	ee07 3a90 	vmov	s15, r3
 8006c82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c86:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8006c8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c8e:	4b89      	ldr	r3, [pc, #548]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c96:	ee07 3a90 	vmov	s15, r3
 8006c9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006c9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ca2:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006ebc <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006ca6:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006caa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006cae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006cbe:	e08f      	b.n	8006de0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006cc0:	4b7c      	ldr	r3, [pc, #496]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d005      	beq.n	8006cd8 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006ccc:	4b79      	ldr	r3, [pc, #484]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	0f1b      	lsrs	r3, r3, #28
 8006cd2:	f003 030f 	and.w	r3, r3, #15
 8006cd6:	e006      	b.n	8006ce6 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8006cd8:	4b76      	ldr	r3, [pc, #472]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006cda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006cde:	041b      	lsls	r3, r3, #16
 8006ce0:	0f1b      	lsrs	r3, r3, #28
 8006ce2:	f003 030f 	and.w	r3, r3, #15
 8006ce6:	4a76      	ldr	r2, [pc, #472]	@ (8006ec0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8006ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cec:	ee07 3a90 	vmov	s15, r3
 8006cf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	ee07 3a90 	vmov	s15, r3
 8006cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	ee07 3a90 	vmov	s15, r3
 8006d08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d0c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d10:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006ebc <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006d14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d20:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d28:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006d2c:	e058      	b.n	8006de0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	ee07 3a90 	vmov	s15, r3
 8006d34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d38:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8006d3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d40:	4b5c      	ldr	r3, [pc, #368]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006d42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d48:	ee07 3a90 	vmov	s15, r3
 8006d4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d50:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d54:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006ebc <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006d58:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006d5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d64:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006d68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d6c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006d70:	e036      	b.n	8006de0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006d72:	4b50      	ldr	r3, [pc, #320]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d005      	beq.n	8006d8a <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8006d7e:	4b4d      	ldr	r3, [pc, #308]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	0f1b      	lsrs	r3, r3, #28
 8006d84:	f003 030f 	and.w	r3, r3, #15
 8006d88:	e006      	b.n	8006d98 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8006d8a:	4b4a      	ldr	r3, [pc, #296]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006d8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d90:	041b      	lsls	r3, r3, #16
 8006d92:	0f1b      	lsrs	r3, r3, #28
 8006d94:	f003 030f 	and.w	r3, r3, #15
 8006d98:	4a49      	ldr	r2, [pc, #292]	@ (8006ec0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8006d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d9e:	ee07 3a90 	vmov	s15, r3
 8006da2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	ee07 3a90 	vmov	s15, r3
 8006dac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006db0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006db4:	69bb      	ldr	r3, [r7, #24]
 8006db6:	ee07 3a90 	vmov	s15, r3
 8006dba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006dc2:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006ebc <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006dc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dda:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006dde:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006de0:	4b34      	ldr	r3, [pc, #208]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006de4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d017      	beq.n	8006e1c <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006dec:	4b31      	ldr	r3, [pc, #196]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006df0:	0a5b      	lsrs	r3, r3, #9
 8006df2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006df6:	ee07 3a90 	vmov	s15, r3
 8006dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8006dfe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e02:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006e06:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e12:	ee17 2a90 	vmov	r2, s15
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	601a      	str	r2, [r3, #0]
 8006e1a:	e002      	b.n	8006e22 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8006e22:	4b24      	ldr	r3, [pc, #144]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d017      	beq.n	8006e5e <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006e2e:	4b21      	ldr	r3, [pc, #132]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e32:	0c1b      	lsrs	r3, r3, #16
 8006e34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e38:	ee07 3a90 	vmov	s15, r3
 8006e3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8006e40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e44:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006e48:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e54:	ee17 2a90 	vmov	r2, s15
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	605a      	str	r2, [r3, #4]
 8006e5c:	e002      	b.n	8006e64 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006e64:	4b13      	ldr	r3, [pc, #76]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d017      	beq.n	8006ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006e70:	4b10      	ldr	r3, [pc, #64]	@ (8006eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006e72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e74:	0e1b      	lsrs	r3, r3, #24
 8006e76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e7a:	ee07 3a90 	vmov	s15, r3
 8006e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8006e82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e86:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006e8a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e96:	ee17 2a90 	vmov	r2, s15
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006e9e:	e002      	b.n	8006ea6 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	609a      	str	r2, [r3, #8]
}
 8006ea6:	bf00      	nop
 8006ea8:	3724      	adds	r7, #36	@ 0x24
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	46020c00 	.word	0x46020c00
 8006eb8:	4b742400 	.word	0x4b742400
 8006ebc:	46000000 	.word	0x46000000
 8006ec0:	0800d14c 	.word	0x0800d14c

08006ec4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b089      	sub	sp, #36	@ 0x24
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006ecc:	4ba6      	ldr	r3, [pc, #664]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ed4:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006ed6:	4ba4      	ldr	r3, [pc, #656]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eda:	f003 0303 	and.w	r3, r3, #3
 8006ede:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8006ee0:	4ba1      	ldr	r3, [pc, #644]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ee4:	0a1b      	lsrs	r3, r3, #8
 8006ee6:	f003 030f 	and.w	r3, r3, #15
 8006eea:	3301      	adds	r3, #1
 8006eec:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006eee:	4b9e      	ldr	r3, [pc, #632]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ef2:	091b      	lsrs	r3, r3, #4
 8006ef4:	f003 0301 	and.w	r3, r3, #1
 8006ef8:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006efa:	4b9b      	ldr	r3, [pc, #620]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efe:	08db      	lsrs	r3, r3, #3
 8006f00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f04:	68fa      	ldr	r2, [r7, #12]
 8006f06:	fb02 f303 	mul.w	r3, r2, r3
 8006f0a:	ee07 3a90 	vmov	s15, r3
 8006f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f12:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	2b03      	cmp	r3, #3
 8006f1a:	d062      	beq.n	8006fe2 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	2b03      	cmp	r3, #3
 8006f20:	f200 8081 	bhi.w	8007026 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d024      	beq.n	8006f74 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d17a      	bne.n	8007026 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	ee07 3a90 	vmov	s15, r3
 8006f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f3a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800716c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006f3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f42:	4b89      	ldr	r3, [pc, #548]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f4a:	ee07 3a90 	vmov	s15, r3
 8006f4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f52:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f56:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007170 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006f5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006f5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f66:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f6e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006f72:	e08f      	b.n	8007094 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006f74:	4b7c      	ldr	r3, [pc, #496]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d005      	beq.n	8006f8c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006f80:	4b79      	ldr	r3, [pc, #484]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	0f1b      	lsrs	r3, r3, #28
 8006f86:	f003 030f 	and.w	r3, r3, #15
 8006f8a:	e006      	b.n	8006f9a <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8006f8c:	4b76      	ldr	r3, [pc, #472]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006f8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f92:	041b      	lsls	r3, r3, #16
 8006f94:	0f1b      	lsrs	r3, r3, #28
 8006f96:	f003 030f 	and.w	r3, r3, #15
 8006f9a:	4a76      	ldr	r2, [pc, #472]	@ (8007174 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8006f9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fa0:	ee07 3a90 	vmov	s15, r3
 8006fa4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	ee07 3a90 	vmov	s15, r3
 8006fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	ee07 3a90 	vmov	s15, r3
 8006fbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fc0:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fc4:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007170 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006fc8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fcc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fd0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006fd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fdc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006fe0:	e058      	b.n	8007094 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	ee07 3a90 	vmov	s15, r3
 8006fe8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fec:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800716c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006ff0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ff4:	4b5c      	ldr	r3, [pc, #368]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ff8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ffc:	ee07 3a90 	vmov	s15, r3
 8007000:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007004:	ed97 6a02 	vldr	s12, [r7, #8]
 8007008:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007170 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800700c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007010:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007014:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007018:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800701c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007020:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007024:	e036      	b.n	8007094 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8007026:	4b50      	ldr	r3, [pc, #320]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d005      	beq.n	800703e <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8007032:	4b4d      	ldr	r3, [pc, #308]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	0f1b      	lsrs	r3, r3, #28
 8007038:	f003 030f 	and.w	r3, r3, #15
 800703c:	e006      	b.n	800704c <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 800703e:	4b4a      	ldr	r3, [pc, #296]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007040:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007044:	041b      	lsls	r3, r3, #16
 8007046:	0f1b      	lsrs	r3, r3, #28
 8007048:	f003 030f 	and.w	r3, r3, #15
 800704c:	4a49      	ldr	r2, [pc, #292]	@ (8007174 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800704e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007052:	ee07 3a90 	vmov	s15, r3
 8007056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	ee07 3a90 	vmov	s15, r3
 8007060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007064:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	ee07 3a90 	vmov	s15, r3
 800706e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007072:	ed97 6a02 	vldr	s12, [r7, #8]
 8007076:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007170 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800707a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800707e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007082:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007086:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800708a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800708e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007092:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8007094:	4b34      	ldr	r3, [pc, #208]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007098:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d017      	beq.n	80070d0 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80070a0:	4b31      	ldr	r3, [pc, #196]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80070a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070a4:	0a5b      	lsrs	r3, r3, #9
 80070a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070aa:	ee07 3a90 	vmov	s15, r3
 80070ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 80070b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070b6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80070ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80070be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070c6:	ee17 2a90 	vmov	r2, s15
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	601a      	str	r2, [r3, #0]
 80070ce:	e002      	b.n	80070d6 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80070d6:	4b24      	ldr	r3, [pc, #144]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80070d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d017      	beq.n	8007112 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80070e2:	4b21      	ldr	r3, [pc, #132]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80070e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070e6:	0c1b      	lsrs	r3, r3, #16
 80070e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070ec:	ee07 3a90 	vmov	s15, r3
 80070f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 80070f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070f8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80070fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8007100:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007104:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007108:	ee17 2a90 	vmov	r2, s15
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	605a      	str	r2, [r3, #4]
 8007110:	e002      	b.n	8007118 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8007118:	4b13      	ldr	r3, [pc, #76]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800711a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800711c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007120:	2b00      	cmp	r3, #0
 8007122:	d017      	beq.n	8007154 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007124:	4b10      	ldr	r3, [pc, #64]	@ (8007168 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007126:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007128:	0e1b      	lsrs	r3, r3, #24
 800712a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800712e:	ee07 3a90 	vmov	s15, r3
 8007132:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8007136:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800713a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800713e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007146:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800714a:	ee17 2a90 	vmov	r2, s15
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007152:	e002      	b.n	800715a <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2200      	movs	r2, #0
 8007158:	609a      	str	r2, [r3, #8]
}
 800715a:	bf00      	nop
 800715c:	3724      	adds	r7, #36	@ 0x24
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr
 8007166:	bf00      	nop
 8007168:	46020c00 	.word	0x46020c00
 800716c:	4b742400 	.word	0x4b742400
 8007170:	46000000 	.word	0x46000000
 8007174:	0800d14c 	.word	0x0800d14c

08007178 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007178:	b480      	push	{r7}
 800717a:	b089      	sub	sp, #36	@ 0x24
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8007180:	4ba6      	ldr	r3, [pc, #664]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007184:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007188:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800718a:	4ba4      	ldr	r3, [pc, #656]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800718c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800718e:	f003 0303 	and.w	r3, r3, #3
 8007192:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8007194:	4ba1      	ldr	r3, [pc, #644]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007198:	0a1b      	lsrs	r3, r3, #8
 800719a:	f003 030f 	and.w	r3, r3, #15
 800719e:	3301      	adds	r3, #1
 80071a0:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80071a2:	4b9e      	ldr	r3, [pc, #632]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80071a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071a6:	091b      	lsrs	r3, r3, #4
 80071a8:	f003 0301 	and.w	r3, r3, #1
 80071ac:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80071ae:	4b9b      	ldr	r3, [pc, #620]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80071b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071b2:	08db      	lsrs	r3, r3, #3
 80071b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	fb02 f303 	mul.w	r3, r2, r3
 80071be:	ee07 3a90 	vmov	s15, r3
 80071c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071c6:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	2b03      	cmp	r3, #3
 80071ce:	d062      	beq.n	8007296 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	2b03      	cmp	r3, #3
 80071d4:	f200 8081 	bhi.w	80072da <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d024      	beq.n	8007228 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	2b02      	cmp	r3, #2
 80071e2:	d17a      	bne.n	80072da <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	ee07 3a90 	vmov	s15, r3
 80071ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ee:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007420 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80071f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071f6:	4b89      	ldr	r3, [pc, #548]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80071f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071fe:	ee07 3a90 	vmov	s15, r3
 8007202:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007206:	ed97 6a02 	vldr	s12, [r7, #8]
 800720a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007424 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800720e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007212:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800721a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800721e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007222:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8007226:	e08f      	b.n	8007348 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007228:	4b7c      	ldr	r3, [pc, #496]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d005      	beq.n	8007240 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8007234:	4b79      	ldr	r3, [pc, #484]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	0f1b      	lsrs	r3, r3, #28
 800723a:	f003 030f 	and.w	r3, r3, #15
 800723e:	e006      	b.n	800724e <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8007240:	4b76      	ldr	r3, [pc, #472]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007242:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007246:	041b      	lsls	r3, r3, #16
 8007248:	0f1b      	lsrs	r3, r3, #28
 800724a:	f003 030f 	and.w	r3, r3, #15
 800724e:	4a76      	ldr	r2, [pc, #472]	@ (8007428 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8007250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007254:	ee07 3a90 	vmov	s15, r3
 8007258:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	ee07 3a90 	vmov	s15, r3
 8007262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007266:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	ee07 3a90 	vmov	s15, r3
 8007270:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007274:	ed97 6a02 	vldr	s12, [r7, #8]
 8007278:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007424 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800727c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007280:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007284:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007288:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800728c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007290:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007294:	e058      	b.n	8007348 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	ee07 3a90 	vmov	s15, r3
 800729c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072a0:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007420 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80072a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072a8:	4b5c      	ldr	r3, [pc, #368]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80072aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072b0:	ee07 3a90 	vmov	s15, r3
 80072b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80072b8:	ed97 6a02 	vldr	s12, [r7, #8]
 80072bc:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007424 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80072c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80072c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80072c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80072d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072d4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072d8:	e036      	b.n	8007348 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80072da:	4b50      	ldr	r3, [pc, #320]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d005      	beq.n	80072f2 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 80072e6:	4b4d      	ldr	r3, [pc, #308]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	0f1b      	lsrs	r3, r3, #28
 80072ec:	f003 030f 	and.w	r3, r3, #15
 80072f0:	e006      	b.n	8007300 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 80072f2:	4b4a      	ldr	r3, [pc, #296]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80072f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80072f8:	041b      	lsls	r3, r3, #16
 80072fa:	0f1b      	lsrs	r3, r3, #28
 80072fc:	f003 030f 	and.w	r3, r3, #15
 8007300:	4a49      	ldr	r2, [pc, #292]	@ (8007428 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8007302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007306:	ee07 3a90 	vmov	s15, r3
 800730a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	ee07 3a90 	vmov	s15, r3
 8007314:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007318:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	ee07 3a90 	vmov	s15, r3
 8007322:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007326:	ed97 6a02 	vldr	s12, [r7, #8]
 800732a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007424 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800732e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007332:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007336:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800733a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800733e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007342:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007346:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007348:	4b34      	ldr	r3, [pc, #208]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800734a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800734c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007350:	2b00      	cmp	r3, #0
 8007352:	d017      	beq.n	8007384 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007354:	4b31      	ldr	r3, [pc, #196]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007356:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007358:	0a5b      	lsrs	r3, r3, #9
 800735a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800735e:	ee07 3a90 	vmov	s15, r3
 8007362:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8007366:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800736a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800736e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007372:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007376:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800737a:	ee17 2a90 	vmov	r2, s15
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	601a      	str	r2, [r3, #0]
 8007382:	e002      	b.n	800738a <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800738a:	4b24      	ldr	r3, [pc, #144]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800738c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800738e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007392:	2b00      	cmp	r3, #0
 8007394:	d017      	beq.n	80073c6 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007396:	4b21      	ldr	r3, [pc, #132]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800739a:	0c1b      	lsrs	r3, r3, #16
 800739c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073a0:	ee07 3a90 	vmov	s15, r3
 80073a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80073a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80073ac:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80073b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80073b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073bc:	ee17 2a90 	vmov	r2, s15
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	605a      	str	r2, [r3, #4]
 80073c4:	e002      	b.n	80073cc <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80073cc:	4b13      	ldr	r3, [pc, #76]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80073ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d017      	beq.n	8007408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80073d8:	4b10      	ldr	r3, [pc, #64]	@ (800741c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80073da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073dc:	0e1b      	lsrs	r3, r3, #24
 80073de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073e2:	ee07 3a90 	vmov	s15, r3
 80073e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80073ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80073ee:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80073f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80073f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073fe:	ee17 2a90 	vmov	r2, s15
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007406:	e002      	b.n	800740e <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	609a      	str	r2, [r3, #8]
}
 800740e:	bf00      	nop
 8007410:	3724      	adds	r7, #36	@ 0x24
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop
 800741c:	46020c00 	.word	0x46020c00
 8007420:	4b742400 	.word	0x4b742400
 8007424:	46000000 	.word	0x46000000
 8007428:	0800d14c 	.word	0x0800d14c

0800742c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b08e      	sub	sp, #56	@ 0x38
 8007430:	af00      	add	r7, sp, #0
 8007432:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007436:	e9d7 2300 	ldrd	r2, r3, [r7]
 800743a:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800743e:	430b      	orrs	r3, r1
 8007440:	d145      	bne.n	80074ce <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007442:	4ba7      	ldr	r3, [pc, #668]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007444:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007448:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800744c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800744e:	4ba4      	ldr	r3, [pc, #656]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007450:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007454:	f003 0302 	and.w	r3, r3, #2
 8007458:	2b02      	cmp	r3, #2
 800745a:	d108      	bne.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800745c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007462:	d104      	bne.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007464:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007468:	637b      	str	r3, [r7, #52]	@ 0x34
 800746a:	f001 b9b3 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800746e:	4b9c      	ldr	r3, [pc, #624]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007470:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007474:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007478:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800747c:	d114      	bne.n	80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800747e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007480:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007484:	d110      	bne.n	80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007486:	4b96      	ldr	r3, [pc, #600]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007488:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800748c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007490:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007494:	d103      	bne.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8007496:	23fa      	movs	r3, #250	@ 0xfa
 8007498:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800749a:	f001 b99b 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800749e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80074a2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80074a4:	f001 b996 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80074a8:	4b8d      	ldr	r3, [pc, #564]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074b4:	d107      	bne.n	80074c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80074b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074bc:	d103      	bne.n	80074c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80074be:	4b89      	ldr	r3, [pc, #548]	@ (80076e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80074c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074c2:	f001 b987 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80074c6:	2300      	movs	r3, #0
 80074c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80074ca:	f001 b983 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80074ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074d2:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80074d6:	430b      	orrs	r3, r1
 80074d8:	d151      	bne.n	800757e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80074da:	4b81      	ldr	r3, [pc, #516]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80074dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80074e0:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80074e4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80074e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e8:	2b80      	cmp	r3, #128	@ 0x80
 80074ea:	d035      	beq.n	8007558 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80074ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ee:	2b80      	cmp	r3, #128	@ 0x80
 80074f0:	d841      	bhi.n	8007576 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80074f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f4:	2b60      	cmp	r3, #96	@ 0x60
 80074f6:	d02a      	beq.n	800754e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 80074f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fa:	2b60      	cmp	r3, #96	@ 0x60
 80074fc:	d83b      	bhi.n	8007576 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80074fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007500:	2b40      	cmp	r3, #64	@ 0x40
 8007502:	d009      	beq.n	8007518 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007506:	2b40      	cmp	r3, #64	@ 0x40
 8007508:	d835      	bhi.n	8007576 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800750a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750c:	2b00      	cmp	r3, #0
 800750e:	d00c      	beq.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8007510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007512:	2b20      	cmp	r3, #32
 8007514:	d012      	beq.n	800753c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8007516:	e02e      	b.n	8007576 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007518:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800751c:	4618      	mov	r0, r3
 800751e:	f7ff fb77 	bl	8006c10 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007524:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007526:	f001 b955 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800752a:	f107 0318 	add.w	r3, r7, #24
 800752e:	4618      	mov	r0, r3
 8007530:	f7ff fcc8 	bl	8006ec4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007534:	69bb      	ldr	r3, [r7, #24]
 8007536:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007538:	f001 b94c 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800753c:	f107 030c 	add.w	r3, r7, #12
 8007540:	4618      	mov	r0, r3
 8007542:	f7ff fe19 	bl	8007178 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800754a:	f001 b943 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800754e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007552:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007554:	f001 b93e 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007558:	4b61      	ldr	r3, [pc, #388]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007560:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007564:	d103      	bne.n	800756e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8007566:	4b60      	ldr	r3, [pc, #384]	@ (80076e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007568:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800756a:	f001 b933 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800756e:	2300      	movs	r3, #0
 8007570:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007572:	f001 b92f 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 8007576:	2300      	movs	r3, #0
 8007578:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800757a:	f001 b92b 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800757e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007582:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007586:	430b      	orrs	r3, r1
 8007588:	d158      	bne.n	800763c <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800758a:	4b55      	ldr	r3, [pc, #340]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800758c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007590:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007594:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007598:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800759c:	d03b      	beq.n	8007616 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800759e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075a4:	d846      	bhi.n	8007634 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80075a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075ac:	d02e      	beq.n	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 80075ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075b4:	d83e      	bhi.n	8007634 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80075b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075bc:	d00b      	beq.n	80075d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80075be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075c4:	d836      	bhi.n	8007634 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80075c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d00d      	beq.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80075cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075d2:	d012      	beq.n	80075fa <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 80075d4:	e02e      	b.n	8007634 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80075d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075da:	4618      	mov	r0, r3
 80075dc:	f7ff fb18 	bl	8006c10 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80075e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075e4:	f001 b8f6 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075e8:	f107 0318 	add.w	r3, r7, #24
 80075ec:	4618      	mov	r0, r3
 80075ee:	f7ff fc69 	bl	8006ec4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075f6:	f001 b8ed 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075fa:	f107 030c 	add.w	r3, r7, #12
 80075fe:	4618      	mov	r0, r3
 8007600:	f7ff fdba 	bl	8007178 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007608:	f001 b8e4 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800760c:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007610:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007612:	f001 b8df 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007616:	4b32      	ldr	r3, [pc, #200]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800761e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007622:	d103      	bne.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8007624:	4b30      	ldr	r3, [pc, #192]	@ (80076e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007626:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007628:	f001 b8d4 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800762c:	2300      	movs	r3, #0
 800762e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007630:	f001 b8d0 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8007634:	2300      	movs	r3, #0
 8007636:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007638:	f001 b8cc 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 800763c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007640:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007644:	430b      	orrs	r3, r1
 8007646:	d126      	bne.n	8007696 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8007648:	4b25      	ldr	r3, [pc, #148]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800764a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800764e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007652:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8007654:	4b22      	ldr	r3, [pc, #136]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800765c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007660:	d106      	bne.n	8007670 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8007662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007664:	2b00      	cmp	r3, #0
 8007666:	d103      	bne.n	8007670 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8007668:	4b1f      	ldr	r3, [pc, #124]	@ (80076e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800766a:	637b      	str	r3, [r7, #52]	@ 0x34
 800766c:	f001 b8b2 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8007670:	4b1b      	ldr	r3, [pc, #108]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007678:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800767c:	d107      	bne.n	800768e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800767e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007680:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007684:	d103      	bne.n	800768e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 8007686:	4b19      	ldr	r3, [pc, #100]	@ (80076ec <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007688:	637b      	str	r3, [r7, #52]	@ 0x34
 800768a:	f001 b8a3 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800768e:	2300      	movs	r3, #0
 8007690:	637b      	str	r3, [r7, #52]	@ 0x34
 8007692:	f001 b89f 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8007696:	e9d7 2300 	ldrd	r2, r3, [r7]
 800769a:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 800769e:	430b      	orrs	r3, r1
 80076a0:	d16e      	bne.n	8007780 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80076a2:	4b0f      	ldr	r3, [pc, #60]	@ (80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80076a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80076a8:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80076ac:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80076ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80076b4:	d03d      	beq.n	8007732 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80076b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80076bc:	d85c      	bhi.n	8007778 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80076be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076c4:	d014      	beq.n	80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80076c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076cc:	d854      	bhi.n	8007778 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80076ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d01f      	beq.n	8007714 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80076d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80076da:	d012      	beq.n	8007702 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 80076dc:	e04c      	b.n	8007778 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80076de:	bf00      	nop
 80076e0:	46020c00 	.word	0x46020c00
 80076e4:	0007a120 	.word	0x0007a120
 80076e8:	00f42400 	.word	0x00f42400
 80076ec:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80076f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80076f4:	4618      	mov	r0, r3
 80076f6:	f7ff fa8b 	bl	8006c10 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80076fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076fe:	f001 b869 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007702:	f107 0318 	add.w	r3, r7, #24
 8007706:	4618      	mov	r0, r3
 8007708:	f7ff fbdc 	bl	8006ec4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007710:	f001 b860 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007714:	4ba7      	ldr	r3, [pc, #668]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800771c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007720:	d103      	bne.n	800772a <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 8007722:	4ba5      	ldr	r3, [pc, #660]	@ (80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007724:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007726:	f001 b855 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800772a:	2300      	movs	r3, #0
 800772c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800772e:	f001 b851 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007732:	4ba0      	ldr	r3, [pc, #640]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 0320 	and.w	r3, r3, #32
 800773a:	2b20      	cmp	r3, #32
 800773c:	d118      	bne.n	8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800773e:	4b9d      	ldr	r3, [pc, #628]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007740:	689b      	ldr	r3, [r3, #8]
 8007742:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007746:	2b00      	cmp	r3, #0
 8007748:	d005      	beq.n	8007756 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800774a:	4b9a      	ldr	r3, [pc, #616]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	0e1b      	lsrs	r3, r3, #24
 8007750:	f003 030f 	and.w	r3, r3, #15
 8007754:	e006      	b.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8007756:	4b97      	ldr	r3, [pc, #604]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007758:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800775c:	041b      	lsls	r3, r3, #16
 800775e:	0e1b      	lsrs	r3, r3, #24
 8007760:	f003 030f 	and.w	r3, r3, #15
 8007764:	4a95      	ldr	r2, [pc, #596]	@ (80079bc <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800776a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800776c:	f001 b832 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007770:	2300      	movs	r3, #0
 8007772:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007774:	f001 b82e 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8007778:	2300      	movs	r3, #0
 800777a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800777c:	f001 b82a 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007780:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007784:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8007788:	430b      	orrs	r3, r1
 800778a:	d17f      	bne.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800778c:	4b89      	ldr	r3, [pc, #548]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800778e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007792:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007796:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8007798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779a:	2b00      	cmp	r3, #0
 800779c:	d165      	bne.n	800786a <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800779e:	4b85      	ldr	r3, [pc, #532]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80077a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80077a4:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80077a8:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 80077aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ac:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80077b0:	d034      	beq.n	800781c <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 80077b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077b4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80077b8:	d853      	bhi.n	8007862 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80077ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80077c0:	d00b      	beq.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 80077c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80077c8:	d84b      	bhi.n	8007862 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80077ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d016      	beq.n	80077fe <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 80077d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80077d6:	d009      	beq.n	80077ec <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80077d8:	e043      	b.n	8007862 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80077da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077de:	4618      	mov	r0, r3
 80077e0:	f7ff fa16 	bl	8006c10 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80077e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077e6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80077e8:	f000 bff4 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077ec:	f107 0318 	add.w	r3, r7, #24
 80077f0:	4618      	mov	r0, r3
 80077f2:	f7ff fb67 	bl	8006ec4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80077fa:	f000 bfeb 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80077fe:	4b6d      	ldr	r3, [pc, #436]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007806:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800780a:	d103      	bne.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 800780c:	4b6a      	ldr	r3, [pc, #424]	@ (80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800780e:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007810:	f000 bfe0 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8007814:	2300      	movs	r3, #0
 8007816:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007818:	f000 bfdc 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800781c:	4b65      	ldr	r3, [pc, #404]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 0320 	and.w	r3, r3, #32
 8007824:	2b20      	cmp	r3, #32
 8007826:	d118      	bne.n	800785a <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007828:	4b62      	ldr	r3, [pc, #392]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007830:	2b00      	cmp	r3, #0
 8007832:	d005      	beq.n	8007840 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8007834:	4b5f      	ldr	r3, [pc, #380]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	0e1b      	lsrs	r3, r3, #24
 800783a:	f003 030f 	and.w	r3, r3, #15
 800783e:	e006      	b.n	800784e <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8007840:	4b5c      	ldr	r3, [pc, #368]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007842:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007846:	041b      	lsls	r3, r3, #16
 8007848:	0e1b      	lsrs	r3, r3, #24
 800784a:	f003 030f 	and.w	r3, r3, #15
 800784e:	4a5b      	ldr	r2, [pc, #364]	@ (80079bc <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007854:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007856:	f000 bfbd 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 800785a:	2300      	movs	r3, #0
 800785c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800785e:	f000 bfb9 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 8007862:	2300      	movs	r3, #0
 8007864:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007866:	f000 bfb5 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800786a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007870:	d108      	bne.n	8007884 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007872:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007876:	4618      	mov	r0, r3
 8007878:	f7ff f9ca 	bl	8006c10 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800787c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800787e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007880:	f000 bfa8 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 8007884:	2300      	movs	r3, #0
 8007886:	637b      	str	r3, [r7, #52]	@ 0x34
 8007888:	f000 bfa4 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800788c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007890:	1e51      	subs	r1, r2, #1
 8007892:	430b      	orrs	r3, r1
 8007894:	d136      	bne.n	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007896:	4b47      	ldr	r3, [pc, #284]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007898:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800789c:	f003 0303 	and.w	r3, r3, #3
 80078a0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80078a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d104      	bne.n	80078b2 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 80078a8:	f7fe fb44 	bl	8005f34 <HAL_RCC_GetPCLK2Freq>
 80078ac:	6378      	str	r0, [r7, #52]	@ 0x34
 80078ae:	f000 bf91 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80078b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	d104      	bne.n	80078c2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80078b8:	f7fe fa0c 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 80078bc:	6378      	str	r0, [r7, #52]	@ 0x34
 80078be:	f000 bf89 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80078c2:	4b3c      	ldr	r3, [pc, #240]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078ce:	d106      	bne.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 80078d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d103      	bne.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 80078d6:	4b3a      	ldr	r3, [pc, #232]	@ (80079c0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80078d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80078da:	f000 bf7b 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80078de:	4b35      	ldr	r3, [pc, #212]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80078e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078e4:	f003 0302 	and.w	r3, r3, #2
 80078e8:	2b02      	cmp	r3, #2
 80078ea:	d107      	bne.n	80078fc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80078ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ee:	2b03      	cmp	r3, #3
 80078f0:	d104      	bne.n	80078fc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 80078f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80078f8:	f000 bf6c 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80078fc:	2300      	movs	r3, #0
 80078fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007900:	f000 bf68 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8007904:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007908:	1e91      	subs	r1, r2, #2
 800790a:	430b      	orrs	r3, r1
 800790c:	d136      	bne.n	800797c <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800790e:	4b29      	ldr	r3, [pc, #164]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007914:	f003 030c 	and.w	r3, r3, #12
 8007918:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800791a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800791c:	2b00      	cmp	r3, #0
 800791e:	d104      	bne.n	800792a <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007920:	f7fe faf4 	bl	8005f0c <HAL_RCC_GetPCLK1Freq>
 8007924:	6378      	str	r0, [r7, #52]	@ 0x34
 8007926:	f000 bf55 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800792a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800792c:	2b04      	cmp	r3, #4
 800792e:	d104      	bne.n	800793a <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007930:	f7fe f9d0 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8007934:	6378      	str	r0, [r7, #52]	@ 0x34
 8007936:	f000 bf4d 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800793a:	4b1e      	ldr	r3, [pc, #120]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007942:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007946:	d106      	bne.n	8007956 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8007948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800794a:	2b08      	cmp	r3, #8
 800794c:	d103      	bne.n	8007956 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 800794e:	4b1c      	ldr	r3, [pc, #112]	@ (80079c0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007950:	637b      	str	r3, [r7, #52]	@ 0x34
 8007952:	f000 bf3f 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007956:	4b17      	ldr	r3, [pc, #92]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007958:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800795c:	f003 0302 	and.w	r3, r3, #2
 8007960:	2b02      	cmp	r3, #2
 8007962:	d107      	bne.n	8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8007964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007966:	2b0c      	cmp	r3, #12
 8007968:	d104      	bne.n	8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 800796a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800796e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007970:	f000 bf30 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8007974:	2300      	movs	r3, #0
 8007976:	637b      	str	r3, [r7, #52]	@ 0x34
 8007978:	f000 bf2c 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 800797c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007980:	1f11      	subs	r1, r2, #4
 8007982:	430b      	orrs	r3, r1
 8007984:	d13f      	bne.n	8007a06 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007986:	4b0b      	ldr	r3, [pc, #44]	@ (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007988:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800798c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007990:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007994:	2b00      	cmp	r3, #0
 8007996:	d104      	bne.n	80079a2 <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007998:	f7fe fab8 	bl	8005f0c <HAL_RCC_GetPCLK1Freq>
 800799c:	6378      	str	r0, [r7, #52]	@ 0x34
 800799e:	f000 bf19 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80079a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a4:	2b10      	cmp	r3, #16
 80079a6:	d10d      	bne.n	80079c4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80079a8:	f7fe f994 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 80079ac:	6378      	str	r0, [r7, #52]	@ 0x34
 80079ae:	f000 bf11 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80079b2:	bf00      	nop
 80079b4:	46020c00 	.word	0x46020c00
 80079b8:	02dc6c00 	.word	0x02dc6c00
 80079bc:	0800d14c 	.word	0x0800d14c
 80079c0:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80079c4:	4ba6      	ldr	r3, [pc, #664]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079d0:	d106      	bne.n	80079e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 80079d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d4:	2b20      	cmp	r3, #32
 80079d6:	d103      	bne.n	80079e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 80079d8:	4ba2      	ldr	r3, [pc, #648]	@ (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80079da:	637b      	str	r3, [r7, #52]	@ 0x34
 80079dc:	f000 befa 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80079e0:	4b9f      	ldr	r3, [pc, #636]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80079e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079e6:	f003 0302 	and.w	r3, r3, #2
 80079ea:	2b02      	cmp	r3, #2
 80079ec:	d107      	bne.n	80079fe <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80079ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f0:	2b30      	cmp	r3, #48	@ 0x30
 80079f2:	d104      	bne.n	80079fe <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 80079f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80079fa:	f000 beeb 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80079fe:	2300      	movs	r3, #0
 8007a00:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a02:	f000 bee7 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8007a06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a0a:	f1a2 0108 	sub.w	r1, r2, #8
 8007a0e:	430b      	orrs	r3, r1
 8007a10:	d136      	bne.n	8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007a12:	4b93      	ldr	r3, [pc, #588]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a18:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007a1c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d104      	bne.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007a24:	f7fe fa72 	bl	8005f0c <HAL_RCC_GetPCLK1Freq>
 8007a28:	6378      	str	r0, [r7, #52]	@ 0x34
 8007a2a:	f000 bed3 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8007a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a30:	2b40      	cmp	r3, #64	@ 0x40
 8007a32:	d104      	bne.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007a34:	f7fe f94e 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8007a38:	6378      	str	r0, [r7, #52]	@ 0x34
 8007a3a:	f000 becb 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007a3e:	4b88      	ldr	r3, [pc, #544]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a4a:	d106      	bne.n	8007a5a <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 8007a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4e:	2b80      	cmp	r3, #128	@ 0x80
 8007a50:	d103      	bne.n	8007a5a <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 8007a52:	4b84      	ldr	r3, [pc, #528]	@ (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007a54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a56:	f000 bebd 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8007a5a:	4b81      	ldr	r3, [pc, #516]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007a5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a60:	f003 0302 	and.w	r3, r3, #2
 8007a64:	2b02      	cmp	r3, #2
 8007a66:	d107      	bne.n	8007a78 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8007a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a6c:	d104      	bne.n	8007a78 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 8007a6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a72:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a74:	f000 beae 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a7c:	f000 beaa 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8007a80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a84:	f1a2 0110 	sub.w	r1, r2, #16
 8007a88:	430b      	orrs	r3, r1
 8007a8a:	d139      	bne.n	8007b00 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007a8c:	4b74      	ldr	r3, [pc, #464]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007a8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a96:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8007a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d104      	bne.n	8007aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007a9e:	f7fe fa35 	bl	8005f0c <HAL_RCC_GetPCLK1Freq>
 8007aa2:	6378      	str	r0, [r7, #52]	@ 0x34
 8007aa4:	f000 be96 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8007aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007aae:	d104      	bne.n	8007aba <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007ab0:	f7fe f910 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8007ab4:	6378      	str	r0, [r7, #52]	@ 0x34
 8007ab6:	f000 be8d 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8007aba:	4b69      	ldr	r3, [pc, #420]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ac2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ac6:	d107      	bne.n	8007ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 8007ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ace:	d103      	bne.n	8007ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 8007ad0:	4b64      	ldr	r3, [pc, #400]	@ (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007ad2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ad4:	f000 be7e 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8007ad8:	4b61      	ldr	r3, [pc, #388]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007ada:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ade:	f003 0302 	and.w	r3, r3, #2
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d108      	bne.n	8007af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8007ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007aec:	d104      	bne.n	8007af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 8007aee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007af2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007af4:	f000 be6e 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8007af8:	2300      	movs	r3, #0
 8007afa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007afc:	f000 be6a 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8007b00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b04:	f1a2 0120 	sub.w	r1, r2, #32
 8007b08:	430b      	orrs	r3, r1
 8007b0a:	d158      	bne.n	8007bbe <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007b0c:	4b54      	ldr	r3, [pc, #336]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007b0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007b12:	f003 0307 	and.w	r3, r3, #7
 8007b16:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d104      	bne.n	8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8007b1e:	f7fe fa1d 	bl	8005f5c <HAL_RCC_GetPCLK3Freq>
 8007b22:	6378      	str	r0, [r7, #52]	@ 0x34
 8007b24:	f000 be56 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8007b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d104      	bne.n	8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007b2e:	f7fe f8d1 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8007b32:	6378      	str	r0, [r7, #52]	@ 0x34
 8007b34:	f000 be4e 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8007b38:	4b49      	ldr	r3, [pc, #292]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b44:	d106      	bne.n	8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 8007b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	d103      	bne.n	8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 8007b4c:	4b45      	ldr	r3, [pc, #276]	@ (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007b4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b50:	f000 be40 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007b54:	4b42      	ldr	r3, [pc, #264]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007b56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b5a:	f003 0302 	and.w	r3, r3, #2
 8007b5e:	2b02      	cmp	r3, #2
 8007b60:	d107      	bne.n	8007b72 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8007b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b64:	2b03      	cmp	r3, #3
 8007b66:	d104      	bne.n	8007b72 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 8007b68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b6e:	f000 be31 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8007b72:	4b3b      	ldr	r3, [pc, #236]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 0320 	and.w	r3, r3, #32
 8007b7a:	2b20      	cmp	r3, #32
 8007b7c:	d11b      	bne.n	8007bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8007b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b80:	2b04      	cmp	r3, #4
 8007b82:	d118      	bne.n	8007bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007b84:	4b36      	ldr	r3, [pc, #216]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d005      	beq.n	8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8007b90:	4b33      	ldr	r3, [pc, #204]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	0e1b      	lsrs	r3, r3, #24
 8007b96:	f003 030f 	and.w	r3, r3, #15
 8007b9a:	e006      	b.n	8007baa <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 8007b9c:	4b30      	ldr	r3, [pc, #192]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007b9e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007ba2:	041b      	lsls	r3, r3, #16
 8007ba4:	0e1b      	lsrs	r3, r3, #24
 8007ba6:	f003 030f 	and.w	r3, r3, #15
 8007baa:	4a2f      	ldr	r2, [pc, #188]	@ (8007c68 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bb2:	f000 be0f 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bba:	f000 be0b 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8007bbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bc2:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8007bc6:	430b      	orrs	r3, r1
 8007bc8:	d172      	bne.n	8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007bca:	4b25      	ldr	r3, [pc, #148]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007bcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007bd0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007bd4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bdc:	d104      	bne.n	8007be8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007bde:	f7fe f879 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8007be2:	6378      	str	r0, [r7, #52]	@ 0x34
 8007be4:	f000 bdf6 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8007be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bee:	d108      	bne.n	8007c02 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bf0:	f107 0318 	add.w	r3, r7, #24
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f7ff f965 	bl	8006ec4 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8007bfa:	6a3b      	ldr	r3, [r7, #32]
 8007bfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bfe:	f000 bde9 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d104      	bne.n	8007c12 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8007c08:	f7fe f966 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
 8007c0c:	6378      	str	r0, [r7, #52]	@ 0x34
 8007c0e:	f000 bde1 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8007c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c14:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007c18:	d128      	bne.n	8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007c1a:	4b11      	ldr	r3, [pc, #68]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f003 0320 	and.w	r3, r3, #32
 8007c22:	2b20      	cmp	r3, #32
 8007c24:	d118      	bne.n	8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007c26:	4b0e      	ldr	r3, [pc, #56]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d005      	beq.n	8007c3e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8007c32:	4b0b      	ldr	r3, [pc, #44]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	0e1b      	lsrs	r3, r3, #24
 8007c38:	f003 030f 	and.w	r3, r3, #15
 8007c3c:	e006      	b.n	8007c4c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8007c3e:	4b08      	ldr	r3, [pc, #32]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007c40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007c44:	041b      	lsls	r3, r3, #16
 8007c46:	0e1b      	lsrs	r3, r3, #24
 8007c48:	f003 030f 	and.w	r3, r3, #15
 8007c4c:	4a06      	ldr	r2, [pc, #24]	@ (8007c68 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c52:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c54:	f000 bdbe 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c5c:	f000 bdba 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8007c60:	46020c00 	.word	0x46020c00
 8007c64:	00f42400 	.word	0x00f42400
 8007c68:	0800d14c 	.word	0x0800d14c
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007c6c:	4baf      	ldr	r3, [pc, #700]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c78:	d107      	bne.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 8007c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007c80:	d103      	bne.n	8007c8a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 8007c82:	4bab      	ldr	r3, [pc, #684]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8007c84:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c86:	f000 bda5 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007c8a:	4ba8      	ldr	r3, [pc, #672]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c96:	d107      	bne.n	8007ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8007c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c9e:	d103      	bne.n	8007ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 8007ca0:	4ba3      	ldr	r3, [pc, #652]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8007ca2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ca4:	f000 bd96 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cac:	f000 bd92 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8007cb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cb4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007cb8:	430b      	orrs	r3, r1
 8007cba:	d158      	bne.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8007cbc:	4b9b      	ldr	r3, [pc, #620]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007cbe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007cc2:	f003 0307 	and.w	r3, r3, #7
 8007cc6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cca:	2b04      	cmp	r3, #4
 8007ccc:	d84b      	bhi.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 8007cce:	a201      	add	r2, pc, #4	@ (adr r2, 8007cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 8007cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd4:	08007d0d 	.word	0x08007d0d
 8007cd8:	08007ce9 	.word	0x08007ce9
 8007cdc:	08007cfb 	.word	0x08007cfb
 8007ce0:	08007d17 	.word	0x08007d17
 8007ce4:	08007d21 	.word	0x08007d21
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ce8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007cec:	4618      	mov	r0, r3
 8007cee:	f7fe ff8f 	bl	8006c10 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cf6:	f000 bd6d 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007cfa:	f107 030c 	add.w	r3, r7, #12
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f7ff fa3a 	bl	8007178 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d08:	f000 bd64 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8007d0c:	f7fe f8e4 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
 8007d10:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007d12:	f000 bd5f 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007d16:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007d1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d1c:	f000 bd5a 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007d20:	4b82      	ldr	r3, [pc, #520]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f003 0320 	and.w	r3, r3, #32
 8007d28:	2b20      	cmp	r3, #32
 8007d2a:	d118      	bne.n	8007d5e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007d2c:	4b7f      	ldr	r3, [pc, #508]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d005      	beq.n	8007d44 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8007d38:	4b7c      	ldr	r3, [pc, #496]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	0e1b      	lsrs	r3, r3, #24
 8007d3e:	f003 030f 	and.w	r3, r3, #15
 8007d42:	e006      	b.n	8007d52 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 8007d44:	4b79      	ldr	r3, [pc, #484]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007d46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007d4a:	041b      	lsls	r3, r3, #16
 8007d4c:	0e1b      	lsrs	r3, r3, #24
 8007d4e:	f003 030f 	and.w	r3, r3, #15
 8007d52:	4a78      	ldr	r2, [pc, #480]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8007d54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d58:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d5a:	f000 bd3b 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d62:	f000 bd37 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8007d66:	2300      	movs	r3, #0
 8007d68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d6a:	f000 bd33 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8007d6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d72:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8007d76:	430b      	orrs	r3, r1
 8007d78:	d167      	bne.n	8007e4a <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8007d7a:	4b6c      	ldr	r3, [pc, #432]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007d7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007d80:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007d84:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d88:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d8c:	d036      	beq.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8007d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d90:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d94:	d855      	bhi.n	8007e42 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8007d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d98:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007d9c:	d029      	beq.n	8007df2 <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 8007d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007da4:	d84d      	bhi.n	8007e42 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8007da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007dac:	d013      	beq.n	8007dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 8007dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007db4:	d845      	bhi.n	8007e42 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8007db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d015      	beq.n	8007de8 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8007dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007dc2:	d13e      	bne.n	8007e42 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007dc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f7fe ff21 	bl	8006c10 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dd2:	f000 bcff 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007dd6:	f107 030c 	add.w	r3, r7, #12
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f7ff f9cc 	bl	8007178 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007de4:	f000 bcf6 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8007de8:	f7fe f876 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
 8007dec:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007dee:	f000 bcf1 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007df2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007df6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007df8:	f000 bcec 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007dfc:	4b4b      	ldr	r3, [pc, #300]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f003 0320 	and.w	r3, r3, #32
 8007e04:	2b20      	cmp	r3, #32
 8007e06:	d118      	bne.n	8007e3a <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007e08:	4b48      	ldr	r3, [pc, #288]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d005      	beq.n	8007e20 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 8007e14:	4b45      	ldr	r3, [pc, #276]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	0e1b      	lsrs	r3, r3, #24
 8007e1a:	f003 030f 	and.w	r3, r3, #15
 8007e1e:	e006      	b.n	8007e2e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8007e20:	4b42      	ldr	r3, [pc, #264]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007e22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e26:	041b      	lsls	r3, r3, #16
 8007e28:	0e1b      	lsrs	r3, r3, #24
 8007e2a:	f003 030f 	and.w	r3, r3, #15
 8007e2e:	4a41      	ldr	r2, [pc, #260]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8007e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e34:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007e36:	f000 bccd 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e3e:	f000 bcc9 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8007e42:	2300      	movs	r3, #0
 8007e44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e46:	f000 bcc5 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8007e4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e4e:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8007e52:	430b      	orrs	r3, r1
 8007e54:	d14c      	bne.n	8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007e56:	4b35      	ldr	r3, [pc, #212]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007e58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007e60:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d104      	bne.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007e68:	f7fe f850 	bl	8005f0c <HAL_RCC_GetPCLK1Freq>
 8007e6c:	6378      	str	r0, [r7, #52]	@ 0x34
 8007e6e:	f000 bcb1 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8007e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e78:	d104      	bne.n	8007e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007e7a:	f7fd ff2b 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8007e7e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007e80:	f000 bca8 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007e84:	4b29      	ldr	r3, [pc, #164]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e90:	d107      	bne.n	8007ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8007e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e98:	d103      	bne.n	8007ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 8007e9a:	4b25      	ldr	r3, [pc, #148]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8007e9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e9e:	f000 bc99 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8007ea2:	4b22      	ldr	r3, [pc, #136]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 0320 	and.w	r3, r3, #32
 8007eaa:	2b20      	cmp	r3, #32
 8007eac:	d11c      	bne.n	8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 8007eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007eb4:	d118      	bne.n	8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007eb6:	4b1d      	ldr	r3, [pc, #116]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d005      	beq.n	8007ece <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8007ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	0e1b      	lsrs	r3, r3, #24
 8007ec8:	f003 030f 	and.w	r3, r3, #15
 8007ecc:	e006      	b.n	8007edc <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8007ece:	4b17      	ldr	r3, [pc, #92]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007ed0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007ed4:	041b      	lsls	r3, r3, #16
 8007ed6:	0e1b      	lsrs	r3, r3, #24
 8007ed8:	f003 030f 	and.w	r3, r3, #15
 8007edc:	4a15      	ldr	r2, [pc, #84]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8007ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ee2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ee4:	f000 bc76 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eec:	f000 bc72 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8007ef0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ef4:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8007ef8:	430b      	orrs	r3, r1
 8007efa:	d153      	bne.n	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007efc:	4b0b      	ldr	r3, [pc, #44]	@ (8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007efe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f02:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007f06:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d104      	bne.n	8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007f0e:	f7fd fffd 	bl	8005f0c <HAL_RCC_GetPCLK1Freq>
 8007f12:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f14:	f000 bc5e 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8007f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f1e:	d10b      	bne.n	8007f38 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007f20:	f7fd fed8 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8007f24:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f26:	f000 bc55 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8007f2a:	bf00      	nop
 8007f2c:	46020c00 	.word	0x46020c00
 8007f30:	00f42400 	.word	0x00f42400
 8007f34:	0800d14c 	.word	0x0800d14c
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007f38:	4ba1      	ldr	r3, [pc, #644]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f44:	d107      	bne.n	8007f56 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 8007f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f4c:	d103      	bne.n	8007f56 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 8007f4e:	4b9d      	ldr	r3, [pc, #628]	@ (80081c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8007f50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f52:	f000 bc3f 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8007f56:	4b9a      	ldr	r3, [pc, #616]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f003 0320 	and.w	r3, r3, #32
 8007f5e:	2b20      	cmp	r3, #32
 8007f60:	d11c      	bne.n	8007f9c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 8007f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f64:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f68:	d118      	bne.n	8007f9c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007f6a:	4b95      	ldr	r3, [pc, #596]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d005      	beq.n	8007f82 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 8007f76:	4b92      	ldr	r3, [pc, #584]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	0e1b      	lsrs	r3, r3, #24
 8007f7c:	f003 030f 	and.w	r3, r3, #15
 8007f80:	e006      	b.n	8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8007f82:	4b8f      	ldr	r3, [pc, #572]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007f84:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007f88:	041b      	lsls	r3, r3, #16
 8007f8a:	0e1b      	lsrs	r3, r3, #24
 8007f8c:	f003 030f 	and.w	r3, r3, #15
 8007f90:	4a8d      	ldr	r2, [pc, #564]	@ (80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8007f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f96:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f98:	f000 bc1c 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fa0:	f000 bc18 	b.w	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8007fa4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fa8:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007fac:	430b      	orrs	r3, r1
 8007fae:	d151      	bne.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007fb0:	4b83      	ldr	r3, [pc, #524]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007fb2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007fb6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007fba:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fc0:	d024      	beq.n	800800c <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 8007fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fc4:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fc6:	d842      	bhi.n	800804e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8007fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fca:	2b80      	cmp	r3, #128	@ 0x80
 8007fcc:	d00d      	beq.n	8007fea <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 8007fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd0:	2b80      	cmp	r3, #128	@ 0x80
 8007fd2:	d83c      	bhi.n	800804e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8007fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d003      	beq.n	8007fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 8007fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fdc:	2b40      	cmp	r3, #64	@ 0x40
 8007fde:	d011      	beq.n	8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 8007fe0:	e035      	b.n	800804e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8007fe2:	f7fd ffbb 	bl	8005f5c <HAL_RCC_GetPCLK3Freq>
 8007fe6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007fe8:	e3f4      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007fea:	4b75      	ldr	r3, [pc, #468]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ff2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ff6:	d102      	bne.n	8007ffe <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 8007ff8:	4b72      	ldr	r3, [pc, #456]	@ (80081c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8007ffa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007ffc:	e3ea      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007ffe:	2300      	movs	r3, #0
 8008000:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008002:	e3e7      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8008004:	f7fd fe66 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8008008:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800800a:	e3e3      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800800c:	4b6c      	ldr	r3, [pc, #432]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f003 0320 	and.w	r3, r3, #32
 8008014:	2b20      	cmp	r3, #32
 8008016:	d117      	bne.n	8008048 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008018:	4b69      	ldr	r3, [pc, #420]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d005      	beq.n	8008030 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 8008024:	4b66      	ldr	r3, [pc, #408]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	0e1b      	lsrs	r3, r3, #24
 800802a:	f003 030f 	and.w	r3, r3, #15
 800802e:	e006      	b.n	800803e <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8008030:	4b63      	ldr	r3, [pc, #396]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008032:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008036:	041b      	lsls	r3, r3, #16
 8008038:	0e1b      	lsrs	r3, r3, #24
 800803a:	f003 030f 	and.w	r3, r3, #15
 800803e:	4a62      	ldr	r2, [pc, #392]	@ (80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8008040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008044:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008046:	e3c5      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008048:	2300      	movs	r3, #0
 800804a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800804c:	e3c2      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 800804e:	2300      	movs	r3, #0
 8008050:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008052:	e3bf      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8008054:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008058:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 800805c:	430b      	orrs	r3, r1
 800805e:	d147      	bne.n	80080f0 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8008060:	4b57      	ldr	r3, [pc, #348]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008062:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008066:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800806a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800806c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806e:	2b00      	cmp	r3, #0
 8008070:	d103      	bne.n	800807a <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008072:	f7fd ff4b 	bl	8005f0c <HAL_RCC_GetPCLK1Freq>
 8008076:	6378      	str	r0, [r7, #52]	@ 0x34
 8008078:	e3ac      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800807a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008080:	d103      	bne.n	800808a <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008082:	f7fd fe27 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8008086:	6378      	str	r0, [r7, #52]	@ 0x34
 8008088:	e3a4      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800808a:	4b4d      	ldr	r3, [pc, #308]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008096:	d106      	bne.n	80080a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 8008098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800809a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800809e:	d102      	bne.n	80080a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 80080a0:	4b48      	ldr	r3, [pc, #288]	@ (80081c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 80080a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080a4:	e396      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 80080a6:	4b46      	ldr	r3, [pc, #280]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0320 	and.w	r3, r3, #32
 80080ae:	2b20      	cmp	r3, #32
 80080b0:	d11b      	bne.n	80080ea <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 80080b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80080b8:	d117      	bne.n	80080ea <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80080ba:	4b41      	ldr	r3, [pc, #260]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80080bc:	689b      	ldr	r3, [r3, #8]
 80080be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d005      	beq.n	80080d2 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 80080c6:	4b3e      	ldr	r3, [pc, #248]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	0e1b      	lsrs	r3, r3, #24
 80080cc:	f003 030f 	and.w	r3, r3, #15
 80080d0:	e006      	b.n	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 80080d2:	4b3b      	ldr	r3, [pc, #236]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80080d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80080d8:	041b      	lsls	r3, r3, #16
 80080da:	0e1b      	lsrs	r3, r3, #24
 80080dc:	f003 030f 	and.w	r3, r3, #15
 80080e0:	4a39      	ldr	r2, [pc, #228]	@ (80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 80080e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80080e8:	e374      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 80080ea:	2300      	movs	r3, #0
 80080ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ee:	e371      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 80080f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080f4:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80080f8:	430b      	orrs	r3, r1
 80080fa:	d16a      	bne.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 80080fc:	4b30      	ldr	r3, [pc, #192]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80080fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008102:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008106:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8008108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810a:	2b00      	cmp	r3, #0
 800810c:	d120      	bne.n	8008150 <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800810e:	4b2c      	ldr	r3, [pc, #176]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f003 0320 	and.w	r3, r3, #32
 8008116:	2b20      	cmp	r3, #32
 8008118:	d117      	bne.n	800814a <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800811a:	4b29      	ldr	r3, [pc, #164]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800811c:	689b      	ldr	r3, [r3, #8]
 800811e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008122:	2b00      	cmp	r3, #0
 8008124:	d005      	beq.n	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 8008126:	4b26      	ldr	r3, [pc, #152]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	0e1b      	lsrs	r3, r3, #24
 800812c:	f003 030f 	and.w	r3, r3, #15
 8008130:	e006      	b.n	8008140 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8008132:	4b23      	ldr	r3, [pc, #140]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008134:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008138:	041b      	lsls	r3, r3, #16
 800813a:	0e1b      	lsrs	r3, r3, #24
 800813c:	f003 030f 	and.w	r3, r3, #15
 8008140:	4a21      	ldr	r2, [pc, #132]	@ (80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8008142:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008146:	637b      	str	r3, [r7, #52]	@ 0x34
 8008148:	e344      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 800814a:	2300      	movs	r3, #0
 800814c:	637b      	str	r3, [r7, #52]	@ 0x34
 800814e:	e341      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8008150:	4b1b      	ldr	r3, [pc, #108]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008152:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008156:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800815a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800815e:	d112      	bne.n	8008186 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8008160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008162:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008166:	d10e      	bne.n	8008186 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008168:	4b15      	ldr	r3, [pc, #84]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800816a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800816e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008172:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008176:	d102      	bne.n	800817e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 8008178:	23fa      	movs	r3, #250	@ 0xfa
 800817a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800817c:	e32a      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800817e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008182:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008184:	e326      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8008186:	4b0e      	ldr	r3, [pc, #56]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800818e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008192:	d106      	bne.n	80081a2 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 8008194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008196:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800819a:	d102      	bne.n	80081a2 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 800819c:	4b09      	ldr	r3, [pc, #36]	@ (80081c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800819e:	637b      	str	r3, [r7, #52]	@ 0x34
 80081a0:	e318      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80081a2:	4b07      	ldr	r3, [pc, #28]	@ (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80081a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081a8:	f003 0302 	and.w	r3, r3, #2
 80081ac:	2b02      	cmp	r3, #2
 80081ae:	d10d      	bne.n	80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 80081b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081b6:	d109      	bne.n	80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 80081b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80081be:	e309      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80081c0:	46020c00 	.word	0x46020c00
 80081c4:	00f42400 	.word	0x00f42400
 80081c8:	0800d14c 	.word	0x0800d14c
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 80081cc:	2300      	movs	r3, #0
 80081ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80081d0:	e300      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 80081d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081d6:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80081da:	430b      	orrs	r3, r1
 80081dc:	d164      	bne.n	80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80081de:	4ba2      	ldr	r3, [pc, #648]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80081e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80081e8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 80081ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d120      	bne.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80081f0:	4b9d      	ldr	r3, [pc, #628]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f003 0320 	and.w	r3, r3, #32
 80081f8:	2b20      	cmp	r3, #32
 80081fa:	d117      	bne.n	800822c <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80081fc:	4b9a      	ldr	r3, [pc, #616]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008204:	2b00      	cmp	r3, #0
 8008206:	d005      	beq.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 8008208:	4b97      	ldr	r3, [pc, #604]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	0e1b      	lsrs	r3, r3, #24
 800820e:	f003 030f 	and.w	r3, r3, #15
 8008212:	e006      	b.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 8008214:	4b94      	ldr	r3, [pc, #592]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008216:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800821a:	041b      	lsls	r3, r3, #16
 800821c:	0e1b      	lsrs	r3, r3, #24
 800821e:	f003 030f 	and.w	r3, r3, #15
 8008222:	4a92      	ldr	r2, [pc, #584]	@ (800846c <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8008224:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008228:	637b      	str	r3, [r7, #52]	@ 0x34
 800822a:	e2d3      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 800822c:	2300      	movs	r3, #0
 800822e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008230:	e2d0      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8008232:	4b8d      	ldr	r3, [pc, #564]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008234:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008238:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800823c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008240:	d112      	bne.n	8008268 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 8008242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008244:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008248:	d10e      	bne.n	8008268 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800824a:	4b87      	ldr	r3, [pc, #540]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800824c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008254:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008258:	d102      	bne.n	8008260 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 800825a:	23fa      	movs	r3, #250	@ 0xfa
 800825c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800825e:	e2b9      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8008260:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008264:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008266:	e2b5      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8008268:	4b7f      	ldr	r3, [pc, #508]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008270:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008274:	d106      	bne.n	8008284 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 8008276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008278:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800827c:	d102      	bne.n	8008284 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 800827e:	4b7c      	ldr	r3, [pc, #496]	@ (8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8008280:	637b      	str	r3, [r7, #52]	@ 0x34
 8008282:	e2a7      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8008284:	4b78      	ldr	r3, [pc, #480]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008286:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800828a:	f003 0302 	and.w	r3, r3, #2
 800828e:	2b02      	cmp	r3, #2
 8008290:	d107      	bne.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 8008292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008294:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008298:	d103      	bne.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 800829a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800829e:	637b      	str	r3, [r7, #52]	@ 0x34
 80082a0:	e298      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 80082a2:	2300      	movs	r3, #0
 80082a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80082a6:	e295      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 80082a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082ac:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80082b0:	430b      	orrs	r3, r1
 80082b2:	d147      	bne.n	8008344 <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80082b4:	4b6c      	ldr	r3, [pc, #432]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80082b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80082ba:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80082be:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80082c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d103      	bne.n	80082ce <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80082c6:	f7fd fe21 	bl	8005f0c <HAL_RCC_GetPCLK1Freq>
 80082ca:	6378      	str	r0, [r7, #52]	@ 0x34
 80082cc:	e282      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80082ce:	4b66      	ldr	r3, [pc, #408]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80082d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80082d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082dc:	d112      	bne.n	8008304 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 80082de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082e4:	d10e      	bne.n	8008304 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80082e6:	4b60      	ldr	r3, [pc, #384]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80082e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80082ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082f4:	d102      	bne.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 80082f6:	23fa      	movs	r3, #250	@ 0xfa
 80082f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80082fa:	e26b      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 80082fc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008300:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008302:	e267      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8008304:	4b58      	ldr	r3, [pc, #352]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800830c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008310:	d106      	bne.n	8008320 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 8008312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008314:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008318:	d102      	bne.n	8008320 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 800831a:	4b55      	ldr	r3, [pc, #340]	@ (8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800831c:	637b      	str	r3, [r7, #52]	@ 0x34
 800831e:	e259      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8008320:	4b51      	ldr	r3, [pc, #324]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008322:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008326:	f003 0302 	and.w	r3, r3, #2
 800832a:	2b02      	cmp	r3, #2
 800832c:	d107      	bne.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 800832e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008330:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008334:	d103      	bne.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 8008336:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800833a:	637b      	str	r3, [r7, #52]	@ 0x34
 800833c:	e24a      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800833e:	2300      	movs	r3, #0
 8008340:	637b      	str	r3, [r7, #52]	@ 0x34
 8008342:	e247      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8008344:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008348:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 800834c:	430b      	orrs	r3, r1
 800834e:	d12d      	bne.n	80083ac <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8008350:	4b45      	ldr	r3, [pc, #276]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008352:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008356:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800835a:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800835c:	4b42      	ldr	r3, [pc, #264]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008364:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008368:	d105      	bne.n	8008376 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 800836a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836c:	2b00      	cmp	r3, #0
 800836e:	d102      	bne.n	8008376 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 8008370:	4b3f      	ldr	r3, [pc, #252]	@ (8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8008372:	637b      	str	r3, [r7, #52]	@ 0x34
 8008374:	e22e      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8008376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008378:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800837c:	d107      	bne.n	800838e <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800837e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008382:	4618      	mov	r0, r3
 8008384:	f7fe fc44 	bl	8006c10 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8008388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800838a:	637b      	str	r3, [r7, #52]	@ 0x34
 800838c:	e222      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800838e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008390:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008394:	d107      	bne.n	80083a6 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008396:	f107 0318 	add.w	r3, r7, #24
 800839a:	4618      	mov	r0, r3
 800839c:	f7fe fd92 	bl	8006ec4 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 80083a0:	69bb      	ldr	r3, [r7, #24]
 80083a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80083a4:	e216      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 80083a6:	2300      	movs	r3, #0
 80083a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80083aa:	e213      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80083ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083b0:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 80083b4:	430b      	orrs	r3, r1
 80083b6:	d15d      	bne.n	8008474 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80083b8:	4b2b      	ldr	r3, [pc, #172]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80083ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80083be:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80083c2:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80083c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80083ca:	d028      	beq.n	800841e <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 80083cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80083d2:	d845      	bhi.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80083d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083da:	d013      	beq.n	8008404 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 80083dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083e2:	d83d      	bhi.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80083e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d004      	beq.n	80083f4 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 80083ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083f0:	d004      	beq.n	80083fc <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 80083f2:	e035      	b.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 80083f4:	f7fd fd9e 	bl	8005f34 <HAL_RCC_GetPCLK2Freq>
 80083f8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80083fa:	e1eb      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80083fc:	f7fd fc6a 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8008400:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008402:	e1e7      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008404:	4b18      	ldr	r3, [pc, #96]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800840c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008410:	d102      	bne.n	8008418 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 8008412:	4b17      	ldr	r3, [pc, #92]	@ (8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8008414:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008416:	e1dd      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008418:	2300      	movs	r3, #0
 800841a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800841c:	e1da      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800841e:	4b12      	ldr	r3, [pc, #72]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 0320 	and.w	r3, r3, #32
 8008426:	2b20      	cmp	r3, #32
 8008428:	d117      	bne.n	800845a <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800842a:	4b0f      	ldr	r3, [pc, #60]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008432:	2b00      	cmp	r3, #0
 8008434:	d005      	beq.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 8008436:	4b0c      	ldr	r3, [pc, #48]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	0e1b      	lsrs	r3, r3, #24
 800843c:	f003 030f 	and.w	r3, r3, #15
 8008440:	e006      	b.n	8008450 <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 8008442:	4b09      	ldr	r3, [pc, #36]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008444:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008448:	041b      	lsls	r3, r3, #16
 800844a:	0e1b      	lsrs	r3, r3, #24
 800844c:	f003 030f 	and.w	r3, r3, #15
 8008450:	4a06      	ldr	r2, [pc, #24]	@ (800846c <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8008452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008456:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008458:	e1bc      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800845a:	2300      	movs	r3, #0
 800845c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800845e:	e1b9      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8008460:	2300      	movs	r3, #0
 8008462:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008464:	e1b6      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8008466:	bf00      	nop
 8008468:	46020c00 	.word	0x46020c00
 800846c:	0800d14c 	.word	0x0800d14c
 8008470:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8008474:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008478:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800847c:	430b      	orrs	r3, r1
 800847e:	d156      	bne.n	800852e <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008480:	4ba5      	ldr	r3, [pc, #660]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008482:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008486:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800848a:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800848c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008492:	d028      	beq.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 8008494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008496:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800849a:	d845      	bhi.n	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 800849c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084a2:	d013      	beq.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 80084a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084aa:	d83d      	bhi.n	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 80084ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d004      	beq.n	80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 80084b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084b8:	d004      	beq.n	80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 80084ba:	e035      	b.n	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 80084bc:	f7fd fd26 	bl	8005f0c <HAL_RCC_GetPCLK1Freq>
 80084c0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80084c2:	e187      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80084c4:	f7fd fc06 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 80084c8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80084ca:	e183      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80084cc:	4b92      	ldr	r3, [pc, #584]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084d8:	d102      	bne.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 80084da:	4b90      	ldr	r3, [pc, #576]	@ (800871c <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 80084dc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80084de:	e179      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80084e0:	2300      	movs	r3, #0
 80084e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084e4:	e176      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80084e6:	4b8c      	ldr	r3, [pc, #560]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f003 0320 	and.w	r3, r3, #32
 80084ee:	2b20      	cmp	r3, #32
 80084f0:	d117      	bne.n	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80084f2:	4b89      	ldr	r3, [pc, #548]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d005      	beq.n	800850a <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 80084fe:	4b86      	ldr	r3, [pc, #536]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	0e1b      	lsrs	r3, r3, #24
 8008504:	f003 030f 	and.w	r3, r3, #15
 8008508:	e006      	b.n	8008518 <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 800850a:	4b83      	ldr	r3, [pc, #524]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800850c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008510:	041b      	lsls	r3, r3, #16
 8008512:	0e1b      	lsrs	r3, r3, #24
 8008514:	f003 030f 	and.w	r3, r3, #15
 8008518:	4a81      	ldr	r2, [pc, #516]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800851a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800851e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008520:	e158      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008522:	2300      	movs	r3, #0
 8008524:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008526:	e155      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8008528:	2300      	movs	r3, #0
 800852a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800852c:	e152      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800852e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008532:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8008536:	430b      	orrs	r3, r1
 8008538:	d177      	bne.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800853a:	4b77      	ldr	r3, [pc, #476]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800853c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008540:	f003 0318 	and.w	r3, r3, #24
 8008544:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008548:	2b18      	cmp	r3, #24
 800854a:	d86b      	bhi.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 800854c:	a201      	add	r2, pc, #4	@ (adr r2, 8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 800854e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008552:	bf00      	nop
 8008554:	080085b9 	.word	0x080085b9
 8008558:	08008625 	.word	0x08008625
 800855c:	08008625 	.word	0x08008625
 8008560:	08008625 	.word	0x08008625
 8008564:	08008625 	.word	0x08008625
 8008568:	08008625 	.word	0x08008625
 800856c:	08008625 	.word	0x08008625
 8008570:	08008625 	.word	0x08008625
 8008574:	080085c1 	.word	0x080085c1
 8008578:	08008625 	.word	0x08008625
 800857c:	08008625 	.word	0x08008625
 8008580:	08008625 	.word	0x08008625
 8008584:	08008625 	.word	0x08008625
 8008588:	08008625 	.word	0x08008625
 800858c:	08008625 	.word	0x08008625
 8008590:	08008625 	.word	0x08008625
 8008594:	080085c9 	.word	0x080085c9
 8008598:	08008625 	.word	0x08008625
 800859c:	08008625 	.word	0x08008625
 80085a0:	08008625 	.word	0x08008625
 80085a4:	08008625 	.word	0x08008625
 80085a8:	08008625 	.word	0x08008625
 80085ac:	08008625 	.word	0x08008625
 80085b0:	08008625 	.word	0x08008625
 80085b4:	080085e3 	.word	0x080085e3
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80085b8:	f7fd fcd0 	bl	8005f5c <HAL_RCC_GetPCLK3Freq>
 80085bc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80085be:	e109      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80085c0:	f7fd fb88 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 80085c4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80085c6:	e105      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80085c8:	4b53      	ldr	r3, [pc, #332]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085d4:	d102      	bne.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 80085d6:	4b51      	ldr	r3, [pc, #324]	@ (800871c <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 80085d8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80085da:	e0fb      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80085dc:	2300      	movs	r3, #0
 80085de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085e0:	e0f8      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80085e2:	4b4d      	ldr	r3, [pc, #308]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 0320 	and.w	r3, r3, #32
 80085ea:	2b20      	cmp	r3, #32
 80085ec:	d117      	bne.n	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80085ee:	4b4a      	ldr	r3, [pc, #296]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d005      	beq.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 80085fa:	4b47      	ldr	r3, [pc, #284]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	0e1b      	lsrs	r3, r3, #24
 8008600:	f003 030f 	and.w	r3, r3, #15
 8008604:	e006      	b.n	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8008606:	4b44      	ldr	r3, [pc, #272]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008608:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800860c:	041b      	lsls	r3, r3, #16
 800860e:	0e1b      	lsrs	r3, r3, #24
 8008610:	f003 030f 	and.w	r3, r3, #15
 8008614:	4a42      	ldr	r2, [pc, #264]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8008616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800861a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800861c:	e0da      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800861e:	2300      	movs	r3, #0
 8008620:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008622:	e0d7      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8008624:	2300      	movs	r3, #0
 8008626:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008628:	e0d4      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800862a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800862e:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8008632:	430b      	orrs	r3, r1
 8008634:	d155      	bne.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008636:	4b38      	ldr	r3, [pc, #224]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008638:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800863c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008640:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008644:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008648:	d013      	beq.n	8008672 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 800864a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800864c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008650:	d844      	bhi.n	80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8008652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008654:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008658:	d013      	beq.n	8008682 <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 800865a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008660:	d83c      	bhi.n	80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8008662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008664:	2b00      	cmp	r3, #0
 8008666:	d014      	beq.n	8008692 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8008668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800866e:	d014      	beq.n	800869a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8008670:	e034      	b.n	80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008672:	f107 0318 	add.w	r3, r7, #24
 8008676:	4618      	mov	r0, r3
 8008678:	f7fe fc24 	bl	8006ec4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008680:	e0a8      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008682:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008686:	4618      	mov	r0, r3
 8008688:	f7fe fac2 	bl	8006c10 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800868c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800868e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008690:	e0a0      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008692:	f7fd fb1f 	bl	8005cd4 <HAL_RCC_GetSysClockFreq>
 8008696:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008698:	e09c      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800869a:	4b1f      	ldr	r3, [pc, #124]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f003 0320 	and.w	r3, r3, #32
 80086a2:	2b20      	cmp	r3, #32
 80086a4:	d117      	bne.n	80086d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80086a6:	4b1c      	ldr	r3, [pc, #112]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80086a8:	689b      	ldr	r3, [r3, #8]
 80086aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d005      	beq.n	80086be <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 80086b2:	4b19      	ldr	r3, [pc, #100]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	0e1b      	lsrs	r3, r3, #24
 80086b8:	f003 030f 	and.w	r3, r3, #15
 80086bc:	e006      	b.n	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 80086be:	4b16      	ldr	r3, [pc, #88]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80086c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80086c4:	041b      	lsls	r3, r3, #16
 80086c6:	0e1b      	lsrs	r3, r3, #24
 80086c8:	f003 030f 	and.w	r3, r3, #15
 80086cc:	4a14      	ldr	r2, [pc, #80]	@ (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 80086ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086d2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80086d4:	e07e      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80086d6:	2300      	movs	r3, #0
 80086d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086da:	e07b      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 80086dc:	2300      	movs	r3, #0
 80086de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086e0:	e078      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 80086e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086e6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80086ea:	430b      	orrs	r3, r1
 80086ec:	d138      	bne.n	8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 80086ee:	4b0a      	ldr	r3, [pc, #40]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80086f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80086f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80086f8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 80086fa:	4b07      	ldr	r3, [pc, #28]	@ (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80086fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008700:	f003 0302 	and.w	r3, r3, #2
 8008704:	2b02      	cmp	r3, #2
 8008706:	d10d      	bne.n	8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8008708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870a:	2b00      	cmp	r3, #0
 800870c:	d10a      	bne.n	8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 800870e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008712:	637b      	str	r3, [r7, #52]	@ 0x34
 8008714:	e05e      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8008716:	bf00      	nop
 8008718:	46020c00 	.word	0x46020c00
 800871c:	00f42400 	.word	0x00f42400
 8008720:	0800d14c 	.word	0x0800d14c
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8008724:	4b2e      	ldr	r3, [pc, #184]	@ (80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008726:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800872a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800872e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008732:	d112      	bne.n	800875a <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 8008734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008736:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800873a:	d10e      	bne.n	800875a <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800873c:	4b28      	ldr	r3, [pc, #160]	@ (80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800873e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008746:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800874a:	d102      	bne.n	8008752 <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 800874c:	23fa      	movs	r3, #250	@ 0xfa
 800874e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008750:	e040      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8008752:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008756:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008758:	e03c      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800875a:	2300      	movs	r3, #0
 800875c:	637b      	str	r3, [r7, #52]	@ 0x34
 800875e:	e039      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8008760:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008764:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008768:	430b      	orrs	r3, r1
 800876a:	d131      	bne.n	80087d0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800876c:	4b1c      	ldr	r3, [pc, #112]	@ (80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800876e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008772:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008776:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8008778:	4b19      	ldr	r3, [pc, #100]	@ (80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008780:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008784:	d105      	bne.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 8008786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008788:	2b00      	cmp	r3, #0
 800878a:	d102      	bne.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 800878c:	4b15      	ldr	r3, [pc, #84]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 800878e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008790:	e020      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8008792:	4b13      	ldr	r3, [pc, #76]	@ (80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800879a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800879e:	d106      	bne.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 80087a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087a6:	d102      	bne.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 80087a8:	4b0f      	ldr	r3, [pc, #60]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 80087aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ac:	e012      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80087ae:	4b0c      	ldr	r3, [pc, #48]	@ (80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087ba:	d106      	bne.n	80087ca <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 80087bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087c2:	d102      	bne.n	80087ca <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 80087c4:	4b09      	ldr	r3, [pc, #36]	@ (80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 80087c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80087c8:	e004      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 80087ca:	2300      	movs	r3, #0
 80087cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ce:	e001      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80087d0:	2300      	movs	r3, #0
 80087d2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80087d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3738      	adds	r7, #56	@ 0x38
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	46020c00 	.word	0x46020c00
 80087e4:	02dc6c00 	.word	0x02dc6c00
 80087e8:	016e3600 	.word	0x016e3600
 80087ec:	00f42400 	.word	0x00f42400

080087f0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b084      	sub	sp, #16
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80087f8:	4b47      	ldr	r3, [pc, #284]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a46      	ldr	r2, [pc, #280]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 80087fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008802:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008804:	f7fa f8be 	bl	8002984 <HAL_GetTick>
 8008808:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800880a:	e008      	b.n	800881e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800880c:	f7fa f8ba 	bl	8002984 <HAL_GetTick>
 8008810:	4602      	mov	r2, r0
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	1ad3      	subs	r3, r2, r3
 8008816:	2b02      	cmp	r3, #2
 8008818:	d901      	bls.n	800881e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800881a:	2303      	movs	r3, #3
 800881c:	e077      	b.n	800890e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800881e:	4b3e      	ldr	r3, [pc, #248]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008826:	2b00      	cmp	r3, #0
 8008828:	d1f0      	bne.n	800880c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800882a:	4b3b      	ldr	r3, [pc, #236]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 800882c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800882e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008832:	f023 0303 	bic.w	r3, r3, #3
 8008836:	687a      	ldr	r2, [r7, #4]
 8008838:	6811      	ldr	r1, [r2, #0]
 800883a:	687a      	ldr	r2, [r7, #4]
 800883c:	6852      	ldr	r2, [r2, #4]
 800883e:	3a01      	subs	r2, #1
 8008840:	0212      	lsls	r2, r2, #8
 8008842:	430a      	orrs	r2, r1
 8008844:	4934      	ldr	r1, [pc, #208]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 8008846:	4313      	orrs	r3, r2
 8008848:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800884a:	4b33      	ldr	r3, [pc, #204]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 800884c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800884e:	4b33      	ldr	r3, [pc, #204]	@ (800891c <RCCEx_PLL2_Config+0x12c>)
 8008850:	4013      	ands	r3, r2
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	6892      	ldr	r2, [r2, #8]
 8008856:	3a01      	subs	r2, #1
 8008858:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	68d2      	ldr	r2, [r2, #12]
 8008860:	3a01      	subs	r2, #1
 8008862:	0252      	lsls	r2, r2, #9
 8008864:	b292      	uxth	r2, r2
 8008866:	4311      	orrs	r1, r2
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	6912      	ldr	r2, [r2, #16]
 800886c:	3a01      	subs	r2, #1
 800886e:	0412      	lsls	r2, r2, #16
 8008870:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008874:	4311      	orrs	r1, r2
 8008876:	687a      	ldr	r2, [r7, #4]
 8008878:	6952      	ldr	r2, [r2, #20]
 800887a:	3a01      	subs	r2, #1
 800887c:	0612      	lsls	r2, r2, #24
 800887e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008882:	430a      	orrs	r2, r1
 8008884:	4924      	ldr	r1, [pc, #144]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 8008886:	4313      	orrs	r3, r2
 8008888:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800888a:	4b23      	ldr	r3, [pc, #140]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 800888c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800888e:	f023 020c 	bic.w	r2, r3, #12
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	699b      	ldr	r3, [r3, #24]
 8008896:	4920      	ldr	r1, [pc, #128]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 8008898:	4313      	orrs	r3, r2
 800889a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800889c:	4b1e      	ldr	r3, [pc, #120]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 800889e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6a1b      	ldr	r3, [r3, #32]
 80088a4:	491c      	ldr	r1, [pc, #112]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 80088a6:	4313      	orrs	r3, r2
 80088a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80088aa:	4b1b      	ldr	r3, [pc, #108]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 80088ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ae:	4a1a      	ldr	r2, [pc, #104]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 80088b0:	f023 0310 	bic.w	r3, r3, #16
 80088b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80088b6:	4b18      	ldr	r3, [pc, #96]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 80088b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80088be:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80088c2:	687a      	ldr	r2, [r7, #4]
 80088c4:	69d2      	ldr	r2, [r2, #28]
 80088c6:	00d2      	lsls	r2, r2, #3
 80088c8:	4913      	ldr	r1, [pc, #76]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 80088ca:	4313      	orrs	r3, r2
 80088cc:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80088ce:	4b12      	ldr	r3, [pc, #72]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 80088d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d2:	4a11      	ldr	r2, [pc, #68]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 80088d4:	f043 0310 	orr.w	r3, r3, #16
 80088d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80088da:	4b0f      	ldr	r3, [pc, #60]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4a0e      	ldr	r2, [pc, #56]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 80088e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80088e4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80088e6:	f7fa f84d 	bl	8002984 <HAL_GetTick>
 80088ea:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80088ec:	e008      	b.n	8008900 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80088ee:	f7fa f849 	bl	8002984 <HAL_GetTick>
 80088f2:	4602      	mov	r2, r0
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	1ad3      	subs	r3, r2, r3
 80088f8:	2b02      	cmp	r3, #2
 80088fa:	d901      	bls.n	8008900 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80088fc:	2303      	movs	r3, #3
 80088fe:	e006      	b.n	800890e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008900:	4b05      	ldr	r3, [pc, #20]	@ (8008918 <RCCEx_PLL2_Config+0x128>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008908:	2b00      	cmp	r3, #0
 800890a:	d0f0      	beq.n	80088ee <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800890c:	2300      	movs	r3, #0

}
 800890e:	4618      	mov	r0, r3
 8008910:	3710      	adds	r7, #16
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}
 8008916:	bf00      	nop
 8008918:	46020c00 	.word	0x46020c00
 800891c:	80800000 	.word	0x80800000

08008920 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008928:	4b47      	ldr	r3, [pc, #284]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a46      	ldr	r2, [pc, #280]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 800892e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008932:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008934:	f7fa f826 	bl	8002984 <HAL_GetTick>
 8008938:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800893a:	e008      	b.n	800894e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800893c:	f7fa f822 	bl	8002984 <HAL_GetTick>
 8008940:	4602      	mov	r2, r0
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	1ad3      	subs	r3, r2, r3
 8008946:	2b02      	cmp	r3, #2
 8008948:	d901      	bls.n	800894e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800894a:	2303      	movs	r3, #3
 800894c:	e077      	b.n	8008a3e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800894e:	4b3e      	ldr	r3, [pc, #248]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008956:	2b00      	cmp	r3, #0
 8008958:	d1f0      	bne.n	800893c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800895a:	4b3b      	ldr	r3, [pc, #236]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 800895c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800895e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008962:	f023 0303 	bic.w	r3, r3, #3
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	6811      	ldr	r1, [r2, #0]
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	6852      	ldr	r2, [r2, #4]
 800896e:	3a01      	subs	r2, #1
 8008970:	0212      	lsls	r2, r2, #8
 8008972:	430a      	orrs	r2, r1
 8008974:	4934      	ldr	r1, [pc, #208]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 8008976:	4313      	orrs	r3, r2
 8008978:	630b      	str	r3, [r1, #48]	@ 0x30
 800897a:	4b33      	ldr	r3, [pc, #204]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 800897c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800897e:	4b33      	ldr	r3, [pc, #204]	@ (8008a4c <RCCEx_PLL3_Config+0x12c>)
 8008980:	4013      	ands	r3, r2
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	6892      	ldr	r2, [r2, #8]
 8008986:	3a01      	subs	r2, #1
 8008988:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800898c:	687a      	ldr	r2, [r7, #4]
 800898e:	68d2      	ldr	r2, [r2, #12]
 8008990:	3a01      	subs	r2, #1
 8008992:	0252      	lsls	r2, r2, #9
 8008994:	b292      	uxth	r2, r2
 8008996:	4311      	orrs	r1, r2
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	6912      	ldr	r2, [r2, #16]
 800899c:	3a01      	subs	r2, #1
 800899e:	0412      	lsls	r2, r2, #16
 80089a0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80089a4:	4311      	orrs	r1, r2
 80089a6:	687a      	ldr	r2, [r7, #4]
 80089a8:	6952      	ldr	r2, [r2, #20]
 80089aa:	3a01      	subs	r2, #1
 80089ac:	0612      	lsls	r2, r2, #24
 80089ae:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80089b2:	430a      	orrs	r2, r1
 80089b4:	4924      	ldr	r1, [pc, #144]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 80089b6:	4313      	orrs	r3, r2
 80089b8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80089ba:	4b23      	ldr	r3, [pc, #140]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 80089bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089be:	f023 020c 	bic.w	r2, r3, #12
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	699b      	ldr	r3, [r3, #24]
 80089c6:	4920      	ldr	r1, [pc, #128]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 80089c8:	4313      	orrs	r3, r2
 80089ca:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80089cc:	4b1e      	ldr	r3, [pc, #120]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 80089ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6a1b      	ldr	r3, [r3, #32]
 80089d4:	491c      	ldr	r1, [pc, #112]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 80089d6:	4313      	orrs	r3, r2
 80089d8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80089da:	4b1b      	ldr	r3, [pc, #108]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 80089dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089de:	4a1a      	ldr	r2, [pc, #104]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 80089e0:	f023 0310 	bic.w	r3, r3, #16
 80089e4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80089e6:	4b18      	ldr	r3, [pc, #96]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 80089e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80089ee:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80089f2:	687a      	ldr	r2, [r7, #4]
 80089f4:	69d2      	ldr	r2, [r2, #28]
 80089f6:	00d2      	lsls	r2, r2, #3
 80089f8:	4913      	ldr	r1, [pc, #76]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 80089fa:	4313      	orrs	r3, r2
 80089fc:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80089fe:	4b12      	ldr	r3, [pc, #72]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 8008a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a02:	4a11      	ldr	r2, [pc, #68]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 8008a04:	f043 0310 	orr.w	r3, r3, #16
 8008a08:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8008a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4a0e      	ldr	r2, [pc, #56]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 8008a10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a14:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008a16:	f7f9 ffb5 	bl	8002984 <HAL_GetTick>
 8008a1a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008a1c:	e008      	b.n	8008a30 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008a1e:	f7f9 ffb1 	bl	8002984 <HAL_GetTick>
 8008a22:	4602      	mov	r2, r0
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	1ad3      	subs	r3, r2, r3
 8008a28:	2b02      	cmp	r3, #2
 8008a2a:	d901      	bls.n	8008a30 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008a2c:	2303      	movs	r3, #3
 8008a2e:	e006      	b.n	8008a3e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008a30:	4b05      	ldr	r3, [pc, #20]	@ (8008a48 <RCCEx_PLL3_Config+0x128>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d0f0      	beq.n	8008a1e <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8008a3c:	2300      	movs	r3, #0
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3710      	adds	r7, #16
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	46020c00 	.word	0x46020c00
 8008a4c:	80800000 	.word	0x80800000

08008a50 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b084      	sub	sp, #16
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d101      	bne.n	8008a62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008a5e:	2301      	movs	r3, #1
 8008a60:	e0fb      	b.n	8008c5a <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a7f      	ldr	r2, [pc, #508]	@ (8008c64 <HAL_SPI_Init+0x214>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d004      	beq.n	8008a76 <HAL_SPI_Init+0x26>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a7d      	ldr	r2, [pc, #500]	@ (8008c68 <HAL_SPI_Init+0x218>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	e000      	b.n	8008a78 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8008a76:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4a78      	ldr	r2, [pc, #480]	@ (8008c64 <HAL_SPI_Init+0x214>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d004      	beq.n	8008a92 <HAL_SPI_Init+0x42>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a76      	ldr	r2, [pc, #472]	@ (8008c68 <HAL_SPI_Init+0x218>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d105      	bne.n	8008a9e <HAL_SPI_Init+0x4e>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	68db      	ldr	r3, [r3, #12]
 8008a96:	2b0f      	cmp	r3, #15
 8008a98:	d901      	bls.n	8008a9e <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e0dd      	b.n	8008c5a <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f000 f8ec 	bl	8008c7c <SPI_GetPacketSize>
 8008aa4:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a6e      	ldr	r2, [pc, #440]	@ (8008c64 <HAL_SPI_Init+0x214>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d004      	beq.n	8008aba <HAL_SPI_Init+0x6a>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a6c      	ldr	r2, [pc, #432]	@ (8008c68 <HAL_SPI_Init+0x218>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d102      	bne.n	8008ac0 <HAL_SPI_Init+0x70>
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2b08      	cmp	r3, #8
 8008abe:	d816      	bhi.n	8008aee <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008ac4:	4a69      	ldr	r2, [pc, #420]	@ (8008c6c <HAL_SPI_Init+0x21c>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d00e      	beq.n	8008ae8 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a68      	ldr	r2, [pc, #416]	@ (8008c70 <HAL_SPI_Init+0x220>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d009      	beq.n	8008ae8 <HAL_SPI_Init+0x98>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a66      	ldr	r2, [pc, #408]	@ (8008c74 <HAL_SPI_Init+0x224>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d004      	beq.n	8008ae8 <HAL_SPI_Init+0x98>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a65      	ldr	r2, [pc, #404]	@ (8008c78 <HAL_SPI_Init+0x228>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d104      	bne.n	8008af2 <HAL_SPI_Init+0xa2>
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2b10      	cmp	r3, #16
 8008aec:	d901      	bls.n	8008af2 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8008aee:	2301      	movs	r3, #1
 8008af0:	e0b3      	b.n	8008c5a <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008af8:	b2db      	uxtb	r3, r3
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d106      	bne.n	8008b0c <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2200      	movs	r2, #0
 8008b02:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f7f9 fb28 	bl	800215c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2202      	movs	r2, #2
 8008b10:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f022 0201 	bic.w	r2, r2, #1
 8008b22:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	689b      	ldr	r3, [r3, #8]
 8008b2a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008b2e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	699b      	ldr	r3, [r3, #24]
 8008b34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008b38:	d119      	bne.n	8008b6e <HAL_SPI_Init+0x11e>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b42:	d103      	bne.n	8008b4c <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d008      	beq.n	8008b5e <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d10c      	bne.n	8008b6e <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008b58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b5c:	d107      	bne.n	8008b6e <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008b6c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d00f      	beq.n	8008b9a <HAL_SPI_Init+0x14a>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	68db      	ldr	r3, [r3, #12]
 8008b7e:	2b06      	cmp	r3, #6
 8008b80:	d90b      	bls.n	8008b9a <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	430a      	orrs	r2, r1
 8008b96:	601a      	str	r2, [r3, #0]
 8008b98:	e007      	b.n	8008baa <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	681a      	ldr	r2, [r3, #0]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ba8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	69da      	ldr	r2, [r3, #28]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bb2:	431a      	orrs	r2, r3
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	431a      	orrs	r2, r3
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bbc:	ea42 0103 	orr.w	r1, r2, r3
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	68da      	ldr	r2, [r3, #12]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	430a      	orrs	r2, r1
 8008bca:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bd4:	431a      	orrs	r2, r3
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bda:	431a      	orrs	r2, r3
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	699b      	ldr	r3, [r3, #24]
 8008be0:	431a      	orrs	r2, r3
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	691b      	ldr	r3, [r3, #16]
 8008be6:	431a      	orrs	r2, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	695b      	ldr	r3, [r3, #20]
 8008bec:	431a      	orrs	r2, r3
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6a1b      	ldr	r3, [r3, #32]
 8008bf2:	431a      	orrs	r2, r3
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	431a      	orrs	r2, r3
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bfe:	431a      	orrs	r2, r3
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	431a      	orrs	r2, r3
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c0a:	431a      	orrs	r2, r3
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c10:	431a      	orrs	r2, r3
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c16:	ea42 0103 	orr.w	r1, r2, r3
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	430a      	orrs	r2, r1
 8008c24:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d00a      	beq.n	8008c48 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	430a      	orrs	r2, r1
 8008c46:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2201      	movs	r2, #1
 8008c54:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8008c58:	2300      	movs	r3, #0
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3710      	adds	r7, #16
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
 8008c62:	bf00      	nop
 8008c64:	46002000 	.word	0x46002000
 8008c68:	56002000 	.word	0x56002000
 8008c6c:	40013000 	.word	0x40013000
 8008c70:	50013000 	.word	0x50013000
 8008c74:	40003800 	.word	0x40003800
 8008c78:	50003800 	.word	0x50003800

08008c7c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b085      	sub	sp, #20
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c88:	095b      	lsrs	r3, r3, #5
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	68db      	ldr	r3, [r3, #12]
 8008c92:	3301      	adds	r3, #1
 8008c94:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	3307      	adds	r3, #7
 8008c9a:	08db      	lsrs	r3, r3, #3
 8008c9c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	68fa      	ldr	r2, [r7, #12]
 8008ca2:	fb02 f303 	mul.w	r3, r2, r3
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3714      	adds	r7, #20
 8008caa:	46bd      	mov	sp, r7
 8008cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb0:	4770      	bx	lr

08008cb2 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8008cb2:	b480      	push	{r7}
 8008cb4:	b083      	sub	sp, #12
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	6078      	str	r0, [r7, #4]
 8008cba:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	d12e      	bne.n	8008d26 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	d101      	bne.n	8008cd6 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8008cd2:	2302      	movs	r3, #2
 8008cd4:	e028      	b.n	8008d28 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2201      	movs	r2, #1
 8008cda:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2202      	movs	r2, #2
 8008ce2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f022 0201 	bic.w	r2, r2, #1
 8008cf4:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8008d02:	ea42 0103 	orr.w	r1, r2, r3
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	689a      	ldr	r2, [r3, #8]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	430a      	orrs	r2, r1
 8008d10:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2201      	movs	r2, #1
 8008d16:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008d22:	2300      	movs	r3, #0
 8008d24:	e000      	b.n	8008d28 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8008d26:	2301      	movs	r3, #1
  }
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	370c      	adds	r7, #12
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr

08008d34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b082      	sub	sp, #8
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d101      	bne.n	8008d46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008d42:	2301      	movs	r3, #1
 8008d44:	e049      	b.n	8008dda <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d106      	bne.n	8008d60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2200      	movs	r2, #0
 8008d56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f7f9 fa8e 	bl	800227c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2202      	movs	r2, #2
 8008d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	3304      	adds	r3, #4
 8008d70:	4619      	mov	r1, r3
 8008d72:	4610      	mov	r0, r2
 8008d74:	f000 f910 	bl	8008f98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2201      	movs	r2, #1
 8008d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2201      	movs	r2, #1
 8008d94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2201      	movs	r2, #1
 8008dcc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008dd8:	2300      	movs	r3, #0
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3708      	adds	r7, #8
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}
	...

08008de4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b085      	sub	sp, #20
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d001      	beq.n	8008dfc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008df8:	2301      	movs	r3, #1
 8008dfa:	e06a      	b.n	8008ed2 <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2202      	movs	r2, #2
 8008e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a35      	ldr	r2, [pc, #212]	@ (8008ee0 <HAL_TIM_Base_Start+0xfc>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d040      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a34      	ldr	r2, [pc, #208]	@ (8008ee4 <HAL_TIM_Base_Start+0x100>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d03b      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e20:	d036      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e2a:	d031      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a2d      	ldr	r2, [pc, #180]	@ (8008ee8 <HAL_TIM_Base_Start+0x104>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d02c      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a2c      	ldr	r2, [pc, #176]	@ (8008eec <HAL_TIM_Base_Start+0x108>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d027      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a2a      	ldr	r2, [pc, #168]	@ (8008ef0 <HAL_TIM_Base_Start+0x10c>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d022      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a29      	ldr	r2, [pc, #164]	@ (8008ef4 <HAL_TIM_Base_Start+0x110>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d01d      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a27      	ldr	r2, [pc, #156]	@ (8008ef8 <HAL_TIM_Base_Start+0x114>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d018      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	4a26      	ldr	r2, [pc, #152]	@ (8008efc <HAL_TIM_Base_Start+0x118>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d013      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a24      	ldr	r2, [pc, #144]	@ (8008f00 <HAL_TIM_Base_Start+0x11c>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d00e      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a23      	ldr	r2, [pc, #140]	@ (8008f04 <HAL_TIM_Base_Start+0x120>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d009      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a21      	ldr	r2, [pc, #132]	@ (8008f08 <HAL_TIM_Base_Start+0x124>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d004      	beq.n	8008e90 <HAL_TIM_Base_Start+0xac>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a20      	ldr	r2, [pc, #128]	@ (8008f0c <HAL_TIM_Base_Start+0x128>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d115      	bne.n	8008ebc <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	689a      	ldr	r2, [r3, #8]
 8008e96:	4b1e      	ldr	r3, [pc, #120]	@ (8008f10 <HAL_TIM_Base_Start+0x12c>)
 8008e98:	4013      	ands	r3, r2
 8008e9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	2b06      	cmp	r3, #6
 8008ea0:	d015      	beq.n	8008ece <HAL_TIM_Base_Start+0xea>
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ea8:	d011      	beq.n	8008ece <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	681a      	ldr	r2, [r3, #0]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f042 0201 	orr.w	r2, r2, #1
 8008eb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008eba:	e008      	b.n	8008ece <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	681a      	ldr	r2, [r3, #0]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f042 0201 	orr.w	r2, r2, #1
 8008eca:	601a      	str	r2, [r3, #0]
 8008ecc:	e000      	b.n	8008ed0 <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ece:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008ed0:	2300      	movs	r3, #0
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3714      	adds	r7, #20
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr
 8008ede:	bf00      	nop
 8008ee0:	40012c00 	.word	0x40012c00
 8008ee4:	50012c00 	.word	0x50012c00
 8008ee8:	40000400 	.word	0x40000400
 8008eec:	50000400 	.word	0x50000400
 8008ef0:	40000800 	.word	0x40000800
 8008ef4:	50000800 	.word	0x50000800
 8008ef8:	40000c00 	.word	0x40000c00
 8008efc:	50000c00 	.word	0x50000c00
 8008f00:	40013400 	.word	0x40013400
 8008f04:	50013400 	.word	0x50013400
 8008f08:	40014000 	.word	0x40014000
 8008f0c:	50014000 	.word	0x50014000
 8008f10:	00010007 	.word	0x00010007

08008f14 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b082      	sub	sp, #8
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d101      	bne.n	8008f2c <HAL_TIM_SlaveConfigSynchro+0x18>
 8008f28:	2302      	movs	r3, #2
 8008f2a:	e031      	b.n	8008f90 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2201      	movs	r2, #1
 8008f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2202      	movs	r2, #2
 8008f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8008f3c:	6839      	ldr	r1, [r7, #0]
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 f92a 	bl	8009198 <TIM_SlaveTimer_SetConfig>
 8008f44:	4603      	mov	r3, r0
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d009      	beq.n	8008f5e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2200      	movs	r2, #0
 8008f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	e018      	b.n	8008f90 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	68da      	ldr	r2, [r3, #12]
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f6c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	68da      	ldr	r2, [r3, #12]
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008f7c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2201      	movs	r2, #1
 8008f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f8e:	2300      	movs	r3, #0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3708      	adds	r7, #8
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	4a6b      	ldr	r2, [pc, #428]	@ (8009158 <TIM_Base_SetConfig+0x1c0>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d02b      	beq.n	8009008 <TIM_Base_SetConfig+0x70>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	4a6a      	ldr	r2, [pc, #424]	@ (800915c <TIM_Base_SetConfig+0x1c4>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d027      	beq.n	8009008 <TIM_Base_SetConfig+0x70>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fbe:	d023      	beq.n	8009008 <TIM_Base_SetConfig+0x70>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008fc6:	d01f      	beq.n	8009008 <TIM_Base_SetConfig+0x70>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	4a65      	ldr	r2, [pc, #404]	@ (8009160 <TIM_Base_SetConfig+0x1c8>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d01b      	beq.n	8009008 <TIM_Base_SetConfig+0x70>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	4a64      	ldr	r2, [pc, #400]	@ (8009164 <TIM_Base_SetConfig+0x1cc>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d017      	beq.n	8009008 <TIM_Base_SetConfig+0x70>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	4a63      	ldr	r2, [pc, #396]	@ (8009168 <TIM_Base_SetConfig+0x1d0>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d013      	beq.n	8009008 <TIM_Base_SetConfig+0x70>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	4a62      	ldr	r2, [pc, #392]	@ (800916c <TIM_Base_SetConfig+0x1d4>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d00f      	beq.n	8009008 <TIM_Base_SetConfig+0x70>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	4a61      	ldr	r2, [pc, #388]	@ (8009170 <TIM_Base_SetConfig+0x1d8>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d00b      	beq.n	8009008 <TIM_Base_SetConfig+0x70>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	4a60      	ldr	r2, [pc, #384]	@ (8009174 <TIM_Base_SetConfig+0x1dc>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d007      	beq.n	8009008 <TIM_Base_SetConfig+0x70>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	4a5f      	ldr	r2, [pc, #380]	@ (8009178 <TIM_Base_SetConfig+0x1e0>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d003      	beq.n	8009008 <TIM_Base_SetConfig+0x70>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	4a5e      	ldr	r2, [pc, #376]	@ (800917c <TIM_Base_SetConfig+0x1e4>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d108      	bne.n	800901a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800900e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	68fa      	ldr	r2, [r7, #12]
 8009016:	4313      	orrs	r3, r2
 8009018:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	4a4e      	ldr	r2, [pc, #312]	@ (8009158 <TIM_Base_SetConfig+0x1c0>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d043      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	4a4d      	ldr	r2, [pc, #308]	@ (800915c <TIM_Base_SetConfig+0x1c4>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d03f      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009030:	d03b      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009038:	d037      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	4a48      	ldr	r2, [pc, #288]	@ (8009160 <TIM_Base_SetConfig+0x1c8>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d033      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	4a47      	ldr	r2, [pc, #284]	@ (8009164 <TIM_Base_SetConfig+0x1cc>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d02f      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	4a46      	ldr	r2, [pc, #280]	@ (8009168 <TIM_Base_SetConfig+0x1d0>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d02b      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	4a45      	ldr	r2, [pc, #276]	@ (800916c <TIM_Base_SetConfig+0x1d4>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d027      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	4a44      	ldr	r2, [pc, #272]	@ (8009170 <TIM_Base_SetConfig+0x1d8>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d023      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	4a43      	ldr	r2, [pc, #268]	@ (8009174 <TIM_Base_SetConfig+0x1dc>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d01f      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	4a42      	ldr	r2, [pc, #264]	@ (8009178 <TIM_Base_SetConfig+0x1e0>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d01b      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4a41      	ldr	r2, [pc, #260]	@ (800917c <TIM_Base_SetConfig+0x1e4>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d017      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	4a40      	ldr	r2, [pc, #256]	@ (8009180 <TIM_Base_SetConfig+0x1e8>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d013      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	4a3f      	ldr	r2, [pc, #252]	@ (8009184 <TIM_Base_SetConfig+0x1ec>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d00f      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	4a3e      	ldr	r2, [pc, #248]	@ (8009188 <TIM_Base_SetConfig+0x1f0>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d00b      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	4a3d      	ldr	r2, [pc, #244]	@ (800918c <TIM_Base_SetConfig+0x1f4>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d007      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	4a3c      	ldr	r2, [pc, #240]	@ (8009190 <TIM_Base_SetConfig+0x1f8>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d003      	beq.n	80090aa <TIM_Base_SetConfig+0x112>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	4a3b      	ldr	r2, [pc, #236]	@ (8009194 <TIM_Base_SetConfig+0x1fc>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d108      	bne.n	80090bc <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	68db      	ldr	r3, [r3, #12]
 80090b6:	68fa      	ldr	r2, [r7, #12]
 80090b8:	4313      	orrs	r3, r2
 80090ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	695b      	ldr	r3, [r3, #20]
 80090c6:	4313      	orrs	r3, r2
 80090c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	689a      	ldr	r2, [r3, #8]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	4a1e      	ldr	r2, [pc, #120]	@ (8009158 <TIM_Base_SetConfig+0x1c0>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d023      	beq.n	800912a <TIM_Base_SetConfig+0x192>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	4a1d      	ldr	r2, [pc, #116]	@ (800915c <TIM_Base_SetConfig+0x1c4>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d01f      	beq.n	800912a <TIM_Base_SetConfig+0x192>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	4a22      	ldr	r2, [pc, #136]	@ (8009178 <TIM_Base_SetConfig+0x1e0>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d01b      	beq.n	800912a <TIM_Base_SetConfig+0x192>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	4a21      	ldr	r2, [pc, #132]	@ (800917c <TIM_Base_SetConfig+0x1e4>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	d017      	beq.n	800912a <TIM_Base_SetConfig+0x192>
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	4a20      	ldr	r2, [pc, #128]	@ (8009180 <TIM_Base_SetConfig+0x1e8>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d013      	beq.n	800912a <TIM_Base_SetConfig+0x192>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	4a1f      	ldr	r2, [pc, #124]	@ (8009184 <TIM_Base_SetConfig+0x1ec>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d00f      	beq.n	800912a <TIM_Base_SetConfig+0x192>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	4a1e      	ldr	r2, [pc, #120]	@ (8009188 <TIM_Base_SetConfig+0x1f0>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d00b      	beq.n	800912a <TIM_Base_SetConfig+0x192>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	4a1d      	ldr	r2, [pc, #116]	@ (800918c <TIM_Base_SetConfig+0x1f4>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d007      	beq.n	800912a <TIM_Base_SetConfig+0x192>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4a1c      	ldr	r2, [pc, #112]	@ (8009190 <TIM_Base_SetConfig+0x1f8>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d003      	beq.n	800912a <TIM_Base_SetConfig+0x192>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	4a1b      	ldr	r2, [pc, #108]	@ (8009194 <TIM_Base_SetConfig+0x1fc>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d103      	bne.n	8009132 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	691a      	ldr	r2, [r3, #16]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f043 0204 	orr.w	r2, r3, #4
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2201      	movs	r2, #1
 8009142:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	68fa      	ldr	r2, [r7, #12]
 8009148:	601a      	str	r2, [r3, #0]
}
 800914a:	bf00      	nop
 800914c:	3714      	adds	r7, #20
 800914e:	46bd      	mov	sp, r7
 8009150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009154:	4770      	bx	lr
 8009156:	bf00      	nop
 8009158:	40012c00 	.word	0x40012c00
 800915c:	50012c00 	.word	0x50012c00
 8009160:	40000400 	.word	0x40000400
 8009164:	50000400 	.word	0x50000400
 8009168:	40000800 	.word	0x40000800
 800916c:	50000800 	.word	0x50000800
 8009170:	40000c00 	.word	0x40000c00
 8009174:	50000c00 	.word	0x50000c00
 8009178:	40013400 	.word	0x40013400
 800917c:	50013400 	.word	0x50013400
 8009180:	40014000 	.word	0x40014000
 8009184:	50014000 	.word	0x50014000
 8009188:	40014400 	.word	0x40014400
 800918c:	50014400 	.word	0x50014400
 8009190:	40014800 	.word	0x40014800
 8009194:	50014800 	.word	0x50014800

08009198 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b086      	sub	sp, #24
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091a2:	2300      	movs	r3, #0
 80091a4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80091b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091b8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	693a      	ldr	r2, [r7, #16]
 80091c0:	4313      	orrs	r3, r2
 80091c2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80091ca:	f023 0307 	bic.w	r3, r3, #7
 80091ce:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	693a      	ldr	r2, [r7, #16]
 80091d6:	4313      	orrs	r3, r2
 80091d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	693a      	ldr	r2, [r7, #16]
 80091e0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	4a4e      	ldr	r2, [pc, #312]	@ (8009320 <TIM_SlaveTimer_SetConfig+0x188>)
 80091e8:	4293      	cmp	r3, r2
 80091ea:	f000 8092 	beq.w	8009312 <TIM_SlaveTimer_SetConfig+0x17a>
 80091ee:	4a4c      	ldr	r2, [pc, #304]	@ (8009320 <TIM_SlaveTimer_SetConfig+0x188>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	f200 808b 	bhi.w	800930c <TIM_SlaveTimer_SetConfig+0x174>
 80091f6:	4a4b      	ldr	r2, [pc, #300]	@ (8009324 <TIM_SlaveTimer_SetConfig+0x18c>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	f000 808a 	beq.w	8009312 <TIM_SlaveTimer_SetConfig+0x17a>
 80091fe:	4a49      	ldr	r2, [pc, #292]	@ (8009324 <TIM_SlaveTimer_SetConfig+0x18c>)
 8009200:	4293      	cmp	r3, r2
 8009202:	f200 8083 	bhi.w	800930c <TIM_SlaveTimer_SetConfig+0x174>
 8009206:	4a48      	ldr	r2, [pc, #288]	@ (8009328 <TIM_SlaveTimer_SetConfig+0x190>)
 8009208:	4293      	cmp	r3, r2
 800920a:	f000 8082 	beq.w	8009312 <TIM_SlaveTimer_SetConfig+0x17a>
 800920e:	4a46      	ldr	r2, [pc, #280]	@ (8009328 <TIM_SlaveTimer_SetConfig+0x190>)
 8009210:	4293      	cmp	r3, r2
 8009212:	d87b      	bhi.n	800930c <TIM_SlaveTimer_SetConfig+0x174>
 8009214:	4a45      	ldr	r2, [pc, #276]	@ (800932c <TIM_SlaveTimer_SetConfig+0x194>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d07b      	beq.n	8009312 <TIM_SlaveTimer_SetConfig+0x17a>
 800921a:	4a44      	ldr	r2, [pc, #272]	@ (800932c <TIM_SlaveTimer_SetConfig+0x194>)
 800921c:	4293      	cmp	r3, r2
 800921e:	d875      	bhi.n	800930c <TIM_SlaveTimer_SetConfig+0x174>
 8009220:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009224:	d075      	beq.n	8009312 <TIM_SlaveTimer_SetConfig+0x17a>
 8009226:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800922a:	d86f      	bhi.n	800930c <TIM_SlaveTimer_SetConfig+0x174>
 800922c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009230:	d06f      	beq.n	8009312 <TIM_SlaveTimer_SetConfig+0x17a>
 8009232:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009236:	d869      	bhi.n	800930c <TIM_SlaveTimer_SetConfig+0x174>
 8009238:	2b70      	cmp	r3, #112	@ 0x70
 800923a:	d01a      	beq.n	8009272 <TIM_SlaveTimer_SetConfig+0xda>
 800923c:	2b70      	cmp	r3, #112	@ 0x70
 800923e:	d865      	bhi.n	800930c <TIM_SlaveTimer_SetConfig+0x174>
 8009240:	2b60      	cmp	r3, #96	@ 0x60
 8009242:	d059      	beq.n	80092f8 <TIM_SlaveTimer_SetConfig+0x160>
 8009244:	2b60      	cmp	r3, #96	@ 0x60
 8009246:	d861      	bhi.n	800930c <TIM_SlaveTimer_SetConfig+0x174>
 8009248:	2b50      	cmp	r3, #80	@ 0x50
 800924a:	d04b      	beq.n	80092e4 <TIM_SlaveTimer_SetConfig+0x14c>
 800924c:	2b50      	cmp	r3, #80	@ 0x50
 800924e:	d85d      	bhi.n	800930c <TIM_SlaveTimer_SetConfig+0x174>
 8009250:	2b40      	cmp	r3, #64	@ 0x40
 8009252:	d019      	beq.n	8009288 <TIM_SlaveTimer_SetConfig+0xf0>
 8009254:	2b40      	cmp	r3, #64	@ 0x40
 8009256:	d859      	bhi.n	800930c <TIM_SlaveTimer_SetConfig+0x174>
 8009258:	2b30      	cmp	r3, #48	@ 0x30
 800925a:	d05a      	beq.n	8009312 <TIM_SlaveTimer_SetConfig+0x17a>
 800925c:	2b30      	cmp	r3, #48	@ 0x30
 800925e:	d855      	bhi.n	800930c <TIM_SlaveTimer_SetConfig+0x174>
 8009260:	2b20      	cmp	r3, #32
 8009262:	d056      	beq.n	8009312 <TIM_SlaveTimer_SetConfig+0x17a>
 8009264:	2b20      	cmp	r3, #32
 8009266:	d851      	bhi.n	800930c <TIM_SlaveTimer_SetConfig+0x174>
 8009268:	2b00      	cmp	r3, #0
 800926a:	d052      	beq.n	8009312 <TIM_SlaveTimer_SetConfig+0x17a>
 800926c:	2b10      	cmp	r3, #16
 800926e:	d050      	beq.n	8009312 <TIM_SlaveTimer_SetConfig+0x17a>
 8009270:	e04c      	b.n	800930c <TIM_SlaveTimer_SetConfig+0x174>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8009282:	f000 f915 	bl	80094b0 <TIM_ETR_SetConfig>
      break;
 8009286:	e045      	b.n	8009314 <TIM_SlaveTimer_SetConfig+0x17c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	2b05      	cmp	r3, #5
 800928e:	d004      	beq.n	800929a <TIM_SlaveTimer_SetConfig+0x102>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8009294:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8009298:	d101      	bne.n	800929e <TIM_SlaveTimer_SetConfig+0x106>
      {
        return HAL_ERROR;
 800929a:	2301      	movs	r3, #1
 800929c:	e03b      	b.n	8009316 <TIM_SlaveTimer_SetConfig+0x17e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	6a1b      	ldr	r3, [r3, #32]
 80092a4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	6a1a      	ldr	r2, [r3, #32]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f022 0201 	bic.w	r2, r2, #1
 80092b4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	699b      	ldr	r3, [r3, #24]
 80092bc:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80092c4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	691b      	ldr	r3, [r3, #16]
 80092ca:	011b      	lsls	r3, r3, #4
 80092cc:	68ba      	ldr	r2, [r7, #8]
 80092ce:	4313      	orrs	r3, r2
 80092d0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	68ba      	ldr	r2, [r7, #8]
 80092d8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	68fa      	ldr	r2, [r7, #12]
 80092e0:	621a      	str	r2, [r3, #32]
      break;
 80092e2:	e017      	b.n	8009314 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80092f0:	461a      	mov	r2, r3
 80092f2:	f000 f81d 	bl	8009330 <TIM_TI1_ConfigInputStage>
      break;
 80092f6:	e00d      	b.n	8009314 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009304:	461a      	mov	r2, r3
 8009306:	f000 f885 	bl	8009414 <TIM_TI2_ConfigInputStage>
      break;
 800930a:	e003      	b.n	8009314 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 800930c:	2301      	movs	r3, #1
 800930e:	75fb      	strb	r3, [r7, #23]
      break;
 8009310:	e000      	b.n	8009314 <TIM_SlaveTimer_SetConfig+0x17c>
      break;
 8009312:	bf00      	nop
  }

  return status;
 8009314:	7dfb      	ldrb	r3, [r7, #23]
}
 8009316:	4618      	mov	r0, r3
 8009318:	3718      	adds	r7, #24
 800931a:	46bd      	mov	sp, r7
 800931c:	bd80      	pop	{r7, pc}
 800931e:	bf00      	nop
 8009320:	00100070 	.word	0x00100070
 8009324:	00100040 	.word	0x00100040
 8009328:	00100030 	.word	0x00100030
 800932c:	00100020 	.word	0x00100020

08009330 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009330:	b480      	push	{r7}
 8009332:	b087      	sub	sp, #28
 8009334:	af00      	add	r7, sp, #0
 8009336:	60f8      	str	r0, [r7, #12]
 8009338:	60b9      	str	r1, [r7, #8]
 800933a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	6a1b      	ldr	r3, [r3, #32]
 8009340:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6a1b      	ldr	r3, [r3, #32]
 8009346:	f023 0201 	bic.w	r2, r3, #1
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	4a26      	ldr	r2, [pc, #152]	@ (80093ec <TIM_TI1_ConfigInputStage+0xbc>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d023      	beq.n	800939e <TIM_TI1_ConfigInputStage+0x6e>
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	4a25      	ldr	r2, [pc, #148]	@ (80093f0 <TIM_TI1_ConfigInputStage+0xc0>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d01f      	beq.n	800939e <TIM_TI1_ConfigInputStage+0x6e>
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	4a24      	ldr	r2, [pc, #144]	@ (80093f4 <TIM_TI1_ConfigInputStage+0xc4>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d01b      	beq.n	800939e <TIM_TI1_ConfigInputStage+0x6e>
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	4a23      	ldr	r2, [pc, #140]	@ (80093f8 <TIM_TI1_ConfigInputStage+0xc8>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d017      	beq.n	800939e <TIM_TI1_ConfigInputStage+0x6e>
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	4a22      	ldr	r2, [pc, #136]	@ (80093fc <TIM_TI1_ConfigInputStage+0xcc>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d013      	beq.n	800939e <TIM_TI1_ConfigInputStage+0x6e>
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	4a21      	ldr	r2, [pc, #132]	@ (8009400 <TIM_TI1_ConfigInputStage+0xd0>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d00f      	beq.n	800939e <TIM_TI1_ConfigInputStage+0x6e>
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	4a20      	ldr	r2, [pc, #128]	@ (8009404 <TIM_TI1_ConfigInputStage+0xd4>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d00b      	beq.n	800939e <TIM_TI1_ConfigInputStage+0x6e>
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	4a1f      	ldr	r2, [pc, #124]	@ (8009408 <TIM_TI1_ConfigInputStage+0xd8>)
 800938a:	4293      	cmp	r3, r2
 800938c:	d007      	beq.n	800939e <TIM_TI1_ConfigInputStage+0x6e>
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	4a1e      	ldr	r2, [pc, #120]	@ (800940c <TIM_TI1_ConfigInputStage+0xdc>)
 8009392:	4293      	cmp	r3, r2
 8009394:	d003      	beq.n	800939e <TIM_TI1_ConfigInputStage+0x6e>
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	4a1d      	ldr	r2, [pc, #116]	@ (8009410 <TIM_TI1_ConfigInputStage+0xe0>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d105      	bne.n	80093aa <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6a1b      	ldr	r3, [r3, #32]
 80093a2:	f023 0204 	bic.w	r2, r3, #4
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	699b      	ldr	r3, [r3, #24]
 80093ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80093b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	011b      	lsls	r3, r3, #4
 80093bc:	693a      	ldr	r2, [r7, #16]
 80093be:	4313      	orrs	r3, r2
 80093c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	f023 030a 	bic.w	r3, r3, #10
 80093c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80093ca:	697a      	ldr	r2, [r7, #20]
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	4313      	orrs	r3, r2
 80093d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	693a      	ldr	r2, [r7, #16]
 80093d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	621a      	str	r2, [r3, #32]
}
 80093de:	bf00      	nop
 80093e0:	371c      	adds	r7, #28
 80093e2:	46bd      	mov	sp, r7
 80093e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e8:	4770      	bx	lr
 80093ea:	bf00      	nop
 80093ec:	40012c00 	.word	0x40012c00
 80093f0:	50012c00 	.word	0x50012c00
 80093f4:	40013400 	.word	0x40013400
 80093f8:	50013400 	.word	0x50013400
 80093fc:	40014000 	.word	0x40014000
 8009400:	50014000 	.word	0x50014000
 8009404:	40014400 	.word	0x40014400
 8009408:	50014400 	.word	0x50014400
 800940c:	40014800 	.word	0x40014800
 8009410:	50014800 	.word	0x50014800

08009414 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009414:	b480      	push	{r7}
 8009416:	b087      	sub	sp, #28
 8009418:	af00      	add	r7, sp, #0
 800941a:	60f8      	str	r0, [r7, #12]
 800941c:	60b9      	str	r1, [r7, #8]
 800941e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	6a1b      	ldr	r3, [r3, #32]
 8009424:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	6a1b      	ldr	r3, [r3, #32]
 800942a:	f023 0210 	bic.w	r2, r3, #16
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	4a1a      	ldr	r2, [pc, #104]	@ (80094a0 <TIM_TI2_ConfigInputStage+0x8c>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d00b      	beq.n	8009452 <TIM_TI2_ConfigInputStage+0x3e>
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	4a19      	ldr	r2, [pc, #100]	@ (80094a4 <TIM_TI2_ConfigInputStage+0x90>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d007      	beq.n	8009452 <TIM_TI2_ConfigInputStage+0x3e>
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	4a18      	ldr	r2, [pc, #96]	@ (80094a8 <TIM_TI2_ConfigInputStage+0x94>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d003      	beq.n	8009452 <TIM_TI2_ConfigInputStage+0x3e>
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	4a17      	ldr	r2, [pc, #92]	@ (80094ac <TIM_TI2_ConfigInputStage+0x98>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d105      	bne.n	800945e <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	6a1b      	ldr	r3, [r3, #32]
 8009456:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	699b      	ldr	r3, [r3, #24]
 8009462:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800946a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	031b      	lsls	r3, r3, #12
 8009470:	693a      	ldr	r2, [r7, #16]
 8009472:	4313      	orrs	r3, r2
 8009474:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800947c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	011b      	lsls	r3, r3, #4
 8009482:	697a      	ldr	r2, [r7, #20]
 8009484:	4313      	orrs	r3, r2
 8009486:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	693a      	ldr	r2, [r7, #16]
 800948c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	697a      	ldr	r2, [r7, #20]
 8009492:	621a      	str	r2, [r3, #32]
}
 8009494:	bf00      	nop
 8009496:	371c      	adds	r7, #28
 8009498:	46bd      	mov	sp, r7
 800949a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949e:	4770      	bx	lr
 80094a0:	40012c00 	.word	0x40012c00
 80094a4:	50012c00 	.word	0x50012c00
 80094a8:	40013400 	.word	0x40013400
 80094ac:	50013400 	.word	0x50013400

080094b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b087      	sub	sp, #28
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	607a      	str	r2, [r7, #4]
 80094bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	689b      	ldr	r3, [r3, #8]
 80094c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80094ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	021a      	lsls	r2, r3, #8
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	431a      	orrs	r2, r3
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	4313      	orrs	r3, r2
 80094d8:	697a      	ldr	r2, [r7, #20]
 80094da:	4313      	orrs	r3, r2
 80094dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	697a      	ldr	r2, [r7, #20]
 80094e2:	609a      	str	r2, [r3, #8]
}
 80094e4:	bf00      	nop
 80094e6:	371c      	adds	r7, #28
 80094e8:	46bd      	mov	sp, r7
 80094ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ee:	4770      	bx	lr

080094f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80094f0:	b480      	push	{r7}
 80094f2:	b085      	sub	sp, #20
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009500:	2b01      	cmp	r3, #1
 8009502:	d101      	bne.n	8009508 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009504:	2302      	movs	r3, #2
 8009506:	e097      	b.n	8009638 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2201      	movs	r2, #1
 800950c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2202      	movs	r2, #2
 8009514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	689b      	ldr	r3, [r3, #8]
 8009526:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a45      	ldr	r2, [pc, #276]	@ (8009644 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d00e      	beq.n	8009550 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a44      	ldr	r2, [pc, #272]	@ (8009648 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d009      	beq.n	8009550 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a42      	ldr	r2, [pc, #264]	@ (800964c <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d004      	beq.n	8009550 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a41      	ldr	r2, [pc, #260]	@ (8009650 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d108      	bne.n	8009562 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009556:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	685b      	ldr	r3, [r3, #4]
 800955c:	68fa      	ldr	r2, [r7, #12]
 800955e:	4313      	orrs	r3, r2
 8009560:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800956c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	68fa      	ldr	r2, [r7, #12]
 8009574:	4313      	orrs	r3, r2
 8009576:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	68fa      	ldr	r2, [r7, #12]
 800957e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4a2f      	ldr	r2, [pc, #188]	@ (8009644 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d040      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a2e      	ldr	r2, [pc, #184]	@ (8009648 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d03b      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800959c:	d036      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80095a6:	d031      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a29      	ldr	r2, [pc, #164]	@ (8009654 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d02c      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4a28      	ldr	r2, [pc, #160]	@ (8009658 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d027      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4a26      	ldr	r2, [pc, #152]	@ (800965c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d022      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4a25      	ldr	r2, [pc, #148]	@ (8009660 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d01d      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	4a23      	ldr	r2, [pc, #140]	@ (8009664 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d018      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	4a22      	ldr	r2, [pc, #136]	@ (8009668 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 80095e0:	4293      	cmp	r3, r2
 80095e2:	d013      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	4a18      	ldr	r2, [pc, #96]	@ (800964c <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d00e      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	4a17      	ldr	r2, [pc, #92]	@ (8009650 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d009      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4a1b      	ldr	r2, [pc, #108]	@ (800966c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d004      	beq.n	800960c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a1a      	ldr	r2, [pc, #104]	@ (8009670 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d10c      	bne.n	8009626 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009612:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	689b      	ldr	r3, [r3, #8]
 8009618:	68ba      	ldr	r2, [r7, #8]
 800961a:	4313      	orrs	r3, r2
 800961c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	68ba      	ldr	r2, [r7, #8]
 8009624:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2201      	movs	r2, #1
 800962a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2200      	movs	r2, #0
 8009632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009636:	2300      	movs	r3, #0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3714      	adds	r7, #20
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr
 8009644:	40012c00 	.word	0x40012c00
 8009648:	50012c00 	.word	0x50012c00
 800964c:	40013400 	.word	0x40013400
 8009650:	50013400 	.word	0x50013400
 8009654:	40000400 	.word	0x40000400
 8009658:	50000400 	.word	0x50000400
 800965c:	40000800 	.word	0x40000800
 8009660:	50000800 	.word	0x50000800
 8009664:	40000c00 	.word	0x40000c00
 8009668:	50000c00 	.word	0x50000c00
 800966c:	40014000 	.word	0x40014000
 8009670:	50014000 	.word	0x50014000

08009674 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d101      	bne.n	8009686 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009682:	2301      	movs	r3, #1
 8009684:	e042      	b.n	800970c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800968c:	2b00      	cmp	r3, #0
 800968e:	d106      	bne.n	800969e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f7f8 fe39 	bl	8002310 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2224      	movs	r2, #36	@ 0x24
 80096a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	681a      	ldr	r2, [r3, #0]
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f022 0201 	bic.w	r2, r2, #1
 80096b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d002      	beq.n	80096c4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f000 fa68 	bl	8009b94 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f000 f8c3 	bl	8009850 <UART_SetConfig>
 80096ca:	4603      	mov	r3, r0
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d101      	bne.n	80096d4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	e01b      	b.n	800970c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	685a      	ldr	r2, [r3, #4]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80096e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	689a      	ldr	r2, [r3, #8]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80096f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	681a      	ldr	r2, [r3, #0]
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f042 0201 	orr.w	r2, r2, #1
 8009702:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f000 fae7 	bl	8009cd8 <UART_CheckIdleState>
 800970a:	4603      	mov	r3, r0
}
 800970c:	4618      	mov	r0, r3
 800970e:	3708      	adds	r7, #8
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}

08009714 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b08a      	sub	sp, #40	@ 0x28
 8009718:	af02      	add	r7, sp, #8
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	60b9      	str	r1, [r7, #8]
 800971e:	603b      	str	r3, [r7, #0]
 8009720:	4613      	mov	r3, r2
 8009722:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800972a:	2b20      	cmp	r3, #32
 800972c:	f040 808b 	bne.w	8009846 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d002      	beq.n	800973c <HAL_UART_Transmit+0x28>
 8009736:	88fb      	ldrh	r3, [r7, #6]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d101      	bne.n	8009740 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800973c:	2301      	movs	r3, #1
 800973e:	e083      	b.n	8009848 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	689b      	ldr	r3, [r3, #8]
 8009746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800974a:	2b80      	cmp	r3, #128	@ 0x80
 800974c:	d107      	bne.n	800975e <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	689a      	ldr	r2, [r3, #8]
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800975c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2200      	movs	r2, #0
 8009762:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	2221      	movs	r2, #33	@ 0x21
 800976a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800976e:	f7f9 f909 	bl	8002984 <HAL_GetTick>
 8009772:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	88fa      	ldrh	r2, [r7, #6]
 8009778:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	88fa      	ldrh	r2, [r7, #6]
 8009780:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	689b      	ldr	r3, [r3, #8]
 8009788:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800978c:	d108      	bne.n	80097a0 <HAL_UART_Transmit+0x8c>
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	691b      	ldr	r3, [r3, #16]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d104      	bne.n	80097a0 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8009796:	2300      	movs	r3, #0
 8009798:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	61bb      	str	r3, [r7, #24]
 800979e:	e003      	b.n	80097a8 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80097a4:	2300      	movs	r3, #0
 80097a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80097a8:	e030      	b.n	800980c <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	9300      	str	r3, [sp, #0]
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	2200      	movs	r2, #0
 80097b2:	2180      	movs	r1, #128	@ 0x80
 80097b4:	68f8      	ldr	r0, [r7, #12]
 80097b6:	f000 fb39 	bl	8009e2c <UART_WaitOnFlagUntilTimeout>
 80097ba:	4603      	mov	r3, r0
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d005      	beq.n	80097cc <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	2220      	movs	r2, #32
 80097c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80097c8:	2303      	movs	r3, #3
 80097ca:	e03d      	b.n	8009848 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 80097cc:	69fb      	ldr	r3, [r7, #28]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d10b      	bne.n	80097ea <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80097d2:	69bb      	ldr	r3, [r7, #24]
 80097d4:	881b      	ldrh	r3, [r3, #0]
 80097d6:	461a      	mov	r2, r3
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80097e0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80097e2:	69bb      	ldr	r3, [r7, #24]
 80097e4:	3302      	adds	r3, #2
 80097e6:	61bb      	str	r3, [r7, #24]
 80097e8:	e007      	b.n	80097fa <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80097ea:	69fb      	ldr	r3, [r7, #28]
 80097ec:	781a      	ldrb	r2, [r3, #0]
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80097f4:	69fb      	ldr	r3, [r7, #28]
 80097f6:	3301      	adds	r3, #1
 80097f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009800:	b29b      	uxth	r3, r3
 8009802:	3b01      	subs	r3, #1
 8009804:	b29a      	uxth	r2, r3
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009812:	b29b      	uxth	r3, r3
 8009814:	2b00      	cmp	r3, #0
 8009816:	d1c8      	bne.n	80097aa <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	9300      	str	r3, [sp, #0]
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	2200      	movs	r2, #0
 8009820:	2140      	movs	r1, #64	@ 0x40
 8009822:	68f8      	ldr	r0, [r7, #12]
 8009824:	f000 fb02 	bl	8009e2c <UART_WaitOnFlagUntilTimeout>
 8009828:	4603      	mov	r3, r0
 800982a:	2b00      	cmp	r3, #0
 800982c:	d005      	beq.n	800983a <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2220      	movs	r2, #32
 8009832:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009836:	2303      	movs	r3, #3
 8009838:	e006      	b.n	8009848 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	2220      	movs	r2, #32
 800983e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009842:	2300      	movs	r3, #0
 8009844:	e000      	b.n	8009848 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8009846:	2302      	movs	r3, #2
  }
}
 8009848:	4618      	mov	r0, r3
 800984a:	3720      	adds	r7, #32
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009850:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009854:	b094      	sub	sp, #80	@ 0x50
 8009856:	af00      	add	r7, sp, #0
 8009858:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800985a:	2300      	movs	r3, #0
 800985c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	4b7e      	ldr	r3, [pc, #504]	@ (8009a60 <UART_SetConfig+0x210>)
 8009866:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800986a:	689a      	ldr	r2, [r3, #8]
 800986c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800986e:	691b      	ldr	r3, [r3, #16]
 8009870:	431a      	orrs	r2, r3
 8009872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009874:	695b      	ldr	r3, [r3, #20]
 8009876:	431a      	orrs	r2, r3
 8009878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800987a:	69db      	ldr	r3, [r3, #28]
 800987c:	4313      	orrs	r3, r2
 800987e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4977      	ldr	r1, [pc, #476]	@ (8009a64 <UART_SetConfig+0x214>)
 8009888:	4019      	ands	r1, r3
 800988a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800988c:	681a      	ldr	r2, [r3, #0]
 800988e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009890:	430b      	orrs	r3, r1
 8009892:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800989e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098a0:	68d9      	ldr	r1, [r3, #12]
 80098a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098a4:	681a      	ldr	r2, [r3, #0]
 80098a6:	ea40 0301 	orr.w	r3, r0, r1
 80098aa:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80098ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ae:	699b      	ldr	r3, [r3, #24]
 80098b0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80098b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	4b6a      	ldr	r3, [pc, #424]	@ (8009a60 <UART_SetConfig+0x210>)
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d009      	beq.n	80098d0 <UART_SetConfig+0x80>
 80098bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098be:	681a      	ldr	r2, [r3, #0]
 80098c0:	4b69      	ldr	r3, [pc, #420]	@ (8009a68 <UART_SetConfig+0x218>)
 80098c2:	429a      	cmp	r2, r3
 80098c4:	d004      	beq.n	80098d0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80098c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c8:	6a1a      	ldr	r2, [r3, #32]
 80098ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098cc:	4313      	orrs	r3, r2
 80098ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80098d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80098da:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80098de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098e0:	681a      	ldr	r2, [r3, #0]
 80098e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098e4:	430b      	orrs	r3, r1
 80098e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80098e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098ee:	f023 000f 	bic.w	r0, r3, #15
 80098f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098f4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80098f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098f8:	681a      	ldr	r2, [r3, #0]
 80098fa:	ea40 0301 	orr.w	r3, r0, r1
 80098fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009902:	681a      	ldr	r2, [r3, #0]
 8009904:	4b59      	ldr	r3, [pc, #356]	@ (8009a6c <UART_SetConfig+0x21c>)
 8009906:	429a      	cmp	r2, r3
 8009908:	d102      	bne.n	8009910 <UART_SetConfig+0xc0>
 800990a:	2301      	movs	r3, #1
 800990c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800990e:	e029      	b.n	8009964 <UART_SetConfig+0x114>
 8009910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009912:	681a      	ldr	r2, [r3, #0]
 8009914:	4b56      	ldr	r3, [pc, #344]	@ (8009a70 <UART_SetConfig+0x220>)
 8009916:	429a      	cmp	r2, r3
 8009918:	d102      	bne.n	8009920 <UART_SetConfig+0xd0>
 800991a:	2302      	movs	r3, #2
 800991c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800991e:	e021      	b.n	8009964 <UART_SetConfig+0x114>
 8009920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009922:	681a      	ldr	r2, [r3, #0]
 8009924:	4b53      	ldr	r3, [pc, #332]	@ (8009a74 <UART_SetConfig+0x224>)
 8009926:	429a      	cmp	r2, r3
 8009928:	d102      	bne.n	8009930 <UART_SetConfig+0xe0>
 800992a:	2304      	movs	r3, #4
 800992c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800992e:	e019      	b.n	8009964 <UART_SetConfig+0x114>
 8009930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009932:	681a      	ldr	r2, [r3, #0]
 8009934:	4b50      	ldr	r3, [pc, #320]	@ (8009a78 <UART_SetConfig+0x228>)
 8009936:	429a      	cmp	r2, r3
 8009938:	d102      	bne.n	8009940 <UART_SetConfig+0xf0>
 800993a:	2308      	movs	r3, #8
 800993c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800993e:	e011      	b.n	8009964 <UART_SetConfig+0x114>
 8009940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009942:	681a      	ldr	r2, [r3, #0]
 8009944:	4b4d      	ldr	r3, [pc, #308]	@ (8009a7c <UART_SetConfig+0x22c>)
 8009946:	429a      	cmp	r2, r3
 8009948:	d102      	bne.n	8009950 <UART_SetConfig+0x100>
 800994a:	2310      	movs	r3, #16
 800994c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800994e:	e009      	b.n	8009964 <UART_SetConfig+0x114>
 8009950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009952:	681a      	ldr	r2, [r3, #0]
 8009954:	4b42      	ldr	r3, [pc, #264]	@ (8009a60 <UART_SetConfig+0x210>)
 8009956:	429a      	cmp	r2, r3
 8009958:	d102      	bne.n	8009960 <UART_SetConfig+0x110>
 800995a:	2320      	movs	r3, #32
 800995c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800995e:	e001      	b.n	8009964 <UART_SetConfig+0x114>
 8009960:	2300      	movs	r3, #0
 8009962:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	4b3d      	ldr	r3, [pc, #244]	@ (8009a60 <UART_SetConfig+0x210>)
 800996a:	429a      	cmp	r2, r3
 800996c:	d005      	beq.n	800997a <UART_SetConfig+0x12a>
 800996e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009970:	681a      	ldr	r2, [r3, #0]
 8009972:	4b3d      	ldr	r3, [pc, #244]	@ (8009a68 <UART_SetConfig+0x218>)
 8009974:	429a      	cmp	r2, r3
 8009976:	f040 8085 	bne.w	8009a84 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800997a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800997c:	2200      	movs	r2, #0
 800997e:	623b      	str	r3, [r7, #32]
 8009980:	627a      	str	r2, [r7, #36]	@ 0x24
 8009982:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009986:	f7fd fd51 	bl	800742c <HAL_RCCEx_GetPeriphCLKFreq>
 800998a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800998c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800998e:	2b00      	cmp	r3, #0
 8009990:	f000 80e8 	beq.w	8009b64 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009998:	4a39      	ldr	r2, [pc, #228]	@ (8009a80 <UART_SetConfig+0x230>)
 800999a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800999e:	461a      	mov	r2, r3
 80099a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80099a6:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80099a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099aa:	685a      	ldr	r2, [r3, #4]
 80099ac:	4613      	mov	r3, r2
 80099ae:	005b      	lsls	r3, r3, #1
 80099b0:	4413      	add	r3, r2
 80099b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d305      	bcc.n	80099c4 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80099b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099ba:	685b      	ldr	r3, [r3, #4]
 80099bc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80099be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d903      	bls.n	80099cc <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 80099c4:	2301      	movs	r3, #1
 80099c6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80099ca:	e048      	b.n	8009a5e <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80099cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099ce:	2200      	movs	r2, #0
 80099d0:	61bb      	str	r3, [r7, #24]
 80099d2:	61fa      	str	r2, [r7, #28]
 80099d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099d8:	4a29      	ldr	r2, [pc, #164]	@ (8009a80 <UART_SetConfig+0x230>)
 80099da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80099de:	b29b      	uxth	r3, r3
 80099e0:	2200      	movs	r2, #0
 80099e2:	613b      	str	r3, [r7, #16]
 80099e4:	617a      	str	r2, [r7, #20]
 80099e6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80099ea:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80099ee:	f7f7 f8df 	bl	8000bb0 <__aeabi_uldivmod>
 80099f2:	4602      	mov	r2, r0
 80099f4:	460b      	mov	r3, r1
 80099f6:	4610      	mov	r0, r2
 80099f8:	4619      	mov	r1, r3
 80099fa:	f04f 0200 	mov.w	r2, #0
 80099fe:	f04f 0300 	mov.w	r3, #0
 8009a02:	020b      	lsls	r3, r1, #8
 8009a04:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009a08:	0202      	lsls	r2, r0, #8
 8009a0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a0c:	6849      	ldr	r1, [r1, #4]
 8009a0e:	0849      	lsrs	r1, r1, #1
 8009a10:	2000      	movs	r0, #0
 8009a12:	460c      	mov	r4, r1
 8009a14:	4605      	mov	r5, r0
 8009a16:	eb12 0804 	adds.w	r8, r2, r4
 8009a1a:	eb43 0905 	adc.w	r9, r3, r5
 8009a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a20:	685b      	ldr	r3, [r3, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	60bb      	str	r3, [r7, #8]
 8009a26:	60fa      	str	r2, [r7, #12]
 8009a28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009a2c:	4640      	mov	r0, r8
 8009a2e:	4649      	mov	r1, r9
 8009a30:	f7f7 f8be 	bl	8000bb0 <__aeabi_uldivmod>
 8009a34:	4602      	mov	r2, r0
 8009a36:	460b      	mov	r3, r1
 8009a38:	4613      	mov	r3, r2
 8009a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009a3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a42:	d308      	bcc.n	8009a56 <UART_SetConfig+0x206>
 8009a44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a4a:	d204      	bcs.n	8009a56 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8009a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009a52:	60da      	str	r2, [r3, #12]
 8009a54:	e003      	b.n	8009a5e <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 8009a56:	2301      	movs	r3, #1
 8009a58:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8009a5c:	e082      	b.n	8009b64 <UART_SetConfig+0x314>
 8009a5e:	e081      	b.n	8009b64 <UART_SetConfig+0x314>
 8009a60:	46002400 	.word	0x46002400
 8009a64:	cfff69f3 	.word	0xcfff69f3
 8009a68:	56002400 	.word	0x56002400
 8009a6c:	40013800 	.word	0x40013800
 8009a70:	40004400 	.word	0x40004400
 8009a74:	40004800 	.word	0x40004800
 8009a78:	40004c00 	.word	0x40004c00
 8009a7c:	40005000 	.word	0x40005000
 8009a80:	0800d20c 	.word	0x0800d20c
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a86:	69db      	ldr	r3, [r3, #28]
 8009a88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a8c:	d13c      	bne.n	8009b08 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009a8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a90:	2200      	movs	r2, #0
 8009a92:	603b      	str	r3, [r7, #0]
 8009a94:	607a      	str	r2, [r7, #4]
 8009a96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a9a:	f7fd fcc7 	bl	800742c <HAL_RCCEx_GetPeriphCLKFreq>
 8009a9e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009aa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d05e      	beq.n	8009b64 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009aaa:	4a39      	ldr	r2, [pc, #228]	@ (8009b90 <UART_SetConfig+0x340>)
 8009aac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ab0:	461a      	mov	r2, r3
 8009ab2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ab4:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ab8:	005a      	lsls	r2, r3, #1
 8009aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	085b      	lsrs	r3, r3, #1
 8009ac0:	441a      	add	r2, r3
 8009ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ac4:	685b      	ldr	r3, [r3, #4]
 8009ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009acc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ace:	2b0f      	cmp	r3, #15
 8009ad0:	d916      	bls.n	8009b00 <UART_SetConfig+0x2b0>
 8009ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ad8:	d212      	bcs.n	8009b00 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009ada:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	f023 030f 	bic.w	r3, r3, #15
 8009ae2:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009ae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ae6:	085b      	lsrs	r3, r3, #1
 8009ae8:	b29b      	uxth	r3, r3
 8009aea:	f003 0307 	and.w	r3, r3, #7
 8009aee:	b29a      	uxth	r2, r3
 8009af0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009af2:	4313      	orrs	r3, r2
 8009af4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8009af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8009afc:	60da      	str	r2, [r3, #12]
 8009afe:	e031      	b.n	8009b64 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8009b00:	2301      	movs	r3, #1
 8009b02:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009b06:	e02d      	b.n	8009b64 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009b08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	469a      	mov	sl, r3
 8009b0e:	4693      	mov	fp, r2
 8009b10:	4650      	mov	r0, sl
 8009b12:	4659      	mov	r1, fp
 8009b14:	f7fd fc8a 	bl	800742c <HAL_RCCEx_GetPeriphCLKFreq>
 8009b18:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8009b1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d021      	beq.n	8009b64 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b24:	4a1a      	ldr	r2, [pc, #104]	@ (8009b90 <UART_SetConfig+0x340>)
 8009b26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b2e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b34:	685b      	ldr	r3, [r3, #4]
 8009b36:	085b      	lsrs	r3, r3, #1
 8009b38:	441a      	add	r2, r3
 8009b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b3c:	685b      	ldr	r3, [r3, #4]
 8009b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b46:	2b0f      	cmp	r3, #15
 8009b48:	d909      	bls.n	8009b5e <UART_SetConfig+0x30e>
 8009b4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b50:	d205      	bcs.n	8009b5e <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009b52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b54:	b29a      	uxth	r2, r3
 8009b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	60da      	str	r2, [r3, #12]
 8009b5c:	e002      	b.n	8009b64 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b66:	2201      	movs	r2, #1
 8009b68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b6e:	2201      	movs	r2, #1
 8009b70:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b76:	2200      	movs	r2, #0
 8009b78:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009b80:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3750      	adds	r7, #80	@ 0x50
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009b8e:	bf00      	nop
 8009b90:	0800d20c 	.word	0x0800d20c

08009b94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b083      	sub	sp, #12
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ba0:	f003 0308 	and.w	r3, r3, #8
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d00a      	beq.n	8009bbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	685b      	ldr	r3, [r3, #4]
 8009bae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	430a      	orrs	r2, r1
 8009bbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bc2:	f003 0301 	and.w	r3, r3, #1
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d00a      	beq.n	8009be0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	430a      	orrs	r2, r1
 8009bde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009be4:	f003 0302 	and.w	r3, r3, #2
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d00a      	beq.n	8009c02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	430a      	orrs	r2, r1
 8009c00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c06:	f003 0304 	and.w	r3, r3, #4
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d00a      	beq.n	8009c24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	430a      	orrs	r2, r1
 8009c22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c28:	f003 0310 	and.w	r3, r3, #16
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d00a      	beq.n	8009c46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	689b      	ldr	r3, [r3, #8]
 8009c36:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	430a      	orrs	r2, r1
 8009c44:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c4a:	f003 0320 	and.w	r3, r3, #32
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d00a      	beq.n	8009c68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	430a      	orrs	r2, r1
 8009c66:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d01a      	beq.n	8009caa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	430a      	orrs	r2, r1
 8009c88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c92:	d10a      	bne.n	8009caa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	430a      	orrs	r2, r1
 8009ca8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d00a      	beq.n	8009ccc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	685b      	ldr	r3, [r3, #4]
 8009cbc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	430a      	orrs	r2, r1
 8009cca:	605a      	str	r2, [r3, #4]
  }
}
 8009ccc:	bf00      	nop
 8009cce:	370c      	adds	r7, #12
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	4770      	bx	lr

08009cd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b098      	sub	sp, #96	@ 0x60
 8009cdc:	af02      	add	r7, sp, #8
 8009cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009ce8:	f7f8 fe4c 	bl	8002984 <HAL_GetTick>
 8009cec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f003 0308 	and.w	r3, r3, #8
 8009cf8:	2b08      	cmp	r3, #8
 8009cfa:	d12f      	bne.n	8009d5c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009cfc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d04:	2200      	movs	r2, #0
 8009d06:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009d0a:	6878      	ldr	r0, [r7, #4]
 8009d0c:	f000 f88e 	bl	8009e2c <UART_WaitOnFlagUntilTimeout>
 8009d10:	4603      	mov	r3, r0
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d022      	beq.n	8009d5c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d1e:	e853 3f00 	ldrex	r3, [r3]
 8009d22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	461a      	mov	r2, r3
 8009d32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d34:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d36:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d3c:	e841 2300 	strex	r3, r2, [r1]
 8009d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d1e6      	bne.n	8009d16 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2220      	movs	r2, #32
 8009d4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d58:	2303      	movs	r3, #3
 8009d5a:	e063      	b.n	8009e24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f003 0304 	and.w	r3, r3, #4
 8009d66:	2b04      	cmp	r3, #4
 8009d68:	d149      	bne.n	8009dfe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d6a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009d6e:	9300      	str	r3, [sp, #0]
 8009d70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d72:	2200      	movs	r2, #0
 8009d74:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f000 f857 	bl	8009e2c <UART_WaitOnFlagUntilTimeout>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d03c      	beq.n	8009dfe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d8c:	e853 3f00 	ldrex	r3, [r3]
 8009d90:	623b      	str	r3, [r7, #32]
   return(result);
 8009d92:	6a3b      	ldr	r3, [r7, #32]
 8009d94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	461a      	mov	r2, r3
 8009da0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009da2:	633b      	str	r3, [r7, #48]	@ 0x30
 8009da4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009da8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009daa:	e841 2300 	strex	r3, r2, [r1]
 8009dae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d1e6      	bne.n	8009d84 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	3308      	adds	r3, #8
 8009dbc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	e853 3f00 	ldrex	r3, [r3]
 8009dc4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	f023 0301 	bic.w	r3, r3, #1
 8009dcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	3308      	adds	r3, #8
 8009dd4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009dd6:	61fa      	str	r2, [r7, #28]
 8009dd8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dda:	69b9      	ldr	r1, [r7, #24]
 8009ddc:	69fa      	ldr	r2, [r7, #28]
 8009dde:	e841 2300 	strex	r3, r2, [r1]
 8009de2:	617b      	str	r3, [r7, #20]
   return(result);
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d1e5      	bne.n	8009db6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2220      	movs	r2, #32
 8009dee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2200      	movs	r2, #0
 8009df6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009dfa:	2303      	movs	r3, #3
 8009dfc:	e012      	b.n	8009e24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2220      	movs	r2, #32
 8009e02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2220      	movs	r2, #32
 8009e0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2200      	movs	r2, #0
 8009e12:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2200      	movs	r2, #0
 8009e18:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e22:	2300      	movs	r3, #0
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3758      	adds	r7, #88	@ 0x58
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b084      	sub	sp, #16
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	60f8      	str	r0, [r7, #12]
 8009e34:	60b9      	str	r1, [r7, #8]
 8009e36:	603b      	str	r3, [r7, #0]
 8009e38:	4613      	mov	r3, r2
 8009e3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e3c:	e04f      	b.n	8009ede <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e3e:	69bb      	ldr	r3, [r7, #24]
 8009e40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009e44:	d04b      	beq.n	8009ede <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e46:	f7f8 fd9d 	bl	8002984 <HAL_GetTick>
 8009e4a:	4602      	mov	r2, r0
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	1ad3      	subs	r3, r2, r3
 8009e50:	69ba      	ldr	r2, [r7, #24]
 8009e52:	429a      	cmp	r2, r3
 8009e54:	d302      	bcc.n	8009e5c <UART_WaitOnFlagUntilTimeout+0x30>
 8009e56:	69bb      	ldr	r3, [r7, #24]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d101      	bne.n	8009e60 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009e5c:	2303      	movs	r3, #3
 8009e5e:	e04e      	b.n	8009efe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f003 0304 	and.w	r3, r3, #4
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d037      	beq.n	8009ede <UART_WaitOnFlagUntilTimeout+0xb2>
 8009e6e:	68bb      	ldr	r3, [r7, #8]
 8009e70:	2b80      	cmp	r3, #128	@ 0x80
 8009e72:	d034      	beq.n	8009ede <UART_WaitOnFlagUntilTimeout+0xb2>
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	2b40      	cmp	r3, #64	@ 0x40
 8009e78:	d031      	beq.n	8009ede <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	69db      	ldr	r3, [r3, #28]
 8009e80:	f003 0308 	and.w	r3, r3, #8
 8009e84:	2b08      	cmp	r3, #8
 8009e86:	d110      	bne.n	8009eaa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	2208      	movs	r2, #8
 8009e8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009e90:	68f8      	ldr	r0, [r7, #12]
 8009e92:	f000 f838 	bl	8009f06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	2208      	movs	r2, #8
 8009e9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	e029      	b.n	8009efe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	69db      	ldr	r3, [r3, #28]
 8009eb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009eb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009eb8:	d111      	bne.n	8009ede <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009ec2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ec4:	68f8      	ldr	r0, [r7, #12]
 8009ec6:	f000 f81e 	bl	8009f06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	2220      	movs	r2, #32
 8009ece:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009eda:	2303      	movs	r3, #3
 8009edc:	e00f      	b.n	8009efe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	69da      	ldr	r2, [r3, #28]
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	4013      	ands	r3, r2
 8009ee8:	68ba      	ldr	r2, [r7, #8]
 8009eea:	429a      	cmp	r2, r3
 8009eec:	bf0c      	ite	eq
 8009eee:	2301      	moveq	r3, #1
 8009ef0:	2300      	movne	r3, #0
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	79fb      	ldrb	r3, [r7, #7]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d0a0      	beq.n	8009e3e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009efc:	2300      	movs	r3, #0
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3710      	adds	r7, #16
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}

08009f06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f06:	b480      	push	{r7}
 8009f08:	b095      	sub	sp, #84	@ 0x54
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f16:	e853 3f00 	ldrex	r3, [r3]
 8009f1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	461a      	mov	r2, r3
 8009f2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f2e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f34:	e841 2300 	strex	r3, r2, [r1]
 8009f38:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d1e6      	bne.n	8009f0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	3308      	adds	r3, #8
 8009f46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f48:	6a3b      	ldr	r3, [r7, #32]
 8009f4a:	e853 3f00 	ldrex	r3, [r3]
 8009f4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f50:	69fb      	ldr	r3, [r7, #28]
 8009f52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f56:	f023 0301 	bic.w	r3, r3, #1
 8009f5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	3308      	adds	r3, #8
 8009f62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009f66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f6c:	e841 2300 	strex	r3, r2, [r1]
 8009f70:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d1e3      	bne.n	8009f40 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f7c:	2b01      	cmp	r3, #1
 8009f7e:	d118      	bne.n	8009fb2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	e853 3f00 	ldrex	r3, [r3]
 8009f8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	f023 0310 	bic.w	r3, r3, #16
 8009f94:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	461a      	mov	r2, r3
 8009f9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f9e:	61bb      	str	r3, [r7, #24]
 8009fa0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa2:	6979      	ldr	r1, [r7, #20]
 8009fa4:	69ba      	ldr	r2, [r7, #24]
 8009fa6:	e841 2300 	strex	r3, r2, [r1]
 8009faa:	613b      	str	r3, [r7, #16]
   return(result);
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d1e6      	bne.n	8009f80 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2220      	movs	r2, #32
 8009fb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009fc6:	bf00      	nop
 8009fc8:	3754      	adds	r7, #84	@ 0x54
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd0:	4770      	bx	lr

08009fd2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009fd2:	b480      	push	{r7}
 8009fd4:	b085      	sub	sp, #20
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d101      	bne.n	8009fe8 <HAL_UARTEx_DisableFifoMode+0x16>
 8009fe4:	2302      	movs	r3, #2
 8009fe6:	e027      	b.n	800a038 <HAL_UARTEx_DisableFifoMode+0x66>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2201      	movs	r2, #1
 8009fec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2224      	movs	r2, #36	@ 0x24
 8009ff4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	681a      	ldr	r2, [r3, #0]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f022 0201 	bic.w	r2, r2, #1
 800a00e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a016:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	68fa      	ldr	r2, [r7, #12]
 800a024:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2220      	movs	r2, #32
 800a02a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2200      	movs	r2, #0
 800a032:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a036:	2300      	movs	r3, #0
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3714      	adds	r7, #20
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr

0800a044 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b084      	sub	sp, #16
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
 800a04c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a054:	2b01      	cmp	r3, #1
 800a056:	d101      	bne.n	800a05c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a058:	2302      	movs	r3, #2
 800a05a:	e02d      	b.n	800a0b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2201      	movs	r2, #1
 800a060:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2224      	movs	r2, #36	@ 0x24
 800a068:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	681a      	ldr	r2, [r3, #0]
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f022 0201 	bic.w	r2, r2, #1
 800a082:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	689b      	ldr	r3, [r3, #8]
 800a08a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	683a      	ldr	r2, [r7, #0]
 800a094:	430a      	orrs	r2, r1
 800a096:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f000 f84f 	bl	800a13c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	68fa      	ldr	r2, [r7, #12]
 800a0a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2220      	movs	r2, #32
 800a0aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0b6:	2300      	movs	r3, #0
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3710      	adds	r7, #16
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b084      	sub	sp, #16
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d101      	bne.n	800a0d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0d4:	2302      	movs	r3, #2
 800a0d6:	e02d      	b.n	800a134 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2201      	movs	r2, #1
 800a0dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2224      	movs	r2, #36	@ 0x24
 800a0e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	681a      	ldr	r2, [r3, #0]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f022 0201 	bic.w	r2, r2, #1
 800a0fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	689b      	ldr	r3, [r3, #8]
 800a106:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	683a      	ldr	r2, [r7, #0]
 800a110:	430a      	orrs	r2, r1
 800a112:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f000 f811 	bl	800a13c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	68fa      	ldr	r2, [r7, #12]
 800a120:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2220      	movs	r2, #32
 800a126:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2200      	movs	r2, #0
 800a12e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a132:	2300      	movs	r3, #0
}
 800a134:	4618      	mov	r0, r3
 800a136:	3710      	adds	r7, #16
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}

0800a13c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b085      	sub	sp, #20
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d108      	bne.n	800a15e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2201      	movs	r2, #1
 800a150:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2201      	movs	r2, #1
 800a158:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a15c:	e031      	b.n	800a1c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a15e:	2308      	movs	r3, #8
 800a160:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a162:	2308      	movs	r3, #8
 800a164:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	689b      	ldr	r3, [r3, #8]
 800a16c:	0e5b      	lsrs	r3, r3, #25
 800a16e:	b2db      	uxtb	r3, r3
 800a170:	f003 0307 	and.w	r3, r3, #7
 800a174:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	689b      	ldr	r3, [r3, #8]
 800a17c:	0f5b      	lsrs	r3, r3, #29
 800a17e:	b2db      	uxtb	r3, r3
 800a180:	f003 0307 	and.w	r3, r3, #7
 800a184:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a186:	7bbb      	ldrb	r3, [r7, #14]
 800a188:	7b3a      	ldrb	r2, [r7, #12]
 800a18a:	4911      	ldr	r1, [pc, #68]	@ (800a1d0 <UARTEx_SetNbDataToProcess+0x94>)
 800a18c:	5c8a      	ldrb	r2, [r1, r2]
 800a18e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a192:	7b3a      	ldrb	r2, [r7, #12]
 800a194:	490f      	ldr	r1, [pc, #60]	@ (800a1d4 <UARTEx_SetNbDataToProcess+0x98>)
 800a196:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a198:	fb93 f3f2 	sdiv	r3, r3, r2
 800a19c:	b29a      	uxth	r2, r3
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1a4:	7bfb      	ldrb	r3, [r7, #15]
 800a1a6:	7b7a      	ldrb	r2, [r7, #13]
 800a1a8:	4909      	ldr	r1, [pc, #36]	@ (800a1d0 <UARTEx_SetNbDataToProcess+0x94>)
 800a1aa:	5c8a      	ldrb	r2, [r1, r2]
 800a1ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1b0:	7b7a      	ldrb	r2, [r7, #13]
 800a1b2:	4908      	ldr	r1, [pc, #32]	@ (800a1d4 <UARTEx_SetNbDataToProcess+0x98>)
 800a1b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1b6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1ba:	b29a      	uxth	r2, r3
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1c2:	bf00      	nop
 800a1c4:	3714      	adds	r7, #20
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1cc:	4770      	bx	lr
 800a1ce:	bf00      	nop
 800a1d0:	0800d224 	.word	0x0800d224
 800a1d4:	0800d22c 	.word	0x0800d22c

0800a1d8 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, const LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b083      	sub	sp, #12
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
 800a1e0:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f043 0202 	orr.w	r2, r3, #2
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	685a      	ldr	r2, [r3, #4]
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	021b      	lsls	r3, r3, #8
 800a1f8:	431a      	orrs	r2, r3
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f023 0202 	bic.w	r2, r3, #2
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	601a      	str	r2, [r3, #0]
}
 800a20a:	bf00      	nop
 800a20c:	370c      	adds	r7, #12
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr

0800a216 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a216:	b084      	sub	sp, #16
 800a218:	b580      	push	{r7, lr}
 800a21a:	b084      	sub	sp, #16
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	f107 001c 	add.w	r0, r7, #28
 800a224:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	68db      	ldr	r3, [r3, #12]
 800a22c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f000 fa6d 	bl	800a714 <USB_CoreReset>
 800a23a:	4603      	mov	r3, r0
 800a23c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800a23e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a242:	2b00      	cmp	r3, #0
 800a244:	d106      	bne.n	800a254 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a24a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	639a      	str	r2, [r3, #56]	@ 0x38
 800a252:	e005      	b.n	800a260 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a258:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800a260:	7bfb      	ldrb	r3, [r7, #15]
}
 800a262:	4618      	mov	r0, r3
 800a264:	3710      	adds	r7, #16
 800a266:	46bd      	mov	sp, r7
 800a268:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a26c:	b004      	add	sp, #16
 800a26e:	4770      	bx	lr

0800a270 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a270:	b480      	push	{r7}
 800a272:	b083      	sub	sp, #12
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	689b      	ldr	r3, [r3, #8]
 800a27c:	f023 0201 	bic.w	r2, r3, #1
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a284:	2300      	movs	r3, #0
}
 800a286:	4618      	mov	r0, r3
 800a288:	370c      	adds	r7, #12
 800a28a:	46bd      	mov	sp, r7
 800a28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a290:	4770      	bx	lr

0800a292 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a292:	b580      	push	{r7, lr}
 800a294:	b084      	sub	sp, #16
 800a296:	af00      	add	r7, sp, #0
 800a298:	6078      	str	r0, [r7, #4]
 800a29a:	460b      	mov	r3, r1
 800a29c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	68db      	ldr	r3, [r3, #12]
 800a2a6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a2ae:	78fb      	ldrb	r3, [r7, #3]
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d115      	bne.n	800a2e0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	68db      	ldr	r3, [r3, #12]
 800a2b8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a2c0:	200a      	movs	r0, #10
 800a2c2:	f7f8 fb6b 	bl	800299c <HAL_Delay>
      ms += 10U;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	330a      	adds	r3, #10
 800a2ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f000 fa13 	bl	800a6f8 <USB_GetMode>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	2b01      	cmp	r3, #1
 800a2d6:	d01e      	beq.n	800a316 <USB_SetCurrentMode+0x84>
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	2bc7      	cmp	r3, #199	@ 0xc7
 800a2dc:	d9f0      	bls.n	800a2c0 <USB_SetCurrentMode+0x2e>
 800a2de:	e01a      	b.n	800a316 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a2e0:	78fb      	ldrb	r3, [r7, #3]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d115      	bne.n	800a312 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	68db      	ldr	r3, [r3, #12]
 800a2ea:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a2f2:	200a      	movs	r0, #10
 800a2f4:	f7f8 fb52 	bl	800299c <HAL_Delay>
      ms += 10U;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	330a      	adds	r3, #10
 800a2fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f000 f9fa 	bl	800a6f8 <USB_GetMode>
 800a304:	4603      	mov	r3, r0
 800a306:	2b00      	cmp	r3, #0
 800a308:	d005      	beq.n	800a316 <USB_SetCurrentMode+0x84>
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2bc7      	cmp	r3, #199	@ 0xc7
 800a30e:	d9f0      	bls.n	800a2f2 <USB_SetCurrentMode+0x60>
 800a310:	e001      	b.n	800a316 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a312:	2301      	movs	r3, #1
 800a314:	e005      	b.n	800a322 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	2bc8      	cmp	r3, #200	@ 0xc8
 800a31a:	d101      	bne.n	800a320 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a31c:	2301      	movs	r3, #1
 800a31e:	e000      	b.n	800a322 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a320:	2300      	movs	r3, #0
}
 800a322:	4618      	mov	r0, r3
 800a324:	3710      	adds	r7, #16
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
	...

0800a32c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a32c:	b084      	sub	sp, #16
 800a32e:	b580      	push	{r7, lr}
 800a330:	b086      	sub	sp, #24
 800a332:	af00      	add	r7, sp, #0
 800a334:	6078      	str	r0, [r7, #4]
 800a336:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a33a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a33e:	2300      	movs	r3, #0
 800a340:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a346:	2300      	movs	r3, #0
 800a348:	613b      	str	r3, [r7, #16]
 800a34a:	e009      	b.n	800a360 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a34c:	687a      	ldr	r2, [r7, #4]
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	3340      	adds	r3, #64	@ 0x40
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	4413      	add	r3, r2
 800a356:	2200      	movs	r2, #0
 800a358:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	3301      	adds	r3, #1
 800a35e:	613b      	str	r3, [r7, #16]
 800a360:	693b      	ldr	r3, [r7, #16]
 800a362:	2b0e      	cmp	r3, #14
 800a364:	d9f2      	bls.n	800a34c <USB_DevInit+0x20>
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a366:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d11c      	bne.n	800a3a8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	68fa      	ldr	r2, [r7, #12]
 800a378:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a37c:	f043 0302 	orr.w	r3, r3, #2
 800a380:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a386:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
#else
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	601a      	str	r2, [r3, #0]
 800a3a6:	e005      	b.n	800a3b4 <USB_DevInit+0x88>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3ac:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a3ba:	461a      	mov	r2, r3
 800a3bc:	2300      	movs	r3, #0
 800a3be:	6013      	str	r3, [r2, #0]
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a3c0:	2103      	movs	r1, #3
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f000 f95e 	bl	800a684 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a3c8:	2110      	movs	r1, #16
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f000 f8fa 	bl	800a5c4 <USB_FlushTxFifo>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d001      	beq.n	800a3da <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a3da:	6878      	ldr	r0, [r7, #4]
 800a3dc:	f000 f924 	bl	800a628 <USB_FlushRxFifo>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d001      	beq.n	800a3ea <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3fc:	461a      	mov	r2, r3
 800a3fe:	2300      	movs	r3, #0
 800a400:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a408:	461a      	mov	r2, r3
 800a40a:	2300      	movs	r3, #0
 800a40c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a40e:	2300      	movs	r3, #0
 800a410:	613b      	str	r3, [r7, #16]
 800a412:	e043      	b.n	800a49c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	015a      	lsls	r2, r3, #5
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	4413      	add	r3, r2
 800a41c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a426:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a42a:	d118      	bne.n	800a45e <USB_DevInit+0x132>
    {
      if (i == 0U)
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d10a      	bne.n	800a448 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	015a      	lsls	r2, r3, #5
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	4413      	add	r3, r2
 800a43a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a43e:	461a      	mov	r2, r3
 800a440:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a444:	6013      	str	r3, [r2, #0]
 800a446:	e013      	b.n	800a470 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a448:	693b      	ldr	r3, [r7, #16]
 800a44a:	015a      	lsls	r2, r3, #5
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	4413      	add	r3, r2
 800a450:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a454:	461a      	mov	r2, r3
 800a456:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a45a:	6013      	str	r3, [r2, #0]
 800a45c:	e008      	b.n	800a470 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a45e:	693b      	ldr	r3, [r7, #16]
 800a460:	015a      	lsls	r2, r3, #5
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	4413      	add	r3, r2
 800a466:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a46a:	461a      	mov	r2, r3
 800a46c:	2300      	movs	r3, #0
 800a46e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	015a      	lsls	r2, r3, #5
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	4413      	add	r3, r2
 800a478:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a47c:	461a      	mov	r2, r3
 800a47e:	2300      	movs	r3, #0
 800a480:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a482:	693b      	ldr	r3, [r7, #16]
 800a484:	015a      	lsls	r2, r3, #5
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	4413      	add	r3, r2
 800a48a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a48e:	461a      	mov	r2, r3
 800a490:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a494:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	3301      	adds	r3, #1
 800a49a:	613b      	str	r3, [r7, #16]
 800a49c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d3b5      	bcc.n	800a414 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	613b      	str	r3, [r7, #16]
 800a4ac:	e043      	b.n	800a536 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	015a      	lsls	r2, r3, #5
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	4413      	add	r3, r2
 800a4b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4c4:	d118      	bne.n	800a4f8 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800a4c6:	693b      	ldr	r3, [r7, #16]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d10a      	bne.n	800a4e2 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	015a      	lsls	r2, r3, #5
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	4413      	add	r3, r2
 800a4d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4d8:	461a      	mov	r2, r3
 800a4da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a4de:	6013      	str	r3, [r2, #0]
 800a4e0:	e013      	b.n	800a50a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a4e2:	693b      	ldr	r3, [r7, #16]
 800a4e4:	015a      	lsls	r2, r3, #5
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	4413      	add	r3, r2
 800a4ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4ee:	461a      	mov	r2, r3
 800a4f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a4f4:	6013      	str	r3, [r2, #0]
 800a4f6:	e008      	b.n	800a50a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	015a      	lsls	r2, r3, #5
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	4413      	add	r3, r2
 800a500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a504:	461a      	mov	r2, r3
 800a506:	2300      	movs	r3, #0
 800a508:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	015a      	lsls	r2, r3, #5
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	4413      	add	r3, r2
 800a512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a516:	461a      	mov	r2, r3
 800a518:	2300      	movs	r3, #0
 800a51a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	015a      	lsls	r2, r3, #5
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	4413      	add	r3, r2
 800a524:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a528:	461a      	mov	r2, r3
 800a52a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a52e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	3301      	adds	r3, #1
 800a534:	613b      	str	r3, [r7, #16]
 800a536:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a53a:	461a      	mov	r2, r3
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	4293      	cmp	r3, r2
 800a540:	d3b5      	bcc.n	800a4ae <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a548:	691b      	ldr	r3, [r3, #16]
 800a54a:	68fa      	ldr	r2, [r7, #12]
 800a54c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a550:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a554:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2200      	movs	r2, #0
 800a55a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a562:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a564:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d105      	bne.n	800a578 <USB_DevInit+0x24c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	699b      	ldr	r3, [r3, #24]
 800a570:	f043 0210 	orr.w	r2, r3, #16
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	699a      	ldr	r2, [r3, #24]
 800a57c:	4b10      	ldr	r3, [pc, #64]	@ (800a5c0 <USB_DevInit+0x294>)
 800a57e:	4313      	orrs	r3, r2
 800a580:	687a      	ldr	r2, [r7, #4]
 800a582:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a584:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d005      	beq.n	800a598 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	699b      	ldr	r3, [r3, #24]
 800a590:	f043 0208 	orr.w	r2, r3, #8
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a598:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	d107      	bne.n	800a5b0 <USB_DevInit+0x284>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	699b      	ldr	r3, [r3, #24]
 800a5a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a5a8:	f043 0304 	orr.w	r3, r3, #4
 800a5ac:	687a      	ldr	r2, [r7, #4]
 800a5ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a5b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3718      	adds	r7, #24
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5bc:	b004      	add	sp, #16
 800a5be:	4770      	bx	lr
 800a5c0:	803c3800 	.word	0x803c3800

0800a5c4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b085      	sub	sp, #20
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
 800a5cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	3301      	adds	r3, #1
 800a5d6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5de:	d901      	bls.n	800a5e4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a5e0:	2303      	movs	r3, #3
 800a5e2:	e01b      	b.n	800a61c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	691b      	ldr	r3, [r3, #16]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	daf2      	bge.n	800a5d2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	019b      	lsls	r3, r3, #6
 800a5f4:	f043 0220 	orr.w	r2, r3, #32
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	3301      	adds	r3, #1
 800a600:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a608:	d901      	bls.n	800a60e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a60a:	2303      	movs	r3, #3
 800a60c:	e006      	b.n	800a61c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	691b      	ldr	r3, [r3, #16]
 800a612:	f003 0320 	and.w	r3, r3, #32
 800a616:	2b20      	cmp	r3, #32
 800a618:	d0f0      	beq.n	800a5fc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a61a:	2300      	movs	r3, #0
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	3714      	adds	r7, #20
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr

0800a628 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a628:	b480      	push	{r7}
 800a62a:	b085      	sub	sp, #20
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a630:	2300      	movs	r3, #0
 800a632:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	3301      	adds	r3, #1
 800a638:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a640:	d901      	bls.n	800a646 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a642:	2303      	movs	r3, #3
 800a644:	e018      	b.n	800a678 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	691b      	ldr	r3, [r3, #16]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	daf2      	bge.n	800a634 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a64e:	2300      	movs	r3, #0
 800a650:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2210      	movs	r2, #16
 800a656:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	3301      	adds	r3, #1
 800a65c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a664:	d901      	bls.n	800a66a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a666:	2303      	movs	r3, #3
 800a668:	e006      	b.n	800a678 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	691b      	ldr	r3, [r3, #16]
 800a66e:	f003 0310 	and.w	r3, r3, #16
 800a672:	2b10      	cmp	r3, #16
 800a674:	d0f0      	beq.n	800a658 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a676:	2300      	movs	r3, #0
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3714      	adds	r7, #20
 800a67c:	46bd      	mov	sp, r7
 800a67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a682:	4770      	bx	lr

0800a684 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a684:	b480      	push	{r7}
 800a686:	b085      	sub	sp, #20
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
 800a68c:	460b      	mov	r3, r1
 800a68e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a69a:	681a      	ldr	r2, [r3, #0]
 800a69c:	78fb      	ldrb	r3, [r7, #3]
 800a69e:	68f9      	ldr	r1, [r7, #12]
 800a6a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6a4:	4313      	orrs	r3, r2
 800a6a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a6a8:	2300      	movs	r3, #0
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3714      	adds	r7, #20
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b4:	4770      	bx	lr

0800a6b6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6b6:	b480      	push	{r7}
 800a6b8:	b085      	sub	sp, #20
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	68fa      	ldr	r2, [r7, #12]
 800a6cc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a6d0:	f023 0303 	bic.w	r3, r3, #3
 800a6d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6dc:	685b      	ldr	r3, [r3, #4]
 800a6de:	68fa      	ldr	r2, [r7, #12]
 800a6e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6e4:	f043 0302 	orr.w	r3, r3, #2
 800a6e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a6ea:	2300      	movs	r3, #0
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3714      	adds	r7, #20
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f6:	4770      	bx	lr

0800a6f8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b083      	sub	sp, #12
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	695b      	ldr	r3, [r3, #20]
 800a704:	f003 0301 	and.w	r3, r3, #1
}
 800a708:	4618      	mov	r0, r3
 800a70a:	370c      	adds	r7, #12
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr

0800a714 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a714:	b480      	push	{r7}
 800a716:	b085      	sub	sp, #20
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a71c:	2300      	movs	r3, #0
 800a71e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	3301      	adds	r3, #1
 800a724:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a72c:	d901      	bls.n	800a732 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a72e:	2303      	movs	r3, #3
 800a730:	e022      	b.n	800a778 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	691b      	ldr	r3, [r3, #16]
 800a736:	2b00      	cmp	r3, #0
 800a738:	daf2      	bge.n	800a720 <USB_CoreReset+0xc>

  count = 10U;
 800a73a:	230a      	movs	r3, #10
 800a73c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a73e:	e002      	b.n	800a746 <USB_CoreReset+0x32>
  {
    count--;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	3b01      	subs	r3, #1
 800a744:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d1f9      	bne.n	800a740 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	691b      	ldr	r3, [r3, #16]
 800a750:	f043 0201 	orr.w	r2, r3, #1
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	3301      	adds	r3, #1
 800a75c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a764:	d901      	bls.n	800a76a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a766:	2303      	movs	r3, #3
 800a768:	e006      	b.n	800a778 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	691b      	ldr	r3, [r3, #16]
 800a76e:	f003 0301 	and.w	r3, r3, #1
 800a772:	2b01      	cmp	r3, #1
 800a774:	d0f0      	beq.n	800a758 <USB_CoreReset+0x44>

  return HAL_OK;
 800a776:	2300      	movs	r3, #0
}
 800a778:	4618      	mov	r0, r3
 800a77a:	3714      	adds	r7, #20
 800a77c:	46bd      	mov	sp, r7
 800a77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a782:	4770      	bx	lr

0800a784 <__cvt>:
 800a784:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a788:	ec57 6b10 	vmov	r6, r7, d0
 800a78c:	2f00      	cmp	r7, #0
 800a78e:	460c      	mov	r4, r1
 800a790:	4619      	mov	r1, r3
 800a792:	463b      	mov	r3, r7
 800a794:	bfb4      	ite	lt
 800a796:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a79a:	2300      	movge	r3, #0
 800a79c:	4691      	mov	r9, r2
 800a79e:	bfbf      	itttt	lt
 800a7a0:	4632      	movlt	r2, r6
 800a7a2:	461f      	movlt	r7, r3
 800a7a4:	232d      	movlt	r3, #45	@ 0x2d
 800a7a6:	4616      	movlt	r6, r2
 800a7a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a7ac:	700b      	strb	r3, [r1, #0]
 800a7ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7b0:	f023 0820 	bic.w	r8, r3, #32
 800a7b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a7b8:	d005      	beq.n	800a7c6 <__cvt+0x42>
 800a7ba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a7be:	d100      	bne.n	800a7c2 <__cvt+0x3e>
 800a7c0:	3401      	adds	r4, #1
 800a7c2:	2102      	movs	r1, #2
 800a7c4:	e000      	b.n	800a7c8 <__cvt+0x44>
 800a7c6:	2103      	movs	r1, #3
 800a7c8:	ab03      	add	r3, sp, #12
 800a7ca:	4622      	mov	r2, r4
 800a7cc:	9301      	str	r3, [sp, #4]
 800a7ce:	ab02      	add	r3, sp, #8
 800a7d0:	ec47 6b10 	vmov	d0, r6, r7
 800a7d4:	9300      	str	r3, [sp, #0]
 800a7d6:	4653      	mov	r3, sl
 800a7d8:	f000 fe5e 	bl	800b498 <_dtoa_r>
 800a7dc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a7e0:	4605      	mov	r5, r0
 800a7e2:	d119      	bne.n	800a818 <__cvt+0x94>
 800a7e4:	f019 0f01 	tst.w	r9, #1
 800a7e8:	d00e      	beq.n	800a808 <__cvt+0x84>
 800a7ea:	eb00 0904 	add.w	r9, r0, r4
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	4630      	mov	r0, r6
 800a7f4:	4639      	mov	r1, r7
 800a7f6:	f7f6 f96b 	bl	8000ad0 <__aeabi_dcmpeq>
 800a7fa:	b108      	cbz	r0, 800a800 <__cvt+0x7c>
 800a7fc:	f8cd 900c 	str.w	r9, [sp, #12]
 800a800:	2230      	movs	r2, #48	@ 0x30
 800a802:	9b03      	ldr	r3, [sp, #12]
 800a804:	454b      	cmp	r3, r9
 800a806:	d31e      	bcc.n	800a846 <__cvt+0xc2>
 800a808:	9b03      	ldr	r3, [sp, #12]
 800a80a:	4628      	mov	r0, r5
 800a80c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a80e:	1b5b      	subs	r3, r3, r5
 800a810:	6013      	str	r3, [r2, #0]
 800a812:	b004      	add	sp, #16
 800a814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a818:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a81c:	eb00 0904 	add.w	r9, r0, r4
 800a820:	d1e5      	bne.n	800a7ee <__cvt+0x6a>
 800a822:	7803      	ldrb	r3, [r0, #0]
 800a824:	2b30      	cmp	r3, #48	@ 0x30
 800a826:	d10a      	bne.n	800a83e <__cvt+0xba>
 800a828:	2200      	movs	r2, #0
 800a82a:	2300      	movs	r3, #0
 800a82c:	4630      	mov	r0, r6
 800a82e:	4639      	mov	r1, r7
 800a830:	f7f6 f94e 	bl	8000ad0 <__aeabi_dcmpeq>
 800a834:	b918      	cbnz	r0, 800a83e <__cvt+0xba>
 800a836:	f1c4 0401 	rsb	r4, r4, #1
 800a83a:	f8ca 4000 	str.w	r4, [sl]
 800a83e:	f8da 3000 	ldr.w	r3, [sl]
 800a842:	4499      	add	r9, r3
 800a844:	e7d3      	b.n	800a7ee <__cvt+0x6a>
 800a846:	1c59      	adds	r1, r3, #1
 800a848:	9103      	str	r1, [sp, #12]
 800a84a:	701a      	strb	r2, [r3, #0]
 800a84c:	e7d9      	b.n	800a802 <__cvt+0x7e>

0800a84e <__exponent>:
 800a84e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a850:	2900      	cmp	r1, #0
 800a852:	7002      	strb	r2, [r0, #0]
 800a854:	bfba      	itte	lt
 800a856:	4249      	neglt	r1, r1
 800a858:	232d      	movlt	r3, #45	@ 0x2d
 800a85a:	232b      	movge	r3, #43	@ 0x2b
 800a85c:	2909      	cmp	r1, #9
 800a85e:	7043      	strb	r3, [r0, #1]
 800a860:	dd28      	ble.n	800a8b4 <__exponent+0x66>
 800a862:	f10d 0307 	add.w	r3, sp, #7
 800a866:	270a      	movs	r7, #10
 800a868:	461d      	mov	r5, r3
 800a86a:	461a      	mov	r2, r3
 800a86c:	3b01      	subs	r3, #1
 800a86e:	fbb1 f6f7 	udiv	r6, r1, r7
 800a872:	fb07 1416 	mls	r4, r7, r6, r1
 800a876:	3430      	adds	r4, #48	@ 0x30
 800a878:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a87c:	460c      	mov	r4, r1
 800a87e:	4631      	mov	r1, r6
 800a880:	2c63      	cmp	r4, #99	@ 0x63
 800a882:	dcf2      	bgt.n	800a86a <__exponent+0x1c>
 800a884:	3130      	adds	r1, #48	@ 0x30
 800a886:	1e94      	subs	r4, r2, #2
 800a888:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a88c:	1c41      	adds	r1, r0, #1
 800a88e:	4623      	mov	r3, r4
 800a890:	42ab      	cmp	r3, r5
 800a892:	d30a      	bcc.n	800a8aa <__exponent+0x5c>
 800a894:	f10d 0309 	add.w	r3, sp, #9
 800a898:	1a9b      	subs	r3, r3, r2
 800a89a:	42ac      	cmp	r4, r5
 800a89c:	bf88      	it	hi
 800a89e:	2300      	movhi	r3, #0
 800a8a0:	3302      	adds	r3, #2
 800a8a2:	4403      	add	r3, r0
 800a8a4:	1a18      	subs	r0, r3, r0
 800a8a6:	b003      	add	sp, #12
 800a8a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8aa:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a8ae:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a8b2:	e7ed      	b.n	800a890 <__exponent+0x42>
 800a8b4:	2330      	movs	r3, #48	@ 0x30
 800a8b6:	3130      	adds	r1, #48	@ 0x30
 800a8b8:	7083      	strb	r3, [r0, #2]
 800a8ba:	1d03      	adds	r3, r0, #4
 800a8bc:	70c1      	strb	r1, [r0, #3]
 800a8be:	e7f1      	b.n	800a8a4 <__exponent+0x56>

0800a8c0 <_printf_float>:
 800a8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8c4:	b08d      	sub	sp, #52	@ 0x34
 800a8c6:	460c      	mov	r4, r1
 800a8c8:	4616      	mov	r6, r2
 800a8ca:	461f      	mov	r7, r3
 800a8cc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a8d0:	4605      	mov	r5, r0
 800a8d2:	f000 fccf 	bl	800b274 <_localeconv_r>
 800a8d6:	6803      	ldr	r3, [r0, #0]
 800a8d8:	4618      	mov	r0, r3
 800a8da:	9304      	str	r3, [sp, #16]
 800a8dc:	f7f5 fccc 	bl	8000278 <strlen>
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	9005      	str	r0, [sp, #20]
 800a8e4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8e6:	f8d8 3000 	ldr.w	r3, [r8]
 800a8ea:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a8ee:	3307      	adds	r3, #7
 800a8f0:	f8d4 b000 	ldr.w	fp, [r4]
 800a8f4:	f023 0307 	bic.w	r3, r3, #7
 800a8f8:	f103 0208 	add.w	r2, r3, #8
 800a8fc:	f8c8 2000 	str.w	r2, [r8]
 800a900:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a904:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a908:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a90c:	f8cd 8018 	str.w	r8, [sp, #24]
 800a910:	9307      	str	r3, [sp, #28]
 800a912:	4b9d      	ldr	r3, [pc, #628]	@ (800ab88 <_printf_float+0x2c8>)
 800a914:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a918:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a91c:	f7f6 f90a 	bl	8000b34 <__aeabi_dcmpun>
 800a920:	bb70      	cbnz	r0, 800a980 <_printf_float+0xc0>
 800a922:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a926:	4b98      	ldr	r3, [pc, #608]	@ (800ab88 <_printf_float+0x2c8>)
 800a928:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a92c:	f7f6 f8e4 	bl	8000af8 <__aeabi_dcmple>
 800a930:	bb30      	cbnz	r0, 800a980 <_printf_float+0xc0>
 800a932:	2200      	movs	r2, #0
 800a934:	2300      	movs	r3, #0
 800a936:	4640      	mov	r0, r8
 800a938:	4649      	mov	r1, r9
 800a93a:	f7f6 f8d3 	bl	8000ae4 <__aeabi_dcmplt>
 800a93e:	b110      	cbz	r0, 800a946 <_printf_float+0x86>
 800a940:	232d      	movs	r3, #45	@ 0x2d
 800a942:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a946:	4a91      	ldr	r2, [pc, #580]	@ (800ab8c <_printf_float+0x2cc>)
 800a948:	4b91      	ldr	r3, [pc, #580]	@ (800ab90 <_printf_float+0x2d0>)
 800a94a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a94e:	bf8c      	ite	hi
 800a950:	4690      	movhi	r8, r2
 800a952:	4698      	movls	r8, r3
 800a954:	2303      	movs	r3, #3
 800a956:	f04f 0900 	mov.w	r9, #0
 800a95a:	6123      	str	r3, [r4, #16]
 800a95c:	f02b 0304 	bic.w	r3, fp, #4
 800a960:	6023      	str	r3, [r4, #0]
 800a962:	4633      	mov	r3, r6
 800a964:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a966:	4621      	mov	r1, r4
 800a968:	4628      	mov	r0, r5
 800a96a:	9700      	str	r7, [sp, #0]
 800a96c:	f000 f9d2 	bl	800ad14 <_printf_common>
 800a970:	3001      	adds	r0, #1
 800a972:	f040 808d 	bne.w	800aa90 <_printf_float+0x1d0>
 800a976:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a97a:	b00d      	add	sp, #52	@ 0x34
 800a97c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a980:	4642      	mov	r2, r8
 800a982:	464b      	mov	r3, r9
 800a984:	4640      	mov	r0, r8
 800a986:	4649      	mov	r1, r9
 800a988:	f7f6 f8d4 	bl	8000b34 <__aeabi_dcmpun>
 800a98c:	b140      	cbz	r0, 800a9a0 <_printf_float+0xe0>
 800a98e:	464b      	mov	r3, r9
 800a990:	4a80      	ldr	r2, [pc, #512]	@ (800ab94 <_printf_float+0x2d4>)
 800a992:	2b00      	cmp	r3, #0
 800a994:	bfbc      	itt	lt
 800a996:	232d      	movlt	r3, #45	@ 0x2d
 800a998:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a99c:	4b7e      	ldr	r3, [pc, #504]	@ (800ab98 <_printf_float+0x2d8>)
 800a99e:	e7d4      	b.n	800a94a <_printf_float+0x8a>
 800a9a0:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a9a4:	6863      	ldr	r3, [r4, #4]
 800a9a6:	9206      	str	r2, [sp, #24]
 800a9a8:	1c5a      	adds	r2, r3, #1
 800a9aa:	d13b      	bne.n	800aa24 <_printf_float+0x164>
 800a9ac:	2306      	movs	r3, #6
 800a9ae:	6063      	str	r3, [r4, #4]
 800a9b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	4628      	mov	r0, r5
 800a9b8:	6022      	str	r2, [r4, #0]
 800a9ba:	9303      	str	r3, [sp, #12]
 800a9bc:	ab0a      	add	r3, sp, #40	@ 0x28
 800a9be:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a9c2:	ab09      	add	r3, sp, #36	@ 0x24
 800a9c4:	ec49 8b10 	vmov	d0, r8, r9
 800a9c8:	9300      	str	r3, [sp, #0]
 800a9ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a9ce:	6861      	ldr	r1, [r4, #4]
 800a9d0:	f7ff fed8 	bl	800a784 <__cvt>
 800a9d4:	9b06      	ldr	r3, [sp, #24]
 800a9d6:	4680      	mov	r8, r0
 800a9d8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a9da:	2b47      	cmp	r3, #71	@ 0x47
 800a9dc:	d129      	bne.n	800aa32 <_printf_float+0x172>
 800a9de:	1cc8      	adds	r0, r1, #3
 800a9e0:	db02      	blt.n	800a9e8 <_printf_float+0x128>
 800a9e2:	6863      	ldr	r3, [r4, #4]
 800a9e4:	4299      	cmp	r1, r3
 800a9e6:	dd41      	ble.n	800aa6c <_printf_float+0x1ac>
 800a9e8:	f1aa 0a02 	sub.w	sl, sl, #2
 800a9ec:	fa5f fa8a 	uxtb.w	sl, sl
 800a9f0:	3901      	subs	r1, #1
 800a9f2:	4652      	mov	r2, sl
 800a9f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a9f8:	9109      	str	r1, [sp, #36]	@ 0x24
 800a9fa:	f7ff ff28 	bl	800a84e <__exponent>
 800a9fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aa00:	4681      	mov	r9, r0
 800aa02:	1813      	adds	r3, r2, r0
 800aa04:	2a01      	cmp	r2, #1
 800aa06:	6123      	str	r3, [r4, #16]
 800aa08:	dc02      	bgt.n	800aa10 <_printf_float+0x150>
 800aa0a:	6822      	ldr	r2, [r4, #0]
 800aa0c:	07d2      	lsls	r2, r2, #31
 800aa0e:	d501      	bpl.n	800aa14 <_printf_float+0x154>
 800aa10:	3301      	adds	r3, #1
 800aa12:	6123      	str	r3, [r4, #16]
 800aa14:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d0a2      	beq.n	800a962 <_printf_float+0xa2>
 800aa1c:	232d      	movs	r3, #45	@ 0x2d
 800aa1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa22:	e79e      	b.n	800a962 <_printf_float+0xa2>
 800aa24:	9a06      	ldr	r2, [sp, #24]
 800aa26:	2a47      	cmp	r2, #71	@ 0x47
 800aa28:	d1c2      	bne.n	800a9b0 <_printf_float+0xf0>
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d1c0      	bne.n	800a9b0 <_printf_float+0xf0>
 800aa2e:	2301      	movs	r3, #1
 800aa30:	e7bd      	b.n	800a9ae <_printf_float+0xee>
 800aa32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aa36:	d9db      	bls.n	800a9f0 <_printf_float+0x130>
 800aa38:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800aa3c:	d118      	bne.n	800aa70 <_printf_float+0x1b0>
 800aa3e:	2900      	cmp	r1, #0
 800aa40:	6863      	ldr	r3, [r4, #4]
 800aa42:	dd0b      	ble.n	800aa5c <_printf_float+0x19c>
 800aa44:	6121      	str	r1, [r4, #16]
 800aa46:	b913      	cbnz	r3, 800aa4e <_printf_float+0x18e>
 800aa48:	6822      	ldr	r2, [r4, #0]
 800aa4a:	07d0      	lsls	r0, r2, #31
 800aa4c:	d502      	bpl.n	800aa54 <_printf_float+0x194>
 800aa4e:	3301      	adds	r3, #1
 800aa50:	440b      	add	r3, r1
 800aa52:	6123      	str	r3, [r4, #16]
 800aa54:	f04f 0900 	mov.w	r9, #0
 800aa58:	65a1      	str	r1, [r4, #88]	@ 0x58
 800aa5a:	e7db      	b.n	800aa14 <_printf_float+0x154>
 800aa5c:	b913      	cbnz	r3, 800aa64 <_printf_float+0x1a4>
 800aa5e:	6822      	ldr	r2, [r4, #0]
 800aa60:	07d2      	lsls	r2, r2, #31
 800aa62:	d501      	bpl.n	800aa68 <_printf_float+0x1a8>
 800aa64:	3302      	adds	r3, #2
 800aa66:	e7f4      	b.n	800aa52 <_printf_float+0x192>
 800aa68:	2301      	movs	r3, #1
 800aa6a:	e7f2      	b.n	800aa52 <_printf_float+0x192>
 800aa6c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800aa70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa72:	4299      	cmp	r1, r3
 800aa74:	db05      	blt.n	800aa82 <_printf_float+0x1c2>
 800aa76:	6823      	ldr	r3, [r4, #0]
 800aa78:	6121      	str	r1, [r4, #16]
 800aa7a:	07d8      	lsls	r0, r3, #31
 800aa7c:	d5ea      	bpl.n	800aa54 <_printf_float+0x194>
 800aa7e:	1c4b      	adds	r3, r1, #1
 800aa80:	e7e7      	b.n	800aa52 <_printf_float+0x192>
 800aa82:	2900      	cmp	r1, #0
 800aa84:	bfd4      	ite	le
 800aa86:	f1c1 0202 	rsble	r2, r1, #2
 800aa8a:	2201      	movgt	r2, #1
 800aa8c:	4413      	add	r3, r2
 800aa8e:	e7e0      	b.n	800aa52 <_printf_float+0x192>
 800aa90:	6823      	ldr	r3, [r4, #0]
 800aa92:	055a      	lsls	r2, r3, #21
 800aa94:	d407      	bmi.n	800aaa6 <_printf_float+0x1e6>
 800aa96:	6923      	ldr	r3, [r4, #16]
 800aa98:	4642      	mov	r2, r8
 800aa9a:	4631      	mov	r1, r6
 800aa9c:	4628      	mov	r0, r5
 800aa9e:	47b8      	blx	r7
 800aaa0:	3001      	adds	r0, #1
 800aaa2:	d12b      	bne.n	800aafc <_printf_float+0x23c>
 800aaa4:	e767      	b.n	800a976 <_printf_float+0xb6>
 800aaa6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aaaa:	f240 80dd 	bls.w	800ac68 <_printf_float+0x3a8>
 800aaae:	2200      	movs	r2, #0
 800aab0:	2300      	movs	r3, #0
 800aab2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aab6:	f7f6 f80b 	bl	8000ad0 <__aeabi_dcmpeq>
 800aaba:	2800      	cmp	r0, #0
 800aabc:	d033      	beq.n	800ab26 <_printf_float+0x266>
 800aabe:	2301      	movs	r3, #1
 800aac0:	4a36      	ldr	r2, [pc, #216]	@ (800ab9c <_printf_float+0x2dc>)
 800aac2:	4631      	mov	r1, r6
 800aac4:	4628      	mov	r0, r5
 800aac6:	47b8      	blx	r7
 800aac8:	3001      	adds	r0, #1
 800aaca:	f43f af54 	beq.w	800a976 <_printf_float+0xb6>
 800aace:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800aad2:	4543      	cmp	r3, r8
 800aad4:	db02      	blt.n	800aadc <_printf_float+0x21c>
 800aad6:	6823      	ldr	r3, [r4, #0]
 800aad8:	07d8      	lsls	r0, r3, #31
 800aada:	d50f      	bpl.n	800aafc <_printf_float+0x23c>
 800aadc:	4631      	mov	r1, r6
 800aade:	4628      	mov	r0, r5
 800aae0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aae4:	47b8      	blx	r7
 800aae6:	3001      	adds	r0, #1
 800aae8:	f43f af45 	beq.w	800a976 <_printf_float+0xb6>
 800aaec:	f04f 0900 	mov.w	r9, #0
 800aaf0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800aaf4:	f104 0a1a 	add.w	sl, r4, #26
 800aaf8:	45c8      	cmp	r8, r9
 800aafa:	dc09      	bgt.n	800ab10 <_printf_float+0x250>
 800aafc:	6823      	ldr	r3, [r4, #0]
 800aafe:	079b      	lsls	r3, r3, #30
 800ab00:	f100 8103 	bmi.w	800ad0a <_printf_float+0x44a>
 800ab04:	68e0      	ldr	r0, [r4, #12]
 800ab06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab08:	4298      	cmp	r0, r3
 800ab0a:	bfb8      	it	lt
 800ab0c:	4618      	movlt	r0, r3
 800ab0e:	e734      	b.n	800a97a <_printf_float+0xba>
 800ab10:	2301      	movs	r3, #1
 800ab12:	4652      	mov	r2, sl
 800ab14:	4631      	mov	r1, r6
 800ab16:	4628      	mov	r0, r5
 800ab18:	47b8      	blx	r7
 800ab1a:	3001      	adds	r0, #1
 800ab1c:	f43f af2b 	beq.w	800a976 <_printf_float+0xb6>
 800ab20:	f109 0901 	add.w	r9, r9, #1
 800ab24:	e7e8      	b.n	800aaf8 <_printf_float+0x238>
 800ab26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	dc39      	bgt.n	800aba0 <_printf_float+0x2e0>
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	4a1b      	ldr	r2, [pc, #108]	@ (800ab9c <_printf_float+0x2dc>)
 800ab30:	4631      	mov	r1, r6
 800ab32:	4628      	mov	r0, r5
 800ab34:	47b8      	blx	r7
 800ab36:	3001      	adds	r0, #1
 800ab38:	f43f af1d 	beq.w	800a976 <_printf_float+0xb6>
 800ab3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ab40:	ea59 0303 	orrs.w	r3, r9, r3
 800ab44:	d102      	bne.n	800ab4c <_printf_float+0x28c>
 800ab46:	6823      	ldr	r3, [r4, #0]
 800ab48:	07d9      	lsls	r1, r3, #31
 800ab4a:	d5d7      	bpl.n	800aafc <_printf_float+0x23c>
 800ab4c:	4631      	mov	r1, r6
 800ab4e:	4628      	mov	r0, r5
 800ab50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab54:	47b8      	blx	r7
 800ab56:	3001      	adds	r0, #1
 800ab58:	f43f af0d 	beq.w	800a976 <_printf_float+0xb6>
 800ab5c:	f04f 0a00 	mov.w	sl, #0
 800ab60:	f104 0b1a 	add.w	fp, r4, #26
 800ab64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab66:	425b      	negs	r3, r3
 800ab68:	4553      	cmp	r3, sl
 800ab6a:	dc01      	bgt.n	800ab70 <_printf_float+0x2b0>
 800ab6c:	464b      	mov	r3, r9
 800ab6e:	e793      	b.n	800aa98 <_printf_float+0x1d8>
 800ab70:	2301      	movs	r3, #1
 800ab72:	465a      	mov	r2, fp
 800ab74:	4631      	mov	r1, r6
 800ab76:	4628      	mov	r0, r5
 800ab78:	47b8      	blx	r7
 800ab7a:	3001      	adds	r0, #1
 800ab7c:	f43f aefb 	beq.w	800a976 <_printf_float+0xb6>
 800ab80:	f10a 0a01 	add.w	sl, sl, #1
 800ab84:	e7ee      	b.n	800ab64 <_printf_float+0x2a4>
 800ab86:	bf00      	nop
 800ab88:	7fefffff 	.word	0x7fefffff
 800ab8c:	0800d238 	.word	0x0800d238
 800ab90:	0800d234 	.word	0x0800d234
 800ab94:	0800d240 	.word	0x0800d240
 800ab98:	0800d23c 	.word	0x0800d23c
 800ab9c:	0800d244 	.word	0x0800d244
 800aba0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aba2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aba6:	4553      	cmp	r3, sl
 800aba8:	bfa8      	it	ge
 800abaa:	4653      	movge	r3, sl
 800abac:	2b00      	cmp	r3, #0
 800abae:	4699      	mov	r9, r3
 800abb0:	dc36      	bgt.n	800ac20 <_printf_float+0x360>
 800abb2:	f04f 0b00 	mov.w	fp, #0
 800abb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800abba:	f104 021a 	add.w	r2, r4, #26
 800abbe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800abc0:	9306      	str	r3, [sp, #24]
 800abc2:	eba3 0309 	sub.w	r3, r3, r9
 800abc6:	455b      	cmp	r3, fp
 800abc8:	dc31      	bgt.n	800ac2e <_printf_float+0x36e>
 800abca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abcc:	459a      	cmp	sl, r3
 800abce:	dc3a      	bgt.n	800ac46 <_printf_float+0x386>
 800abd0:	6823      	ldr	r3, [r4, #0]
 800abd2:	07da      	lsls	r2, r3, #31
 800abd4:	d437      	bmi.n	800ac46 <_printf_float+0x386>
 800abd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abd8:	ebaa 0903 	sub.w	r9, sl, r3
 800abdc:	9b06      	ldr	r3, [sp, #24]
 800abde:	ebaa 0303 	sub.w	r3, sl, r3
 800abe2:	4599      	cmp	r9, r3
 800abe4:	bfa8      	it	ge
 800abe6:	4699      	movge	r9, r3
 800abe8:	f1b9 0f00 	cmp.w	r9, #0
 800abec:	dc33      	bgt.n	800ac56 <_printf_float+0x396>
 800abee:	f04f 0800 	mov.w	r8, #0
 800abf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800abf6:	f104 0b1a 	add.w	fp, r4, #26
 800abfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abfc:	ebaa 0303 	sub.w	r3, sl, r3
 800ac00:	eba3 0309 	sub.w	r3, r3, r9
 800ac04:	4543      	cmp	r3, r8
 800ac06:	f77f af79 	ble.w	800aafc <_printf_float+0x23c>
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	465a      	mov	r2, fp
 800ac0e:	4631      	mov	r1, r6
 800ac10:	4628      	mov	r0, r5
 800ac12:	47b8      	blx	r7
 800ac14:	3001      	adds	r0, #1
 800ac16:	f43f aeae 	beq.w	800a976 <_printf_float+0xb6>
 800ac1a:	f108 0801 	add.w	r8, r8, #1
 800ac1e:	e7ec      	b.n	800abfa <_printf_float+0x33a>
 800ac20:	4642      	mov	r2, r8
 800ac22:	4631      	mov	r1, r6
 800ac24:	4628      	mov	r0, r5
 800ac26:	47b8      	blx	r7
 800ac28:	3001      	adds	r0, #1
 800ac2a:	d1c2      	bne.n	800abb2 <_printf_float+0x2f2>
 800ac2c:	e6a3      	b.n	800a976 <_printf_float+0xb6>
 800ac2e:	2301      	movs	r3, #1
 800ac30:	4631      	mov	r1, r6
 800ac32:	4628      	mov	r0, r5
 800ac34:	9206      	str	r2, [sp, #24]
 800ac36:	47b8      	blx	r7
 800ac38:	3001      	adds	r0, #1
 800ac3a:	f43f ae9c 	beq.w	800a976 <_printf_float+0xb6>
 800ac3e:	f10b 0b01 	add.w	fp, fp, #1
 800ac42:	9a06      	ldr	r2, [sp, #24]
 800ac44:	e7bb      	b.n	800abbe <_printf_float+0x2fe>
 800ac46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac4a:	4631      	mov	r1, r6
 800ac4c:	4628      	mov	r0, r5
 800ac4e:	47b8      	blx	r7
 800ac50:	3001      	adds	r0, #1
 800ac52:	d1c0      	bne.n	800abd6 <_printf_float+0x316>
 800ac54:	e68f      	b.n	800a976 <_printf_float+0xb6>
 800ac56:	9a06      	ldr	r2, [sp, #24]
 800ac58:	464b      	mov	r3, r9
 800ac5a:	4631      	mov	r1, r6
 800ac5c:	4628      	mov	r0, r5
 800ac5e:	4442      	add	r2, r8
 800ac60:	47b8      	blx	r7
 800ac62:	3001      	adds	r0, #1
 800ac64:	d1c3      	bne.n	800abee <_printf_float+0x32e>
 800ac66:	e686      	b.n	800a976 <_printf_float+0xb6>
 800ac68:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ac6c:	f1ba 0f01 	cmp.w	sl, #1
 800ac70:	dc01      	bgt.n	800ac76 <_printf_float+0x3b6>
 800ac72:	07db      	lsls	r3, r3, #31
 800ac74:	d536      	bpl.n	800ace4 <_printf_float+0x424>
 800ac76:	2301      	movs	r3, #1
 800ac78:	4642      	mov	r2, r8
 800ac7a:	4631      	mov	r1, r6
 800ac7c:	4628      	mov	r0, r5
 800ac7e:	47b8      	blx	r7
 800ac80:	3001      	adds	r0, #1
 800ac82:	f43f ae78 	beq.w	800a976 <_printf_float+0xb6>
 800ac86:	4631      	mov	r1, r6
 800ac88:	4628      	mov	r0, r5
 800ac8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac8e:	47b8      	blx	r7
 800ac90:	3001      	adds	r0, #1
 800ac92:	f43f ae70 	beq.w	800a976 <_printf_float+0xb6>
 800ac96:	2200      	movs	r2, #0
 800ac98:	2300      	movs	r3, #0
 800ac9a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800ac9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aca2:	f7f5 ff15 	bl	8000ad0 <__aeabi_dcmpeq>
 800aca6:	b9c0      	cbnz	r0, 800acda <_printf_float+0x41a>
 800aca8:	4653      	mov	r3, sl
 800acaa:	f108 0201 	add.w	r2, r8, #1
 800acae:	4631      	mov	r1, r6
 800acb0:	4628      	mov	r0, r5
 800acb2:	47b8      	blx	r7
 800acb4:	3001      	adds	r0, #1
 800acb6:	d10c      	bne.n	800acd2 <_printf_float+0x412>
 800acb8:	e65d      	b.n	800a976 <_printf_float+0xb6>
 800acba:	2301      	movs	r3, #1
 800acbc:	465a      	mov	r2, fp
 800acbe:	4631      	mov	r1, r6
 800acc0:	4628      	mov	r0, r5
 800acc2:	47b8      	blx	r7
 800acc4:	3001      	adds	r0, #1
 800acc6:	f43f ae56 	beq.w	800a976 <_printf_float+0xb6>
 800acca:	f108 0801 	add.w	r8, r8, #1
 800acce:	45d0      	cmp	r8, sl
 800acd0:	dbf3      	blt.n	800acba <_printf_float+0x3fa>
 800acd2:	464b      	mov	r3, r9
 800acd4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800acd8:	e6df      	b.n	800aa9a <_printf_float+0x1da>
 800acda:	f04f 0800 	mov.w	r8, #0
 800acde:	f104 0b1a 	add.w	fp, r4, #26
 800ace2:	e7f4      	b.n	800acce <_printf_float+0x40e>
 800ace4:	2301      	movs	r3, #1
 800ace6:	4642      	mov	r2, r8
 800ace8:	e7e1      	b.n	800acae <_printf_float+0x3ee>
 800acea:	2301      	movs	r3, #1
 800acec:	464a      	mov	r2, r9
 800acee:	4631      	mov	r1, r6
 800acf0:	4628      	mov	r0, r5
 800acf2:	47b8      	blx	r7
 800acf4:	3001      	adds	r0, #1
 800acf6:	f43f ae3e 	beq.w	800a976 <_printf_float+0xb6>
 800acfa:	f108 0801 	add.w	r8, r8, #1
 800acfe:	68e3      	ldr	r3, [r4, #12]
 800ad00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ad02:	1a5b      	subs	r3, r3, r1
 800ad04:	4543      	cmp	r3, r8
 800ad06:	dcf0      	bgt.n	800acea <_printf_float+0x42a>
 800ad08:	e6fc      	b.n	800ab04 <_printf_float+0x244>
 800ad0a:	f04f 0800 	mov.w	r8, #0
 800ad0e:	f104 0919 	add.w	r9, r4, #25
 800ad12:	e7f4      	b.n	800acfe <_printf_float+0x43e>

0800ad14 <_printf_common>:
 800ad14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad18:	4616      	mov	r6, r2
 800ad1a:	4698      	mov	r8, r3
 800ad1c:	688a      	ldr	r2, [r1, #8]
 800ad1e:	4607      	mov	r7, r0
 800ad20:	690b      	ldr	r3, [r1, #16]
 800ad22:	460c      	mov	r4, r1
 800ad24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	bfb8      	it	lt
 800ad2c:	4613      	movlt	r3, r2
 800ad2e:	6033      	str	r3, [r6, #0]
 800ad30:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad34:	b10a      	cbz	r2, 800ad3a <_printf_common+0x26>
 800ad36:	3301      	adds	r3, #1
 800ad38:	6033      	str	r3, [r6, #0]
 800ad3a:	6823      	ldr	r3, [r4, #0]
 800ad3c:	0699      	lsls	r1, r3, #26
 800ad3e:	bf42      	ittt	mi
 800ad40:	6833      	ldrmi	r3, [r6, #0]
 800ad42:	3302      	addmi	r3, #2
 800ad44:	6033      	strmi	r3, [r6, #0]
 800ad46:	6825      	ldr	r5, [r4, #0]
 800ad48:	f015 0506 	ands.w	r5, r5, #6
 800ad4c:	d106      	bne.n	800ad5c <_printf_common+0x48>
 800ad4e:	f104 0a19 	add.w	sl, r4, #25
 800ad52:	68e3      	ldr	r3, [r4, #12]
 800ad54:	6832      	ldr	r2, [r6, #0]
 800ad56:	1a9b      	subs	r3, r3, r2
 800ad58:	42ab      	cmp	r3, r5
 800ad5a:	dc2b      	bgt.n	800adb4 <_printf_common+0xa0>
 800ad5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad60:	6822      	ldr	r2, [r4, #0]
 800ad62:	3b00      	subs	r3, #0
 800ad64:	bf18      	it	ne
 800ad66:	2301      	movne	r3, #1
 800ad68:	0692      	lsls	r2, r2, #26
 800ad6a:	d430      	bmi.n	800adce <_printf_common+0xba>
 800ad6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad70:	4641      	mov	r1, r8
 800ad72:	4638      	mov	r0, r7
 800ad74:	47c8      	blx	r9
 800ad76:	3001      	adds	r0, #1
 800ad78:	d023      	beq.n	800adc2 <_printf_common+0xae>
 800ad7a:	6823      	ldr	r3, [r4, #0]
 800ad7c:	341a      	adds	r4, #26
 800ad7e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ad82:	f003 0306 	and.w	r3, r3, #6
 800ad86:	2b04      	cmp	r3, #4
 800ad88:	bf0a      	itet	eq
 800ad8a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800ad8e:	2500      	movne	r5, #0
 800ad90:	6833      	ldreq	r3, [r6, #0]
 800ad92:	f04f 0600 	mov.w	r6, #0
 800ad96:	bf08      	it	eq
 800ad98:	1aed      	subeq	r5, r5, r3
 800ad9a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ad9e:	bf08      	it	eq
 800ada0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ada4:	4293      	cmp	r3, r2
 800ada6:	bfc4      	itt	gt
 800ada8:	1a9b      	subgt	r3, r3, r2
 800adaa:	18ed      	addgt	r5, r5, r3
 800adac:	42b5      	cmp	r5, r6
 800adae:	d11a      	bne.n	800ade6 <_printf_common+0xd2>
 800adb0:	2000      	movs	r0, #0
 800adb2:	e008      	b.n	800adc6 <_printf_common+0xb2>
 800adb4:	2301      	movs	r3, #1
 800adb6:	4652      	mov	r2, sl
 800adb8:	4641      	mov	r1, r8
 800adba:	4638      	mov	r0, r7
 800adbc:	47c8      	blx	r9
 800adbe:	3001      	adds	r0, #1
 800adc0:	d103      	bne.n	800adca <_printf_common+0xb6>
 800adc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800adc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adca:	3501      	adds	r5, #1
 800adcc:	e7c1      	b.n	800ad52 <_printf_common+0x3e>
 800adce:	18e1      	adds	r1, r4, r3
 800add0:	1c5a      	adds	r2, r3, #1
 800add2:	2030      	movs	r0, #48	@ 0x30
 800add4:	3302      	adds	r3, #2
 800add6:	4422      	add	r2, r4
 800add8:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800addc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ade0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ade4:	e7c2      	b.n	800ad6c <_printf_common+0x58>
 800ade6:	2301      	movs	r3, #1
 800ade8:	4622      	mov	r2, r4
 800adea:	4641      	mov	r1, r8
 800adec:	4638      	mov	r0, r7
 800adee:	47c8      	blx	r9
 800adf0:	3001      	adds	r0, #1
 800adf2:	d0e6      	beq.n	800adc2 <_printf_common+0xae>
 800adf4:	3601      	adds	r6, #1
 800adf6:	e7d9      	b.n	800adac <_printf_common+0x98>

0800adf8 <_printf_i>:
 800adf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800adfc:	7e0f      	ldrb	r7, [r1, #24]
 800adfe:	4691      	mov	r9, r2
 800ae00:	4680      	mov	r8, r0
 800ae02:	460c      	mov	r4, r1
 800ae04:	2f78      	cmp	r7, #120	@ 0x78
 800ae06:	469a      	mov	sl, r3
 800ae08:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ae0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ae0e:	d807      	bhi.n	800ae20 <_printf_i+0x28>
 800ae10:	2f62      	cmp	r7, #98	@ 0x62
 800ae12:	d80a      	bhi.n	800ae2a <_printf_i+0x32>
 800ae14:	2f00      	cmp	r7, #0
 800ae16:	f000 80d1 	beq.w	800afbc <_printf_i+0x1c4>
 800ae1a:	2f58      	cmp	r7, #88	@ 0x58
 800ae1c:	f000 80b8 	beq.w	800af90 <_printf_i+0x198>
 800ae20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae28:	e03a      	b.n	800aea0 <_printf_i+0xa8>
 800ae2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae2e:	2b15      	cmp	r3, #21
 800ae30:	d8f6      	bhi.n	800ae20 <_printf_i+0x28>
 800ae32:	a101      	add	r1, pc, #4	@ (adr r1, 800ae38 <_printf_i+0x40>)
 800ae34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae38:	0800ae91 	.word	0x0800ae91
 800ae3c:	0800aea5 	.word	0x0800aea5
 800ae40:	0800ae21 	.word	0x0800ae21
 800ae44:	0800ae21 	.word	0x0800ae21
 800ae48:	0800ae21 	.word	0x0800ae21
 800ae4c:	0800ae21 	.word	0x0800ae21
 800ae50:	0800aea5 	.word	0x0800aea5
 800ae54:	0800ae21 	.word	0x0800ae21
 800ae58:	0800ae21 	.word	0x0800ae21
 800ae5c:	0800ae21 	.word	0x0800ae21
 800ae60:	0800ae21 	.word	0x0800ae21
 800ae64:	0800afa3 	.word	0x0800afa3
 800ae68:	0800aecf 	.word	0x0800aecf
 800ae6c:	0800af5d 	.word	0x0800af5d
 800ae70:	0800ae21 	.word	0x0800ae21
 800ae74:	0800ae21 	.word	0x0800ae21
 800ae78:	0800afc5 	.word	0x0800afc5
 800ae7c:	0800ae21 	.word	0x0800ae21
 800ae80:	0800aecf 	.word	0x0800aecf
 800ae84:	0800ae21 	.word	0x0800ae21
 800ae88:	0800ae21 	.word	0x0800ae21
 800ae8c:	0800af65 	.word	0x0800af65
 800ae90:	6833      	ldr	r3, [r6, #0]
 800ae92:	1d1a      	adds	r2, r3, #4
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	6032      	str	r2, [r6, #0]
 800ae98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aea0:	2301      	movs	r3, #1
 800aea2:	e09c      	b.n	800afde <_printf_i+0x1e6>
 800aea4:	6833      	ldr	r3, [r6, #0]
 800aea6:	6820      	ldr	r0, [r4, #0]
 800aea8:	1d19      	adds	r1, r3, #4
 800aeaa:	6031      	str	r1, [r6, #0]
 800aeac:	0606      	lsls	r6, r0, #24
 800aeae:	d501      	bpl.n	800aeb4 <_printf_i+0xbc>
 800aeb0:	681d      	ldr	r5, [r3, #0]
 800aeb2:	e003      	b.n	800aebc <_printf_i+0xc4>
 800aeb4:	0645      	lsls	r5, r0, #25
 800aeb6:	d5fb      	bpl.n	800aeb0 <_printf_i+0xb8>
 800aeb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aebc:	2d00      	cmp	r5, #0
 800aebe:	da03      	bge.n	800aec8 <_printf_i+0xd0>
 800aec0:	232d      	movs	r3, #45	@ 0x2d
 800aec2:	426d      	negs	r5, r5
 800aec4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aec8:	4858      	ldr	r0, [pc, #352]	@ (800b02c <_printf_i+0x234>)
 800aeca:	230a      	movs	r3, #10
 800aecc:	e011      	b.n	800aef2 <_printf_i+0xfa>
 800aece:	6821      	ldr	r1, [r4, #0]
 800aed0:	6833      	ldr	r3, [r6, #0]
 800aed2:	0608      	lsls	r0, r1, #24
 800aed4:	f853 5b04 	ldr.w	r5, [r3], #4
 800aed8:	d402      	bmi.n	800aee0 <_printf_i+0xe8>
 800aeda:	0649      	lsls	r1, r1, #25
 800aedc:	bf48      	it	mi
 800aede:	b2ad      	uxthmi	r5, r5
 800aee0:	2f6f      	cmp	r7, #111	@ 0x6f
 800aee2:	6033      	str	r3, [r6, #0]
 800aee4:	4851      	ldr	r0, [pc, #324]	@ (800b02c <_printf_i+0x234>)
 800aee6:	bf14      	ite	ne
 800aee8:	230a      	movne	r3, #10
 800aeea:	2308      	moveq	r3, #8
 800aeec:	2100      	movs	r1, #0
 800aeee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aef2:	6866      	ldr	r6, [r4, #4]
 800aef4:	2e00      	cmp	r6, #0
 800aef6:	60a6      	str	r6, [r4, #8]
 800aef8:	db05      	blt.n	800af06 <_printf_i+0x10e>
 800aefa:	6821      	ldr	r1, [r4, #0]
 800aefc:	432e      	orrs	r6, r5
 800aefe:	f021 0104 	bic.w	r1, r1, #4
 800af02:	6021      	str	r1, [r4, #0]
 800af04:	d04b      	beq.n	800af9e <_printf_i+0x1a6>
 800af06:	4616      	mov	r6, r2
 800af08:	fbb5 f1f3 	udiv	r1, r5, r3
 800af0c:	fb03 5711 	mls	r7, r3, r1, r5
 800af10:	5dc7      	ldrb	r7, [r0, r7]
 800af12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800af16:	462f      	mov	r7, r5
 800af18:	460d      	mov	r5, r1
 800af1a:	42bb      	cmp	r3, r7
 800af1c:	d9f4      	bls.n	800af08 <_printf_i+0x110>
 800af1e:	2b08      	cmp	r3, #8
 800af20:	d10b      	bne.n	800af3a <_printf_i+0x142>
 800af22:	6823      	ldr	r3, [r4, #0]
 800af24:	07df      	lsls	r7, r3, #31
 800af26:	d508      	bpl.n	800af3a <_printf_i+0x142>
 800af28:	6923      	ldr	r3, [r4, #16]
 800af2a:	6861      	ldr	r1, [r4, #4]
 800af2c:	4299      	cmp	r1, r3
 800af2e:	bfde      	ittt	le
 800af30:	2330      	movle	r3, #48	@ 0x30
 800af32:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af36:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800af3a:	1b92      	subs	r2, r2, r6
 800af3c:	6122      	str	r2, [r4, #16]
 800af3e:	464b      	mov	r3, r9
 800af40:	aa03      	add	r2, sp, #12
 800af42:	4621      	mov	r1, r4
 800af44:	4640      	mov	r0, r8
 800af46:	f8cd a000 	str.w	sl, [sp]
 800af4a:	f7ff fee3 	bl	800ad14 <_printf_common>
 800af4e:	3001      	adds	r0, #1
 800af50:	d14a      	bne.n	800afe8 <_printf_i+0x1f0>
 800af52:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af56:	b004      	add	sp, #16
 800af58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af5c:	6823      	ldr	r3, [r4, #0]
 800af5e:	f043 0320 	orr.w	r3, r3, #32
 800af62:	6023      	str	r3, [r4, #0]
 800af64:	2778      	movs	r7, #120	@ 0x78
 800af66:	4832      	ldr	r0, [pc, #200]	@ (800b030 <_printf_i+0x238>)
 800af68:	6823      	ldr	r3, [r4, #0]
 800af6a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af6e:	061f      	lsls	r7, r3, #24
 800af70:	6831      	ldr	r1, [r6, #0]
 800af72:	f851 5b04 	ldr.w	r5, [r1], #4
 800af76:	d402      	bmi.n	800af7e <_printf_i+0x186>
 800af78:	065f      	lsls	r7, r3, #25
 800af7a:	bf48      	it	mi
 800af7c:	b2ad      	uxthmi	r5, r5
 800af7e:	6031      	str	r1, [r6, #0]
 800af80:	07d9      	lsls	r1, r3, #31
 800af82:	bf44      	itt	mi
 800af84:	f043 0320 	orrmi.w	r3, r3, #32
 800af88:	6023      	strmi	r3, [r4, #0]
 800af8a:	b11d      	cbz	r5, 800af94 <_printf_i+0x19c>
 800af8c:	2310      	movs	r3, #16
 800af8e:	e7ad      	b.n	800aeec <_printf_i+0xf4>
 800af90:	4826      	ldr	r0, [pc, #152]	@ (800b02c <_printf_i+0x234>)
 800af92:	e7e9      	b.n	800af68 <_printf_i+0x170>
 800af94:	6823      	ldr	r3, [r4, #0]
 800af96:	f023 0320 	bic.w	r3, r3, #32
 800af9a:	6023      	str	r3, [r4, #0]
 800af9c:	e7f6      	b.n	800af8c <_printf_i+0x194>
 800af9e:	4616      	mov	r6, r2
 800afa0:	e7bd      	b.n	800af1e <_printf_i+0x126>
 800afa2:	6833      	ldr	r3, [r6, #0]
 800afa4:	6825      	ldr	r5, [r4, #0]
 800afa6:	1d18      	adds	r0, r3, #4
 800afa8:	6961      	ldr	r1, [r4, #20]
 800afaa:	6030      	str	r0, [r6, #0]
 800afac:	062e      	lsls	r6, r5, #24
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	d501      	bpl.n	800afb6 <_printf_i+0x1be>
 800afb2:	6019      	str	r1, [r3, #0]
 800afb4:	e002      	b.n	800afbc <_printf_i+0x1c4>
 800afb6:	0668      	lsls	r0, r5, #25
 800afb8:	d5fb      	bpl.n	800afb2 <_printf_i+0x1ba>
 800afba:	8019      	strh	r1, [r3, #0]
 800afbc:	2300      	movs	r3, #0
 800afbe:	4616      	mov	r6, r2
 800afc0:	6123      	str	r3, [r4, #16]
 800afc2:	e7bc      	b.n	800af3e <_printf_i+0x146>
 800afc4:	6833      	ldr	r3, [r6, #0]
 800afc6:	2100      	movs	r1, #0
 800afc8:	1d1a      	adds	r2, r3, #4
 800afca:	6032      	str	r2, [r6, #0]
 800afcc:	681e      	ldr	r6, [r3, #0]
 800afce:	6862      	ldr	r2, [r4, #4]
 800afd0:	4630      	mov	r0, r6
 800afd2:	f000 f9c6 	bl	800b362 <memchr>
 800afd6:	b108      	cbz	r0, 800afdc <_printf_i+0x1e4>
 800afd8:	1b80      	subs	r0, r0, r6
 800afda:	6060      	str	r0, [r4, #4]
 800afdc:	6863      	ldr	r3, [r4, #4]
 800afde:	6123      	str	r3, [r4, #16]
 800afe0:	2300      	movs	r3, #0
 800afe2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afe6:	e7aa      	b.n	800af3e <_printf_i+0x146>
 800afe8:	6923      	ldr	r3, [r4, #16]
 800afea:	4632      	mov	r2, r6
 800afec:	4649      	mov	r1, r9
 800afee:	4640      	mov	r0, r8
 800aff0:	47d0      	blx	sl
 800aff2:	3001      	adds	r0, #1
 800aff4:	d0ad      	beq.n	800af52 <_printf_i+0x15a>
 800aff6:	6823      	ldr	r3, [r4, #0]
 800aff8:	079b      	lsls	r3, r3, #30
 800affa:	d413      	bmi.n	800b024 <_printf_i+0x22c>
 800affc:	68e0      	ldr	r0, [r4, #12]
 800affe:	9b03      	ldr	r3, [sp, #12]
 800b000:	4298      	cmp	r0, r3
 800b002:	bfb8      	it	lt
 800b004:	4618      	movlt	r0, r3
 800b006:	e7a6      	b.n	800af56 <_printf_i+0x15e>
 800b008:	2301      	movs	r3, #1
 800b00a:	4632      	mov	r2, r6
 800b00c:	4649      	mov	r1, r9
 800b00e:	4640      	mov	r0, r8
 800b010:	47d0      	blx	sl
 800b012:	3001      	adds	r0, #1
 800b014:	d09d      	beq.n	800af52 <_printf_i+0x15a>
 800b016:	3501      	adds	r5, #1
 800b018:	68e3      	ldr	r3, [r4, #12]
 800b01a:	9903      	ldr	r1, [sp, #12]
 800b01c:	1a5b      	subs	r3, r3, r1
 800b01e:	42ab      	cmp	r3, r5
 800b020:	dcf2      	bgt.n	800b008 <_printf_i+0x210>
 800b022:	e7eb      	b.n	800affc <_printf_i+0x204>
 800b024:	2500      	movs	r5, #0
 800b026:	f104 0619 	add.w	r6, r4, #25
 800b02a:	e7f5      	b.n	800b018 <_printf_i+0x220>
 800b02c:	0800d246 	.word	0x0800d246
 800b030:	0800d257 	.word	0x0800d257

0800b034 <std>:
 800b034:	2300      	movs	r3, #0
 800b036:	b510      	push	{r4, lr}
 800b038:	4604      	mov	r4, r0
 800b03a:	6083      	str	r3, [r0, #8]
 800b03c:	8181      	strh	r1, [r0, #12]
 800b03e:	4619      	mov	r1, r3
 800b040:	6643      	str	r3, [r0, #100]	@ 0x64
 800b042:	81c2      	strh	r2, [r0, #14]
 800b044:	2208      	movs	r2, #8
 800b046:	6183      	str	r3, [r0, #24]
 800b048:	e9c0 3300 	strd	r3, r3, [r0]
 800b04c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b050:	305c      	adds	r0, #92	@ 0x5c
 800b052:	f000 f906 	bl	800b262 <memset>
 800b056:	4b0d      	ldr	r3, [pc, #52]	@ (800b08c <std+0x58>)
 800b058:	6224      	str	r4, [r4, #32]
 800b05a:	6263      	str	r3, [r4, #36]	@ 0x24
 800b05c:	4b0c      	ldr	r3, [pc, #48]	@ (800b090 <std+0x5c>)
 800b05e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b060:	4b0c      	ldr	r3, [pc, #48]	@ (800b094 <std+0x60>)
 800b062:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b064:	4b0c      	ldr	r3, [pc, #48]	@ (800b098 <std+0x64>)
 800b066:	6323      	str	r3, [r4, #48]	@ 0x30
 800b068:	4b0c      	ldr	r3, [pc, #48]	@ (800b09c <std+0x68>)
 800b06a:	429c      	cmp	r4, r3
 800b06c:	d006      	beq.n	800b07c <std+0x48>
 800b06e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b072:	4294      	cmp	r4, r2
 800b074:	d002      	beq.n	800b07c <std+0x48>
 800b076:	33d0      	adds	r3, #208	@ 0xd0
 800b078:	429c      	cmp	r4, r3
 800b07a:	d105      	bne.n	800b088 <std+0x54>
 800b07c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b084:	f000 b96a 	b.w	800b35c <__retarget_lock_init_recursive>
 800b088:	bd10      	pop	{r4, pc}
 800b08a:	bf00      	nop
 800b08c:	0800b1dd 	.word	0x0800b1dd
 800b090:	0800b1ff 	.word	0x0800b1ff
 800b094:	0800b237 	.word	0x0800b237
 800b098:	0800b25b 	.word	0x0800b25b
 800b09c:	20000ad4 	.word	0x20000ad4

0800b0a0 <stdio_exit_handler>:
 800b0a0:	4a02      	ldr	r2, [pc, #8]	@ (800b0ac <stdio_exit_handler+0xc>)
 800b0a2:	4903      	ldr	r1, [pc, #12]	@ (800b0b0 <stdio_exit_handler+0x10>)
 800b0a4:	4803      	ldr	r0, [pc, #12]	@ (800b0b4 <stdio_exit_handler+0x14>)
 800b0a6:	f000 b869 	b.w	800b17c <_fwalk_sglue>
 800b0aa:	bf00      	nop
 800b0ac:	2000000c 	.word	0x2000000c
 800b0b0:	0800cccd 	.word	0x0800cccd
 800b0b4:	2000001c 	.word	0x2000001c

0800b0b8 <cleanup_stdio>:
 800b0b8:	6841      	ldr	r1, [r0, #4]
 800b0ba:	4b0c      	ldr	r3, [pc, #48]	@ (800b0ec <cleanup_stdio+0x34>)
 800b0bc:	4299      	cmp	r1, r3
 800b0be:	b510      	push	{r4, lr}
 800b0c0:	4604      	mov	r4, r0
 800b0c2:	d001      	beq.n	800b0c8 <cleanup_stdio+0x10>
 800b0c4:	f001 fe02 	bl	800cccc <_fflush_r>
 800b0c8:	68a1      	ldr	r1, [r4, #8]
 800b0ca:	4b09      	ldr	r3, [pc, #36]	@ (800b0f0 <cleanup_stdio+0x38>)
 800b0cc:	4299      	cmp	r1, r3
 800b0ce:	d002      	beq.n	800b0d6 <cleanup_stdio+0x1e>
 800b0d0:	4620      	mov	r0, r4
 800b0d2:	f001 fdfb 	bl	800cccc <_fflush_r>
 800b0d6:	68e1      	ldr	r1, [r4, #12]
 800b0d8:	4b06      	ldr	r3, [pc, #24]	@ (800b0f4 <cleanup_stdio+0x3c>)
 800b0da:	4299      	cmp	r1, r3
 800b0dc:	d004      	beq.n	800b0e8 <cleanup_stdio+0x30>
 800b0de:	4620      	mov	r0, r4
 800b0e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0e4:	f001 bdf2 	b.w	800cccc <_fflush_r>
 800b0e8:	bd10      	pop	{r4, pc}
 800b0ea:	bf00      	nop
 800b0ec:	20000ad4 	.word	0x20000ad4
 800b0f0:	20000b3c 	.word	0x20000b3c
 800b0f4:	20000ba4 	.word	0x20000ba4

0800b0f8 <global_stdio_init.part.0>:
 800b0f8:	b510      	push	{r4, lr}
 800b0fa:	4b0b      	ldr	r3, [pc, #44]	@ (800b128 <global_stdio_init.part.0+0x30>)
 800b0fc:	2104      	movs	r1, #4
 800b0fe:	4c0b      	ldr	r4, [pc, #44]	@ (800b12c <global_stdio_init.part.0+0x34>)
 800b100:	4a0b      	ldr	r2, [pc, #44]	@ (800b130 <global_stdio_init.part.0+0x38>)
 800b102:	4620      	mov	r0, r4
 800b104:	601a      	str	r2, [r3, #0]
 800b106:	2200      	movs	r2, #0
 800b108:	f7ff ff94 	bl	800b034 <std>
 800b10c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b110:	2201      	movs	r2, #1
 800b112:	2109      	movs	r1, #9
 800b114:	f7ff ff8e 	bl	800b034 <std>
 800b118:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b11c:	2202      	movs	r2, #2
 800b11e:	2112      	movs	r1, #18
 800b120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b124:	f7ff bf86 	b.w	800b034 <std>
 800b128:	20000c0c 	.word	0x20000c0c
 800b12c:	20000ad4 	.word	0x20000ad4
 800b130:	0800b0a1 	.word	0x0800b0a1

0800b134 <__sfp_lock_acquire>:
 800b134:	4801      	ldr	r0, [pc, #4]	@ (800b13c <__sfp_lock_acquire+0x8>)
 800b136:	f000 b912 	b.w	800b35e <__retarget_lock_acquire_recursive>
 800b13a:	bf00      	nop
 800b13c:	20000c15 	.word	0x20000c15

0800b140 <__sfp_lock_release>:
 800b140:	4801      	ldr	r0, [pc, #4]	@ (800b148 <__sfp_lock_release+0x8>)
 800b142:	f000 b90d 	b.w	800b360 <__retarget_lock_release_recursive>
 800b146:	bf00      	nop
 800b148:	20000c15 	.word	0x20000c15

0800b14c <__sinit>:
 800b14c:	b510      	push	{r4, lr}
 800b14e:	4604      	mov	r4, r0
 800b150:	f7ff fff0 	bl	800b134 <__sfp_lock_acquire>
 800b154:	6a23      	ldr	r3, [r4, #32]
 800b156:	b11b      	cbz	r3, 800b160 <__sinit+0x14>
 800b158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b15c:	f7ff bff0 	b.w	800b140 <__sfp_lock_release>
 800b160:	4b04      	ldr	r3, [pc, #16]	@ (800b174 <__sinit+0x28>)
 800b162:	6223      	str	r3, [r4, #32]
 800b164:	4b04      	ldr	r3, [pc, #16]	@ (800b178 <__sinit+0x2c>)
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d1f5      	bne.n	800b158 <__sinit+0xc>
 800b16c:	f7ff ffc4 	bl	800b0f8 <global_stdio_init.part.0>
 800b170:	e7f2      	b.n	800b158 <__sinit+0xc>
 800b172:	bf00      	nop
 800b174:	0800b0b9 	.word	0x0800b0b9
 800b178:	20000c0c 	.word	0x20000c0c

0800b17c <_fwalk_sglue>:
 800b17c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b180:	4607      	mov	r7, r0
 800b182:	4688      	mov	r8, r1
 800b184:	4614      	mov	r4, r2
 800b186:	2600      	movs	r6, #0
 800b188:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b18c:	f1b9 0901 	subs.w	r9, r9, #1
 800b190:	d505      	bpl.n	800b19e <_fwalk_sglue+0x22>
 800b192:	6824      	ldr	r4, [r4, #0]
 800b194:	2c00      	cmp	r4, #0
 800b196:	d1f7      	bne.n	800b188 <_fwalk_sglue+0xc>
 800b198:	4630      	mov	r0, r6
 800b19a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b19e:	89ab      	ldrh	r3, [r5, #12]
 800b1a0:	2b01      	cmp	r3, #1
 800b1a2:	d907      	bls.n	800b1b4 <_fwalk_sglue+0x38>
 800b1a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b1a8:	3301      	adds	r3, #1
 800b1aa:	d003      	beq.n	800b1b4 <_fwalk_sglue+0x38>
 800b1ac:	4629      	mov	r1, r5
 800b1ae:	4638      	mov	r0, r7
 800b1b0:	47c0      	blx	r8
 800b1b2:	4306      	orrs	r6, r0
 800b1b4:	3568      	adds	r5, #104	@ 0x68
 800b1b6:	e7e9      	b.n	800b18c <_fwalk_sglue+0x10>

0800b1b8 <iprintf>:
 800b1b8:	b40f      	push	{r0, r1, r2, r3}
 800b1ba:	b507      	push	{r0, r1, r2, lr}
 800b1bc:	4906      	ldr	r1, [pc, #24]	@ (800b1d8 <iprintf+0x20>)
 800b1be:	ab04      	add	r3, sp, #16
 800b1c0:	6808      	ldr	r0, [r1, #0]
 800b1c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1c6:	6881      	ldr	r1, [r0, #8]
 800b1c8:	9301      	str	r3, [sp, #4]
 800b1ca:	f001 fbe3 	bl	800c994 <_vfiprintf_r>
 800b1ce:	b003      	add	sp, #12
 800b1d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1d4:	b004      	add	sp, #16
 800b1d6:	4770      	bx	lr
 800b1d8:	20000018 	.word	0x20000018

0800b1dc <__sread>:
 800b1dc:	b510      	push	{r4, lr}
 800b1de:	460c      	mov	r4, r1
 800b1e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1e4:	f000 f86c 	bl	800b2c0 <_read_r>
 800b1e8:	2800      	cmp	r0, #0
 800b1ea:	bfab      	itete	ge
 800b1ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b1ee:	89a3      	ldrhlt	r3, [r4, #12]
 800b1f0:	181b      	addge	r3, r3, r0
 800b1f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b1f6:	bfac      	ite	ge
 800b1f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b1fa:	81a3      	strhlt	r3, [r4, #12]
 800b1fc:	bd10      	pop	{r4, pc}

0800b1fe <__swrite>:
 800b1fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b202:	461f      	mov	r7, r3
 800b204:	898b      	ldrh	r3, [r1, #12]
 800b206:	4605      	mov	r5, r0
 800b208:	460c      	mov	r4, r1
 800b20a:	05db      	lsls	r3, r3, #23
 800b20c:	4616      	mov	r6, r2
 800b20e:	d505      	bpl.n	800b21c <__swrite+0x1e>
 800b210:	2302      	movs	r3, #2
 800b212:	2200      	movs	r2, #0
 800b214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b218:	f000 f840 	bl	800b29c <_lseek_r>
 800b21c:	89a3      	ldrh	r3, [r4, #12]
 800b21e:	4632      	mov	r2, r6
 800b220:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b224:	4628      	mov	r0, r5
 800b226:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b22a:	81a3      	strh	r3, [r4, #12]
 800b22c:	463b      	mov	r3, r7
 800b22e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b232:	f000 b857 	b.w	800b2e4 <_write_r>

0800b236 <__sseek>:
 800b236:	b510      	push	{r4, lr}
 800b238:	460c      	mov	r4, r1
 800b23a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b23e:	f000 f82d 	bl	800b29c <_lseek_r>
 800b242:	1c43      	adds	r3, r0, #1
 800b244:	89a3      	ldrh	r3, [r4, #12]
 800b246:	bf15      	itete	ne
 800b248:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b24a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b24e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b252:	81a3      	strheq	r3, [r4, #12]
 800b254:	bf18      	it	ne
 800b256:	81a3      	strhne	r3, [r4, #12]
 800b258:	bd10      	pop	{r4, pc}

0800b25a <__sclose>:
 800b25a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b25e:	f000 b80d 	b.w	800b27c <_close_r>

0800b262 <memset>:
 800b262:	4402      	add	r2, r0
 800b264:	4603      	mov	r3, r0
 800b266:	4293      	cmp	r3, r2
 800b268:	d100      	bne.n	800b26c <memset+0xa>
 800b26a:	4770      	bx	lr
 800b26c:	f803 1b01 	strb.w	r1, [r3], #1
 800b270:	e7f9      	b.n	800b266 <memset+0x4>
	...

0800b274 <_localeconv_r>:
 800b274:	4800      	ldr	r0, [pc, #0]	@ (800b278 <_localeconv_r+0x4>)
 800b276:	4770      	bx	lr
 800b278:	20000158 	.word	0x20000158

0800b27c <_close_r>:
 800b27c:	b538      	push	{r3, r4, r5, lr}
 800b27e:	2300      	movs	r3, #0
 800b280:	4d05      	ldr	r5, [pc, #20]	@ (800b298 <_close_r+0x1c>)
 800b282:	4604      	mov	r4, r0
 800b284:	4608      	mov	r0, r1
 800b286:	602b      	str	r3, [r5, #0]
 800b288:	f7f7 f9f5 	bl	8002676 <_close>
 800b28c:	1c43      	adds	r3, r0, #1
 800b28e:	d102      	bne.n	800b296 <_close_r+0x1a>
 800b290:	682b      	ldr	r3, [r5, #0]
 800b292:	b103      	cbz	r3, 800b296 <_close_r+0x1a>
 800b294:	6023      	str	r3, [r4, #0]
 800b296:	bd38      	pop	{r3, r4, r5, pc}
 800b298:	20000c10 	.word	0x20000c10

0800b29c <_lseek_r>:
 800b29c:	b538      	push	{r3, r4, r5, lr}
 800b29e:	4604      	mov	r4, r0
 800b2a0:	4d06      	ldr	r5, [pc, #24]	@ (800b2bc <_lseek_r+0x20>)
 800b2a2:	4608      	mov	r0, r1
 800b2a4:	4611      	mov	r1, r2
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	602a      	str	r2, [r5, #0]
 800b2aa:	461a      	mov	r2, r3
 800b2ac:	f7f7 fa0a 	bl	80026c4 <_lseek>
 800b2b0:	1c43      	adds	r3, r0, #1
 800b2b2:	d102      	bne.n	800b2ba <_lseek_r+0x1e>
 800b2b4:	682b      	ldr	r3, [r5, #0]
 800b2b6:	b103      	cbz	r3, 800b2ba <_lseek_r+0x1e>
 800b2b8:	6023      	str	r3, [r4, #0]
 800b2ba:	bd38      	pop	{r3, r4, r5, pc}
 800b2bc:	20000c10 	.word	0x20000c10

0800b2c0 <_read_r>:
 800b2c0:	b538      	push	{r3, r4, r5, lr}
 800b2c2:	4604      	mov	r4, r0
 800b2c4:	4d06      	ldr	r5, [pc, #24]	@ (800b2e0 <_read_r+0x20>)
 800b2c6:	4608      	mov	r0, r1
 800b2c8:	4611      	mov	r1, r2
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	602a      	str	r2, [r5, #0]
 800b2ce:	461a      	mov	r2, r3
 800b2d0:	f7f7 f9b4 	bl	800263c <_read>
 800b2d4:	1c43      	adds	r3, r0, #1
 800b2d6:	d102      	bne.n	800b2de <_read_r+0x1e>
 800b2d8:	682b      	ldr	r3, [r5, #0]
 800b2da:	b103      	cbz	r3, 800b2de <_read_r+0x1e>
 800b2dc:	6023      	str	r3, [r4, #0]
 800b2de:	bd38      	pop	{r3, r4, r5, pc}
 800b2e0:	20000c10 	.word	0x20000c10

0800b2e4 <_write_r>:
 800b2e4:	b538      	push	{r3, r4, r5, lr}
 800b2e6:	4604      	mov	r4, r0
 800b2e8:	4d06      	ldr	r5, [pc, #24]	@ (800b304 <_write_r+0x20>)
 800b2ea:	4608      	mov	r0, r1
 800b2ec:	4611      	mov	r1, r2
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	602a      	str	r2, [r5, #0]
 800b2f2:	461a      	mov	r2, r3
 800b2f4:	f7f5 fe1a 	bl	8000f2c <_write>
 800b2f8:	1c43      	adds	r3, r0, #1
 800b2fa:	d102      	bne.n	800b302 <_write_r+0x1e>
 800b2fc:	682b      	ldr	r3, [r5, #0]
 800b2fe:	b103      	cbz	r3, 800b302 <_write_r+0x1e>
 800b300:	6023      	str	r3, [r4, #0]
 800b302:	bd38      	pop	{r3, r4, r5, pc}
 800b304:	20000c10 	.word	0x20000c10

0800b308 <__errno>:
 800b308:	4b01      	ldr	r3, [pc, #4]	@ (800b310 <__errno+0x8>)
 800b30a:	6818      	ldr	r0, [r3, #0]
 800b30c:	4770      	bx	lr
 800b30e:	bf00      	nop
 800b310:	20000018 	.word	0x20000018

0800b314 <__libc_init_array>:
 800b314:	b570      	push	{r4, r5, r6, lr}
 800b316:	4d0d      	ldr	r5, [pc, #52]	@ (800b34c <__libc_init_array+0x38>)
 800b318:	2600      	movs	r6, #0
 800b31a:	4c0d      	ldr	r4, [pc, #52]	@ (800b350 <__libc_init_array+0x3c>)
 800b31c:	1b64      	subs	r4, r4, r5
 800b31e:	10a4      	asrs	r4, r4, #2
 800b320:	42a6      	cmp	r6, r4
 800b322:	d109      	bne.n	800b338 <__libc_init_array+0x24>
 800b324:	4d0b      	ldr	r5, [pc, #44]	@ (800b354 <__libc_init_array+0x40>)
 800b326:	2600      	movs	r6, #0
 800b328:	4c0b      	ldr	r4, [pc, #44]	@ (800b358 <__libc_init_array+0x44>)
 800b32a:	f001 fedd 	bl	800d0e8 <_init>
 800b32e:	1b64      	subs	r4, r4, r5
 800b330:	10a4      	asrs	r4, r4, #2
 800b332:	42a6      	cmp	r6, r4
 800b334:	d105      	bne.n	800b342 <__libc_init_array+0x2e>
 800b336:	bd70      	pop	{r4, r5, r6, pc}
 800b338:	f855 3b04 	ldr.w	r3, [r5], #4
 800b33c:	3601      	adds	r6, #1
 800b33e:	4798      	blx	r3
 800b340:	e7ee      	b.n	800b320 <__libc_init_array+0xc>
 800b342:	f855 3b04 	ldr.w	r3, [r5], #4
 800b346:	3601      	adds	r6, #1
 800b348:	4798      	blx	r3
 800b34a:	e7f2      	b.n	800b332 <__libc_init_array+0x1e>
 800b34c:	0800d5b4 	.word	0x0800d5b4
 800b350:	0800d5b4 	.word	0x0800d5b4
 800b354:	0800d5b4 	.word	0x0800d5b4
 800b358:	0800d5b8 	.word	0x0800d5b8

0800b35c <__retarget_lock_init_recursive>:
 800b35c:	4770      	bx	lr

0800b35e <__retarget_lock_acquire_recursive>:
 800b35e:	4770      	bx	lr

0800b360 <__retarget_lock_release_recursive>:
 800b360:	4770      	bx	lr

0800b362 <memchr>:
 800b362:	b2c9      	uxtb	r1, r1
 800b364:	4603      	mov	r3, r0
 800b366:	4402      	add	r2, r0
 800b368:	b510      	push	{r4, lr}
 800b36a:	4293      	cmp	r3, r2
 800b36c:	4618      	mov	r0, r3
 800b36e:	d101      	bne.n	800b374 <memchr+0x12>
 800b370:	2000      	movs	r0, #0
 800b372:	e003      	b.n	800b37c <memchr+0x1a>
 800b374:	7804      	ldrb	r4, [r0, #0]
 800b376:	3301      	adds	r3, #1
 800b378:	428c      	cmp	r4, r1
 800b37a:	d1f6      	bne.n	800b36a <memchr+0x8>
 800b37c:	bd10      	pop	{r4, pc}

0800b37e <quorem>:
 800b37e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b382:	6903      	ldr	r3, [r0, #16]
 800b384:	4607      	mov	r7, r0
 800b386:	690c      	ldr	r4, [r1, #16]
 800b388:	42a3      	cmp	r3, r4
 800b38a:	f2c0 8083 	blt.w	800b494 <quorem+0x116>
 800b38e:	3c01      	subs	r4, #1
 800b390:	f100 0514 	add.w	r5, r0, #20
 800b394:	f101 0814 	add.w	r8, r1, #20
 800b398:	00a3      	lsls	r3, r4, #2
 800b39a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b39e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b3a2:	9300      	str	r3, [sp, #0]
 800b3a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b3a8:	9301      	str	r3, [sp, #4]
 800b3aa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b3ae:	3301      	adds	r3, #1
 800b3b0:	429a      	cmp	r2, r3
 800b3b2:	fbb2 f6f3 	udiv	r6, r2, r3
 800b3b6:	d331      	bcc.n	800b41c <quorem+0x9e>
 800b3b8:	f04f 0a00 	mov.w	sl, #0
 800b3bc:	46c4      	mov	ip, r8
 800b3be:	46ae      	mov	lr, r5
 800b3c0:	46d3      	mov	fp, sl
 800b3c2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b3c6:	b298      	uxth	r0, r3
 800b3c8:	45e1      	cmp	r9, ip
 800b3ca:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b3ce:	fb06 a000 	mla	r0, r6, r0, sl
 800b3d2:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800b3d6:	b280      	uxth	r0, r0
 800b3d8:	fb06 2303 	mla	r3, r6, r3, r2
 800b3dc:	f8de 2000 	ldr.w	r2, [lr]
 800b3e0:	b292      	uxth	r2, r2
 800b3e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3e6:	eba2 0200 	sub.w	r2, r2, r0
 800b3ea:	b29b      	uxth	r3, r3
 800b3ec:	f8de 0000 	ldr.w	r0, [lr]
 800b3f0:	445a      	add	r2, fp
 800b3f2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b3f6:	b292      	uxth	r2, r2
 800b3f8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b3fc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b400:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b404:	f84e 2b04 	str.w	r2, [lr], #4
 800b408:	d2db      	bcs.n	800b3c2 <quorem+0x44>
 800b40a:	9b00      	ldr	r3, [sp, #0]
 800b40c:	58eb      	ldr	r3, [r5, r3]
 800b40e:	b92b      	cbnz	r3, 800b41c <quorem+0x9e>
 800b410:	9b01      	ldr	r3, [sp, #4]
 800b412:	3b04      	subs	r3, #4
 800b414:	429d      	cmp	r5, r3
 800b416:	461a      	mov	r2, r3
 800b418:	d330      	bcc.n	800b47c <quorem+0xfe>
 800b41a:	613c      	str	r4, [r7, #16]
 800b41c:	4638      	mov	r0, r7
 800b41e:	f001 f983 	bl	800c728 <__mcmp>
 800b422:	2800      	cmp	r0, #0
 800b424:	db26      	blt.n	800b474 <quorem+0xf6>
 800b426:	4629      	mov	r1, r5
 800b428:	2000      	movs	r0, #0
 800b42a:	f858 2b04 	ldr.w	r2, [r8], #4
 800b42e:	f8d1 c000 	ldr.w	ip, [r1]
 800b432:	fa1f fe82 	uxth.w	lr, r2
 800b436:	45c1      	cmp	r9, r8
 800b438:	fa1f f38c 	uxth.w	r3, ip
 800b43c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800b440:	eba3 030e 	sub.w	r3, r3, lr
 800b444:	4403      	add	r3, r0
 800b446:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b44a:	b29b      	uxth	r3, r3
 800b44c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b450:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b454:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b458:	f841 3b04 	str.w	r3, [r1], #4
 800b45c:	d2e5      	bcs.n	800b42a <quorem+0xac>
 800b45e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b462:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b466:	b922      	cbnz	r2, 800b472 <quorem+0xf4>
 800b468:	3b04      	subs	r3, #4
 800b46a:	429d      	cmp	r5, r3
 800b46c:	461a      	mov	r2, r3
 800b46e:	d30b      	bcc.n	800b488 <quorem+0x10a>
 800b470:	613c      	str	r4, [r7, #16]
 800b472:	3601      	adds	r6, #1
 800b474:	4630      	mov	r0, r6
 800b476:	b003      	add	sp, #12
 800b478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b47c:	6812      	ldr	r2, [r2, #0]
 800b47e:	3b04      	subs	r3, #4
 800b480:	2a00      	cmp	r2, #0
 800b482:	d1ca      	bne.n	800b41a <quorem+0x9c>
 800b484:	3c01      	subs	r4, #1
 800b486:	e7c5      	b.n	800b414 <quorem+0x96>
 800b488:	6812      	ldr	r2, [r2, #0]
 800b48a:	3b04      	subs	r3, #4
 800b48c:	2a00      	cmp	r2, #0
 800b48e:	d1ef      	bne.n	800b470 <quorem+0xf2>
 800b490:	3c01      	subs	r4, #1
 800b492:	e7ea      	b.n	800b46a <quorem+0xec>
 800b494:	2000      	movs	r0, #0
 800b496:	e7ee      	b.n	800b476 <quorem+0xf8>

0800b498 <_dtoa_r>:
 800b498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b49c:	69c7      	ldr	r7, [r0, #28]
 800b49e:	b097      	sub	sp, #92	@ 0x5c
 800b4a0:	4681      	mov	r9, r0
 800b4a2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b4a4:	9107      	str	r1, [sp, #28]
 800b4a6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b4a8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b4aa:	ec55 4b10 	vmov	r4, r5, d0
 800b4ae:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b4b2:	b97f      	cbnz	r7, 800b4d4 <_dtoa_r+0x3c>
 800b4b4:	2010      	movs	r0, #16
 800b4b6:	f000 fe0b 	bl	800c0d0 <malloc>
 800b4ba:	4602      	mov	r2, r0
 800b4bc:	f8c9 001c 	str.w	r0, [r9, #28]
 800b4c0:	b920      	cbnz	r0, 800b4cc <_dtoa_r+0x34>
 800b4c2:	4ba9      	ldr	r3, [pc, #676]	@ (800b768 <_dtoa_r+0x2d0>)
 800b4c4:	21ef      	movs	r1, #239	@ 0xef
 800b4c6:	48a9      	ldr	r0, [pc, #676]	@ (800b76c <_dtoa_r+0x2d4>)
 800b4c8:	f001 fcda 	bl	800ce80 <__assert_func>
 800b4cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b4d0:	6007      	str	r7, [r0, #0]
 800b4d2:	60c7      	str	r7, [r0, #12]
 800b4d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b4d8:	6819      	ldr	r1, [r3, #0]
 800b4da:	b159      	cbz	r1, 800b4f4 <_dtoa_r+0x5c>
 800b4dc:	685a      	ldr	r2, [r3, #4]
 800b4de:	2301      	movs	r3, #1
 800b4e0:	4648      	mov	r0, r9
 800b4e2:	4093      	lsls	r3, r2
 800b4e4:	604a      	str	r2, [r1, #4]
 800b4e6:	608b      	str	r3, [r1, #8]
 800b4e8:	f000 fee8 	bl	800c2bc <_Bfree>
 800b4ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	601a      	str	r2, [r3, #0]
 800b4f4:	1e2b      	subs	r3, r5, #0
 800b4f6:	bfb7      	itett	lt
 800b4f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b4fc:	2300      	movge	r3, #0
 800b4fe:	2201      	movlt	r2, #1
 800b500:	9305      	strlt	r3, [sp, #20]
 800b502:	bfa8      	it	ge
 800b504:	6033      	strge	r3, [r6, #0]
 800b506:	9f05      	ldr	r7, [sp, #20]
 800b508:	4b99      	ldr	r3, [pc, #612]	@ (800b770 <_dtoa_r+0x2d8>)
 800b50a:	bfb8      	it	lt
 800b50c:	6032      	strlt	r2, [r6, #0]
 800b50e:	43bb      	bics	r3, r7
 800b510:	d112      	bne.n	800b538 <_dtoa_r+0xa0>
 800b512:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b516:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b518:	6013      	str	r3, [r2, #0]
 800b51a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b51e:	4323      	orrs	r3, r4
 800b520:	f000 855a 	beq.w	800bfd8 <_dtoa_r+0xb40>
 800b524:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b526:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b784 <_dtoa_r+0x2ec>
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	f000 855c 	beq.w	800bfe8 <_dtoa_r+0xb50>
 800b530:	f10a 0303 	add.w	r3, sl, #3
 800b534:	f000 bd56 	b.w	800bfe4 <_dtoa_r+0xb4c>
 800b538:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b53c:	2200      	movs	r2, #0
 800b53e:	2300      	movs	r3, #0
 800b540:	ec51 0b17 	vmov	r0, r1, d7
 800b544:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b548:	f7f5 fac2 	bl	8000ad0 <__aeabi_dcmpeq>
 800b54c:	4680      	mov	r8, r0
 800b54e:	b158      	cbz	r0, 800b568 <_dtoa_r+0xd0>
 800b550:	2301      	movs	r3, #1
 800b552:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b554:	6013      	str	r3, [r2, #0]
 800b556:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b558:	b113      	cbz	r3, 800b560 <_dtoa_r+0xc8>
 800b55a:	4b86      	ldr	r3, [pc, #536]	@ (800b774 <_dtoa_r+0x2dc>)
 800b55c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b55e:	6013      	str	r3, [r2, #0]
 800b560:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800b788 <_dtoa_r+0x2f0>
 800b564:	f000 bd40 	b.w	800bfe8 <_dtoa_r+0xb50>
 800b568:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b56c:	aa14      	add	r2, sp, #80	@ 0x50
 800b56e:	a915      	add	r1, sp, #84	@ 0x54
 800b570:	4648      	mov	r0, r9
 800b572:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b576:	f001 f98b 	bl	800c890 <__d2b>
 800b57a:	9002      	str	r0, [sp, #8]
 800b57c:	2e00      	cmp	r6, #0
 800b57e:	d076      	beq.n	800b66e <_dtoa_r+0x1d6>
 800b580:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b582:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b586:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b58a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b58e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b592:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b596:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b59a:	4619      	mov	r1, r3
 800b59c:	2200      	movs	r2, #0
 800b59e:	4b76      	ldr	r3, [pc, #472]	@ (800b778 <_dtoa_r+0x2e0>)
 800b5a0:	f7f4 fe76 	bl	8000290 <__aeabi_dsub>
 800b5a4:	a36a      	add	r3, pc, #424	@ (adr r3, 800b750 <_dtoa_r+0x2b8>)
 800b5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5aa:	f7f5 f829 	bl	8000600 <__aeabi_dmul>
 800b5ae:	a36a      	add	r3, pc, #424	@ (adr r3, 800b758 <_dtoa_r+0x2c0>)
 800b5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b4:	f7f4 fe6e 	bl	8000294 <__adddf3>
 800b5b8:	4604      	mov	r4, r0
 800b5ba:	460d      	mov	r5, r1
 800b5bc:	4630      	mov	r0, r6
 800b5be:	f7f4 ffb5 	bl	800052c <__aeabi_i2d>
 800b5c2:	a367      	add	r3, pc, #412	@ (adr r3, 800b760 <_dtoa_r+0x2c8>)
 800b5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c8:	f7f5 f81a 	bl	8000600 <__aeabi_dmul>
 800b5cc:	4602      	mov	r2, r0
 800b5ce:	460b      	mov	r3, r1
 800b5d0:	4620      	mov	r0, r4
 800b5d2:	4629      	mov	r1, r5
 800b5d4:	f7f4 fe5e 	bl	8000294 <__adddf3>
 800b5d8:	4604      	mov	r4, r0
 800b5da:	460d      	mov	r5, r1
 800b5dc:	f7f5 fac0 	bl	8000b60 <__aeabi_d2iz>
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	4607      	mov	r7, r0
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	4620      	mov	r0, r4
 800b5e8:	4629      	mov	r1, r5
 800b5ea:	f7f5 fa7b 	bl	8000ae4 <__aeabi_dcmplt>
 800b5ee:	b140      	cbz	r0, 800b602 <_dtoa_r+0x16a>
 800b5f0:	4638      	mov	r0, r7
 800b5f2:	f7f4 ff9b 	bl	800052c <__aeabi_i2d>
 800b5f6:	4622      	mov	r2, r4
 800b5f8:	462b      	mov	r3, r5
 800b5fa:	f7f5 fa69 	bl	8000ad0 <__aeabi_dcmpeq>
 800b5fe:	b900      	cbnz	r0, 800b602 <_dtoa_r+0x16a>
 800b600:	3f01      	subs	r7, #1
 800b602:	2f16      	cmp	r7, #22
 800b604:	d852      	bhi.n	800b6ac <_dtoa_r+0x214>
 800b606:	4b5d      	ldr	r3, [pc, #372]	@ (800b77c <_dtoa_r+0x2e4>)
 800b608:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b60c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b614:	f7f5 fa66 	bl	8000ae4 <__aeabi_dcmplt>
 800b618:	2800      	cmp	r0, #0
 800b61a:	d049      	beq.n	800b6b0 <_dtoa_r+0x218>
 800b61c:	3f01      	subs	r7, #1
 800b61e:	2300      	movs	r3, #0
 800b620:	9310      	str	r3, [sp, #64]	@ 0x40
 800b622:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b624:	1b9b      	subs	r3, r3, r6
 800b626:	1e5a      	subs	r2, r3, #1
 800b628:	bf4c      	ite	mi
 800b62a:	f1c3 0301 	rsbmi	r3, r3, #1
 800b62e:	2300      	movpl	r3, #0
 800b630:	9206      	str	r2, [sp, #24]
 800b632:	bf45      	ittet	mi
 800b634:	9300      	strmi	r3, [sp, #0]
 800b636:	2300      	movmi	r3, #0
 800b638:	9300      	strpl	r3, [sp, #0]
 800b63a:	9306      	strmi	r3, [sp, #24]
 800b63c:	2f00      	cmp	r7, #0
 800b63e:	db39      	blt.n	800b6b4 <_dtoa_r+0x21c>
 800b640:	9b06      	ldr	r3, [sp, #24]
 800b642:	970d      	str	r7, [sp, #52]	@ 0x34
 800b644:	443b      	add	r3, r7
 800b646:	9306      	str	r3, [sp, #24]
 800b648:	2300      	movs	r3, #0
 800b64a:	9308      	str	r3, [sp, #32]
 800b64c:	9b07      	ldr	r3, [sp, #28]
 800b64e:	2b09      	cmp	r3, #9
 800b650:	d863      	bhi.n	800b71a <_dtoa_r+0x282>
 800b652:	2b05      	cmp	r3, #5
 800b654:	bfc5      	ittet	gt
 800b656:	3b04      	subgt	r3, #4
 800b658:	2400      	movgt	r4, #0
 800b65a:	2401      	movle	r4, #1
 800b65c:	9307      	strgt	r3, [sp, #28]
 800b65e:	9b07      	ldr	r3, [sp, #28]
 800b660:	3b02      	subs	r3, #2
 800b662:	2b03      	cmp	r3, #3
 800b664:	d865      	bhi.n	800b732 <_dtoa_r+0x29a>
 800b666:	e8df f003 	tbb	[pc, r3]
 800b66a:	5654      	.short	0x5654
 800b66c:	2d39      	.short	0x2d39
 800b66e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b672:	441e      	add	r6, r3
 800b674:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b678:	2b20      	cmp	r3, #32
 800b67a:	bfc9      	itett	gt
 800b67c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b680:	f1c3 0320 	rsble	r3, r3, #32
 800b684:	409f      	lslgt	r7, r3
 800b686:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b68a:	bfd8      	it	le
 800b68c:	fa04 f003 	lslle.w	r0, r4, r3
 800b690:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 800b694:	bfc4      	itt	gt
 800b696:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b69a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b69e:	f7f4 ff35 	bl	800050c <__aeabi_ui2d>
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b6a8:	9212      	str	r2, [sp, #72]	@ 0x48
 800b6aa:	e776      	b.n	800b59a <_dtoa_r+0x102>
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	e7b7      	b.n	800b620 <_dtoa_r+0x188>
 800b6b0:	9010      	str	r0, [sp, #64]	@ 0x40
 800b6b2:	e7b6      	b.n	800b622 <_dtoa_r+0x18a>
 800b6b4:	9b00      	ldr	r3, [sp, #0]
 800b6b6:	1bdb      	subs	r3, r3, r7
 800b6b8:	9300      	str	r3, [sp, #0]
 800b6ba:	427b      	negs	r3, r7
 800b6bc:	9308      	str	r3, [sp, #32]
 800b6be:	2300      	movs	r3, #0
 800b6c0:	930d      	str	r3, [sp, #52]	@ 0x34
 800b6c2:	e7c3      	b.n	800b64c <_dtoa_r+0x1b4>
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6ca:	eb07 0b03 	add.w	fp, r7, r3
 800b6ce:	f10b 0301 	add.w	r3, fp, #1
 800b6d2:	2b01      	cmp	r3, #1
 800b6d4:	9303      	str	r3, [sp, #12]
 800b6d6:	bfb8      	it	lt
 800b6d8:	2301      	movlt	r3, #1
 800b6da:	e006      	b.n	800b6ea <_dtoa_r+0x252>
 800b6dc:	2301      	movs	r3, #1
 800b6de:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	dd28      	ble.n	800b738 <_dtoa_r+0x2a0>
 800b6e6:	469b      	mov	fp, r3
 800b6e8:	9303      	str	r3, [sp, #12]
 800b6ea:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b6ee:	2100      	movs	r1, #0
 800b6f0:	2204      	movs	r2, #4
 800b6f2:	f102 0514 	add.w	r5, r2, #20
 800b6f6:	429d      	cmp	r5, r3
 800b6f8:	d926      	bls.n	800b748 <_dtoa_r+0x2b0>
 800b6fa:	6041      	str	r1, [r0, #4]
 800b6fc:	4648      	mov	r0, r9
 800b6fe:	f000 fd9d 	bl	800c23c <_Balloc>
 800b702:	4682      	mov	sl, r0
 800b704:	2800      	cmp	r0, #0
 800b706:	d141      	bne.n	800b78c <_dtoa_r+0x2f4>
 800b708:	4b1d      	ldr	r3, [pc, #116]	@ (800b780 <_dtoa_r+0x2e8>)
 800b70a:	4602      	mov	r2, r0
 800b70c:	f240 11af 	movw	r1, #431	@ 0x1af
 800b710:	e6d9      	b.n	800b4c6 <_dtoa_r+0x2e>
 800b712:	2300      	movs	r3, #0
 800b714:	e7e3      	b.n	800b6de <_dtoa_r+0x246>
 800b716:	2300      	movs	r3, #0
 800b718:	e7d5      	b.n	800b6c6 <_dtoa_r+0x22e>
 800b71a:	2401      	movs	r4, #1
 800b71c:	2300      	movs	r3, #0
 800b71e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b720:	9307      	str	r3, [sp, #28]
 800b722:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800b726:	2200      	movs	r2, #0
 800b728:	2312      	movs	r3, #18
 800b72a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b72e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b730:	e7db      	b.n	800b6ea <_dtoa_r+0x252>
 800b732:	2301      	movs	r3, #1
 800b734:	9309      	str	r3, [sp, #36]	@ 0x24
 800b736:	e7f4      	b.n	800b722 <_dtoa_r+0x28a>
 800b738:	f04f 0b01 	mov.w	fp, #1
 800b73c:	465b      	mov	r3, fp
 800b73e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b742:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b746:	e7d0      	b.n	800b6ea <_dtoa_r+0x252>
 800b748:	3101      	adds	r1, #1
 800b74a:	0052      	lsls	r2, r2, #1
 800b74c:	e7d1      	b.n	800b6f2 <_dtoa_r+0x25a>
 800b74e:	bf00      	nop
 800b750:	636f4361 	.word	0x636f4361
 800b754:	3fd287a7 	.word	0x3fd287a7
 800b758:	8b60c8b3 	.word	0x8b60c8b3
 800b75c:	3fc68a28 	.word	0x3fc68a28
 800b760:	509f79fb 	.word	0x509f79fb
 800b764:	3fd34413 	.word	0x3fd34413
 800b768:	0800d275 	.word	0x0800d275
 800b76c:	0800d28c 	.word	0x0800d28c
 800b770:	7ff00000 	.word	0x7ff00000
 800b774:	0800d245 	.word	0x0800d245
 800b778:	3ff80000 	.word	0x3ff80000
 800b77c:	0800d3e0 	.word	0x0800d3e0
 800b780:	0800d2e4 	.word	0x0800d2e4
 800b784:	0800d271 	.word	0x0800d271
 800b788:	0800d244 	.word	0x0800d244
 800b78c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b790:	6018      	str	r0, [r3, #0]
 800b792:	9b03      	ldr	r3, [sp, #12]
 800b794:	2b0e      	cmp	r3, #14
 800b796:	f200 80a1 	bhi.w	800b8dc <_dtoa_r+0x444>
 800b79a:	2c00      	cmp	r4, #0
 800b79c:	f000 809e 	beq.w	800b8dc <_dtoa_r+0x444>
 800b7a0:	2f00      	cmp	r7, #0
 800b7a2:	dd33      	ble.n	800b80c <_dtoa_r+0x374>
 800b7a4:	f007 020f 	and.w	r2, r7, #15
 800b7a8:	4b9b      	ldr	r3, [pc, #620]	@ (800ba18 <_dtoa_r+0x580>)
 800b7aa:	05f8      	lsls	r0, r7, #23
 800b7ac:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b7b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7b4:	ed93 7b00 	vldr	d7, [r3]
 800b7b8:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b7bc:	d516      	bpl.n	800b7ec <_dtoa_r+0x354>
 800b7be:	4b97      	ldr	r3, [pc, #604]	@ (800ba1c <_dtoa_r+0x584>)
 800b7c0:	f004 040f 	and.w	r4, r4, #15
 800b7c4:	2603      	movs	r6, #3
 800b7c6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b7ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b7ce:	f7f5 f841 	bl	8000854 <__aeabi_ddiv>
 800b7d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7d6:	4d91      	ldr	r5, [pc, #580]	@ (800ba1c <_dtoa_r+0x584>)
 800b7d8:	b954      	cbnz	r4, 800b7f0 <_dtoa_r+0x358>
 800b7da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b7de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7e2:	f7f5 f837 	bl	8000854 <__aeabi_ddiv>
 800b7e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7ea:	e028      	b.n	800b83e <_dtoa_r+0x3a6>
 800b7ec:	2602      	movs	r6, #2
 800b7ee:	e7f2      	b.n	800b7d6 <_dtoa_r+0x33e>
 800b7f0:	07e1      	lsls	r1, r4, #31
 800b7f2:	d508      	bpl.n	800b806 <_dtoa_r+0x36e>
 800b7f4:	3601      	adds	r6, #1
 800b7f6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b7fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b7fe:	f7f4 feff 	bl	8000600 <__aeabi_dmul>
 800b802:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b806:	1064      	asrs	r4, r4, #1
 800b808:	3508      	adds	r5, #8
 800b80a:	e7e5      	b.n	800b7d8 <_dtoa_r+0x340>
 800b80c:	f000 80af 	beq.w	800b96e <_dtoa_r+0x4d6>
 800b810:	427c      	negs	r4, r7
 800b812:	4b81      	ldr	r3, [pc, #516]	@ (800ba18 <_dtoa_r+0x580>)
 800b814:	4d81      	ldr	r5, [pc, #516]	@ (800ba1c <_dtoa_r+0x584>)
 800b816:	2602      	movs	r6, #2
 800b818:	f004 020f 	and.w	r2, r4, #15
 800b81c:	1124      	asrs	r4, r4, #4
 800b81e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b822:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82a:	f7f4 fee9 	bl	8000600 <__aeabi_dmul>
 800b82e:	2300      	movs	r3, #0
 800b830:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b834:	2c00      	cmp	r4, #0
 800b836:	f040 808f 	bne.w	800b958 <_dtoa_r+0x4c0>
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d1d3      	bne.n	800b7e6 <_dtoa_r+0x34e>
 800b83e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b840:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b844:	2b00      	cmp	r3, #0
 800b846:	f000 8094 	beq.w	800b972 <_dtoa_r+0x4da>
 800b84a:	2200      	movs	r2, #0
 800b84c:	4b74      	ldr	r3, [pc, #464]	@ (800ba20 <_dtoa_r+0x588>)
 800b84e:	4620      	mov	r0, r4
 800b850:	4629      	mov	r1, r5
 800b852:	f7f5 f947 	bl	8000ae4 <__aeabi_dcmplt>
 800b856:	2800      	cmp	r0, #0
 800b858:	f000 808b 	beq.w	800b972 <_dtoa_r+0x4da>
 800b85c:	9b03      	ldr	r3, [sp, #12]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	f000 8087 	beq.w	800b972 <_dtoa_r+0x4da>
 800b864:	f1bb 0f00 	cmp.w	fp, #0
 800b868:	dd34      	ble.n	800b8d4 <_dtoa_r+0x43c>
 800b86a:	4620      	mov	r0, r4
 800b86c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b870:	3601      	adds	r6, #1
 800b872:	465c      	mov	r4, fp
 800b874:	2200      	movs	r2, #0
 800b876:	4b6b      	ldr	r3, [pc, #428]	@ (800ba24 <_dtoa_r+0x58c>)
 800b878:	4629      	mov	r1, r5
 800b87a:	f7f4 fec1 	bl	8000600 <__aeabi_dmul>
 800b87e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b882:	4630      	mov	r0, r6
 800b884:	f7f4 fe52 	bl	800052c <__aeabi_i2d>
 800b888:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b88c:	f7f4 feb8 	bl	8000600 <__aeabi_dmul>
 800b890:	2200      	movs	r2, #0
 800b892:	4b65      	ldr	r3, [pc, #404]	@ (800ba28 <_dtoa_r+0x590>)
 800b894:	f7f4 fcfe 	bl	8000294 <__adddf3>
 800b898:	4605      	mov	r5, r0
 800b89a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b89e:	2c00      	cmp	r4, #0
 800b8a0:	d16a      	bne.n	800b978 <_dtoa_r+0x4e0>
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	4b61      	ldr	r3, [pc, #388]	@ (800ba2c <_dtoa_r+0x594>)
 800b8a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8aa:	f7f4 fcf1 	bl	8000290 <__aeabi_dsub>
 800b8ae:	4602      	mov	r2, r0
 800b8b0:	460b      	mov	r3, r1
 800b8b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b8b6:	462a      	mov	r2, r5
 800b8b8:	4633      	mov	r3, r6
 800b8ba:	f7f5 f931 	bl	8000b20 <__aeabi_dcmpgt>
 800b8be:	2800      	cmp	r0, #0
 800b8c0:	f040 8298 	bne.w	800bdf4 <_dtoa_r+0x95c>
 800b8c4:	462a      	mov	r2, r5
 800b8c6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b8ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8ce:	f7f5 f909 	bl	8000ae4 <__aeabi_dcmplt>
 800b8d2:	bb38      	cbnz	r0, 800b924 <_dtoa_r+0x48c>
 800b8d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b8d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b8dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	f2c0 8157 	blt.w	800bb92 <_dtoa_r+0x6fa>
 800b8e4:	2f0e      	cmp	r7, #14
 800b8e6:	f300 8154 	bgt.w	800bb92 <_dtoa_r+0x6fa>
 800b8ea:	4b4b      	ldr	r3, [pc, #300]	@ (800ba18 <_dtoa_r+0x580>)
 800b8ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b8f0:	ed93 7b00 	vldr	d7, [r3]
 800b8f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	ed8d 7b00 	vstr	d7, [sp]
 800b8fc:	f280 80e5 	bge.w	800baca <_dtoa_r+0x632>
 800b900:	9b03      	ldr	r3, [sp, #12]
 800b902:	2b00      	cmp	r3, #0
 800b904:	f300 80e1 	bgt.w	800baca <_dtoa_r+0x632>
 800b908:	d10c      	bne.n	800b924 <_dtoa_r+0x48c>
 800b90a:	2200      	movs	r2, #0
 800b90c:	4b47      	ldr	r3, [pc, #284]	@ (800ba2c <_dtoa_r+0x594>)
 800b90e:	ec51 0b17 	vmov	r0, r1, d7
 800b912:	f7f4 fe75 	bl	8000600 <__aeabi_dmul>
 800b916:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b91a:	f7f5 f8f7 	bl	8000b0c <__aeabi_dcmpge>
 800b91e:	2800      	cmp	r0, #0
 800b920:	f000 8266 	beq.w	800bdf0 <_dtoa_r+0x958>
 800b924:	2400      	movs	r4, #0
 800b926:	4625      	mov	r5, r4
 800b928:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b92a:	4656      	mov	r6, sl
 800b92c:	ea6f 0803 	mvn.w	r8, r3
 800b930:	2700      	movs	r7, #0
 800b932:	4621      	mov	r1, r4
 800b934:	4648      	mov	r0, r9
 800b936:	f000 fcc1 	bl	800c2bc <_Bfree>
 800b93a:	2d00      	cmp	r5, #0
 800b93c:	f000 80bd 	beq.w	800baba <_dtoa_r+0x622>
 800b940:	b12f      	cbz	r7, 800b94e <_dtoa_r+0x4b6>
 800b942:	42af      	cmp	r7, r5
 800b944:	d003      	beq.n	800b94e <_dtoa_r+0x4b6>
 800b946:	4639      	mov	r1, r7
 800b948:	4648      	mov	r0, r9
 800b94a:	f000 fcb7 	bl	800c2bc <_Bfree>
 800b94e:	4629      	mov	r1, r5
 800b950:	4648      	mov	r0, r9
 800b952:	f000 fcb3 	bl	800c2bc <_Bfree>
 800b956:	e0b0      	b.n	800baba <_dtoa_r+0x622>
 800b958:	07e2      	lsls	r2, r4, #31
 800b95a:	d505      	bpl.n	800b968 <_dtoa_r+0x4d0>
 800b95c:	3601      	adds	r6, #1
 800b95e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b962:	f7f4 fe4d 	bl	8000600 <__aeabi_dmul>
 800b966:	2301      	movs	r3, #1
 800b968:	1064      	asrs	r4, r4, #1
 800b96a:	3508      	adds	r5, #8
 800b96c:	e762      	b.n	800b834 <_dtoa_r+0x39c>
 800b96e:	2602      	movs	r6, #2
 800b970:	e765      	b.n	800b83e <_dtoa_r+0x3a6>
 800b972:	46b8      	mov	r8, r7
 800b974:	9c03      	ldr	r4, [sp, #12]
 800b976:	e784      	b.n	800b882 <_dtoa_r+0x3ea>
 800b978:	4b27      	ldr	r3, [pc, #156]	@ (800ba18 <_dtoa_r+0x580>)
 800b97a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b97c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b980:	4454      	add	r4, sl
 800b982:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b986:	2900      	cmp	r1, #0
 800b988:	d054      	beq.n	800ba34 <_dtoa_r+0x59c>
 800b98a:	2000      	movs	r0, #0
 800b98c:	4928      	ldr	r1, [pc, #160]	@ (800ba30 <_dtoa_r+0x598>)
 800b98e:	f7f4 ff61 	bl	8000854 <__aeabi_ddiv>
 800b992:	4633      	mov	r3, r6
 800b994:	4656      	mov	r6, sl
 800b996:	462a      	mov	r2, r5
 800b998:	f7f4 fc7a 	bl	8000290 <__aeabi_dsub>
 800b99c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b9a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9a4:	f7f5 f8dc 	bl	8000b60 <__aeabi_d2iz>
 800b9a8:	4605      	mov	r5, r0
 800b9aa:	f7f4 fdbf 	bl	800052c <__aeabi_i2d>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	460b      	mov	r3, r1
 800b9b2:	3530      	adds	r5, #48	@ 0x30
 800b9b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9b8:	f7f4 fc6a 	bl	8000290 <__aeabi_dsub>
 800b9bc:	4602      	mov	r2, r0
 800b9be:	460b      	mov	r3, r1
 800b9c0:	f806 5b01 	strb.w	r5, [r6], #1
 800b9c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b9c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b9cc:	f7f5 f88a 	bl	8000ae4 <__aeabi_dcmplt>
 800b9d0:	2800      	cmp	r0, #0
 800b9d2:	d172      	bne.n	800baba <_dtoa_r+0x622>
 800b9d4:	2000      	movs	r0, #0
 800b9d6:	4912      	ldr	r1, [pc, #72]	@ (800ba20 <_dtoa_r+0x588>)
 800b9d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9dc:	f7f4 fc58 	bl	8000290 <__aeabi_dsub>
 800b9e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b9e4:	f7f5 f87e 	bl	8000ae4 <__aeabi_dcmplt>
 800b9e8:	2800      	cmp	r0, #0
 800b9ea:	f040 80b4 	bne.w	800bb56 <_dtoa_r+0x6be>
 800b9ee:	42a6      	cmp	r6, r4
 800b9f0:	f43f af70 	beq.w	800b8d4 <_dtoa_r+0x43c>
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	4b0b      	ldr	r3, [pc, #44]	@ (800ba24 <_dtoa_r+0x58c>)
 800b9f8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b9fc:	f7f4 fe00 	bl	8000600 <__aeabi_dmul>
 800ba00:	2200      	movs	r2, #0
 800ba02:	4b08      	ldr	r3, [pc, #32]	@ (800ba24 <_dtoa_r+0x58c>)
 800ba04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba0c:	f7f4 fdf8 	bl	8000600 <__aeabi_dmul>
 800ba10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba14:	e7c4      	b.n	800b9a0 <_dtoa_r+0x508>
 800ba16:	bf00      	nop
 800ba18:	0800d3e0 	.word	0x0800d3e0
 800ba1c:	0800d3b8 	.word	0x0800d3b8
 800ba20:	3ff00000 	.word	0x3ff00000
 800ba24:	40240000 	.word	0x40240000
 800ba28:	401c0000 	.word	0x401c0000
 800ba2c:	40140000 	.word	0x40140000
 800ba30:	3fe00000 	.word	0x3fe00000
 800ba34:	4631      	mov	r1, r6
 800ba36:	4656      	mov	r6, sl
 800ba38:	4628      	mov	r0, r5
 800ba3a:	f7f4 fde1 	bl	8000600 <__aeabi_dmul>
 800ba3e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ba40:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba48:	f7f5 f88a 	bl	8000b60 <__aeabi_d2iz>
 800ba4c:	4605      	mov	r5, r0
 800ba4e:	f7f4 fd6d 	bl	800052c <__aeabi_i2d>
 800ba52:	4602      	mov	r2, r0
 800ba54:	3530      	adds	r5, #48	@ 0x30
 800ba56:	460b      	mov	r3, r1
 800ba58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba5c:	f7f4 fc18 	bl	8000290 <__aeabi_dsub>
 800ba60:	f806 5b01 	strb.w	r5, [r6], #1
 800ba64:	4602      	mov	r2, r0
 800ba66:	460b      	mov	r3, r1
 800ba68:	42a6      	cmp	r6, r4
 800ba6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ba6e:	f04f 0200 	mov.w	r2, #0
 800ba72:	d124      	bne.n	800babe <_dtoa_r+0x626>
 800ba74:	4baf      	ldr	r3, [pc, #700]	@ (800bd34 <_dtoa_r+0x89c>)
 800ba76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ba7a:	f7f4 fc0b 	bl	8000294 <__adddf3>
 800ba7e:	4602      	mov	r2, r0
 800ba80:	460b      	mov	r3, r1
 800ba82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba86:	f7f5 f84b 	bl	8000b20 <__aeabi_dcmpgt>
 800ba8a:	2800      	cmp	r0, #0
 800ba8c:	d163      	bne.n	800bb56 <_dtoa_r+0x6be>
 800ba8e:	2000      	movs	r0, #0
 800ba90:	49a8      	ldr	r1, [pc, #672]	@ (800bd34 <_dtoa_r+0x89c>)
 800ba92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ba96:	f7f4 fbfb 	bl	8000290 <__aeabi_dsub>
 800ba9a:	4602      	mov	r2, r0
 800ba9c:	460b      	mov	r3, r1
 800ba9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800baa2:	f7f5 f81f 	bl	8000ae4 <__aeabi_dcmplt>
 800baa6:	2800      	cmp	r0, #0
 800baa8:	f43f af14 	beq.w	800b8d4 <_dtoa_r+0x43c>
 800baac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800baae:	1e73      	subs	r3, r6, #1
 800bab0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bab2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bab6:	2b30      	cmp	r3, #48	@ 0x30
 800bab8:	d0f8      	beq.n	800baac <_dtoa_r+0x614>
 800baba:	4647      	mov	r7, r8
 800babc:	e03b      	b.n	800bb36 <_dtoa_r+0x69e>
 800babe:	4b9e      	ldr	r3, [pc, #632]	@ (800bd38 <_dtoa_r+0x8a0>)
 800bac0:	f7f4 fd9e 	bl	8000600 <__aeabi_dmul>
 800bac4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bac8:	e7bc      	b.n	800ba44 <_dtoa_r+0x5ac>
 800baca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bace:	4656      	mov	r6, sl
 800bad0:	4620      	mov	r0, r4
 800bad2:	4629      	mov	r1, r5
 800bad4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bad8:	f7f4 febc 	bl	8000854 <__aeabi_ddiv>
 800badc:	f7f5 f840 	bl	8000b60 <__aeabi_d2iz>
 800bae0:	4680      	mov	r8, r0
 800bae2:	f7f4 fd23 	bl	800052c <__aeabi_i2d>
 800bae6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800baea:	f7f4 fd89 	bl	8000600 <__aeabi_dmul>
 800baee:	4602      	mov	r2, r0
 800baf0:	4620      	mov	r0, r4
 800baf2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800baf6:	460b      	mov	r3, r1
 800baf8:	4629      	mov	r1, r5
 800bafa:	f7f4 fbc9 	bl	8000290 <__aeabi_dsub>
 800bafe:	9d03      	ldr	r5, [sp, #12]
 800bb00:	f806 4b01 	strb.w	r4, [r6], #1
 800bb04:	eba6 040a 	sub.w	r4, r6, sl
 800bb08:	4602      	mov	r2, r0
 800bb0a:	460b      	mov	r3, r1
 800bb0c:	42a5      	cmp	r5, r4
 800bb0e:	d133      	bne.n	800bb78 <_dtoa_r+0x6e0>
 800bb10:	f7f4 fbc0 	bl	8000294 <__adddf3>
 800bb14:	4604      	mov	r4, r0
 800bb16:	460d      	mov	r5, r1
 800bb18:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb1c:	f7f5 f800 	bl	8000b20 <__aeabi_dcmpgt>
 800bb20:	b9c0      	cbnz	r0, 800bb54 <_dtoa_r+0x6bc>
 800bb22:	4620      	mov	r0, r4
 800bb24:	4629      	mov	r1, r5
 800bb26:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb2a:	f7f4 ffd1 	bl	8000ad0 <__aeabi_dcmpeq>
 800bb2e:	b110      	cbz	r0, 800bb36 <_dtoa_r+0x69e>
 800bb30:	f018 0f01 	tst.w	r8, #1
 800bb34:	d10e      	bne.n	800bb54 <_dtoa_r+0x6bc>
 800bb36:	9902      	ldr	r1, [sp, #8]
 800bb38:	4648      	mov	r0, r9
 800bb3a:	f000 fbbf 	bl	800c2bc <_Bfree>
 800bb3e:	2300      	movs	r3, #0
 800bb40:	3701      	adds	r7, #1
 800bb42:	7033      	strb	r3, [r6, #0]
 800bb44:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bb46:	601f      	str	r7, [r3, #0]
 800bb48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	f000 824c 	beq.w	800bfe8 <_dtoa_r+0xb50>
 800bb50:	601e      	str	r6, [r3, #0]
 800bb52:	e249      	b.n	800bfe8 <_dtoa_r+0xb50>
 800bb54:	46b8      	mov	r8, r7
 800bb56:	4633      	mov	r3, r6
 800bb58:	461e      	mov	r6, r3
 800bb5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb5e:	2a39      	cmp	r2, #57	@ 0x39
 800bb60:	d106      	bne.n	800bb70 <_dtoa_r+0x6d8>
 800bb62:	459a      	cmp	sl, r3
 800bb64:	d1f8      	bne.n	800bb58 <_dtoa_r+0x6c0>
 800bb66:	2230      	movs	r2, #48	@ 0x30
 800bb68:	f108 0801 	add.w	r8, r8, #1
 800bb6c:	f88a 2000 	strb.w	r2, [sl]
 800bb70:	781a      	ldrb	r2, [r3, #0]
 800bb72:	3201      	adds	r2, #1
 800bb74:	701a      	strb	r2, [r3, #0]
 800bb76:	e7a0      	b.n	800baba <_dtoa_r+0x622>
 800bb78:	2200      	movs	r2, #0
 800bb7a:	4b6f      	ldr	r3, [pc, #444]	@ (800bd38 <_dtoa_r+0x8a0>)
 800bb7c:	f7f4 fd40 	bl	8000600 <__aeabi_dmul>
 800bb80:	2200      	movs	r2, #0
 800bb82:	2300      	movs	r3, #0
 800bb84:	4604      	mov	r4, r0
 800bb86:	460d      	mov	r5, r1
 800bb88:	f7f4 ffa2 	bl	8000ad0 <__aeabi_dcmpeq>
 800bb8c:	2800      	cmp	r0, #0
 800bb8e:	d09f      	beq.n	800bad0 <_dtoa_r+0x638>
 800bb90:	e7d1      	b.n	800bb36 <_dtoa_r+0x69e>
 800bb92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb94:	2a00      	cmp	r2, #0
 800bb96:	f000 80ea 	beq.w	800bd6e <_dtoa_r+0x8d6>
 800bb9a:	9a07      	ldr	r2, [sp, #28]
 800bb9c:	2a01      	cmp	r2, #1
 800bb9e:	f300 80cd 	bgt.w	800bd3c <_dtoa_r+0x8a4>
 800bba2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bba4:	2a00      	cmp	r2, #0
 800bba6:	f000 80c1 	beq.w	800bd2c <_dtoa_r+0x894>
 800bbaa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bbae:	9c08      	ldr	r4, [sp, #32]
 800bbb0:	9e00      	ldr	r6, [sp, #0]
 800bbb2:	9a00      	ldr	r2, [sp, #0]
 800bbb4:	2101      	movs	r1, #1
 800bbb6:	4648      	mov	r0, r9
 800bbb8:	441a      	add	r2, r3
 800bbba:	9200      	str	r2, [sp, #0]
 800bbbc:	9a06      	ldr	r2, [sp, #24]
 800bbbe:	441a      	add	r2, r3
 800bbc0:	9206      	str	r2, [sp, #24]
 800bbc2:	f000 fc31 	bl	800c428 <__i2b>
 800bbc6:	4605      	mov	r5, r0
 800bbc8:	b166      	cbz	r6, 800bbe4 <_dtoa_r+0x74c>
 800bbca:	9b06      	ldr	r3, [sp, #24]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	dd09      	ble.n	800bbe4 <_dtoa_r+0x74c>
 800bbd0:	42b3      	cmp	r3, r6
 800bbd2:	9a00      	ldr	r2, [sp, #0]
 800bbd4:	bfa8      	it	ge
 800bbd6:	4633      	movge	r3, r6
 800bbd8:	1ad2      	subs	r2, r2, r3
 800bbda:	1af6      	subs	r6, r6, r3
 800bbdc:	9200      	str	r2, [sp, #0]
 800bbde:	9a06      	ldr	r2, [sp, #24]
 800bbe0:	1ad3      	subs	r3, r2, r3
 800bbe2:	9306      	str	r3, [sp, #24]
 800bbe4:	9b08      	ldr	r3, [sp, #32]
 800bbe6:	b30b      	cbz	r3, 800bc2c <_dtoa_r+0x794>
 800bbe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	f000 80c6 	beq.w	800bd7c <_dtoa_r+0x8e4>
 800bbf0:	2c00      	cmp	r4, #0
 800bbf2:	f000 80c0 	beq.w	800bd76 <_dtoa_r+0x8de>
 800bbf6:	4629      	mov	r1, r5
 800bbf8:	4622      	mov	r2, r4
 800bbfa:	4648      	mov	r0, r9
 800bbfc:	f000 fcce 	bl	800c59c <__pow5mult>
 800bc00:	9a02      	ldr	r2, [sp, #8]
 800bc02:	4601      	mov	r1, r0
 800bc04:	4605      	mov	r5, r0
 800bc06:	4648      	mov	r0, r9
 800bc08:	f000 fc24 	bl	800c454 <__multiply>
 800bc0c:	9902      	ldr	r1, [sp, #8]
 800bc0e:	4680      	mov	r8, r0
 800bc10:	4648      	mov	r0, r9
 800bc12:	f000 fb53 	bl	800c2bc <_Bfree>
 800bc16:	9b08      	ldr	r3, [sp, #32]
 800bc18:	1b1b      	subs	r3, r3, r4
 800bc1a:	9308      	str	r3, [sp, #32]
 800bc1c:	f000 80b1 	beq.w	800bd82 <_dtoa_r+0x8ea>
 800bc20:	9a08      	ldr	r2, [sp, #32]
 800bc22:	4641      	mov	r1, r8
 800bc24:	4648      	mov	r0, r9
 800bc26:	f000 fcb9 	bl	800c59c <__pow5mult>
 800bc2a:	9002      	str	r0, [sp, #8]
 800bc2c:	2101      	movs	r1, #1
 800bc2e:	4648      	mov	r0, r9
 800bc30:	f000 fbfa 	bl	800c428 <__i2b>
 800bc34:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc36:	4604      	mov	r4, r0
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	f000 81d9 	beq.w	800bff0 <_dtoa_r+0xb58>
 800bc3e:	461a      	mov	r2, r3
 800bc40:	4601      	mov	r1, r0
 800bc42:	4648      	mov	r0, r9
 800bc44:	f000 fcaa 	bl	800c59c <__pow5mult>
 800bc48:	9b07      	ldr	r3, [sp, #28]
 800bc4a:	4604      	mov	r4, r0
 800bc4c:	2b01      	cmp	r3, #1
 800bc4e:	f300 809f 	bgt.w	800bd90 <_dtoa_r+0x8f8>
 800bc52:	9b04      	ldr	r3, [sp, #16]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	f040 8097 	bne.w	800bd88 <_dtoa_r+0x8f0>
 800bc5a:	9b05      	ldr	r3, [sp, #20]
 800bc5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	f040 8093 	bne.w	800bd8c <_dtoa_r+0x8f4>
 800bc66:	9b05      	ldr	r3, [sp, #20]
 800bc68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bc6c:	0d1b      	lsrs	r3, r3, #20
 800bc6e:	051b      	lsls	r3, r3, #20
 800bc70:	b133      	cbz	r3, 800bc80 <_dtoa_r+0x7e8>
 800bc72:	9b00      	ldr	r3, [sp, #0]
 800bc74:	3301      	adds	r3, #1
 800bc76:	9300      	str	r3, [sp, #0]
 800bc78:	9b06      	ldr	r3, [sp, #24]
 800bc7a:	3301      	adds	r3, #1
 800bc7c:	9306      	str	r3, [sp, #24]
 800bc7e:	2301      	movs	r3, #1
 800bc80:	9308      	str	r3, [sp, #32]
 800bc82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	f000 81b9 	beq.w	800bffc <_dtoa_r+0xb64>
 800bc8a:	6923      	ldr	r3, [r4, #16]
 800bc8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bc90:	6918      	ldr	r0, [r3, #16]
 800bc92:	f000 fb7d 	bl	800c390 <__hi0bits>
 800bc96:	f1c0 0020 	rsb	r0, r0, #32
 800bc9a:	9b06      	ldr	r3, [sp, #24]
 800bc9c:	4418      	add	r0, r3
 800bc9e:	f010 001f 	ands.w	r0, r0, #31
 800bca2:	f000 8082 	beq.w	800bdaa <_dtoa_r+0x912>
 800bca6:	f1c0 0320 	rsb	r3, r0, #32
 800bcaa:	2b04      	cmp	r3, #4
 800bcac:	dd73      	ble.n	800bd96 <_dtoa_r+0x8fe>
 800bcae:	f1c0 001c 	rsb	r0, r0, #28
 800bcb2:	9b00      	ldr	r3, [sp, #0]
 800bcb4:	4403      	add	r3, r0
 800bcb6:	4406      	add	r6, r0
 800bcb8:	9300      	str	r3, [sp, #0]
 800bcba:	9b06      	ldr	r3, [sp, #24]
 800bcbc:	4403      	add	r3, r0
 800bcbe:	9306      	str	r3, [sp, #24]
 800bcc0:	9b00      	ldr	r3, [sp, #0]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	dd05      	ble.n	800bcd2 <_dtoa_r+0x83a>
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	9902      	ldr	r1, [sp, #8]
 800bcca:	4648      	mov	r0, r9
 800bccc:	f000 fcc0 	bl	800c650 <__lshift>
 800bcd0:	9002      	str	r0, [sp, #8]
 800bcd2:	9b06      	ldr	r3, [sp, #24]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	dd05      	ble.n	800bce4 <_dtoa_r+0x84c>
 800bcd8:	4621      	mov	r1, r4
 800bcda:	461a      	mov	r2, r3
 800bcdc:	4648      	mov	r0, r9
 800bcde:	f000 fcb7 	bl	800c650 <__lshift>
 800bce2:	4604      	mov	r4, r0
 800bce4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d061      	beq.n	800bdae <_dtoa_r+0x916>
 800bcea:	4621      	mov	r1, r4
 800bcec:	9802      	ldr	r0, [sp, #8]
 800bcee:	f000 fd1b 	bl	800c728 <__mcmp>
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	da5b      	bge.n	800bdae <_dtoa_r+0x916>
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	220a      	movs	r2, #10
 800bcfa:	9902      	ldr	r1, [sp, #8]
 800bcfc:	4648      	mov	r0, r9
 800bcfe:	f000 faff 	bl	800c300 <__multadd>
 800bd02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd04:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800bd08:	9002      	str	r0, [sp, #8]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	f000 8178 	beq.w	800c000 <_dtoa_r+0xb68>
 800bd10:	4629      	mov	r1, r5
 800bd12:	2300      	movs	r3, #0
 800bd14:	220a      	movs	r2, #10
 800bd16:	4648      	mov	r0, r9
 800bd18:	f000 faf2 	bl	800c300 <__multadd>
 800bd1c:	f1bb 0f00 	cmp.w	fp, #0
 800bd20:	4605      	mov	r5, r0
 800bd22:	dc6f      	bgt.n	800be04 <_dtoa_r+0x96c>
 800bd24:	9b07      	ldr	r3, [sp, #28]
 800bd26:	2b02      	cmp	r3, #2
 800bd28:	dc49      	bgt.n	800bdbe <_dtoa_r+0x926>
 800bd2a:	e06b      	b.n	800be04 <_dtoa_r+0x96c>
 800bd2c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bd2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bd32:	e73c      	b.n	800bbae <_dtoa_r+0x716>
 800bd34:	3fe00000 	.word	0x3fe00000
 800bd38:	40240000 	.word	0x40240000
 800bd3c:	9b03      	ldr	r3, [sp, #12]
 800bd3e:	1e5c      	subs	r4, r3, #1
 800bd40:	9b08      	ldr	r3, [sp, #32]
 800bd42:	42a3      	cmp	r3, r4
 800bd44:	db09      	blt.n	800bd5a <_dtoa_r+0x8c2>
 800bd46:	1b1c      	subs	r4, r3, r4
 800bd48:	9b03      	ldr	r3, [sp, #12]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	f6bf af30 	bge.w	800bbb0 <_dtoa_r+0x718>
 800bd50:	9b00      	ldr	r3, [sp, #0]
 800bd52:	9a03      	ldr	r2, [sp, #12]
 800bd54:	1a9e      	subs	r6, r3, r2
 800bd56:	2300      	movs	r3, #0
 800bd58:	e72b      	b.n	800bbb2 <_dtoa_r+0x71a>
 800bd5a:	9b08      	ldr	r3, [sp, #32]
 800bd5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd5e:	1ae3      	subs	r3, r4, r3
 800bd60:	9408      	str	r4, [sp, #32]
 800bd62:	9e00      	ldr	r6, [sp, #0]
 800bd64:	2400      	movs	r4, #0
 800bd66:	441a      	add	r2, r3
 800bd68:	9b03      	ldr	r3, [sp, #12]
 800bd6a:	920d      	str	r2, [sp, #52]	@ 0x34
 800bd6c:	e721      	b.n	800bbb2 <_dtoa_r+0x71a>
 800bd6e:	9c08      	ldr	r4, [sp, #32]
 800bd70:	9e00      	ldr	r6, [sp, #0]
 800bd72:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bd74:	e728      	b.n	800bbc8 <_dtoa_r+0x730>
 800bd76:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bd7a:	e751      	b.n	800bc20 <_dtoa_r+0x788>
 800bd7c:	9a08      	ldr	r2, [sp, #32]
 800bd7e:	9902      	ldr	r1, [sp, #8]
 800bd80:	e750      	b.n	800bc24 <_dtoa_r+0x78c>
 800bd82:	f8cd 8008 	str.w	r8, [sp, #8]
 800bd86:	e751      	b.n	800bc2c <_dtoa_r+0x794>
 800bd88:	2300      	movs	r3, #0
 800bd8a:	e779      	b.n	800bc80 <_dtoa_r+0x7e8>
 800bd8c:	9b04      	ldr	r3, [sp, #16]
 800bd8e:	e777      	b.n	800bc80 <_dtoa_r+0x7e8>
 800bd90:	2300      	movs	r3, #0
 800bd92:	9308      	str	r3, [sp, #32]
 800bd94:	e779      	b.n	800bc8a <_dtoa_r+0x7f2>
 800bd96:	d093      	beq.n	800bcc0 <_dtoa_r+0x828>
 800bd98:	331c      	adds	r3, #28
 800bd9a:	9a00      	ldr	r2, [sp, #0]
 800bd9c:	441a      	add	r2, r3
 800bd9e:	441e      	add	r6, r3
 800bda0:	9200      	str	r2, [sp, #0]
 800bda2:	9a06      	ldr	r2, [sp, #24]
 800bda4:	441a      	add	r2, r3
 800bda6:	9206      	str	r2, [sp, #24]
 800bda8:	e78a      	b.n	800bcc0 <_dtoa_r+0x828>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	e7f4      	b.n	800bd98 <_dtoa_r+0x900>
 800bdae:	9b03      	ldr	r3, [sp, #12]
 800bdb0:	46b8      	mov	r8, r7
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	dc20      	bgt.n	800bdf8 <_dtoa_r+0x960>
 800bdb6:	469b      	mov	fp, r3
 800bdb8:	9b07      	ldr	r3, [sp, #28]
 800bdba:	2b02      	cmp	r3, #2
 800bdbc:	dd1e      	ble.n	800bdfc <_dtoa_r+0x964>
 800bdbe:	f1bb 0f00 	cmp.w	fp, #0
 800bdc2:	f47f adb1 	bne.w	800b928 <_dtoa_r+0x490>
 800bdc6:	4621      	mov	r1, r4
 800bdc8:	465b      	mov	r3, fp
 800bdca:	2205      	movs	r2, #5
 800bdcc:	4648      	mov	r0, r9
 800bdce:	f000 fa97 	bl	800c300 <__multadd>
 800bdd2:	4601      	mov	r1, r0
 800bdd4:	4604      	mov	r4, r0
 800bdd6:	9802      	ldr	r0, [sp, #8]
 800bdd8:	f000 fca6 	bl	800c728 <__mcmp>
 800bddc:	2800      	cmp	r0, #0
 800bdde:	f77f ada3 	ble.w	800b928 <_dtoa_r+0x490>
 800bde2:	4656      	mov	r6, sl
 800bde4:	2331      	movs	r3, #49	@ 0x31
 800bde6:	f108 0801 	add.w	r8, r8, #1
 800bdea:	f806 3b01 	strb.w	r3, [r6], #1
 800bdee:	e59f      	b.n	800b930 <_dtoa_r+0x498>
 800bdf0:	46b8      	mov	r8, r7
 800bdf2:	9c03      	ldr	r4, [sp, #12]
 800bdf4:	4625      	mov	r5, r4
 800bdf6:	e7f4      	b.n	800bde2 <_dtoa_r+0x94a>
 800bdf8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bdfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	f000 8102 	beq.w	800c008 <_dtoa_r+0xb70>
 800be04:	2e00      	cmp	r6, #0
 800be06:	dd05      	ble.n	800be14 <_dtoa_r+0x97c>
 800be08:	4629      	mov	r1, r5
 800be0a:	4632      	mov	r2, r6
 800be0c:	4648      	mov	r0, r9
 800be0e:	f000 fc1f 	bl	800c650 <__lshift>
 800be12:	4605      	mov	r5, r0
 800be14:	9b08      	ldr	r3, [sp, #32]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d05c      	beq.n	800bed4 <_dtoa_r+0xa3c>
 800be1a:	6869      	ldr	r1, [r5, #4]
 800be1c:	4648      	mov	r0, r9
 800be1e:	f000 fa0d 	bl	800c23c <_Balloc>
 800be22:	4606      	mov	r6, r0
 800be24:	b928      	cbnz	r0, 800be32 <_dtoa_r+0x99a>
 800be26:	4b83      	ldr	r3, [pc, #524]	@ (800c034 <_dtoa_r+0xb9c>)
 800be28:	4602      	mov	r2, r0
 800be2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800be2e:	f7ff bb4a 	b.w	800b4c6 <_dtoa_r+0x2e>
 800be32:	692a      	ldr	r2, [r5, #16]
 800be34:	f105 010c 	add.w	r1, r5, #12
 800be38:	300c      	adds	r0, #12
 800be3a:	3202      	adds	r2, #2
 800be3c:	0092      	lsls	r2, r2, #2
 800be3e:	f001 f811 	bl	800ce64 <memcpy>
 800be42:	2201      	movs	r2, #1
 800be44:	4631      	mov	r1, r6
 800be46:	4648      	mov	r0, r9
 800be48:	f000 fc02 	bl	800c650 <__lshift>
 800be4c:	f10a 0301 	add.w	r3, sl, #1
 800be50:	462f      	mov	r7, r5
 800be52:	4605      	mov	r5, r0
 800be54:	9300      	str	r3, [sp, #0]
 800be56:	eb0a 030b 	add.w	r3, sl, fp
 800be5a:	9308      	str	r3, [sp, #32]
 800be5c:	9b04      	ldr	r3, [sp, #16]
 800be5e:	f003 0301 	and.w	r3, r3, #1
 800be62:	9306      	str	r3, [sp, #24]
 800be64:	9b00      	ldr	r3, [sp, #0]
 800be66:	4621      	mov	r1, r4
 800be68:	9802      	ldr	r0, [sp, #8]
 800be6a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800be6e:	f7ff fa86 	bl	800b37e <quorem>
 800be72:	4603      	mov	r3, r0
 800be74:	4639      	mov	r1, r7
 800be76:	9003      	str	r0, [sp, #12]
 800be78:	3330      	adds	r3, #48	@ 0x30
 800be7a:	9802      	ldr	r0, [sp, #8]
 800be7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800be7e:	f000 fc53 	bl	800c728 <__mcmp>
 800be82:	462a      	mov	r2, r5
 800be84:	9004      	str	r0, [sp, #16]
 800be86:	4621      	mov	r1, r4
 800be88:	4648      	mov	r0, r9
 800be8a:	f000 fc69 	bl	800c760 <__mdiff>
 800be8e:	68c2      	ldr	r2, [r0, #12]
 800be90:	4606      	mov	r6, r0
 800be92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be94:	bb02      	cbnz	r2, 800bed8 <_dtoa_r+0xa40>
 800be96:	4601      	mov	r1, r0
 800be98:	9802      	ldr	r0, [sp, #8]
 800be9a:	f000 fc45 	bl	800c728 <__mcmp>
 800be9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bea0:	4602      	mov	r2, r0
 800bea2:	4631      	mov	r1, r6
 800bea4:	4648      	mov	r0, r9
 800bea6:	920c      	str	r2, [sp, #48]	@ 0x30
 800bea8:	9309      	str	r3, [sp, #36]	@ 0x24
 800beaa:	f000 fa07 	bl	800c2bc <_Bfree>
 800beae:	9b07      	ldr	r3, [sp, #28]
 800beb0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800beb2:	9e00      	ldr	r6, [sp, #0]
 800beb4:	ea42 0103 	orr.w	r1, r2, r3
 800beb8:	9b06      	ldr	r3, [sp, #24]
 800beba:	4319      	orrs	r1, r3
 800bebc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bebe:	d10d      	bne.n	800bedc <_dtoa_r+0xa44>
 800bec0:	2b39      	cmp	r3, #57	@ 0x39
 800bec2:	d027      	beq.n	800bf14 <_dtoa_r+0xa7c>
 800bec4:	9a04      	ldr	r2, [sp, #16]
 800bec6:	2a00      	cmp	r2, #0
 800bec8:	dd01      	ble.n	800bece <_dtoa_r+0xa36>
 800beca:	9b03      	ldr	r3, [sp, #12]
 800becc:	3331      	adds	r3, #49	@ 0x31
 800bece:	f88b 3000 	strb.w	r3, [fp]
 800bed2:	e52e      	b.n	800b932 <_dtoa_r+0x49a>
 800bed4:	4628      	mov	r0, r5
 800bed6:	e7b9      	b.n	800be4c <_dtoa_r+0x9b4>
 800bed8:	2201      	movs	r2, #1
 800beda:	e7e2      	b.n	800bea2 <_dtoa_r+0xa0a>
 800bedc:	9904      	ldr	r1, [sp, #16]
 800bede:	2900      	cmp	r1, #0
 800bee0:	db04      	blt.n	800beec <_dtoa_r+0xa54>
 800bee2:	9807      	ldr	r0, [sp, #28]
 800bee4:	4301      	orrs	r1, r0
 800bee6:	9806      	ldr	r0, [sp, #24]
 800bee8:	4301      	orrs	r1, r0
 800beea:	d120      	bne.n	800bf2e <_dtoa_r+0xa96>
 800beec:	2a00      	cmp	r2, #0
 800beee:	ddee      	ble.n	800bece <_dtoa_r+0xa36>
 800bef0:	2201      	movs	r2, #1
 800bef2:	9902      	ldr	r1, [sp, #8]
 800bef4:	4648      	mov	r0, r9
 800bef6:	9300      	str	r3, [sp, #0]
 800bef8:	f000 fbaa 	bl	800c650 <__lshift>
 800befc:	4621      	mov	r1, r4
 800befe:	9002      	str	r0, [sp, #8]
 800bf00:	f000 fc12 	bl	800c728 <__mcmp>
 800bf04:	2800      	cmp	r0, #0
 800bf06:	9b00      	ldr	r3, [sp, #0]
 800bf08:	dc02      	bgt.n	800bf10 <_dtoa_r+0xa78>
 800bf0a:	d1e0      	bne.n	800bece <_dtoa_r+0xa36>
 800bf0c:	07da      	lsls	r2, r3, #31
 800bf0e:	d5de      	bpl.n	800bece <_dtoa_r+0xa36>
 800bf10:	2b39      	cmp	r3, #57	@ 0x39
 800bf12:	d1da      	bne.n	800beca <_dtoa_r+0xa32>
 800bf14:	2339      	movs	r3, #57	@ 0x39
 800bf16:	f88b 3000 	strb.w	r3, [fp]
 800bf1a:	4633      	mov	r3, r6
 800bf1c:	461e      	mov	r6, r3
 800bf1e:	3b01      	subs	r3, #1
 800bf20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bf24:	2a39      	cmp	r2, #57	@ 0x39
 800bf26:	d04f      	beq.n	800bfc8 <_dtoa_r+0xb30>
 800bf28:	3201      	adds	r2, #1
 800bf2a:	701a      	strb	r2, [r3, #0]
 800bf2c:	e501      	b.n	800b932 <_dtoa_r+0x49a>
 800bf2e:	2a00      	cmp	r2, #0
 800bf30:	dd03      	ble.n	800bf3a <_dtoa_r+0xaa2>
 800bf32:	2b39      	cmp	r3, #57	@ 0x39
 800bf34:	d0ee      	beq.n	800bf14 <_dtoa_r+0xa7c>
 800bf36:	3301      	adds	r3, #1
 800bf38:	e7c9      	b.n	800bece <_dtoa_r+0xa36>
 800bf3a:	9a00      	ldr	r2, [sp, #0]
 800bf3c:	9908      	ldr	r1, [sp, #32]
 800bf3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bf42:	428a      	cmp	r2, r1
 800bf44:	d029      	beq.n	800bf9a <_dtoa_r+0xb02>
 800bf46:	2300      	movs	r3, #0
 800bf48:	220a      	movs	r2, #10
 800bf4a:	9902      	ldr	r1, [sp, #8]
 800bf4c:	4648      	mov	r0, r9
 800bf4e:	f000 f9d7 	bl	800c300 <__multadd>
 800bf52:	42af      	cmp	r7, r5
 800bf54:	9002      	str	r0, [sp, #8]
 800bf56:	f04f 0300 	mov.w	r3, #0
 800bf5a:	f04f 020a 	mov.w	r2, #10
 800bf5e:	4639      	mov	r1, r7
 800bf60:	4648      	mov	r0, r9
 800bf62:	d107      	bne.n	800bf74 <_dtoa_r+0xadc>
 800bf64:	f000 f9cc 	bl	800c300 <__multadd>
 800bf68:	4607      	mov	r7, r0
 800bf6a:	4605      	mov	r5, r0
 800bf6c:	9b00      	ldr	r3, [sp, #0]
 800bf6e:	3301      	adds	r3, #1
 800bf70:	9300      	str	r3, [sp, #0]
 800bf72:	e777      	b.n	800be64 <_dtoa_r+0x9cc>
 800bf74:	f000 f9c4 	bl	800c300 <__multadd>
 800bf78:	4629      	mov	r1, r5
 800bf7a:	4607      	mov	r7, r0
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	220a      	movs	r2, #10
 800bf80:	4648      	mov	r0, r9
 800bf82:	f000 f9bd 	bl	800c300 <__multadd>
 800bf86:	4605      	mov	r5, r0
 800bf88:	e7f0      	b.n	800bf6c <_dtoa_r+0xad4>
 800bf8a:	f1bb 0f00 	cmp.w	fp, #0
 800bf8e:	f04f 0700 	mov.w	r7, #0
 800bf92:	bfcc      	ite	gt
 800bf94:	465e      	movgt	r6, fp
 800bf96:	2601      	movle	r6, #1
 800bf98:	4456      	add	r6, sl
 800bf9a:	2201      	movs	r2, #1
 800bf9c:	9902      	ldr	r1, [sp, #8]
 800bf9e:	4648      	mov	r0, r9
 800bfa0:	9300      	str	r3, [sp, #0]
 800bfa2:	f000 fb55 	bl	800c650 <__lshift>
 800bfa6:	4621      	mov	r1, r4
 800bfa8:	9002      	str	r0, [sp, #8]
 800bfaa:	f000 fbbd 	bl	800c728 <__mcmp>
 800bfae:	2800      	cmp	r0, #0
 800bfb0:	dcb3      	bgt.n	800bf1a <_dtoa_r+0xa82>
 800bfb2:	d102      	bne.n	800bfba <_dtoa_r+0xb22>
 800bfb4:	9b00      	ldr	r3, [sp, #0]
 800bfb6:	07db      	lsls	r3, r3, #31
 800bfb8:	d4af      	bmi.n	800bf1a <_dtoa_r+0xa82>
 800bfba:	4633      	mov	r3, r6
 800bfbc:	461e      	mov	r6, r3
 800bfbe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bfc2:	2a30      	cmp	r2, #48	@ 0x30
 800bfc4:	d0fa      	beq.n	800bfbc <_dtoa_r+0xb24>
 800bfc6:	e4b4      	b.n	800b932 <_dtoa_r+0x49a>
 800bfc8:	459a      	cmp	sl, r3
 800bfca:	d1a7      	bne.n	800bf1c <_dtoa_r+0xa84>
 800bfcc:	2331      	movs	r3, #49	@ 0x31
 800bfce:	f108 0801 	add.w	r8, r8, #1
 800bfd2:	f88a 3000 	strb.w	r3, [sl]
 800bfd6:	e4ac      	b.n	800b932 <_dtoa_r+0x49a>
 800bfd8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bfda:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c038 <_dtoa_r+0xba0>
 800bfde:	b11b      	cbz	r3, 800bfe8 <_dtoa_r+0xb50>
 800bfe0:	f10a 0308 	add.w	r3, sl, #8
 800bfe4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bfe6:	6013      	str	r3, [r2, #0]
 800bfe8:	4650      	mov	r0, sl
 800bfea:	b017      	add	sp, #92	@ 0x5c
 800bfec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bff0:	9b07      	ldr	r3, [sp, #28]
 800bff2:	2b01      	cmp	r3, #1
 800bff4:	f77f ae2d 	ble.w	800bc52 <_dtoa_r+0x7ba>
 800bff8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bffa:	9308      	str	r3, [sp, #32]
 800bffc:	2001      	movs	r0, #1
 800bffe:	e64c      	b.n	800bc9a <_dtoa_r+0x802>
 800c000:	f1bb 0f00 	cmp.w	fp, #0
 800c004:	f77f aed8 	ble.w	800bdb8 <_dtoa_r+0x920>
 800c008:	4656      	mov	r6, sl
 800c00a:	4621      	mov	r1, r4
 800c00c:	9802      	ldr	r0, [sp, #8]
 800c00e:	f7ff f9b6 	bl	800b37e <quorem>
 800c012:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c016:	f806 3b01 	strb.w	r3, [r6], #1
 800c01a:	eba6 020a 	sub.w	r2, r6, sl
 800c01e:	4593      	cmp	fp, r2
 800c020:	ddb3      	ble.n	800bf8a <_dtoa_r+0xaf2>
 800c022:	2300      	movs	r3, #0
 800c024:	220a      	movs	r2, #10
 800c026:	9902      	ldr	r1, [sp, #8]
 800c028:	4648      	mov	r0, r9
 800c02a:	f000 f969 	bl	800c300 <__multadd>
 800c02e:	9002      	str	r0, [sp, #8]
 800c030:	e7eb      	b.n	800c00a <_dtoa_r+0xb72>
 800c032:	bf00      	nop
 800c034:	0800d2e4 	.word	0x0800d2e4
 800c038:	0800d268 	.word	0x0800d268

0800c03c <_free_r>:
 800c03c:	b538      	push	{r3, r4, r5, lr}
 800c03e:	4605      	mov	r5, r0
 800c040:	2900      	cmp	r1, #0
 800c042:	d041      	beq.n	800c0c8 <_free_r+0x8c>
 800c044:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c048:	1f0c      	subs	r4, r1, #4
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	bfb8      	it	lt
 800c04e:	18e4      	addlt	r4, r4, r3
 800c050:	f000 f8e8 	bl	800c224 <__malloc_lock>
 800c054:	4a1d      	ldr	r2, [pc, #116]	@ (800c0cc <_free_r+0x90>)
 800c056:	6813      	ldr	r3, [r2, #0]
 800c058:	b933      	cbnz	r3, 800c068 <_free_r+0x2c>
 800c05a:	6063      	str	r3, [r4, #4]
 800c05c:	6014      	str	r4, [r2, #0]
 800c05e:	4628      	mov	r0, r5
 800c060:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c064:	f000 b8e4 	b.w	800c230 <__malloc_unlock>
 800c068:	42a3      	cmp	r3, r4
 800c06a:	d908      	bls.n	800c07e <_free_r+0x42>
 800c06c:	6820      	ldr	r0, [r4, #0]
 800c06e:	1821      	adds	r1, r4, r0
 800c070:	428b      	cmp	r3, r1
 800c072:	bf01      	itttt	eq
 800c074:	6819      	ldreq	r1, [r3, #0]
 800c076:	685b      	ldreq	r3, [r3, #4]
 800c078:	1809      	addeq	r1, r1, r0
 800c07a:	6021      	streq	r1, [r4, #0]
 800c07c:	e7ed      	b.n	800c05a <_free_r+0x1e>
 800c07e:	461a      	mov	r2, r3
 800c080:	685b      	ldr	r3, [r3, #4]
 800c082:	b10b      	cbz	r3, 800c088 <_free_r+0x4c>
 800c084:	42a3      	cmp	r3, r4
 800c086:	d9fa      	bls.n	800c07e <_free_r+0x42>
 800c088:	6811      	ldr	r1, [r2, #0]
 800c08a:	1850      	adds	r0, r2, r1
 800c08c:	42a0      	cmp	r0, r4
 800c08e:	d10b      	bne.n	800c0a8 <_free_r+0x6c>
 800c090:	6820      	ldr	r0, [r4, #0]
 800c092:	4401      	add	r1, r0
 800c094:	1850      	adds	r0, r2, r1
 800c096:	6011      	str	r1, [r2, #0]
 800c098:	4283      	cmp	r3, r0
 800c09a:	d1e0      	bne.n	800c05e <_free_r+0x22>
 800c09c:	6818      	ldr	r0, [r3, #0]
 800c09e:	685b      	ldr	r3, [r3, #4]
 800c0a0:	4408      	add	r0, r1
 800c0a2:	6053      	str	r3, [r2, #4]
 800c0a4:	6010      	str	r0, [r2, #0]
 800c0a6:	e7da      	b.n	800c05e <_free_r+0x22>
 800c0a8:	d902      	bls.n	800c0b0 <_free_r+0x74>
 800c0aa:	230c      	movs	r3, #12
 800c0ac:	602b      	str	r3, [r5, #0]
 800c0ae:	e7d6      	b.n	800c05e <_free_r+0x22>
 800c0b0:	6820      	ldr	r0, [r4, #0]
 800c0b2:	1821      	adds	r1, r4, r0
 800c0b4:	428b      	cmp	r3, r1
 800c0b6:	bf02      	ittt	eq
 800c0b8:	6819      	ldreq	r1, [r3, #0]
 800c0ba:	685b      	ldreq	r3, [r3, #4]
 800c0bc:	1809      	addeq	r1, r1, r0
 800c0be:	6063      	str	r3, [r4, #4]
 800c0c0:	bf08      	it	eq
 800c0c2:	6021      	streq	r1, [r4, #0]
 800c0c4:	6054      	str	r4, [r2, #4]
 800c0c6:	e7ca      	b.n	800c05e <_free_r+0x22>
 800c0c8:	bd38      	pop	{r3, r4, r5, pc}
 800c0ca:	bf00      	nop
 800c0cc:	20000c1c 	.word	0x20000c1c

0800c0d0 <malloc>:
 800c0d0:	4b02      	ldr	r3, [pc, #8]	@ (800c0dc <malloc+0xc>)
 800c0d2:	4601      	mov	r1, r0
 800c0d4:	6818      	ldr	r0, [r3, #0]
 800c0d6:	f000 b825 	b.w	800c124 <_malloc_r>
 800c0da:	bf00      	nop
 800c0dc:	20000018 	.word	0x20000018

0800c0e0 <sbrk_aligned>:
 800c0e0:	b570      	push	{r4, r5, r6, lr}
 800c0e2:	4e0f      	ldr	r6, [pc, #60]	@ (800c120 <sbrk_aligned+0x40>)
 800c0e4:	460c      	mov	r4, r1
 800c0e6:	4605      	mov	r5, r0
 800c0e8:	6831      	ldr	r1, [r6, #0]
 800c0ea:	b911      	cbnz	r1, 800c0f2 <sbrk_aligned+0x12>
 800c0ec:	f000 feaa 	bl	800ce44 <_sbrk_r>
 800c0f0:	6030      	str	r0, [r6, #0]
 800c0f2:	4621      	mov	r1, r4
 800c0f4:	4628      	mov	r0, r5
 800c0f6:	f000 fea5 	bl	800ce44 <_sbrk_r>
 800c0fa:	1c43      	adds	r3, r0, #1
 800c0fc:	d103      	bne.n	800c106 <sbrk_aligned+0x26>
 800c0fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c102:	4620      	mov	r0, r4
 800c104:	bd70      	pop	{r4, r5, r6, pc}
 800c106:	1cc4      	adds	r4, r0, #3
 800c108:	f024 0403 	bic.w	r4, r4, #3
 800c10c:	42a0      	cmp	r0, r4
 800c10e:	d0f8      	beq.n	800c102 <sbrk_aligned+0x22>
 800c110:	1a21      	subs	r1, r4, r0
 800c112:	4628      	mov	r0, r5
 800c114:	f000 fe96 	bl	800ce44 <_sbrk_r>
 800c118:	3001      	adds	r0, #1
 800c11a:	d1f2      	bne.n	800c102 <sbrk_aligned+0x22>
 800c11c:	e7ef      	b.n	800c0fe <sbrk_aligned+0x1e>
 800c11e:	bf00      	nop
 800c120:	20000c18 	.word	0x20000c18

0800c124 <_malloc_r>:
 800c124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c128:	1ccd      	adds	r5, r1, #3
 800c12a:	4606      	mov	r6, r0
 800c12c:	f025 0503 	bic.w	r5, r5, #3
 800c130:	3508      	adds	r5, #8
 800c132:	2d0c      	cmp	r5, #12
 800c134:	bf38      	it	cc
 800c136:	250c      	movcc	r5, #12
 800c138:	2d00      	cmp	r5, #0
 800c13a:	db01      	blt.n	800c140 <_malloc_r+0x1c>
 800c13c:	42a9      	cmp	r1, r5
 800c13e:	d904      	bls.n	800c14a <_malloc_r+0x26>
 800c140:	230c      	movs	r3, #12
 800c142:	6033      	str	r3, [r6, #0]
 800c144:	2000      	movs	r0, #0
 800c146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c14a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c220 <_malloc_r+0xfc>
 800c14e:	f000 f869 	bl	800c224 <__malloc_lock>
 800c152:	f8d8 3000 	ldr.w	r3, [r8]
 800c156:	461c      	mov	r4, r3
 800c158:	bb44      	cbnz	r4, 800c1ac <_malloc_r+0x88>
 800c15a:	4629      	mov	r1, r5
 800c15c:	4630      	mov	r0, r6
 800c15e:	f7ff ffbf 	bl	800c0e0 <sbrk_aligned>
 800c162:	1c43      	adds	r3, r0, #1
 800c164:	4604      	mov	r4, r0
 800c166:	d158      	bne.n	800c21a <_malloc_r+0xf6>
 800c168:	f8d8 4000 	ldr.w	r4, [r8]
 800c16c:	4627      	mov	r7, r4
 800c16e:	2f00      	cmp	r7, #0
 800c170:	d143      	bne.n	800c1fa <_malloc_r+0xd6>
 800c172:	2c00      	cmp	r4, #0
 800c174:	d04b      	beq.n	800c20e <_malloc_r+0xea>
 800c176:	6823      	ldr	r3, [r4, #0]
 800c178:	4639      	mov	r1, r7
 800c17a:	4630      	mov	r0, r6
 800c17c:	eb04 0903 	add.w	r9, r4, r3
 800c180:	f000 fe60 	bl	800ce44 <_sbrk_r>
 800c184:	4581      	cmp	r9, r0
 800c186:	d142      	bne.n	800c20e <_malloc_r+0xea>
 800c188:	6821      	ldr	r1, [r4, #0]
 800c18a:	4630      	mov	r0, r6
 800c18c:	1a6d      	subs	r5, r5, r1
 800c18e:	4629      	mov	r1, r5
 800c190:	f7ff ffa6 	bl	800c0e0 <sbrk_aligned>
 800c194:	3001      	adds	r0, #1
 800c196:	d03a      	beq.n	800c20e <_malloc_r+0xea>
 800c198:	6823      	ldr	r3, [r4, #0]
 800c19a:	442b      	add	r3, r5
 800c19c:	6023      	str	r3, [r4, #0]
 800c19e:	f8d8 3000 	ldr.w	r3, [r8]
 800c1a2:	685a      	ldr	r2, [r3, #4]
 800c1a4:	bb62      	cbnz	r2, 800c200 <_malloc_r+0xdc>
 800c1a6:	f8c8 7000 	str.w	r7, [r8]
 800c1aa:	e00f      	b.n	800c1cc <_malloc_r+0xa8>
 800c1ac:	6822      	ldr	r2, [r4, #0]
 800c1ae:	1b52      	subs	r2, r2, r5
 800c1b0:	d420      	bmi.n	800c1f4 <_malloc_r+0xd0>
 800c1b2:	2a0b      	cmp	r2, #11
 800c1b4:	d917      	bls.n	800c1e6 <_malloc_r+0xc2>
 800c1b6:	1961      	adds	r1, r4, r5
 800c1b8:	42a3      	cmp	r3, r4
 800c1ba:	6025      	str	r5, [r4, #0]
 800c1bc:	bf18      	it	ne
 800c1be:	6059      	strne	r1, [r3, #4]
 800c1c0:	6863      	ldr	r3, [r4, #4]
 800c1c2:	bf08      	it	eq
 800c1c4:	f8c8 1000 	streq.w	r1, [r8]
 800c1c8:	5162      	str	r2, [r4, r5]
 800c1ca:	604b      	str	r3, [r1, #4]
 800c1cc:	4630      	mov	r0, r6
 800c1ce:	f000 f82f 	bl	800c230 <__malloc_unlock>
 800c1d2:	f104 000b 	add.w	r0, r4, #11
 800c1d6:	1d23      	adds	r3, r4, #4
 800c1d8:	f020 0007 	bic.w	r0, r0, #7
 800c1dc:	1ac2      	subs	r2, r0, r3
 800c1de:	bf1c      	itt	ne
 800c1e0:	1a1b      	subne	r3, r3, r0
 800c1e2:	50a3      	strne	r3, [r4, r2]
 800c1e4:	e7af      	b.n	800c146 <_malloc_r+0x22>
 800c1e6:	6862      	ldr	r2, [r4, #4]
 800c1e8:	42a3      	cmp	r3, r4
 800c1ea:	bf0c      	ite	eq
 800c1ec:	f8c8 2000 	streq.w	r2, [r8]
 800c1f0:	605a      	strne	r2, [r3, #4]
 800c1f2:	e7eb      	b.n	800c1cc <_malloc_r+0xa8>
 800c1f4:	4623      	mov	r3, r4
 800c1f6:	6864      	ldr	r4, [r4, #4]
 800c1f8:	e7ae      	b.n	800c158 <_malloc_r+0x34>
 800c1fa:	463c      	mov	r4, r7
 800c1fc:	687f      	ldr	r7, [r7, #4]
 800c1fe:	e7b6      	b.n	800c16e <_malloc_r+0x4a>
 800c200:	461a      	mov	r2, r3
 800c202:	685b      	ldr	r3, [r3, #4]
 800c204:	42a3      	cmp	r3, r4
 800c206:	d1fb      	bne.n	800c200 <_malloc_r+0xdc>
 800c208:	2300      	movs	r3, #0
 800c20a:	6053      	str	r3, [r2, #4]
 800c20c:	e7de      	b.n	800c1cc <_malloc_r+0xa8>
 800c20e:	230c      	movs	r3, #12
 800c210:	4630      	mov	r0, r6
 800c212:	6033      	str	r3, [r6, #0]
 800c214:	f000 f80c 	bl	800c230 <__malloc_unlock>
 800c218:	e794      	b.n	800c144 <_malloc_r+0x20>
 800c21a:	6005      	str	r5, [r0, #0]
 800c21c:	e7d6      	b.n	800c1cc <_malloc_r+0xa8>
 800c21e:	bf00      	nop
 800c220:	20000c1c 	.word	0x20000c1c

0800c224 <__malloc_lock>:
 800c224:	4801      	ldr	r0, [pc, #4]	@ (800c22c <__malloc_lock+0x8>)
 800c226:	f7ff b89a 	b.w	800b35e <__retarget_lock_acquire_recursive>
 800c22a:	bf00      	nop
 800c22c:	20000c14 	.word	0x20000c14

0800c230 <__malloc_unlock>:
 800c230:	4801      	ldr	r0, [pc, #4]	@ (800c238 <__malloc_unlock+0x8>)
 800c232:	f7ff b895 	b.w	800b360 <__retarget_lock_release_recursive>
 800c236:	bf00      	nop
 800c238:	20000c14 	.word	0x20000c14

0800c23c <_Balloc>:
 800c23c:	b570      	push	{r4, r5, r6, lr}
 800c23e:	69c6      	ldr	r6, [r0, #28]
 800c240:	4604      	mov	r4, r0
 800c242:	460d      	mov	r5, r1
 800c244:	b976      	cbnz	r6, 800c264 <_Balloc+0x28>
 800c246:	2010      	movs	r0, #16
 800c248:	f7ff ff42 	bl	800c0d0 <malloc>
 800c24c:	4602      	mov	r2, r0
 800c24e:	61e0      	str	r0, [r4, #28]
 800c250:	b920      	cbnz	r0, 800c25c <_Balloc+0x20>
 800c252:	4b18      	ldr	r3, [pc, #96]	@ (800c2b4 <_Balloc+0x78>)
 800c254:	216b      	movs	r1, #107	@ 0x6b
 800c256:	4818      	ldr	r0, [pc, #96]	@ (800c2b8 <_Balloc+0x7c>)
 800c258:	f000 fe12 	bl	800ce80 <__assert_func>
 800c25c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c260:	6006      	str	r6, [r0, #0]
 800c262:	60c6      	str	r6, [r0, #12]
 800c264:	69e6      	ldr	r6, [r4, #28]
 800c266:	68f3      	ldr	r3, [r6, #12]
 800c268:	b183      	cbz	r3, 800c28c <_Balloc+0x50>
 800c26a:	69e3      	ldr	r3, [r4, #28]
 800c26c:	68db      	ldr	r3, [r3, #12]
 800c26e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c272:	b9b8      	cbnz	r0, 800c2a4 <_Balloc+0x68>
 800c274:	2101      	movs	r1, #1
 800c276:	4620      	mov	r0, r4
 800c278:	fa01 f605 	lsl.w	r6, r1, r5
 800c27c:	1d72      	adds	r2, r6, #5
 800c27e:	0092      	lsls	r2, r2, #2
 800c280:	f000 fe1c 	bl	800cebc <_calloc_r>
 800c284:	b160      	cbz	r0, 800c2a0 <_Balloc+0x64>
 800c286:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c28a:	e00e      	b.n	800c2aa <_Balloc+0x6e>
 800c28c:	2221      	movs	r2, #33	@ 0x21
 800c28e:	2104      	movs	r1, #4
 800c290:	4620      	mov	r0, r4
 800c292:	f000 fe13 	bl	800cebc <_calloc_r>
 800c296:	69e3      	ldr	r3, [r4, #28]
 800c298:	60f0      	str	r0, [r6, #12]
 800c29a:	68db      	ldr	r3, [r3, #12]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d1e4      	bne.n	800c26a <_Balloc+0x2e>
 800c2a0:	2000      	movs	r0, #0
 800c2a2:	bd70      	pop	{r4, r5, r6, pc}
 800c2a4:	6802      	ldr	r2, [r0, #0]
 800c2a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c2b0:	e7f7      	b.n	800c2a2 <_Balloc+0x66>
 800c2b2:	bf00      	nop
 800c2b4:	0800d275 	.word	0x0800d275
 800c2b8:	0800d2f5 	.word	0x0800d2f5

0800c2bc <_Bfree>:
 800c2bc:	b570      	push	{r4, r5, r6, lr}
 800c2be:	69c6      	ldr	r6, [r0, #28]
 800c2c0:	4605      	mov	r5, r0
 800c2c2:	460c      	mov	r4, r1
 800c2c4:	b976      	cbnz	r6, 800c2e4 <_Bfree+0x28>
 800c2c6:	2010      	movs	r0, #16
 800c2c8:	f7ff ff02 	bl	800c0d0 <malloc>
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	61e8      	str	r0, [r5, #28]
 800c2d0:	b920      	cbnz	r0, 800c2dc <_Bfree+0x20>
 800c2d2:	4b09      	ldr	r3, [pc, #36]	@ (800c2f8 <_Bfree+0x3c>)
 800c2d4:	218f      	movs	r1, #143	@ 0x8f
 800c2d6:	4809      	ldr	r0, [pc, #36]	@ (800c2fc <_Bfree+0x40>)
 800c2d8:	f000 fdd2 	bl	800ce80 <__assert_func>
 800c2dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c2e0:	6006      	str	r6, [r0, #0]
 800c2e2:	60c6      	str	r6, [r0, #12]
 800c2e4:	b13c      	cbz	r4, 800c2f6 <_Bfree+0x3a>
 800c2e6:	69eb      	ldr	r3, [r5, #28]
 800c2e8:	6862      	ldr	r2, [r4, #4]
 800c2ea:	68db      	ldr	r3, [r3, #12]
 800c2ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c2f0:	6021      	str	r1, [r4, #0]
 800c2f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c2f6:	bd70      	pop	{r4, r5, r6, pc}
 800c2f8:	0800d275 	.word	0x0800d275
 800c2fc:	0800d2f5 	.word	0x0800d2f5

0800c300 <__multadd>:
 800c300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c304:	f101 0c14 	add.w	ip, r1, #20
 800c308:	4607      	mov	r7, r0
 800c30a:	460c      	mov	r4, r1
 800c30c:	461e      	mov	r6, r3
 800c30e:	690d      	ldr	r5, [r1, #16]
 800c310:	2000      	movs	r0, #0
 800c312:	f8dc 3000 	ldr.w	r3, [ip]
 800c316:	3001      	adds	r0, #1
 800c318:	b299      	uxth	r1, r3
 800c31a:	4285      	cmp	r5, r0
 800c31c:	fb02 6101 	mla	r1, r2, r1, r6
 800c320:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c324:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800c328:	b289      	uxth	r1, r1
 800c32a:	fb02 3306 	mla	r3, r2, r6, r3
 800c32e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c332:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c336:	f84c 1b04 	str.w	r1, [ip], #4
 800c33a:	dcea      	bgt.n	800c312 <__multadd+0x12>
 800c33c:	b30e      	cbz	r6, 800c382 <__multadd+0x82>
 800c33e:	68a3      	ldr	r3, [r4, #8]
 800c340:	42ab      	cmp	r3, r5
 800c342:	dc19      	bgt.n	800c378 <__multadd+0x78>
 800c344:	6861      	ldr	r1, [r4, #4]
 800c346:	4638      	mov	r0, r7
 800c348:	3101      	adds	r1, #1
 800c34a:	f7ff ff77 	bl	800c23c <_Balloc>
 800c34e:	4680      	mov	r8, r0
 800c350:	b928      	cbnz	r0, 800c35e <__multadd+0x5e>
 800c352:	4602      	mov	r2, r0
 800c354:	4b0c      	ldr	r3, [pc, #48]	@ (800c388 <__multadd+0x88>)
 800c356:	21ba      	movs	r1, #186	@ 0xba
 800c358:	480c      	ldr	r0, [pc, #48]	@ (800c38c <__multadd+0x8c>)
 800c35a:	f000 fd91 	bl	800ce80 <__assert_func>
 800c35e:	6922      	ldr	r2, [r4, #16]
 800c360:	f104 010c 	add.w	r1, r4, #12
 800c364:	300c      	adds	r0, #12
 800c366:	3202      	adds	r2, #2
 800c368:	0092      	lsls	r2, r2, #2
 800c36a:	f000 fd7b 	bl	800ce64 <memcpy>
 800c36e:	4621      	mov	r1, r4
 800c370:	4644      	mov	r4, r8
 800c372:	4638      	mov	r0, r7
 800c374:	f7ff ffa2 	bl	800c2bc <_Bfree>
 800c378:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c37c:	3501      	adds	r5, #1
 800c37e:	615e      	str	r6, [r3, #20]
 800c380:	6125      	str	r5, [r4, #16]
 800c382:	4620      	mov	r0, r4
 800c384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c388:	0800d2e4 	.word	0x0800d2e4
 800c38c:	0800d2f5 	.word	0x0800d2f5

0800c390 <__hi0bits>:
 800c390:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c394:	4603      	mov	r3, r0
 800c396:	bf36      	itet	cc
 800c398:	0403      	lslcc	r3, r0, #16
 800c39a:	2000      	movcs	r0, #0
 800c39c:	2010      	movcc	r0, #16
 800c39e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c3a2:	bf3c      	itt	cc
 800c3a4:	021b      	lslcc	r3, r3, #8
 800c3a6:	3008      	addcc	r0, #8
 800c3a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c3ac:	bf3c      	itt	cc
 800c3ae:	011b      	lslcc	r3, r3, #4
 800c3b0:	3004      	addcc	r0, #4
 800c3b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3b6:	bf3c      	itt	cc
 800c3b8:	009b      	lslcc	r3, r3, #2
 800c3ba:	3002      	addcc	r0, #2
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	db05      	blt.n	800c3cc <__hi0bits+0x3c>
 800c3c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c3c4:	f100 0001 	add.w	r0, r0, #1
 800c3c8:	bf08      	it	eq
 800c3ca:	2020      	moveq	r0, #32
 800c3cc:	4770      	bx	lr

0800c3ce <__lo0bits>:
 800c3ce:	6803      	ldr	r3, [r0, #0]
 800c3d0:	4602      	mov	r2, r0
 800c3d2:	f013 0007 	ands.w	r0, r3, #7
 800c3d6:	d00b      	beq.n	800c3f0 <__lo0bits+0x22>
 800c3d8:	07d9      	lsls	r1, r3, #31
 800c3da:	d421      	bmi.n	800c420 <__lo0bits+0x52>
 800c3dc:	0798      	lsls	r0, r3, #30
 800c3de:	bf47      	ittee	mi
 800c3e0:	085b      	lsrmi	r3, r3, #1
 800c3e2:	2001      	movmi	r0, #1
 800c3e4:	089b      	lsrpl	r3, r3, #2
 800c3e6:	2002      	movpl	r0, #2
 800c3e8:	bf4c      	ite	mi
 800c3ea:	6013      	strmi	r3, [r2, #0]
 800c3ec:	6013      	strpl	r3, [r2, #0]
 800c3ee:	4770      	bx	lr
 800c3f0:	b299      	uxth	r1, r3
 800c3f2:	b909      	cbnz	r1, 800c3f8 <__lo0bits+0x2a>
 800c3f4:	0c1b      	lsrs	r3, r3, #16
 800c3f6:	2010      	movs	r0, #16
 800c3f8:	b2d9      	uxtb	r1, r3
 800c3fa:	b909      	cbnz	r1, 800c400 <__lo0bits+0x32>
 800c3fc:	3008      	adds	r0, #8
 800c3fe:	0a1b      	lsrs	r3, r3, #8
 800c400:	0719      	lsls	r1, r3, #28
 800c402:	bf04      	itt	eq
 800c404:	091b      	lsreq	r3, r3, #4
 800c406:	3004      	addeq	r0, #4
 800c408:	0799      	lsls	r1, r3, #30
 800c40a:	bf04      	itt	eq
 800c40c:	089b      	lsreq	r3, r3, #2
 800c40e:	3002      	addeq	r0, #2
 800c410:	07d9      	lsls	r1, r3, #31
 800c412:	d403      	bmi.n	800c41c <__lo0bits+0x4e>
 800c414:	085b      	lsrs	r3, r3, #1
 800c416:	f100 0001 	add.w	r0, r0, #1
 800c41a:	d003      	beq.n	800c424 <__lo0bits+0x56>
 800c41c:	6013      	str	r3, [r2, #0]
 800c41e:	4770      	bx	lr
 800c420:	2000      	movs	r0, #0
 800c422:	4770      	bx	lr
 800c424:	2020      	movs	r0, #32
 800c426:	4770      	bx	lr

0800c428 <__i2b>:
 800c428:	b510      	push	{r4, lr}
 800c42a:	460c      	mov	r4, r1
 800c42c:	2101      	movs	r1, #1
 800c42e:	f7ff ff05 	bl	800c23c <_Balloc>
 800c432:	4602      	mov	r2, r0
 800c434:	b928      	cbnz	r0, 800c442 <__i2b+0x1a>
 800c436:	4b05      	ldr	r3, [pc, #20]	@ (800c44c <__i2b+0x24>)
 800c438:	f240 1145 	movw	r1, #325	@ 0x145
 800c43c:	4804      	ldr	r0, [pc, #16]	@ (800c450 <__i2b+0x28>)
 800c43e:	f000 fd1f 	bl	800ce80 <__assert_func>
 800c442:	2301      	movs	r3, #1
 800c444:	6144      	str	r4, [r0, #20]
 800c446:	6103      	str	r3, [r0, #16]
 800c448:	bd10      	pop	{r4, pc}
 800c44a:	bf00      	nop
 800c44c:	0800d2e4 	.word	0x0800d2e4
 800c450:	0800d2f5 	.word	0x0800d2f5

0800c454 <__multiply>:
 800c454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c458:	4617      	mov	r7, r2
 800c45a:	690a      	ldr	r2, [r1, #16]
 800c45c:	4689      	mov	r9, r1
 800c45e:	b085      	sub	sp, #20
 800c460:	693b      	ldr	r3, [r7, #16]
 800c462:	429a      	cmp	r2, r3
 800c464:	bfa2      	ittt	ge
 800c466:	463b      	movge	r3, r7
 800c468:	460f      	movge	r7, r1
 800c46a:	4699      	movge	r9, r3
 800c46c:	693d      	ldr	r5, [r7, #16]
 800c46e:	68bb      	ldr	r3, [r7, #8]
 800c470:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c474:	6879      	ldr	r1, [r7, #4]
 800c476:	eb05 060a 	add.w	r6, r5, sl
 800c47a:	42b3      	cmp	r3, r6
 800c47c:	bfb8      	it	lt
 800c47e:	3101      	addlt	r1, #1
 800c480:	f7ff fedc 	bl	800c23c <_Balloc>
 800c484:	b930      	cbnz	r0, 800c494 <__multiply+0x40>
 800c486:	4602      	mov	r2, r0
 800c488:	4b42      	ldr	r3, [pc, #264]	@ (800c594 <__multiply+0x140>)
 800c48a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c48e:	4842      	ldr	r0, [pc, #264]	@ (800c598 <__multiply+0x144>)
 800c490:	f000 fcf6 	bl	800ce80 <__assert_func>
 800c494:	f100 0414 	add.w	r4, r0, #20
 800c498:	2200      	movs	r2, #0
 800c49a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c49e:	4623      	mov	r3, r4
 800c4a0:	4573      	cmp	r3, lr
 800c4a2:	d320      	bcc.n	800c4e6 <__multiply+0x92>
 800c4a4:	f107 0814 	add.w	r8, r7, #20
 800c4a8:	f109 0114 	add.w	r1, r9, #20
 800c4ac:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c4b0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c4b4:	9302      	str	r3, [sp, #8]
 800c4b6:	1beb      	subs	r3, r5, r7
 800c4b8:	3715      	adds	r7, #21
 800c4ba:	3b15      	subs	r3, #21
 800c4bc:	f023 0303 	bic.w	r3, r3, #3
 800c4c0:	3304      	adds	r3, #4
 800c4c2:	42bd      	cmp	r5, r7
 800c4c4:	bf38      	it	cc
 800c4c6:	2304      	movcc	r3, #4
 800c4c8:	9301      	str	r3, [sp, #4]
 800c4ca:	9b02      	ldr	r3, [sp, #8]
 800c4cc:	9103      	str	r1, [sp, #12]
 800c4ce:	428b      	cmp	r3, r1
 800c4d0:	d80c      	bhi.n	800c4ec <__multiply+0x98>
 800c4d2:	2e00      	cmp	r6, #0
 800c4d4:	dd03      	ble.n	800c4de <__multiply+0x8a>
 800c4d6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d057      	beq.n	800c58e <__multiply+0x13a>
 800c4de:	6106      	str	r6, [r0, #16]
 800c4e0:	b005      	add	sp, #20
 800c4e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4e6:	f843 2b04 	str.w	r2, [r3], #4
 800c4ea:	e7d9      	b.n	800c4a0 <__multiply+0x4c>
 800c4ec:	f8b1 a000 	ldrh.w	sl, [r1]
 800c4f0:	f1ba 0f00 	cmp.w	sl, #0
 800c4f4:	d021      	beq.n	800c53a <__multiply+0xe6>
 800c4f6:	46c4      	mov	ip, r8
 800c4f8:	46a1      	mov	r9, r4
 800c4fa:	2700      	movs	r7, #0
 800c4fc:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c500:	f8d9 3000 	ldr.w	r3, [r9]
 800c504:	fa1f fb82 	uxth.w	fp, r2
 800c508:	4565      	cmp	r5, ip
 800c50a:	b29b      	uxth	r3, r3
 800c50c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800c510:	fb0a 330b 	mla	r3, sl, fp, r3
 800c514:	443b      	add	r3, r7
 800c516:	f8d9 7000 	ldr.w	r7, [r9]
 800c51a:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800c51e:	fb0a 7202 	mla	r2, sl, r2, r7
 800c522:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c526:	b29b      	uxth	r3, r3
 800c528:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c52c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c530:	f849 3b04 	str.w	r3, [r9], #4
 800c534:	d8e2      	bhi.n	800c4fc <__multiply+0xa8>
 800c536:	9b01      	ldr	r3, [sp, #4]
 800c538:	50e7      	str	r7, [r4, r3]
 800c53a:	9b03      	ldr	r3, [sp, #12]
 800c53c:	3104      	adds	r1, #4
 800c53e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c542:	f1b9 0f00 	cmp.w	r9, #0
 800c546:	d020      	beq.n	800c58a <__multiply+0x136>
 800c548:	6823      	ldr	r3, [r4, #0]
 800c54a:	4647      	mov	r7, r8
 800c54c:	46a4      	mov	ip, r4
 800c54e:	f04f 0a00 	mov.w	sl, #0
 800c552:	f8b7 b000 	ldrh.w	fp, [r7]
 800c556:	b29b      	uxth	r3, r3
 800c558:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c55c:	fb09 220b 	mla	r2, r9, fp, r2
 800c560:	4452      	add	r2, sl
 800c562:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c566:	f84c 3b04 	str.w	r3, [ip], #4
 800c56a:	f857 3b04 	ldr.w	r3, [r7], #4
 800c56e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c572:	f8bc 3000 	ldrh.w	r3, [ip]
 800c576:	42bd      	cmp	r5, r7
 800c578:	fb09 330a 	mla	r3, r9, sl, r3
 800c57c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c580:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c584:	d8e5      	bhi.n	800c552 <__multiply+0xfe>
 800c586:	9a01      	ldr	r2, [sp, #4]
 800c588:	50a3      	str	r3, [r4, r2]
 800c58a:	3404      	adds	r4, #4
 800c58c:	e79d      	b.n	800c4ca <__multiply+0x76>
 800c58e:	3e01      	subs	r6, #1
 800c590:	e79f      	b.n	800c4d2 <__multiply+0x7e>
 800c592:	bf00      	nop
 800c594:	0800d2e4 	.word	0x0800d2e4
 800c598:	0800d2f5 	.word	0x0800d2f5

0800c59c <__pow5mult>:
 800c59c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5a0:	4615      	mov	r5, r2
 800c5a2:	f012 0203 	ands.w	r2, r2, #3
 800c5a6:	4607      	mov	r7, r0
 800c5a8:	460e      	mov	r6, r1
 800c5aa:	d007      	beq.n	800c5bc <__pow5mult+0x20>
 800c5ac:	3a01      	subs	r2, #1
 800c5ae:	4c25      	ldr	r4, [pc, #148]	@ (800c644 <__pow5mult+0xa8>)
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c5b6:	f7ff fea3 	bl	800c300 <__multadd>
 800c5ba:	4606      	mov	r6, r0
 800c5bc:	10ad      	asrs	r5, r5, #2
 800c5be:	d03d      	beq.n	800c63c <__pow5mult+0xa0>
 800c5c0:	69fc      	ldr	r4, [r7, #28]
 800c5c2:	b97c      	cbnz	r4, 800c5e4 <__pow5mult+0x48>
 800c5c4:	2010      	movs	r0, #16
 800c5c6:	f7ff fd83 	bl	800c0d0 <malloc>
 800c5ca:	4602      	mov	r2, r0
 800c5cc:	61f8      	str	r0, [r7, #28]
 800c5ce:	b928      	cbnz	r0, 800c5dc <__pow5mult+0x40>
 800c5d0:	4b1d      	ldr	r3, [pc, #116]	@ (800c648 <__pow5mult+0xac>)
 800c5d2:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c5d6:	481d      	ldr	r0, [pc, #116]	@ (800c64c <__pow5mult+0xb0>)
 800c5d8:	f000 fc52 	bl	800ce80 <__assert_func>
 800c5dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c5e0:	6004      	str	r4, [r0, #0]
 800c5e2:	60c4      	str	r4, [r0, #12]
 800c5e4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c5e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c5ec:	b94c      	cbnz	r4, 800c602 <__pow5mult+0x66>
 800c5ee:	f240 2171 	movw	r1, #625	@ 0x271
 800c5f2:	4638      	mov	r0, r7
 800c5f4:	f7ff ff18 	bl	800c428 <__i2b>
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	4604      	mov	r4, r0
 800c5fc:	f8c8 0008 	str.w	r0, [r8, #8]
 800c600:	6003      	str	r3, [r0, #0]
 800c602:	f04f 0900 	mov.w	r9, #0
 800c606:	07eb      	lsls	r3, r5, #31
 800c608:	d50a      	bpl.n	800c620 <__pow5mult+0x84>
 800c60a:	4631      	mov	r1, r6
 800c60c:	4622      	mov	r2, r4
 800c60e:	4638      	mov	r0, r7
 800c610:	f7ff ff20 	bl	800c454 <__multiply>
 800c614:	4680      	mov	r8, r0
 800c616:	4631      	mov	r1, r6
 800c618:	4638      	mov	r0, r7
 800c61a:	4646      	mov	r6, r8
 800c61c:	f7ff fe4e 	bl	800c2bc <_Bfree>
 800c620:	106d      	asrs	r5, r5, #1
 800c622:	d00b      	beq.n	800c63c <__pow5mult+0xa0>
 800c624:	6820      	ldr	r0, [r4, #0]
 800c626:	b938      	cbnz	r0, 800c638 <__pow5mult+0x9c>
 800c628:	4622      	mov	r2, r4
 800c62a:	4621      	mov	r1, r4
 800c62c:	4638      	mov	r0, r7
 800c62e:	f7ff ff11 	bl	800c454 <__multiply>
 800c632:	6020      	str	r0, [r4, #0]
 800c634:	f8c0 9000 	str.w	r9, [r0]
 800c638:	4604      	mov	r4, r0
 800c63a:	e7e4      	b.n	800c606 <__pow5mult+0x6a>
 800c63c:	4630      	mov	r0, r6
 800c63e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c642:	bf00      	nop
 800c644:	0800d3a8 	.word	0x0800d3a8
 800c648:	0800d275 	.word	0x0800d275
 800c64c:	0800d2f5 	.word	0x0800d2f5

0800c650 <__lshift>:
 800c650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c654:	460c      	mov	r4, r1
 800c656:	4607      	mov	r7, r0
 800c658:	4691      	mov	r9, r2
 800c65a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c65e:	6923      	ldr	r3, [r4, #16]
 800c660:	6849      	ldr	r1, [r1, #4]
 800c662:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c666:	68a3      	ldr	r3, [r4, #8]
 800c668:	f108 0601 	add.w	r6, r8, #1
 800c66c:	42b3      	cmp	r3, r6
 800c66e:	db0b      	blt.n	800c688 <__lshift+0x38>
 800c670:	4638      	mov	r0, r7
 800c672:	f7ff fde3 	bl	800c23c <_Balloc>
 800c676:	4605      	mov	r5, r0
 800c678:	b948      	cbnz	r0, 800c68e <__lshift+0x3e>
 800c67a:	4602      	mov	r2, r0
 800c67c:	4b28      	ldr	r3, [pc, #160]	@ (800c720 <__lshift+0xd0>)
 800c67e:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c682:	4828      	ldr	r0, [pc, #160]	@ (800c724 <__lshift+0xd4>)
 800c684:	f000 fbfc 	bl	800ce80 <__assert_func>
 800c688:	3101      	adds	r1, #1
 800c68a:	005b      	lsls	r3, r3, #1
 800c68c:	e7ee      	b.n	800c66c <__lshift+0x1c>
 800c68e:	2300      	movs	r3, #0
 800c690:	f100 0114 	add.w	r1, r0, #20
 800c694:	f100 0210 	add.w	r2, r0, #16
 800c698:	4618      	mov	r0, r3
 800c69a:	4553      	cmp	r3, sl
 800c69c:	db33      	blt.n	800c706 <__lshift+0xb6>
 800c69e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c6a2:	f104 0314 	add.w	r3, r4, #20
 800c6a6:	6920      	ldr	r0, [r4, #16]
 800c6a8:	f019 091f 	ands.w	r9, r9, #31
 800c6ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c6b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c6b4:	d02b      	beq.n	800c70e <__lshift+0xbe>
 800c6b6:	f1c9 0e20 	rsb	lr, r9, #32
 800c6ba:	468a      	mov	sl, r1
 800c6bc:	2200      	movs	r2, #0
 800c6be:	6818      	ldr	r0, [r3, #0]
 800c6c0:	fa00 f009 	lsl.w	r0, r0, r9
 800c6c4:	4310      	orrs	r0, r2
 800c6c6:	f84a 0b04 	str.w	r0, [sl], #4
 800c6ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6ce:	459c      	cmp	ip, r3
 800c6d0:	fa22 f20e 	lsr.w	r2, r2, lr
 800c6d4:	d8f3      	bhi.n	800c6be <__lshift+0x6e>
 800c6d6:	ebac 0304 	sub.w	r3, ip, r4
 800c6da:	f104 0015 	add.w	r0, r4, #21
 800c6de:	3b15      	subs	r3, #21
 800c6e0:	f023 0303 	bic.w	r3, r3, #3
 800c6e4:	3304      	adds	r3, #4
 800c6e6:	4560      	cmp	r0, ip
 800c6e8:	bf88      	it	hi
 800c6ea:	2304      	movhi	r3, #4
 800c6ec:	50ca      	str	r2, [r1, r3]
 800c6ee:	b10a      	cbz	r2, 800c6f4 <__lshift+0xa4>
 800c6f0:	f108 0602 	add.w	r6, r8, #2
 800c6f4:	3e01      	subs	r6, #1
 800c6f6:	4638      	mov	r0, r7
 800c6f8:	4621      	mov	r1, r4
 800c6fa:	612e      	str	r6, [r5, #16]
 800c6fc:	f7ff fdde 	bl	800c2bc <_Bfree>
 800c700:	4628      	mov	r0, r5
 800c702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c706:	3301      	adds	r3, #1
 800c708:	f842 0f04 	str.w	r0, [r2, #4]!
 800c70c:	e7c5      	b.n	800c69a <__lshift+0x4a>
 800c70e:	3904      	subs	r1, #4
 800c710:	f853 2b04 	ldr.w	r2, [r3], #4
 800c714:	459c      	cmp	ip, r3
 800c716:	f841 2f04 	str.w	r2, [r1, #4]!
 800c71a:	d8f9      	bhi.n	800c710 <__lshift+0xc0>
 800c71c:	e7ea      	b.n	800c6f4 <__lshift+0xa4>
 800c71e:	bf00      	nop
 800c720:	0800d2e4 	.word	0x0800d2e4
 800c724:	0800d2f5 	.word	0x0800d2f5

0800c728 <__mcmp>:
 800c728:	4603      	mov	r3, r0
 800c72a:	690a      	ldr	r2, [r1, #16]
 800c72c:	6900      	ldr	r0, [r0, #16]
 800c72e:	1a80      	subs	r0, r0, r2
 800c730:	b530      	push	{r4, r5, lr}
 800c732:	d10e      	bne.n	800c752 <__mcmp+0x2a>
 800c734:	3314      	adds	r3, #20
 800c736:	3114      	adds	r1, #20
 800c738:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c73c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c740:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c744:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c748:	4295      	cmp	r5, r2
 800c74a:	d003      	beq.n	800c754 <__mcmp+0x2c>
 800c74c:	d205      	bcs.n	800c75a <__mcmp+0x32>
 800c74e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c752:	bd30      	pop	{r4, r5, pc}
 800c754:	42a3      	cmp	r3, r4
 800c756:	d3f3      	bcc.n	800c740 <__mcmp+0x18>
 800c758:	e7fb      	b.n	800c752 <__mcmp+0x2a>
 800c75a:	2001      	movs	r0, #1
 800c75c:	e7f9      	b.n	800c752 <__mcmp+0x2a>
	...

0800c760 <__mdiff>:
 800c760:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c764:	4689      	mov	r9, r1
 800c766:	4606      	mov	r6, r0
 800c768:	4611      	mov	r1, r2
 800c76a:	4614      	mov	r4, r2
 800c76c:	4648      	mov	r0, r9
 800c76e:	f7ff ffdb 	bl	800c728 <__mcmp>
 800c772:	1e05      	subs	r5, r0, #0
 800c774:	d112      	bne.n	800c79c <__mdiff+0x3c>
 800c776:	4629      	mov	r1, r5
 800c778:	4630      	mov	r0, r6
 800c77a:	f7ff fd5f 	bl	800c23c <_Balloc>
 800c77e:	4602      	mov	r2, r0
 800c780:	b928      	cbnz	r0, 800c78e <__mdiff+0x2e>
 800c782:	4b41      	ldr	r3, [pc, #260]	@ (800c888 <__mdiff+0x128>)
 800c784:	f240 2137 	movw	r1, #567	@ 0x237
 800c788:	4840      	ldr	r0, [pc, #256]	@ (800c88c <__mdiff+0x12c>)
 800c78a:	f000 fb79 	bl	800ce80 <__assert_func>
 800c78e:	2301      	movs	r3, #1
 800c790:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c794:	4610      	mov	r0, r2
 800c796:	b003      	add	sp, #12
 800c798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c79c:	bfbc      	itt	lt
 800c79e:	464b      	movlt	r3, r9
 800c7a0:	46a1      	movlt	r9, r4
 800c7a2:	4630      	mov	r0, r6
 800c7a4:	bfb8      	it	lt
 800c7a6:	2501      	movlt	r5, #1
 800c7a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c7ac:	bfb4      	ite	lt
 800c7ae:	461c      	movlt	r4, r3
 800c7b0:	2500      	movge	r5, #0
 800c7b2:	f7ff fd43 	bl	800c23c <_Balloc>
 800c7b6:	4602      	mov	r2, r0
 800c7b8:	b918      	cbnz	r0, 800c7c2 <__mdiff+0x62>
 800c7ba:	4b33      	ldr	r3, [pc, #204]	@ (800c888 <__mdiff+0x128>)
 800c7bc:	f240 2145 	movw	r1, #581	@ 0x245
 800c7c0:	e7e2      	b.n	800c788 <__mdiff+0x28>
 800c7c2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c7c6:	f104 0e14 	add.w	lr, r4, #20
 800c7ca:	6926      	ldr	r6, [r4, #16]
 800c7cc:	f100 0b14 	add.w	fp, r0, #20
 800c7d0:	60c5      	str	r5, [r0, #12]
 800c7d2:	f109 0514 	add.w	r5, r9, #20
 800c7d6:	f109 0310 	add.w	r3, r9, #16
 800c7da:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c7de:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c7e2:	46d9      	mov	r9, fp
 800c7e4:	f04f 0c00 	mov.w	ip, #0
 800c7e8:	9301      	str	r3, [sp, #4]
 800c7ea:	9b01      	ldr	r3, [sp, #4]
 800c7ec:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c7f0:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c7f4:	4576      	cmp	r6, lr
 800c7f6:	9301      	str	r3, [sp, #4]
 800c7f8:	fa1f f38a 	uxth.w	r3, sl
 800c7fc:	4619      	mov	r1, r3
 800c7fe:	b283      	uxth	r3, r0
 800c800:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800c804:	eba1 0303 	sub.w	r3, r1, r3
 800c808:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c80c:	4463      	add	r3, ip
 800c80e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c812:	b29b      	uxth	r3, r3
 800c814:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c818:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c81c:	f849 3b04 	str.w	r3, [r9], #4
 800c820:	d8e3      	bhi.n	800c7ea <__mdiff+0x8a>
 800c822:	1b33      	subs	r3, r6, r4
 800c824:	3415      	adds	r4, #21
 800c826:	3b15      	subs	r3, #21
 800c828:	f023 0303 	bic.w	r3, r3, #3
 800c82c:	3304      	adds	r3, #4
 800c82e:	42a6      	cmp	r6, r4
 800c830:	bf38      	it	cc
 800c832:	2304      	movcc	r3, #4
 800c834:	441d      	add	r5, r3
 800c836:	445b      	add	r3, fp
 800c838:	462c      	mov	r4, r5
 800c83a:	461e      	mov	r6, r3
 800c83c:	4544      	cmp	r4, r8
 800c83e:	d30e      	bcc.n	800c85e <__mdiff+0xfe>
 800c840:	f108 0103 	add.w	r1, r8, #3
 800c844:	1b49      	subs	r1, r1, r5
 800c846:	3d03      	subs	r5, #3
 800c848:	f021 0103 	bic.w	r1, r1, #3
 800c84c:	45a8      	cmp	r8, r5
 800c84e:	bf38      	it	cc
 800c850:	2100      	movcc	r1, #0
 800c852:	440b      	add	r3, r1
 800c854:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c858:	b199      	cbz	r1, 800c882 <__mdiff+0x122>
 800c85a:	6117      	str	r7, [r2, #16]
 800c85c:	e79a      	b.n	800c794 <__mdiff+0x34>
 800c85e:	f854 1b04 	ldr.w	r1, [r4], #4
 800c862:	46e6      	mov	lr, ip
 800c864:	fa1f fc81 	uxth.w	ip, r1
 800c868:	0c08      	lsrs	r0, r1, #16
 800c86a:	4471      	add	r1, lr
 800c86c:	44f4      	add	ip, lr
 800c86e:	b289      	uxth	r1, r1
 800c870:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c874:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c878:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c87c:	f846 1b04 	str.w	r1, [r6], #4
 800c880:	e7dc      	b.n	800c83c <__mdiff+0xdc>
 800c882:	3f01      	subs	r7, #1
 800c884:	e7e6      	b.n	800c854 <__mdiff+0xf4>
 800c886:	bf00      	nop
 800c888:	0800d2e4 	.word	0x0800d2e4
 800c88c:	0800d2f5 	.word	0x0800d2f5

0800c890 <__d2b>:
 800c890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c894:	460f      	mov	r7, r1
 800c896:	2101      	movs	r1, #1
 800c898:	4616      	mov	r6, r2
 800c89a:	ec59 8b10 	vmov	r8, r9, d0
 800c89e:	f7ff fccd 	bl	800c23c <_Balloc>
 800c8a2:	4604      	mov	r4, r0
 800c8a4:	b930      	cbnz	r0, 800c8b4 <__d2b+0x24>
 800c8a6:	4602      	mov	r2, r0
 800c8a8:	4b23      	ldr	r3, [pc, #140]	@ (800c938 <__d2b+0xa8>)
 800c8aa:	f240 310f 	movw	r1, #783	@ 0x30f
 800c8ae:	4823      	ldr	r0, [pc, #140]	@ (800c93c <__d2b+0xac>)
 800c8b0:	f000 fae6 	bl	800ce80 <__assert_func>
 800c8b4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c8b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c8bc:	b10d      	cbz	r5, 800c8c2 <__d2b+0x32>
 800c8be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c8c2:	9301      	str	r3, [sp, #4]
 800c8c4:	f1b8 0300 	subs.w	r3, r8, #0
 800c8c8:	d023      	beq.n	800c912 <__d2b+0x82>
 800c8ca:	4668      	mov	r0, sp
 800c8cc:	9300      	str	r3, [sp, #0]
 800c8ce:	f7ff fd7e 	bl	800c3ce <__lo0bits>
 800c8d2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c8d6:	b1d0      	cbz	r0, 800c90e <__d2b+0x7e>
 800c8d8:	f1c0 0320 	rsb	r3, r0, #32
 800c8dc:	fa02 f303 	lsl.w	r3, r2, r3
 800c8e0:	40c2      	lsrs	r2, r0
 800c8e2:	430b      	orrs	r3, r1
 800c8e4:	9201      	str	r2, [sp, #4]
 800c8e6:	6163      	str	r3, [r4, #20]
 800c8e8:	9b01      	ldr	r3, [sp, #4]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	61a3      	str	r3, [r4, #24]
 800c8ee:	bf0c      	ite	eq
 800c8f0:	2201      	moveq	r2, #1
 800c8f2:	2202      	movne	r2, #2
 800c8f4:	6122      	str	r2, [r4, #16]
 800c8f6:	b1a5      	cbz	r5, 800c922 <__d2b+0x92>
 800c8f8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c8fc:	4405      	add	r5, r0
 800c8fe:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c902:	603d      	str	r5, [r7, #0]
 800c904:	6030      	str	r0, [r6, #0]
 800c906:	4620      	mov	r0, r4
 800c908:	b003      	add	sp, #12
 800c90a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c90e:	6161      	str	r1, [r4, #20]
 800c910:	e7ea      	b.n	800c8e8 <__d2b+0x58>
 800c912:	a801      	add	r0, sp, #4
 800c914:	f7ff fd5b 	bl	800c3ce <__lo0bits>
 800c918:	9b01      	ldr	r3, [sp, #4]
 800c91a:	3020      	adds	r0, #32
 800c91c:	2201      	movs	r2, #1
 800c91e:	6163      	str	r3, [r4, #20]
 800c920:	e7e8      	b.n	800c8f4 <__d2b+0x64>
 800c922:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c926:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c92a:	6038      	str	r0, [r7, #0]
 800c92c:	6918      	ldr	r0, [r3, #16]
 800c92e:	f7ff fd2f 	bl	800c390 <__hi0bits>
 800c932:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c936:	e7e5      	b.n	800c904 <__d2b+0x74>
 800c938:	0800d2e4 	.word	0x0800d2e4
 800c93c:	0800d2f5 	.word	0x0800d2f5

0800c940 <__sfputc_r>:
 800c940:	6893      	ldr	r3, [r2, #8]
 800c942:	3b01      	subs	r3, #1
 800c944:	2b00      	cmp	r3, #0
 800c946:	b410      	push	{r4}
 800c948:	6093      	str	r3, [r2, #8]
 800c94a:	da08      	bge.n	800c95e <__sfputc_r+0x1e>
 800c94c:	6994      	ldr	r4, [r2, #24]
 800c94e:	42a3      	cmp	r3, r4
 800c950:	db01      	blt.n	800c956 <__sfputc_r+0x16>
 800c952:	290a      	cmp	r1, #10
 800c954:	d103      	bne.n	800c95e <__sfputc_r+0x1e>
 800c956:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c95a:	f000 b9df 	b.w	800cd1c <__swbuf_r>
 800c95e:	6813      	ldr	r3, [r2, #0]
 800c960:	1c58      	adds	r0, r3, #1
 800c962:	6010      	str	r0, [r2, #0]
 800c964:	4608      	mov	r0, r1
 800c966:	7019      	strb	r1, [r3, #0]
 800c968:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c96c:	4770      	bx	lr

0800c96e <__sfputs_r>:
 800c96e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c970:	4606      	mov	r6, r0
 800c972:	460f      	mov	r7, r1
 800c974:	4614      	mov	r4, r2
 800c976:	18d5      	adds	r5, r2, r3
 800c978:	42ac      	cmp	r4, r5
 800c97a:	d101      	bne.n	800c980 <__sfputs_r+0x12>
 800c97c:	2000      	movs	r0, #0
 800c97e:	e007      	b.n	800c990 <__sfputs_r+0x22>
 800c980:	463a      	mov	r2, r7
 800c982:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c986:	4630      	mov	r0, r6
 800c988:	f7ff ffda 	bl	800c940 <__sfputc_r>
 800c98c:	1c43      	adds	r3, r0, #1
 800c98e:	d1f3      	bne.n	800c978 <__sfputs_r+0xa>
 800c990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c994 <_vfiprintf_r>:
 800c994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c998:	460d      	mov	r5, r1
 800c99a:	b09d      	sub	sp, #116	@ 0x74
 800c99c:	4614      	mov	r4, r2
 800c99e:	4698      	mov	r8, r3
 800c9a0:	4606      	mov	r6, r0
 800c9a2:	b118      	cbz	r0, 800c9ac <_vfiprintf_r+0x18>
 800c9a4:	6a03      	ldr	r3, [r0, #32]
 800c9a6:	b90b      	cbnz	r3, 800c9ac <_vfiprintf_r+0x18>
 800c9a8:	f7fe fbd0 	bl	800b14c <__sinit>
 800c9ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9ae:	07d9      	lsls	r1, r3, #31
 800c9b0:	d405      	bmi.n	800c9be <_vfiprintf_r+0x2a>
 800c9b2:	89ab      	ldrh	r3, [r5, #12]
 800c9b4:	059a      	lsls	r2, r3, #22
 800c9b6:	d402      	bmi.n	800c9be <_vfiprintf_r+0x2a>
 800c9b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9ba:	f7fe fcd0 	bl	800b35e <__retarget_lock_acquire_recursive>
 800c9be:	89ab      	ldrh	r3, [r5, #12]
 800c9c0:	071b      	lsls	r3, r3, #28
 800c9c2:	d501      	bpl.n	800c9c8 <_vfiprintf_r+0x34>
 800c9c4:	692b      	ldr	r3, [r5, #16]
 800c9c6:	b99b      	cbnz	r3, 800c9f0 <_vfiprintf_r+0x5c>
 800c9c8:	4629      	mov	r1, r5
 800c9ca:	4630      	mov	r0, r6
 800c9cc:	f000 f9e4 	bl	800cd98 <__swsetup_r>
 800c9d0:	b170      	cbz	r0, 800c9f0 <_vfiprintf_r+0x5c>
 800c9d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9d4:	07dc      	lsls	r4, r3, #31
 800c9d6:	d504      	bpl.n	800c9e2 <_vfiprintf_r+0x4e>
 800c9d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c9dc:	b01d      	add	sp, #116	@ 0x74
 800c9de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9e2:	89ab      	ldrh	r3, [r5, #12]
 800c9e4:	0598      	lsls	r0, r3, #22
 800c9e6:	d4f7      	bmi.n	800c9d8 <_vfiprintf_r+0x44>
 800c9e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9ea:	f7fe fcb9 	bl	800b360 <__retarget_lock_release_recursive>
 800c9ee:	e7f3      	b.n	800c9d8 <_vfiprintf_r+0x44>
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c9f6:	f04f 0901 	mov.w	r9, #1
 800c9fa:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800cbb0 <_vfiprintf_r+0x21c>
 800c9fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca00:	2320      	movs	r3, #32
 800ca02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ca06:	2330      	movs	r3, #48	@ 0x30
 800ca08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ca0c:	4623      	mov	r3, r4
 800ca0e:	469a      	mov	sl, r3
 800ca10:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca14:	b10a      	cbz	r2, 800ca1a <_vfiprintf_r+0x86>
 800ca16:	2a25      	cmp	r2, #37	@ 0x25
 800ca18:	d1f9      	bne.n	800ca0e <_vfiprintf_r+0x7a>
 800ca1a:	ebba 0b04 	subs.w	fp, sl, r4
 800ca1e:	d00b      	beq.n	800ca38 <_vfiprintf_r+0xa4>
 800ca20:	465b      	mov	r3, fp
 800ca22:	4622      	mov	r2, r4
 800ca24:	4629      	mov	r1, r5
 800ca26:	4630      	mov	r0, r6
 800ca28:	f7ff ffa1 	bl	800c96e <__sfputs_r>
 800ca2c:	3001      	adds	r0, #1
 800ca2e:	f000 80a7 	beq.w	800cb80 <_vfiprintf_r+0x1ec>
 800ca32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca34:	445a      	add	r2, fp
 800ca36:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca38:	f89a 3000 	ldrb.w	r3, [sl]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	f000 809f 	beq.w	800cb80 <_vfiprintf_r+0x1ec>
 800ca42:	2300      	movs	r3, #0
 800ca44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ca48:	f10a 0a01 	add.w	sl, sl, #1
 800ca4c:	9304      	str	r3, [sp, #16]
 800ca4e:	9307      	str	r3, [sp, #28]
 800ca50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ca54:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca5a:	4654      	mov	r4, sl
 800ca5c:	2205      	movs	r2, #5
 800ca5e:	4854      	ldr	r0, [pc, #336]	@ (800cbb0 <_vfiprintf_r+0x21c>)
 800ca60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca64:	f7fe fc7d 	bl	800b362 <memchr>
 800ca68:	9a04      	ldr	r2, [sp, #16]
 800ca6a:	b9d8      	cbnz	r0, 800caa4 <_vfiprintf_r+0x110>
 800ca6c:	06d1      	lsls	r1, r2, #27
 800ca6e:	bf44      	itt	mi
 800ca70:	2320      	movmi	r3, #32
 800ca72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca76:	0713      	lsls	r3, r2, #28
 800ca78:	bf44      	itt	mi
 800ca7a:	232b      	movmi	r3, #43	@ 0x2b
 800ca7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca80:	f89a 3000 	ldrb.w	r3, [sl]
 800ca84:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca86:	d015      	beq.n	800cab4 <_vfiprintf_r+0x120>
 800ca88:	9a07      	ldr	r2, [sp, #28]
 800ca8a:	4654      	mov	r4, sl
 800ca8c:	2000      	movs	r0, #0
 800ca8e:	f04f 0c0a 	mov.w	ip, #10
 800ca92:	4621      	mov	r1, r4
 800ca94:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca98:	3b30      	subs	r3, #48	@ 0x30
 800ca9a:	2b09      	cmp	r3, #9
 800ca9c:	d94b      	bls.n	800cb36 <_vfiprintf_r+0x1a2>
 800ca9e:	b1b0      	cbz	r0, 800cace <_vfiprintf_r+0x13a>
 800caa0:	9207      	str	r2, [sp, #28]
 800caa2:	e014      	b.n	800cace <_vfiprintf_r+0x13a>
 800caa4:	eba0 0308 	sub.w	r3, r0, r8
 800caa8:	46a2      	mov	sl, r4
 800caaa:	fa09 f303 	lsl.w	r3, r9, r3
 800caae:	4313      	orrs	r3, r2
 800cab0:	9304      	str	r3, [sp, #16]
 800cab2:	e7d2      	b.n	800ca5a <_vfiprintf_r+0xc6>
 800cab4:	9b03      	ldr	r3, [sp, #12]
 800cab6:	1d19      	adds	r1, r3, #4
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	9103      	str	r1, [sp, #12]
 800cabe:	bfbb      	ittet	lt
 800cac0:	425b      	neglt	r3, r3
 800cac2:	f042 0202 	orrlt.w	r2, r2, #2
 800cac6:	9307      	strge	r3, [sp, #28]
 800cac8:	9307      	strlt	r3, [sp, #28]
 800caca:	bfb8      	it	lt
 800cacc:	9204      	strlt	r2, [sp, #16]
 800cace:	7823      	ldrb	r3, [r4, #0]
 800cad0:	2b2e      	cmp	r3, #46	@ 0x2e
 800cad2:	d10a      	bne.n	800caea <_vfiprintf_r+0x156>
 800cad4:	7863      	ldrb	r3, [r4, #1]
 800cad6:	2b2a      	cmp	r3, #42	@ 0x2a
 800cad8:	d132      	bne.n	800cb40 <_vfiprintf_r+0x1ac>
 800cada:	9b03      	ldr	r3, [sp, #12]
 800cadc:	3402      	adds	r4, #2
 800cade:	1d1a      	adds	r2, r3, #4
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cae6:	9203      	str	r2, [sp, #12]
 800cae8:	9305      	str	r3, [sp, #20]
 800caea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cbc0 <_vfiprintf_r+0x22c>
 800caee:	2203      	movs	r2, #3
 800caf0:	7821      	ldrb	r1, [r4, #0]
 800caf2:	4650      	mov	r0, sl
 800caf4:	f7fe fc35 	bl	800b362 <memchr>
 800caf8:	b138      	cbz	r0, 800cb0a <_vfiprintf_r+0x176>
 800cafa:	eba0 000a 	sub.w	r0, r0, sl
 800cafe:	2240      	movs	r2, #64	@ 0x40
 800cb00:	9b04      	ldr	r3, [sp, #16]
 800cb02:	3401      	adds	r4, #1
 800cb04:	4082      	lsls	r2, r0
 800cb06:	4313      	orrs	r3, r2
 800cb08:	9304      	str	r3, [sp, #16]
 800cb0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb0e:	2206      	movs	r2, #6
 800cb10:	4828      	ldr	r0, [pc, #160]	@ (800cbb4 <_vfiprintf_r+0x220>)
 800cb12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cb16:	f7fe fc24 	bl	800b362 <memchr>
 800cb1a:	2800      	cmp	r0, #0
 800cb1c:	d03f      	beq.n	800cb9e <_vfiprintf_r+0x20a>
 800cb1e:	4b26      	ldr	r3, [pc, #152]	@ (800cbb8 <_vfiprintf_r+0x224>)
 800cb20:	bb1b      	cbnz	r3, 800cb6a <_vfiprintf_r+0x1d6>
 800cb22:	9b03      	ldr	r3, [sp, #12]
 800cb24:	3307      	adds	r3, #7
 800cb26:	f023 0307 	bic.w	r3, r3, #7
 800cb2a:	3308      	adds	r3, #8
 800cb2c:	9303      	str	r3, [sp, #12]
 800cb2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb30:	443b      	add	r3, r7
 800cb32:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb34:	e76a      	b.n	800ca0c <_vfiprintf_r+0x78>
 800cb36:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb3a:	460c      	mov	r4, r1
 800cb3c:	2001      	movs	r0, #1
 800cb3e:	e7a8      	b.n	800ca92 <_vfiprintf_r+0xfe>
 800cb40:	2300      	movs	r3, #0
 800cb42:	3401      	adds	r4, #1
 800cb44:	f04f 0c0a 	mov.w	ip, #10
 800cb48:	4619      	mov	r1, r3
 800cb4a:	9305      	str	r3, [sp, #20]
 800cb4c:	4620      	mov	r0, r4
 800cb4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb52:	3a30      	subs	r2, #48	@ 0x30
 800cb54:	2a09      	cmp	r2, #9
 800cb56:	d903      	bls.n	800cb60 <_vfiprintf_r+0x1cc>
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d0c6      	beq.n	800caea <_vfiprintf_r+0x156>
 800cb5c:	9105      	str	r1, [sp, #20]
 800cb5e:	e7c4      	b.n	800caea <_vfiprintf_r+0x156>
 800cb60:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb64:	4604      	mov	r4, r0
 800cb66:	2301      	movs	r3, #1
 800cb68:	e7f0      	b.n	800cb4c <_vfiprintf_r+0x1b8>
 800cb6a:	ab03      	add	r3, sp, #12
 800cb6c:	462a      	mov	r2, r5
 800cb6e:	a904      	add	r1, sp, #16
 800cb70:	4630      	mov	r0, r6
 800cb72:	9300      	str	r3, [sp, #0]
 800cb74:	4b11      	ldr	r3, [pc, #68]	@ (800cbbc <_vfiprintf_r+0x228>)
 800cb76:	f7fd fea3 	bl	800a8c0 <_printf_float>
 800cb7a:	4607      	mov	r7, r0
 800cb7c:	1c78      	adds	r0, r7, #1
 800cb7e:	d1d6      	bne.n	800cb2e <_vfiprintf_r+0x19a>
 800cb80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb82:	07d9      	lsls	r1, r3, #31
 800cb84:	d405      	bmi.n	800cb92 <_vfiprintf_r+0x1fe>
 800cb86:	89ab      	ldrh	r3, [r5, #12]
 800cb88:	059a      	lsls	r2, r3, #22
 800cb8a:	d402      	bmi.n	800cb92 <_vfiprintf_r+0x1fe>
 800cb8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb8e:	f7fe fbe7 	bl	800b360 <__retarget_lock_release_recursive>
 800cb92:	89ab      	ldrh	r3, [r5, #12]
 800cb94:	065b      	lsls	r3, r3, #25
 800cb96:	f53f af1f 	bmi.w	800c9d8 <_vfiprintf_r+0x44>
 800cb9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cb9c:	e71e      	b.n	800c9dc <_vfiprintf_r+0x48>
 800cb9e:	ab03      	add	r3, sp, #12
 800cba0:	462a      	mov	r2, r5
 800cba2:	a904      	add	r1, sp, #16
 800cba4:	4630      	mov	r0, r6
 800cba6:	9300      	str	r3, [sp, #0]
 800cba8:	4b04      	ldr	r3, [pc, #16]	@ (800cbbc <_vfiprintf_r+0x228>)
 800cbaa:	f7fe f925 	bl	800adf8 <_printf_i>
 800cbae:	e7e4      	b.n	800cb7a <_vfiprintf_r+0x1e6>
 800cbb0:	0800d34e 	.word	0x0800d34e
 800cbb4:	0800d358 	.word	0x0800d358
 800cbb8:	0800a8c1 	.word	0x0800a8c1
 800cbbc:	0800c96f 	.word	0x0800c96f
 800cbc0:	0800d354 	.word	0x0800d354

0800cbc4 <__sflush_r>:
 800cbc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cbc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbcc:	0716      	lsls	r6, r2, #28
 800cbce:	4605      	mov	r5, r0
 800cbd0:	460c      	mov	r4, r1
 800cbd2:	d454      	bmi.n	800cc7e <__sflush_r+0xba>
 800cbd4:	684b      	ldr	r3, [r1, #4]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	dc02      	bgt.n	800cbe0 <__sflush_r+0x1c>
 800cbda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	dd48      	ble.n	800cc72 <__sflush_r+0xae>
 800cbe0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cbe2:	2e00      	cmp	r6, #0
 800cbe4:	d045      	beq.n	800cc72 <__sflush_r+0xae>
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cbec:	682f      	ldr	r7, [r5, #0]
 800cbee:	6a21      	ldr	r1, [r4, #32]
 800cbf0:	602b      	str	r3, [r5, #0]
 800cbf2:	d030      	beq.n	800cc56 <__sflush_r+0x92>
 800cbf4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cbf6:	89a3      	ldrh	r3, [r4, #12]
 800cbf8:	0759      	lsls	r1, r3, #29
 800cbfa:	d505      	bpl.n	800cc08 <__sflush_r+0x44>
 800cbfc:	6863      	ldr	r3, [r4, #4]
 800cbfe:	1ad2      	subs	r2, r2, r3
 800cc00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cc02:	b10b      	cbz	r3, 800cc08 <__sflush_r+0x44>
 800cc04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cc06:	1ad2      	subs	r2, r2, r3
 800cc08:	2300      	movs	r3, #0
 800cc0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cc0c:	6a21      	ldr	r1, [r4, #32]
 800cc0e:	4628      	mov	r0, r5
 800cc10:	47b0      	blx	r6
 800cc12:	1c43      	adds	r3, r0, #1
 800cc14:	89a3      	ldrh	r3, [r4, #12]
 800cc16:	d106      	bne.n	800cc26 <__sflush_r+0x62>
 800cc18:	6829      	ldr	r1, [r5, #0]
 800cc1a:	291d      	cmp	r1, #29
 800cc1c:	d82b      	bhi.n	800cc76 <__sflush_r+0xb2>
 800cc1e:	4a2a      	ldr	r2, [pc, #168]	@ (800ccc8 <__sflush_r+0x104>)
 800cc20:	40ca      	lsrs	r2, r1
 800cc22:	07d6      	lsls	r6, r2, #31
 800cc24:	d527      	bpl.n	800cc76 <__sflush_r+0xb2>
 800cc26:	2200      	movs	r2, #0
 800cc28:	04d9      	lsls	r1, r3, #19
 800cc2a:	6062      	str	r2, [r4, #4]
 800cc2c:	6922      	ldr	r2, [r4, #16]
 800cc2e:	6022      	str	r2, [r4, #0]
 800cc30:	d504      	bpl.n	800cc3c <__sflush_r+0x78>
 800cc32:	1c42      	adds	r2, r0, #1
 800cc34:	d101      	bne.n	800cc3a <__sflush_r+0x76>
 800cc36:	682b      	ldr	r3, [r5, #0]
 800cc38:	b903      	cbnz	r3, 800cc3c <__sflush_r+0x78>
 800cc3a:	6560      	str	r0, [r4, #84]	@ 0x54
 800cc3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cc3e:	602f      	str	r7, [r5, #0]
 800cc40:	b1b9      	cbz	r1, 800cc72 <__sflush_r+0xae>
 800cc42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cc46:	4299      	cmp	r1, r3
 800cc48:	d002      	beq.n	800cc50 <__sflush_r+0x8c>
 800cc4a:	4628      	mov	r0, r5
 800cc4c:	f7ff f9f6 	bl	800c03c <_free_r>
 800cc50:	2300      	movs	r3, #0
 800cc52:	6363      	str	r3, [r4, #52]	@ 0x34
 800cc54:	e00d      	b.n	800cc72 <__sflush_r+0xae>
 800cc56:	2301      	movs	r3, #1
 800cc58:	4628      	mov	r0, r5
 800cc5a:	47b0      	blx	r6
 800cc5c:	4602      	mov	r2, r0
 800cc5e:	1c50      	adds	r0, r2, #1
 800cc60:	d1c9      	bne.n	800cbf6 <__sflush_r+0x32>
 800cc62:	682b      	ldr	r3, [r5, #0]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d0c6      	beq.n	800cbf6 <__sflush_r+0x32>
 800cc68:	2b1d      	cmp	r3, #29
 800cc6a:	d001      	beq.n	800cc70 <__sflush_r+0xac>
 800cc6c:	2b16      	cmp	r3, #22
 800cc6e:	d11d      	bne.n	800ccac <__sflush_r+0xe8>
 800cc70:	602f      	str	r7, [r5, #0]
 800cc72:	2000      	movs	r0, #0
 800cc74:	e021      	b.n	800ccba <__sflush_r+0xf6>
 800cc76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc7a:	b21b      	sxth	r3, r3
 800cc7c:	e01a      	b.n	800ccb4 <__sflush_r+0xf0>
 800cc7e:	690f      	ldr	r7, [r1, #16]
 800cc80:	2f00      	cmp	r7, #0
 800cc82:	d0f6      	beq.n	800cc72 <__sflush_r+0xae>
 800cc84:	0793      	lsls	r3, r2, #30
 800cc86:	680e      	ldr	r6, [r1, #0]
 800cc88:	600f      	str	r7, [r1, #0]
 800cc8a:	bf0c      	ite	eq
 800cc8c:	694b      	ldreq	r3, [r1, #20]
 800cc8e:	2300      	movne	r3, #0
 800cc90:	eba6 0807 	sub.w	r8, r6, r7
 800cc94:	608b      	str	r3, [r1, #8]
 800cc96:	f1b8 0f00 	cmp.w	r8, #0
 800cc9a:	ddea      	ble.n	800cc72 <__sflush_r+0xae>
 800cc9c:	4643      	mov	r3, r8
 800cc9e:	463a      	mov	r2, r7
 800cca0:	6a21      	ldr	r1, [r4, #32]
 800cca2:	4628      	mov	r0, r5
 800cca4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cca6:	47b0      	blx	r6
 800cca8:	2800      	cmp	r0, #0
 800ccaa:	dc08      	bgt.n	800ccbe <__sflush_r+0xfa>
 800ccac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ccb8:	81a3      	strh	r3, [r4, #12]
 800ccba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccbe:	4407      	add	r7, r0
 800ccc0:	eba8 0800 	sub.w	r8, r8, r0
 800ccc4:	e7e7      	b.n	800cc96 <__sflush_r+0xd2>
 800ccc6:	bf00      	nop
 800ccc8:	20400001 	.word	0x20400001

0800cccc <_fflush_r>:
 800cccc:	b538      	push	{r3, r4, r5, lr}
 800ccce:	690b      	ldr	r3, [r1, #16]
 800ccd0:	4605      	mov	r5, r0
 800ccd2:	460c      	mov	r4, r1
 800ccd4:	b913      	cbnz	r3, 800ccdc <_fflush_r+0x10>
 800ccd6:	2500      	movs	r5, #0
 800ccd8:	4628      	mov	r0, r5
 800ccda:	bd38      	pop	{r3, r4, r5, pc}
 800ccdc:	b118      	cbz	r0, 800cce6 <_fflush_r+0x1a>
 800ccde:	6a03      	ldr	r3, [r0, #32]
 800cce0:	b90b      	cbnz	r3, 800cce6 <_fflush_r+0x1a>
 800cce2:	f7fe fa33 	bl	800b14c <__sinit>
 800cce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d0f3      	beq.n	800ccd6 <_fflush_r+0xa>
 800ccee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ccf0:	07d0      	lsls	r0, r2, #31
 800ccf2:	d404      	bmi.n	800ccfe <_fflush_r+0x32>
 800ccf4:	0599      	lsls	r1, r3, #22
 800ccf6:	d402      	bmi.n	800ccfe <_fflush_r+0x32>
 800ccf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ccfa:	f7fe fb30 	bl	800b35e <__retarget_lock_acquire_recursive>
 800ccfe:	4628      	mov	r0, r5
 800cd00:	4621      	mov	r1, r4
 800cd02:	f7ff ff5f 	bl	800cbc4 <__sflush_r>
 800cd06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cd08:	4605      	mov	r5, r0
 800cd0a:	07da      	lsls	r2, r3, #31
 800cd0c:	d4e4      	bmi.n	800ccd8 <_fflush_r+0xc>
 800cd0e:	89a3      	ldrh	r3, [r4, #12]
 800cd10:	059b      	lsls	r3, r3, #22
 800cd12:	d4e1      	bmi.n	800ccd8 <_fflush_r+0xc>
 800cd14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cd16:	f7fe fb23 	bl	800b360 <__retarget_lock_release_recursive>
 800cd1a:	e7dd      	b.n	800ccd8 <_fflush_r+0xc>

0800cd1c <__swbuf_r>:
 800cd1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd1e:	460e      	mov	r6, r1
 800cd20:	4614      	mov	r4, r2
 800cd22:	4605      	mov	r5, r0
 800cd24:	b118      	cbz	r0, 800cd2e <__swbuf_r+0x12>
 800cd26:	6a03      	ldr	r3, [r0, #32]
 800cd28:	b90b      	cbnz	r3, 800cd2e <__swbuf_r+0x12>
 800cd2a:	f7fe fa0f 	bl	800b14c <__sinit>
 800cd2e:	69a3      	ldr	r3, [r4, #24]
 800cd30:	60a3      	str	r3, [r4, #8]
 800cd32:	89a3      	ldrh	r3, [r4, #12]
 800cd34:	071a      	lsls	r2, r3, #28
 800cd36:	d501      	bpl.n	800cd3c <__swbuf_r+0x20>
 800cd38:	6923      	ldr	r3, [r4, #16]
 800cd3a:	b943      	cbnz	r3, 800cd4e <__swbuf_r+0x32>
 800cd3c:	4621      	mov	r1, r4
 800cd3e:	4628      	mov	r0, r5
 800cd40:	f000 f82a 	bl	800cd98 <__swsetup_r>
 800cd44:	b118      	cbz	r0, 800cd4e <__swbuf_r+0x32>
 800cd46:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cd4a:	4638      	mov	r0, r7
 800cd4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd4e:	6823      	ldr	r3, [r4, #0]
 800cd50:	b2f6      	uxtb	r6, r6
 800cd52:	6922      	ldr	r2, [r4, #16]
 800cd54:	4637      	mov	r7, r6
 800cd56:	1a98      	subs	r0, r3, r2
 800cd58:	6963      	ldr	r3, [r4, #20]
 800cd5a:	4283      	cmp	r3, r0
 800cd5c:	dc05      	bgt.n	800cd6a <__swbuf_r+0x4e>
 800cd5e:	4621      	mov	r1, r4
 800cd60:	4628      	mov	r0, r5
 800cd62:	f7ff ffb3 	bl	800cccc <_fflush_r>
 800cd66:	2800      	cmp	r0, #0
 800cd68:	d1ed      	bne.n	800cd46 <__swbuf_r+0x2a>
 800cd6a:	68a3      	ldr	r3, [r4, #8]
 800cd6c:	3b01      	subs	r3, #1
 800cd6e:	60a3      	str	r3, [r4, #8]
 800cd70:	6823      	ldr	r3, [r4, #0]
 800cd72:	1c5a      	adds	r2, r3, #1
 800cd74:	6022      	str	r2, [r4, #0]
 800cd76:	701e      	strb	r6, [r3, #0]
 800cd78:	1c43      	adds	r3, r0, #1
 800cd7a:	6962      	ldr	r2, [r4, #20]
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	d004      	beq.n	800cd8a <__swbuf_r+0x6e>
 800cd80:	89a3      	ldrh	r3, [r4, #12]
 800cd82:	07db      	lsls	r3, r3, #31
 800cd84:	d5e1      	bpl.n	800cd4a <__swbuf_r+0x2e>
 800cd86:	2e0a      	cmp	r6, #10
 800cd88:	d1df      	bne.n	800cd4a <__swbuf_r+0x2e>
 800cd8a:	4621      	mov	r1, r4
 800cd8c:	4628      	mov	r0, r5
 800cd8e:	f7ff ff9d 	bl	800cccc <_fflush_r>
 800cd92:	2800      	cmp	r0, #0
 800cd94:	d0d9      	beq.n	800cd4a <__swbuf_r+0x2e>
 800cd96:	e7d6      	b.n	800cd46 <__swbuf_r+0x2a>

0800cd98 <__swsetup_r>:
 800cd98:	b538      	push	{r3, r4, r5, lr}
 800cd9a:	4b29      	ldr	r3, [pc, #164]	@ (800ce40 <__swsetup_r+0xa8>)
 800cd9c:	4605      	mov	r5, r0
 800cd9e:	460c      	mov	r4, r1
 800cda0:	6818      	ldr	r0, [r3, #0]
 800cda2:	b118      	cbz	r0, 800cdac <__swsetup_r+0x14>
 800cda4:	6a03      	ldr	r3, [r0, #32]
 800cda6:	b90b      	cbnz	r3, 800cdac <__swsetup_r+0x14>
 800cda8:	f7fe f9d0 	bl	800b14c <__sinit>
 800cdac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdb0:	0719      	lsls	r1, r3, #28
 800cdb2:	d422      	bmi.n	800cdfa <__swsetup_r+0x62>
 800cdb4:	06da      	lsls	r2, r3, #27
 800cdb6:	d407      	bmi.n	800cdc8 <__swsetup_r+0x30>
 800cdb8:	2209      	movs	r2, #9
 800cdba:	602a      	str	r2, [r5, #0]
 800cdbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cdc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cdc4:	81a3      	strh	r3, [r4, #12]
 800cdc6:	e033      	b.n	800ce30 <__swsetup_r+0x98>
 800cdc8:	0758      	lsls	r0, r3, #29
 800cdca:	d512      	bpl.n	800cdf2 <__swsetup_r+0x5a>
 800cdcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cdce:	b141      	cbz	r1, 800cde2 <__swsetup_r+0x4a>
 800cdd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cdd4:	4299      	cmp	r1, r3
 800cdd6:	d002      	beq.n	800cdde <__swsetup_r+0x46>
 800cdd8:	4628      	mov	r0, r5
 800cdda:	f7ff f92f 	bl	800c03c <_free_r>
 800cdde:	2300      	movs	r3, #0
 800cde0:	6363      	str	r3, [r4, #52]	@ 0x34
 800cde2:	89a3      	ldrh	r3, [r4, #12]
 800cde4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cde8:	81a3      	strh	r3, [r4, #12]
 800cdea:	2300      	movs	r3, #0
 800cdec:	6063      	str	r3, [r4, #4]
 800cdee:	6923      	ldr	r3, [r4, #16]
 800cdf0:	6023      	str	r3, [r4, #0]
 800cdf2:	89a3      	ldrh	r3, [r4, #12]
 800cdf4:	f043 0308 	orr.w	r3, r3, #8
 800cdf8:	81a3      	strh	r3, [r4, #12]
 800cdfa:	6923      	ldr	r3, [r4, #16]
 800cdfc:	b94b      	cbnz	r3, 800ce12 <__swsetup_r+0x7a>
 800cdfe:	89a3      	ldrh	r3, [r4, #12]
 800ce00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ce04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce08:	d003      	beq.n	800ce12 <__swsetup_r+0x7a>
 800ce0a:	4621      	mov	r1, r4
 800ce0c:	4628      	mov	r0, r5
 800ce0e:	f000 f8c0 	bl	800cf92 <__smakebuf_r>
 800ce12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce16:	f013 0201 	ands.w	r2, r3, #1
 800ce1a:	d00a      	beq.n	800ce32 <__swsetup_r+0x9a>
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	60a2      	str	r2, [r4, #8]
 800ce20:	6962      	ldr	r2, [r4, #20]
 800ce22:	4252      	negs	r2, r2
 800ce24:	61a2      	str	r2, [r4, #24]
 800ce26:	6922      	ldr	r2, [r4, #16]
 800ce28:	b942      	cbnz	r2, 800ce3c <__swsetup_r+0xa4>
 800ce2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ce2e:	d1c5      	bne.n	800cdbc <__swsetup_r+0x24>
 800ce30:	bd38      	pop	{r3, r4, r5, pc}
 800ce32:	0799      	lsls	r1, r3, #30
 800ce34:	bf58      	it	pl
 800ce36:	6962      	ldrpl	r2, [r4, #20]
 800ce38:	60a2      	str	r2, [r4, #8]
 800ce3a:	e7f4      	b.n	800ce26 <__swsetup_r+0x8e>
 800ce3c:	2000      	movs	r0, #0
 800ce3e:	e7f7      	b.n	800ce30 <__swsetup_r+0x98>
 800ce40:	20000018 	.word	0x20000018

0800ce44 <_sbrk_r>:
 800ce44:	b538      	push	{r3, r4, r5, lr}
 800ce46:	2300      	movs	r3, #0
 800ce48:	4d05      	ldr	r5, [pc, #20]	@ (800ce60 <_sbrk_r+0x1c>)
 800ce4a:	4604      	mov	r4, r0
 800ce4c:	4608      	mov	r0, r1
 800ce4e:	602b      	str	r3, [r5, #0]
 800ce50:	f7f5 fc46 	bl	80026e0 <_sbrk>
 800ce54:	1c43      	adds	r3, r0, #1
 800ce56:	d102      	bne.n	800ce5e <_sbrk_r+0x1a>
 800ce58:	682b      	ldr	r3, [r5, #0]
 800ce5a:	b103      	cbz	r3, 800ce5e <_sbrk_r+0x1a>
 800ce5c:	6023      	str	r3, [r4, #0]
 800ce5e:	bd38      	pop	{r3, r4, r5, pc}
 800ce60:	20000c10 	.word	0x20000c10

0800ce64 <memcpy>:
 800ce64:	440a      	add	r2, r1
 800ce66:	1e43      	subs	r3, r0, #1
 800ce68:	4291      	cmp	r1, r2
 800ce6a:	d100      	bne.n	800ce6e <memcpy+0xa>
 800ce6c:	4770      	bx	lr
 800ce6e:	b510      	push	{r4, lr}
 800ce70:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce74:	4291      	cmp	r1, r2
 800ce76:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ce7a:	d1f9      	bne.n	800ce70 <memcpy+0xc>
 800ce7c:	bd10      	pop	{r4, pc}
	...

0800ce80 <__assert_func>:
 800ce80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ce82:	4614      	mov	r4, r2
 800ce84:	461a      	mov	r2, r3
 800ce86:	4b09      	ldr	r3, [pc, #36]	@ (800ceac <__assert_func+0x2c>)
 800ce88:	4605      	mov	r5, r0
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	68d8      	ldr	r0, [r3, #12]
 800ce8e:	b14c      	cbz	r4, 800cea4 <__assert_func+0x24>
 800ce90:	4b07      	ldr	r3, [pc, #28]	@ (800ceb0 <__assert_func+0x30>)
 800ce92:	9100      	str	r1, [sp, #0]
 800ce94:	4907      	ldr	r1, [pc, #28]	@ (800ceb4 <__assert_func+0x34>)
 800ce96:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ce9a:	462b      	mov	r3, r5
 800ce9c:	f000 f842 	bl	800cf24 <fiprintf>
 800cea0:	f000 f8d6 	bl	800d050 <abort>
 800cea4:	4b04      	ldr	r3, [pc, #16]	@ (800ceb8 <__assert_func+0x38>)
 800cea6:	461c      	mov	r4, r3
 800cea8:	e7f3      	b.n	800ce92 <__assert_func+0x12>
 800ceaa:	bf00      	nop
 800ceac:	20000018 	.word	0x20000018
 800ceb0:	0800d369 	.word	0x0800d369
 800ceb4:	0800d376 	.word	0x0800d376
 800ceb8:	0800d3a4 	.word	0x0800d3a4

0800cebc <_calloc_r>:
 800cebc:	b570      	push	{r4, r5, r6, lr}
 800cebe:	fba1 5402 	umull	r5, r4, r1, r2
 800cec2:	b934      	cbnz	r4, 800ced2 <_calloc_r+0x16>
 800cec4:	4629      	mov	r1, r5
 800cec6:	f7ff f92d 	bl	800c124 <_malloc_r>
 800ceca:	4606      	mov	r6, r0
 800cecc:	b928      	cbnz	r0, 800ceda <_calloc_r+0x1e>
 800cece:	4630      	mov	r0, r6
 800ced0:	bd70      	pop	{r4, r5, r6, pc}
 800ced2:	220c      	movs	r2, #12
 800ced4:	2600      	movs	r6, #0
 800ced6:	6002      	str	r2, [r0, #0]
 800ced8:	e7f9      	b.n	800cece <_calloc_r+0x12>
 800ceda:	462a      	mov	r2, r5
 800cedc:	4621      	mov	r1, r4
 800cede:	f7fe f9c0 	bl	800b262 <memset>
 800cee2:	e7f4      	b.n	800cece <_calloc_r+0x12>

0800cee4 <__ascii_mbtowc>:
 800cee4:	b082      	sub	sp, #8
 800cee6:	b901      	cbnz	r1, 800ceea <__ascii_mbtowc+0x6>
 800cee8:	a901      	add	r1, sp, #4
 800ceea:	b142      	cbz	r2, 800cefe <__ascii_mbtowc+0x1a>
 800ceec:	b14b      	cbz	r3, 800cf02 <__ascii_mbtowc+0x1e>
 800ceee:	7813      	ldrb	r3, [r2, #0]
 800cef0:	600b      	str	r3, [r1, #0]
 800cef2:	7812      	ldrb	r2, [r2, #0]
 800cef4:	1e10      	subs	r0, r2, #0
 800cef6:	bf18      	it	ne
 800cef8:	2001      	movne	r0, #1
 800cefa:	b002      	add	sp, #8
 800cefc:	4770      	bx	lr
 800cefe:	4610      	mov	r0, r2
 800cf00:	e7fb      	b.n	800cefa <__ascii_mbtowc+0x16>
 800cf02:	f06f 0001 	mvn.w	r0, #1
 800cf06:	e7f8      	b.n	800cefa <__ascii_mbtowc+0x16>

0800cf08 <__ascii_wctomb>:
 800cf08:	4603      	mov	r3, r0
 800cf0a:	4608      	mov	r0, r1
 800cf0c:	b141      	cbz	r1, 800cf20 <__ascii_wctomb+0x18>
 800cf0e:	2aff      	cmp	r2, #255	@ 0xff
 800cf10:	d904      	bls.n	800cf1c <__ascii_wctomb+0x14>
 800cf12:	228a      	movs	r2, #138	@ 0x8a
 800cf14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf18:	601a      	str	r2, [r3, #0]
 800cf1a:	4770      	bx	lr
 800cf1c:	2001      	movs	r0, #1
 800cf1e:	700a      	strb	r2, [r1, #0]
 800cf20:	4770      	bx	lr
	...

0800cf24 <fiprintf>:
 800cf24:	b40e      	push	{r1, r2, r3}
 800cf26:	b503      	push	{r0, r1, lr}
 800cf28:	ab03      	add	r3, sp, #12
 800cf2a:	4601      	mov	r1, r0
 800cf2c:	4805      	ldr	r0, [pc, #20]	@ (800cf44 <fiprintf+0x20>)
 800cf2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf32:	6800      	ldr	r0, [r0, #0]
 800cf34:	9301      	str	r3, [sp, #4]
 800cf36:	f7ff fd2d 	bl	800c994 <_vfiprintf_r>
 800cf3a:	b002      	add	sp, #8
 800cf3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf40:	b003      	add	sp, #12
 800cf42:	4770      	bx	lr
 800cf44:	20000018 	.word	0x20000018

0800cf48 <__swhatbuf_r>:
 800cf48:	b570      	push	{r4, r5, r6, lr}
 800cf4a:	460c      	mov	r4, r1
 800cf4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf50:	b096      	sub	sp, #88	@ 0x58
 800cf52:	4615      	mov	r5, r2
 800cf54:	2900      	cmp	r1, #0
 800cf56:	461e      	mov	r6, r3
 800cf58:	da0c      	bge.n	800cf74 <__swhatbuf_r+0x2c>
 800cf5a:	89a3      	ldrh	r3, [r4, #12]
 800cf5c:	2100      	movs	r1, #0
 800cf5e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cf62:	bf14      	ite	ne
 800cf64:	2340      	movne	r3, #64	@ 0x40
 800cf66:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cf6a:	2000      	movs	r0, #0
 800cf6c:	6031      	str	r1, [r6, #0]
 800cf6e:	602b      	str	r3, [r5, #0]
 800cf70:	b016      	add	sp, #88	@ 0x58
 800cf72:	bd70      	pop	{r4, r5, r6, pc}
 800cf74:	466a      	mov	r2, sp
 800cf76:	f000 f849 	bl	800d00c <_fstat_r>
 800cf7a:	2800      	cmp	r0, #0
 800cf7c:	dbed      	blt.n	800cf5a <__swhatbuf_r+0x12>
 800cf7e:	9901      	ldr	r1, [sp, #4]
 800cf80:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cf84:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cf88:	4259      	negs	r1, r3
 800cf8a:	4159      	adcs	r1, r3
 800cf8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cf90:	e7eb      	b.n	800cf6a <__swhatbuf_r+0x22>

0800cf92 <__smakebuf_r>:
 800cf92:	898b      	ldrh	r3, [r1, #12]
 800cf94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cf96:	079d      	lsls	r5, r3, #30
 800cf98:	4606      	mov	r6, r0
 800cf9a:	460c      	mov	r4, r1
 800cf9c:	d507      	bpl.n	800cfae <__smakebuf_r+0x1c>
 800cf9e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cfa2:	6023      	str	r3, [r4, #0]
 800cfa4:	6123      	str	r3, [r4, #16]
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	6163      	str	r3, [r4, #20]
 800cfaa:	b003      	add	sp, #12
 800cfac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfae:	ab01      	add	r3, sp, #4
 800cfb0:	466a      	mov	r2, sp
 800cfb2:	f7ff ffc9 	bl	800cf48 <__swhatbuf_r>
 800cfb6:	9f00      	ldr	r7, [sp, #0]
 800cfb8:	4605      	mov	r5, r0
 800cfba:	4630      	mov	r0, r6
 800cfbc:	4639      	mov	r1, r7
 800cfbe:	f7ff f8b1 	bl	800c124 <_malloc_r>
 800cfc2:	b948      	cbnz	r0, 800cfd8 <__smakebuf_r+0x46>
 800cfc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfc8:	059a      	lsls	r2, r3, #22
 800cfca:	d4ee      	bmi.n	800cfaa <__smakebuf_r+0x18>
 800cfcc:	f023 0303 	bic.w	r3, r3, #3
 800cfd0:	f043 0302 	orr.w	r3, r3, #2
 800cfd4:	81a3      	strh	r3, [r4, #12]
 800cfd6:	e7e2      	b.n	800cf9e <__smakebuf_r+0xc>
 800cfd8:	89a3      	ldrh	r3, [r4, #12]
 800cfda:	6020      	str	r0, [r4, #0]
 800cfdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfe0:	81a3      	strh	r3, [r4, #12]
 800cfe2:	9b01      	ldr	r3, [sp, #4]
 800cfe4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cfe8:	b15b      	cbz	r3, 800d002 <__smakebuf_r+0x70>
 800cfea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cfee:	4630      	mov	r0, r6
 800cff0:	f000 f81e 	bl	800d030 <_isatty_r>
 800cff4:	b128      	cbz	r0, 800d002 <__smakebuf_r+0x70>
 800cff6:	89a3      	ldrh	r3, [r4, #12]
 800cff8:	f023 0303 	bic.w	r3, r3, #3
 800cffc:	f043 0301 	orr.w	r3, r3, #1
 800d000:	81a3      	strh	r3, [r4, #12]
 800d002:	89a3      	ldrh	r3, [r4, #12]
 800d004:	431d      	orrs	r5, r3
 800d006:	81a5      	strh	r5, [r4, #12]
 800d008:	e7cf      	b.n	800cfaa <__smakebuf_r+0x18>
	...

0800d00c <_fstat_r>:
 800d00c:	b538      	push	{r3, r4, r5, lr}
 800d00e:	2300      	movs	r3, #0
 800d010:	4d06      	ldr	r5, [pc, #24]	@ (800d02c <_fstat_r+0x20>)
 800d012:	4604      	mov	r4, r0
 800d014:	4608      	mov	r0, r1
 800d016:	4611      	mov	r1, r2
 800d018:	602b      	str	r3, [r5, #0]
 800d01a:	f7f5 fb38 	bl	800268e <_fstat>
 800d01e:	1c43      	adds	r3, r0, #1
 800d020:	d102      	bne.n	800d028 <_fstat_r+0x1c>
 800d022:	682b      	ldr	r3, [r5, #0]
 800d024:	b103      	cbz	r3, 800d028 <_fstat_r+0x1c>
 800d026:	6023      	str	r3, [r4, #0]
 800d028:	bd38      	pop	{r3, r4, r5, pc}
 800d02a:	bf00      	nop
 800d02c:	20000c10 	.word	0x20000c10

0800d030 <_isatty_r>:
 800d030:	b538      	push	{r3, r4, r5, lr}
 800d032:	2300      	movs	r3, #0
 800d034:	4d05      	ldr	r5, [pc, #20]	@ (800d04c <_isatty_r+0x1c>)
 800d036:	4604      	mov	r4, r0
 800d038:	4608      	mov	r0, r1
 800d03a:	602b      	str	r3, [r5, #0]
 800d03c:	f7f5 fb37 	bl	80026ae <_isatty>
 800d040:	1c43      	adds	r3, r0, #1
 800d042:	d102      	bne.n	800d04a <_isatty_r+0x1a>
 800d044:	682b      	ldr	r3, [r5, #0]
 800d046:	b103      	cbz	r3, 800d04a <_isatty_r+0x1a>
 800d048:	6023      	str	r3, [r4, #0]
 800d04a:	bd38      	pop	{r3, r4, r5, pc}
 800d04c:	20000c10 	.word	0x20000c10

0800d050 <abort>:
 800d050:	2006      	movs	r0, #6
 800d052:	b508      	push	{r3, lr}
 800d054:	f000 f82c 	bl	800d0b0 <raise>
 800d058:	2001      	movs	r0, #1
 800d05a:	f7f5 fae4 	bl	8002626 <_exit>

0800d05e <_raise_r>:
 800d05e:	291f      	cmp	r1, #31
 800d060:	b538      	push	{r3, r4, r5, lr}
 800d062:	4605      	mov	r5, r0
 800d064:	460c      	mov	r4, r1
 800d066:	d904      	bls.n	800d072 <_raise_r+0x14>
 800d068:	2316      	movs	r3, #22
 800d06a:	6003      	str	r3, [r0, #0]
 800d06c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d070:	bd38      	pop	{r3, r4, r5, pc}
 800d072:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d074:	b112      	cbz	r2, 800d07c <_raise_r+0x1e>
 800d076:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d07a:	b94b      	cbnz	r3, 800d090 <_raise_r+0x32>
 800d07c:	4628      	mov	r0, r5
 800d07e:	f000 f831 	bl	800d0e4 <_getpid_r>
 800d082:	4622      	mov	r2, r4
 800d084:	4601      	mov	r1, r0
 800d086:	4628      	mov	r0, r5
 800d088:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d08c:	f000 b818 	b.w	800d0c0 <_kill_r>
 800d090:	2b01      	cmp	r3, #1
 800d092:	d00a      	beq.n	800d0aa <_raise_r+0x4c>
 800d094:	1c59      	adds	r1, r3, #1
 800d096:	d103      	bne.n	800d0a0 <_raise_r+0x42>
 800d098:	2316      	movs	r3, #22
 800d09a:	6003      	str	r3, [r0, #0]
 800d09c:	2001      	movs	r0, #1
 800d09e:	e7e7      	b.n	800d070 <_raise_r+0x12>
 800d0a0:	2100      	movs	r1, #0
 800d0a2:	4620      	mov	r0, r4
 800d0a4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d0a8:	4798      	blx	r3
 800d0aa:	2000      	movs	r0, #0
 800d0ac:	e7e0      	b.n	800d070 <_raise_r+0x12>
	...

0800d0b0 <raise>:
 800d0b0:	4b02      	ldr	r3, [pc, #8]	@ (800d0bc <raise+0xc>)
 800d0b2:	4601      	mov	r1, r0
 800d0b4:	6818      	ldr	r0, [r3, #0]
 800d0b6:	f7ff bfd2 	b.w	800d05e <_raise_r>
 800d0ba:	bf00      	nop
 800d0bc:	20000018 	.word	0x20000018

0800d0c0 <_kill_r>:
 800d0c0:	b538      	push	{r3, r4, r5, lr}
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	4d06      	ldr	r5, [pc, #24]	@ (800d0e0 <_kill_r+0x20>)
 800d0c6:	4604      	mov	r4, r0
 800d0c8:	4608      	mov	r0, r1
 800d0ca:	4611      	mov	r1, r2
 800d0cc:	602b      	str	r3, [r5, #0]
 800d0ce:	f7f5 fa9a 	bl	8002606 <_kill>
 800d0d2:	1c43      	adds	r3, r0, #1
 800d0d4:	d102      	bne.n	800d0dc <_kill_r+0x1c>
 800d0d6:	682b      	ldr	r3, [r5, #0]
 800d0d8:	b103      	cbz	r3, 800d0dc <_kill_r+0x1c>
 800d0da:	6023      	str	r3, [r4, #0]
 800d0dc:	bd38      	pop	{r3, r4, r5, pc}
 800d0de:	bf00      	nop
 800d0e0:	20000c10 	.word	0x20000c10

0800d0e4 <_getpid_r>:
 800d0e4:	f7f5 ba87 	b.w	80025f6 <_getpid>

0800d0e8 <_init>:
 800d0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ea:	bf00      	nop
 800d0ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0ee:	bc08      	pop	{r3}
 800d0f0:	469e      	mov	lr, r3
 800d0f2:	4770      	bx	lr

0800d0f4 <_fini>:
 800d0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0f6:	bf00      	nop
 800d0f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0fa:	bc08      	pop	{r3}
 800d0fc:	469e      	mov	lr, r3
 800d0fe:	4770      	bx	lr
