       Lattice Mapping Report File for Design Module 'aes_bench_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2.2.0.97.3
Mapped on: Fri May  7 21:31:10 2021

Design Information
------------------

Command line:   map aes_bench_impl_1_syn.udb
     C:/Users/benja/es4/final_local/aes_bench/contraints.pdc -o
     aes_bench_impl_1_map.udb -mp aes_bench_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:   5 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           264 out of  5280 (5%)
      Number of logic LUT4s:             258
      Number of ripple logic:              3 (6 LUT4s)
   Number of IO sites used:   8 out of 39 (21%)
      Number of IO sites used for general PIOs: 8
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 8 out of 36 (22%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net enc.clk: 3 loads, 3 rising, 0 falling (Driver: Pin enc.H/CLKHF)
   Number of Clock Enables:  1
      Net VCC_net: 1 loads, 0 SLICEs
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net enc.nr.curr_byte[1]: 140 loads
      Net enc.nr.curr_byte[2]: 140 loads
      Net enc.nr.curr_byte[0]: 139 loads
      Net enc.nr.curr_byte[3]: 121 loads
      Net enc.nr.curr_byte[4]: 55 loads
      Net enc.nr.curr_byte[5]: 44 loads
      Net enc.nr.curr_byte[6]: 20 loads
      Net enc.nr.curr_byte[7]: 13 loads
      Net enc.nr.curr_0_127__N_1[7]: 10 loads
      Net enc.nr.n5520: 8 loads





                                    Page 1








   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| encr[0]             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| encr[1]             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| encr[2]             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| encr[3]             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| encr[4]             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| encr[5]             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| encr[6]             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| encr[7]             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            enc/H
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     enc.clk
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: enc/H
         Type: HFOSC





                                    Page 2





Run Time and Memory Usage
-------------------------

   Total CPU Time: 2 secs
   Total REAL Time: 3 secs
   Peak Memory Usage: 53 MB






















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor
     Corporation,  All rights reserved.
