
003Snake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003318  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  080034e8  080034e8  000134e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003680  08003680  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08003680  08003680  00013680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003688  08003688  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003688  08003688  00013688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800368c  0800368c  0001368c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08003690  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  200001d8  08003868  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  08003868  00020210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000571f  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015fc  00000000  00000000  00025927  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005e0  00000000  00000000  00026f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000508  00000000  00000000  00027508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021c63  00000000  00000000  00027a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007d0a  00000000  00000000  00049673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7364  00000000  00000000  0005137d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001186e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f18  00000000  00000000  00118734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080034d0 	.word	0x080034d0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	080034d0 	.word	0x080034d0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <generate_apple>:
enum dir prev = UP, direction = DOWN;

/* Set a target for snake.
 * Call this function in setup & when apple is eaten.
 */
void generate_apple() {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
	apple_x = rand() % 8;
 80005ba:	f001 ff4d 	bl	8002458 <rand>
 80005be:	4603      	mov	r3, r0
 80005c0:	425a      	negs	r2, r3
 80005c2:	f003 0307 	and.w	r3, r3, #7
 80005c6:	f002 0207 	and.w	r2, r2, #7
 80005ca:	bf58      	it	pl
 80005cc:	4253      	negpl	r3, r2
 80005ce:	b2da      	uxtb	r2, r3
 80005d0:	4b19      	ldr	r3, [pc, #100]	; (8000638 <generate_apple+0x84>)
 80005d2:	701a      	strb	r2, [r3, #0]
	apple_y = rand() % 8;
 80005d4:	f001 ff40 	bl	8002458 <rand>
 80005d8:	4603      	mov	r3, r0
 80005da:	425a      	negs	r2, r3
 80005dc:	f003 0307 	and.w	r3, r3, #7
 80005e0:	f002 0207 	and.w	r2, r2, #7
 80005e4:	bf58      	it	pl
 80005e6:	4253      	negpl	r3, r2
 80005e8:	b2da      	uxtb	r2, r3
 80005ea:	4b14      	ldr	r3, [pc, #80]	; (800063c <generate_apple+0x88>)
 80005ec:	701a      	strb	r2, [r3, #0]
	// apple cannot spawn in snake
	for (int i = 0; i < snake_length; ++i) {
 80005ee:	2300      	movs	r3, #0
 80005f0:	607b      	str	r3, [r7, #4]
 80005f2:	e015      	b.n	8000620 <generate_apple+0x6c>
		if (apple_x == snake[i][0] && apple_y == snake[i][1]) {
 80005f4:	4a12      	ldr	r2, [pc, #72]	; (8000640 <generate_apple+0x8c>)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 80005fc:	4b0e      	ldr	r3, [pc, #56]	; (8000638 <generate_apple+0x84>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	429a      	cmp	r2, r3
 8000602:	d10a      	bne.n	800061a <generate_apple+0x66>
 8000604:	4a0e      	ldr	r2, [pc, #56]	; (8000640 <generate_apple+0x8c>)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	005b      	lsls	r3, r3, #1
 800060a:	4413      	add	r3, r2
 800060c:	785a      	ldrb	r2, [r3, #1]
 800060e:	4b0b      	ldr	r3, [pc, #44]	; (800063c <generate_apple+0x88>)
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	429a      	cmp	r2, r3
 8000614:	d101      	bne.n	800061a <generate_apple+0x66>
			generate_apple();
 8000616:	f7ff ffcd 	bl	80005b4 <generate_apple>
	for (int i = 0; i < snake_length; ++i) {
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	3301      	adds	r3, #1
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	4b08      	ldr	r3, [pc, #32]	; (8000644 <generate_apple+0x90>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	b2db      	uxtb	r3, r3
 8000626:	461a      	mov	r2, r3
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	4293      	cmp	r3, r2
 800062c:	dbe2      	blt.n	80005f4 <generate_apple+0x40>
		}
	}
}
 800062e:	bf00      	nop
 8000630:	bf00      	nop
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	200001f4 	.word	0x200001f4
 800063c:	200001f5 	.word	0x200001f5
 8000640:	20000084 	.word	0x20000084
 8000644:	20000080 	.word	0x20000080

08000648 <set_direction>:

void set_direction(enum dir new_direction) {
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
	switch (new_direction) {
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	2b03      	cmp	r3, #3
 8000656:	d842      	bhi.n	80006de <set_direction+0x96>
 8000658:	a201      	add	r2, pc, #4	; (adr r2, 8000660 <set_direction+0x18>)
 800065a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065e:	bf00      	nop
 8000660:	080006b9 	.word	0x080006b9
 8000664:	080006a1 	.word	0x080006a1
 8000668:	08000671 	.word	0x08000671
 800066c:	08000689 	.word	0x08000689
	case UP: {
		if (prev != DOWN) {
 8000670:	4b1e      	ldr	r3, [pc, #120]	; (80006ec <set_direction+0xa4>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b03      	cmp	r3, #3
 8000676:	d02b      	beq.n	80006d0 <set_direction+0x88>
			prev = direction;
 8000678:	4b1d      	ldr	r3, [pc, #116]	; (80006f0 <set_direction+0xa8>)
 800067a:	781a      	ldrb	r2, [r3, #0]
 800067c:	4b1b      	ldr	r3, [pc, #108]	; (80006ec <set_direction+0xa4>)
 800067e:	701a      	strb	r2, [r3, #0]
			direction = new_direction;
 8000680:	4a1b      	ldr	r2, [pc, #108]	; (80006f0 <set_direction+0xa8>)
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	7013      	strb	r3, [r2, #0]
		}
		break;
 8000686:	e023      	b.n	80006d0 <set_direction+0x88>
	}
	case DOWN: {
		if (prev != UP) {
 8000688:	4b18      	ldr	r3, [pc, #96]	; (80006ec <set_direction+0xa4>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b02      	cmp	r3, #2
 800068e:	d021      	beq.n	80006d4 <set_direction+0x8c>
			prev = direction;
 8000690:	4b17      	ldr	r3, [pc, #92]	; (80006f0 <set_direction+0xa8>)
 8000692:	781a      	ldrb	r2, [r3, #0]
 8000694:	4b15      	ldr	r3, [pc, #84]	; (80006ec <set_direction+0xa4>)
 8000696:	701a      	strb	r2, [r3, #0]
			direction = new_direction;
 8000698:	4a15      	ldr	r2, [pc, #84]	; (80006f0 <set_direction+0xa8>)
 800069a:	79fb      	ldrb	r3, [r7, #7]
 800069c:	7013      	strb	r3, [r2, #0]
		}
		break;
 800069e:	e019      	b.n	80006d4 <set_direction+0x8c>
	}
	case LEFT: {
		if (prev != RIGHT) {
 80006a0:	4b12      	ldr	r3, [pc, #72]	; (80006ec <set_direction+0xa4>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d017      	beq.n	80006d8 <set_direction+0x90>
			prev = direction;
 80006a8:	4b11      	ldr	r3, [pc, #68]	; (80006f0 <set_direction+0xa8>)
 80006aa:	781a      	ldrb	r2, [r3, #0]
 80006ac:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <set_direction+0xa4>)
 80006ae:	701a      	strb	r2, [r3, #0]
			direction = new_direction;
 80006b0:	4a0f      	ldr	r2, [pc, #60]	; (80006f0 <set_direction+0xa8>)
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	7013      	strb	r3, [r2, #0]
		}
		break;
 80006b6:	e00f      	b.n	80006d8 <set_direction+0x90>
	}
	case RIGHT: {
		if (prev != LEFT) {
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <set_direction+0xa4>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	2b01      	cmp	r3, #1
 80006be:	d00d      	beq.n	80006dc <set_direction+0x94>
			prev = direction;
 80006c0:	4b0b      	ldr	r3, [pc, #44]	; (80006f0 <set_direction+0xa8>)
 80006c2:	781a      	ldrb	r2, [r3, #0]
 80006c4:	4b09      	ldr	r3, [pc, #36]	; (80006ec <set_direction+0xa4>)
 80006c6:	701a      	strb	r2, [r3, #0]
			direction = new_direction;
 80006c8:	4a09      	ldr	r2, [pc, #36]	; (80006f0 <set_direction+0xa8>)
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	7013      	strb	r3, [r2, #0]
		}
		break;
 80006ce:	e005      	b.n	80006dc <set_direction+0x94>
		break;
 80006d0:	bf00      	nop
 80006d2:	e004      	b.n	80006de <set_direction+0x96>
		break;
 80006d4:	bf00      	nop
 80006d6:	e002      	b.n	80006de <set_direction+0x96>
		break;
 80006d8:	bf00      	nop
 80006da:	e000      	b.n	80006de <set_direction+0x96>
		break;
 80006dc:	bf00      	nop
	}
	}
}
 80006de:	bf00      	nop
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	20000105 	.word	0x20000105
 80006f0:	20000106 	.word	0x20000106

080006f4 <move_snake>:

/* Move snake according to the direction.
 */
void move_snake() {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
	// в массиве snake надо подвинуть все элементы на 1 назад, а на первое место поставить последний в зависимости от dir
	for (int i = snake_length - 1; i > 0; --i) {
 80006fa:	4b48      	ldr	r3, [pc, #288]	; (800081c <move_snake+0x128>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	3b01      	subs	r3, #1
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	e017      	b.n	8000736 <move_snake+0x42>
		snake[i][0] = snake[i - 1][0];
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	3b01      	subs	r3, #1
 800070a:	4a45      	ldr	r2, [pc, #276]	; (8000820 <move_snake+0x12c>)
 800070c:	f812 1013 	ldrb.w	r1, [r2, r3, lsl #1]
 8000710:	4a43      	ldr	r2, [pc, #268]	; (8000820 <move_snake+0x12c>)
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
		snake[i][1] = snake[i - 1][1];
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	3b01      	subs	r3, #1
 800071c:	4a40      	ldr	r2, [pc, #256]	; (8000820 <move_snake+0x12c>)
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	4413      	add	r3, r2
 8000722:	7859      	ldrb	r1, [r3, #1]
 8000724:	4a3e      	ldr	r2, [pc, #248]	; (8000820 <move_snake+0x12c>)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	4413      	add	r3, r2
 800072c:	460a      	mov	r2, r1
 800072e:	705a      	strb	r2, [r3, #1]
	for (int i = snake_length - 1; i > 0; --i) {
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3b01      	subs	r3, #1
 8000734:	607b      	str	r3, [r7, #4]
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	2b00      	cmp	r3, #0
 800073a:	dce4      	bgt.n	8000706 <move_snake+0x12>
	}
	switch (direction) {
 800073c:	4b39      	ldr	r3, [pc, #228]	; (8000824 <move_snake+0x130>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b03      	cmp	r3, #3
 8000742:	d853      	bhi.n	80007ec <move_snake+0xf8>
 8000744:	a201      	add	r2, pc, #4	; (adr r2, 800074c <move_snake+0x58>)
 8000746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800074a:	bf00      	nop
 800074c:	080007c9 	.word	0x080007c9
 8000750:	080007a5 	.word	0x080007a5
 8000754:	08000781 	.word	0x08000781
 8000758:	0800075d 	.word	0x0800075d
	// TODO: если змейка с границами, то % 8 не надо. И после move любом случае надо прогонять check_intersections
	case DOWN: {
		snake[0][0] = (snake[1][0] + 1) % 8;
 800075c:	4b30      	ldr	r3, [pc, #192]	; (8000820 <move_snake+0x12c>)
 800075e:	789b      	ldrb	r3, [r3, #2]
 8000760:	3301      	adds	r3, #1
 8000762:	425a      	negs	r2, r3
 8000764:	f003 0307 	and.w	r3, r3, #7
 8000768:	f002 0207 	and.w	r2, r2, #7
 800076c:	bf58      	it	pl
 800076e:	4253      	negpl	r3, r2
 8000770:	b2da      	uxtb	r2, r3
 8000772:	4b2b      	ldr	r3, [pc, #172]	; (8000820 <move_snake+0x12c>)
 8000774:	701a      	strb	r2, [r3, #0]
		snake[0][1] = snake[1][1];
 8000776:	4b2a      	ldr	r3, [pc, #168]	; (8000820 <move_snake+0x12c>)
 8000778:	78da      	ldrb	r2, [r3, #3]
 800077a:	4b29      	ldr	r3, [pc, #164]	; (8000820 <move_snake+0x12c>)
 800077c:	705a      	strb	r2, [r3, #1]
		break;
 800077e:	e035      	b.n	80007ec <move_snake+0xf8>
	}
	case UP: {
		snake[0][0] = (snake[1][0] - 1 + 8) % 8;
 8000780:	4b27      	ldr	r3, [pc, #156]	; (8000820 <move_snake+0x12c>)
 8000782:	789b      	ldrb	r3, [r3, #2]
 8000784:	3307      	adds	r3, #7
 8000786:	425a      	negs	r2, r3
 8000788:	f003 0307 	and.w	r3, r3, #7
 800078c:	f002 0207 	and.w	r2, r2, #7
 8000790:	bf58      	it	pl
 8000792:	4253      	negpl	r3, r2
 8000794:	b2da      	uxtb	r2, r3
 8000796:	4b22      	ldr	r3, [pc, #136]	; (8000820 <move_snake+0x12c>)
 8000798:	701a      	strb	r2, [r3, #0]
		snake[0][1] = snake[1][1];
 800079a:	4b21      	ldr	r3, [pc, #132]	; (8000820 <move_snake+0x12c>)
 800079c:	78da      	ldrb	r2, [r3, #3]
 800079e:	4b20      	ldr	r3, [pc, #128]	; (8000820 <move_snake+0x12c>)
 80007a0:	705a      	strb	r2, [r3, #1]
		break;
 80007a2:	e023      	b.n	80007ec <move_snake+0xf8>
	}
	case LEFT: {
		snake[0][0] = snake[1][0];
 80007a4:	4b1e      	ldr	r3, [pc, #120]	; (8000820 <move_snake+0x12c>)
 80007a6:	789a      	ldrb	r2, [r3, #2]
 80007a8:	4b1d      	ldr	r3, [pc, #116]	; (8000820 <move_snake+0x12c>)
 80007aa:	701a      	strb	r2, [r3, #0]
		snake[0][1] = (snake[1][1] - 1 + 8) % 8;
 80007ac:	4b1c      	ldr	r3, [pc, #112]	; (8000820 <move_snake+0x12c>)
 80007ae:	78db      	ldrb	r3, [r3, #3]
 80007b0:	3307      	adds	r3, #7
 80007b2:	425a      	negs	r2, r3
 80007b4:	f003 0307 	and.w	r3, r3, #7
 80007b8:	f002 0207 	and.w	r2, r2, #7
 80007bc:	bf58      	it	pl
 80007be:	4253      	negpl	r3, r2
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	4b17      	ldr	r3, [pc, #92]	; (8000820 <move_snake+0x12c>)
 80007c4:	705a      	strb	r2, [r3, #1]
		break;
 80007c6:	e011      	b.n	80007ec <move_snake+0xf8>
	}
	case RIGHT: {
		snake[0][0] = snake[1][0];
 80007c8:	4b15      	ldr	r3, [pc, #84]	; (8000820 <move_snake+0x12c>)
 80007ca:	789a      	ldrb	r2, [r3, #2]
 80007cc:	4b14      	ldr	r3, [pc, #80]	; (8000820 <move_snake+0x12c>)
 80007ce:	701a      	strb	r2, [r3, #0]
		snake[0][1] = (snake[1][1] + 1) % 8;
 80007d0:	4b13      	ldr	r3, [pc, #76]	; (8000820 <move_snake+0x12c>)
 80007d2:	78db      	ldrb	r3, [r3, #3]
 80007d4:	3301      	adds	r3, #1
 80007d6:	425a      	negs	r2, r3
 80007d8:	f003 0307 	and.w	r3, r3, #7
 80007dc:	f002 0207 	and.w	r2, r2, #7
 80007e0:	bf58      	it	pl
 80007e2:	4253      	negpl	r3, r2
 80007e4:	b2da      	uxtb	r2, r3
 80007e6:	4b0e      	ldr	r3, [pc, #56]	; (8000820 <move_snake+0x12c>)
 80007e8:	705a      	strb	r2, [r3, #1]
		break;
 80007ea:	bf00      	nop
	}
	}
	// чтоб картинка поотображалась
	int cnt = 30; // убогий таймер...
 80007ec:	231e      	movs	r3, #30
 80007ee:	603b      	str	r3, [r7, #0]
	while (cnt > 0) {
 80007f0:	e00c      	b.n	800080c <move_snake+0x118>
	  render_snake(snake, snake_length, apple_x, apple_y);
 80007f2:	4b0a      	ldr	r3, [pc, #40]	; (800081c <move_snake+0x128>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	b2d9      	uxtb	r1, r3
 80007f8:	4b0b      	ldr	r3, [pc, #44]	; (8000828 <move_snake+0x134>)
 80007fa:	781a      	ldrb	r2, [r3, #0]
 80007fc:	4b0b      	ldr	r3, [pc, #44]	; (800082c <move_snake+0x138>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	4807      	ldr	r0, [pc, #28]	; (8000820 <move_snake+0x12c>)
 8000802:	f000 fb33 	bl	8000e6c <render_snake>
	  cnt--;
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	3b01      	subs	r3, #1
 800080a:	603b      	str	r3, [r7, #0]
	while (cnt > 0) {
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	dcef      	bgt.n	80007f2 <move_snake+0xfe>
	}
	//render_snake(snake, snake_length);
}
 8000812:	bf00      	nop
 8000814:	bf00      	nop
 8000816:	3708      	adds	r7, #8
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20000080 	.word	0x20000080
 8000820:	20000084 	.word	0x20000084
 8000824:	20000106 	.word	0x20000106
 8000828:	200001f4 	.word	0x200001f4
 800082c:	200001f5 	.word	0x200001f5

08000830 <end_game>:

void end_game(uint8_t res) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	71fb      	strb	r3, [r7, #7]
	game_flag = 0;
 800083a:	4b0a      	ldr	r3, [pc, #40]	; (8000864 <end_game+0x34>)
 800083c:	2200      	movs	r2, #0
 800083e:	701a      	strb	r2, [r3, #0]
	if (res) {
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d003      	beq.n	800084e <end_game+0x1e>
		draw_columns(good_game);
 8000846:	4808      	ldr	r0, [pc, #32]	; (8000868 <end_game+0x38>)
 8000848:	f000 faa8 	bl	8000d9c <draw_columns>
 800084c:	e002      	b.n	8000854 <end_game+0x24>
	}
	else {
		draw_columns(you_lose);
 800084e:	4807      	ldr	r0, [pc, #28]	; (800086c <end_game+0x3c>)
 8000850:	f000 faa4 	bl	8000d9c <draw_columns>
	}
	// чтоб картинка висела вечно
	end_game(res);
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ffea 	bl	8000830 <end_game>
}
 800085c:	bf00      	nop
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20000104 	.word	0x20000104
 8000868:	20000040 	.word	0x20000040
 800086c:	20000000 	.word	0x20000000

08000870 <check_intersection>:

uint8_t check_intersection() {
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
	for (int i = 3; i < snake_length; ++i) {
 8000876:	2303      	movs	r3, #3
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	e015      	b.n	80008a8 <check_intersection+0x38>
		if (snake[0][0] == snake[i][0] && snake[0][1] == snake[i][1])
 800087c:	4b11      	ldr	r3, [pc, #68]	; (80008c4 <check_intersection+0x54>)
 800087e:	781a      	ldrb	r2, [r3, #0]
 8000880:	4910      	ldr	r1, [pc, #64]	; (80008c4 <check_intersection+0x54>)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8000888:	429a      	cmp	r2, r3
 800088a:	d10a      	bne.n	80008a2 <check_intersection+0x32>
 800088c:	4b0d      	ldr	r3, [pc, #52]	; (80008c4 <check_intersection+0x54>)
 800088e:	785a      	ldrb	r2, [r3, #1]
 8000890:	490c      	ldr	r1, [pc, #48]	; (80008c4 <check_intersection+0x54>)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	005b      	lsls	r3, r3, #1
 8000896:	440b      	add	r3, r1
 8000898:	785b      	ldrb	r3, [r3, #1]
 800089a:	429a      	cmp	r2, r3
 800089c:	d101      	bne.n	80008a2 <check_intersection+0x32>
			return 1;
 800089e:	2301      	movs	r3, #1
 80008a0:	e00a      	b.n	80008b8 <check_intersection+0x48>
	for (int i = 3; i < snake_length; ++i) {
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	3301      	adds	r3, #1
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	4b07      	ldr	r3, [pc, #28]	; (80008c8 <check_intersection+0x58>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	461a      	mov	r2, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	4293      	cmp	r3, r2
 80008b4:	dbe2      	blt.n	800087c <check_intersection+0xc>
	}
	return 0;
 80008b6:	2300      	movs	r3, #0
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	370c      	adds	r7, #12
 80008bc:	46bd      	mov	sp, r7
 80008be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c2:	4770      	bx	lr
 80008c4:	20000084 	.word	0x20000084
 80008c8:	20000080 	.word	0x20000080

080008cc <check_apple>:

uint8_t check_apple() {
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
	return (snake[0][0] == apple_x && snake[0][1] == apple_y);
 80008d0:	4b0a      	ldr	r3, [pc, #40]	; (80008fc <check_apple+0x30>)
 80008d2:	781a      	ldrb	r2, [r3, #0]
 80008d4:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <check_apple+0x34>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	429a      	cmp	r2, r3
 80008da:	d107      	bne.n	80008ec <check_apple+0x20>
 80008dc:	4b07      	ldr	r3, [pc, #28]	; (80008fc <check_apple+0x30>)
 80008de:	785a      	ldrb	r2, [r3, #1]
 80008e0:	4b08      	ldr	r3, [pc, #32]	; (8000904 <check_apple+0x38>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	d101      	bne.n	80008ec <check_apple+0x20>
 80008e8:	2301      	movs	r3, #1
 80008ea:	e000      	b.n	80008ee <check_apple+0x22>
 80008ec:	2300      	movs	r3, #0
 80008ee:	b2db      	uxtb	r3, r3
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	20000084 	.word	0x20000084
 8000900:	200001f4 	.word	0x200001f4
 8000904:	200001f5 	.word	0x200001f5

08000908 <longer_snake>:

/* Make the snake longer.
 */
void longer_snake() {
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
	if (snake_length >= 63)
 800090e:	4b4c      	ldr	r3, [pc, #304]	; (8000a40 <longer_snake+0x138>)
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	b2db      	uxtb	r3, r3
 8000914:	2b3e      	cmp	r3, #62	; 0x3e
 8000916:	d903      	bls.n	8000920 <longer_snake+0x18>
		end_game(1);
 8000918:	2001      	movs	r0, #1
 800091a:	f7ff ff89 	bl	8000830 <end_game>
	  		break;
	  	}
	  	}
	  render_snake(snake, snake_length+1, apple_x, apple_y);
	}
}
 800091e:	e08b      	b.n	8000a38 <longer_snake+0x130>
	  snake_length = snake_length + 1;
 8000920:	4b47      	ldr	r3, [pc, #284]	; (8000a40 <longer_snake+0x138>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	b2db      	uxtb	r3, r3
 8000926:	3301      	adds	r3, #1
 8000928:	b2da      	uxtb	r2, r3
 800092a:	4b45      	ldr	r3, [pc, #276]	; (8000a40 <longer_snake+0x138>)
 800092c:	701a      	strb	r2, [r3, #0]
	  	for (int i = snake_length - 1; i >= 0; --i) {
 800092e:	4b44      	ldr	r3, [pc, #272]	; (8000a40 <longer_snake+0x138>)
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	b2db      	uxtb	r3, r3
 8000934:	3b01      	subs	r3, #1
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	e017      	b.n	800096a <longer_snake+0x62>
	  		snake[i][0] = snake[i - 1][0];
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	3b01      	subs	r3, #1
 800093e:	4a41      	ldr	r2, [pc, #260]	; (8000a44 <longer_snake+0x13c>)
 8000940:	f812 1013 	ldrb.w	r1, [r2, r3, lsl #1]
 8000944:	4a3f      	ldr	r2, [pc, #252]	; (8000a44 <longer_snake+0x13c>)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
	  		snake[i][1] = snake[i - 1][1];
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	3b01      	subs	r3, #1
 8000950:	4a3c      	ldr	r2, [pc, #240]	; (8000a44 <longer_snake+0x13c>)
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	4413      	add	r3, r2
 8000956:	7859      	ldrb	r1, [r3, #1]
 8000958:	4a3a      	ldr	r2, [pc, #232]	; (8000a44 <longer_snake+0x13c>)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	4413      	add	r3, r2
 8000960:	460a      	mov	r2, r1
 8000962:	705a      	strb	r2, [r3, #1]
	  	for (int i = snake_length - 1; i >= 0; --i) {
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	3b01      	subs	r3, #1
 8000968:	607b      	str	r3, [r7, #4]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2b00      	cmp	r3, #0
 800096e:	dae4      	bge.n	800093a <longer_snake+0x32>
	  	switch (direction) {
 8000970:	4b35      	ldr	r3, [pc, #212]	; (8000a48 <longer_snake+0x140>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	2b03      	cmp	r3, #3
 8000976:	d853      	bhi.n	8000a20 <longer_snake+0x118>
 8000978:	a201      	add	r2, pc, #4	; (adr r2, 8000980 <longer_snake+0x78>)
 800097a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800097e:	bf00      	nop
 8000980:	080009fd 	.word	0x080009fd
 8000984:	080009d9 	.word	0x080009d9
 8000988:	080009b5 	.word	0x080009b5
 800098c:	08000991 	.word	0x08000991
	  		snake[0][0] = (snake[1][0] + 1) % 8;
 8000990:	4b2c      	ldr	r3, [pc, #176]	; (8000a44 <longer_snake+0x13c>)
 8000992:	789b      	ldrb	r3, [r3, #2]
 8000994:	3301      	adds	r3, #1
 8000996:	425a      	negs	r2, r3
 8000998:	f003 0307 	and.w	r3, r3, #7
 800099c:	f002 0207 	and.w	r2, r2, #7
 80009a0:	bf58      	it	pl
 80009a2:	4253      	negpl	r3, r2
 80009a4:	b2da      	uxtb	r2, r3
 80009a6:	4b27      	ldr	r3, [pc, #156]	; (8000a44 <longer_snake+0x13c>)
 80009a8:	701a      	strb	r2, [r3, #0]
	  		snake[0][1] = snake[1][1];
 80009aa:	4b26      	ldr	r3, [pc, #152]	; (8000a44 <longer_snake+0x13c>)
 80009ac:	78da      	ldrb	r2, [r3, #3]
 80009ae:	4b25      	ldr	r3, [pc, #148]	; (8000a44 <longer_snake+0x13c>)
 80009b0:	705a      	strb	r2, [r3, #1]
	  		break;
 80009b2:	e035      	b.n	8000a20 <longer_snake+0x118>
	  		snake[0][0] = (snake[1][0] - 1 + 8) % 8;
 80009b4:	4b23      	ldr	r3, [pc, #140]	; (8000a44 <longer_snake+0x13c>)
 80009b6:	789b      	ldrb	r3, [r3, #2]
 80009b8:	3307      	adds	r3, #7
 80009ba:	425a      	negs	r2, r3
 80009bc:	f003 0307 	and.w	r3, r3, #7
 80009c0:	f002 0207 	and.w	r2, r2, #7
 80009c4:	bf58      	it	pl
 80009c6:	4253      	negpl	r3, r2
 80009c8:	b2da      	uxtb	r2, r3
 80009ca:	4b1e      	ldr	r3, [pc, #120]	; (8000a44 <longer_snake+0x13c>)
 80009cc:	701a      	strb	r2, [r3, #0]
	  		snake[0][1] = snake[1][1];
 80009ce:	4b1d      	ldr	r3, [pc, #116]	; (8000a44 <longer_snake+0x13c>)
 80009d0:	78da      	ldrb	r2, [r3, #3]
 80009d2:	4b1c      	ldr	r3, [pc, #112]	; (8000a44 <longer_snake+0x13c>)
 80009d4:	705a      	strb	r2, [r3, #1]
	  		break;
 80009d6:	e023      	b.n	8000a20 <longer_snake+0x118>
	  		snake[0][0] = snake[1][0];
 80009d8:	4b1a      	ldr	r3, [pc, #104]	; (8000a44 <longer_snake+0x13c>)
 80009da:	789a      	ldrb	r2, [r3, #2]
 80009dc:	4b19      	ldr	r3, [pc, #100]	; (8000a44 <longer_snake+0x13c>)
 80009de:	701a      	strb	r2, [r3, #0]
	  		snake[0][1] = (snake[1][1] - 1 + 8) % 8;
 80009e0:	4b18      	ldr	r3, [pc, #96]	; (8000a44 <longer_snake+0x13c>)
 80009e2:	78db      	ldrb	r3, [r3, #3]
 80009e4:	3307      	adds	r3, #7
 80009e6:	425a      	negs	r2, r3
 80009e8:	f003 0307 	and.w	r3, r3, #7
 80009ec:	f002 0207 	and.w	r2, r2, #7
 80009f0:	bf58      	it	pl
 80009f2:	4253      	negpl	r3, r2
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	4b13      	ldr	r3, [pc, #76]	; (8000a44 <longer_snake+0x13c>)
 80009f8:	705a      	strb	r2, [r3, #1]
	  		break;
 80009fa:	e011      	b.n	8000a20 <longer_snake+0x118>
	  		snake[0][0] = snake[1][0];
 80009fc:	4b11      	ldr	r3, [pc, #68]	; (8000a44 <longer_snake+0x13c>)
 80009fe:	789a      	ldrb	r2, [r3, #2]
 8000a00:	4b10      	ldr	r3, [pc, #64]	; (8000a44 <longer_snake+0x13c>)
 8000a02:	701a      	strb	r2, [r3, #0]
	  		snake[0][1] = (snake[1][1] + 1) % 8;
 8000a04:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <longer_snake+0x13c>)
 8000a06:	78db      	ldrb	r3, [r3, #3]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	425a      	negs	r2, r3
 8000a0c:	f003 0307 	and.w	r3, r3, #7
 8000a10:	f002 0207 	and.w	r2, r2, #7
 8000a14:	bf58      	it	pl
 8000a16:	4253      	negpl	r3, r2
 8000a18:	b2da      	uxtb	r2, r3
 8000a1a:	4b0a      	ldr	r3, [pc, #40]	; (8000a44 <longer_snake+0x13c>)
 8000a1c:	705a      	strb	r2, [r3, #1]
	  		break;
 8000a1e:	bf00      	nop
	  render_snake(snake, snake_length+1, apple_x, apple_y);
 8000a20:	4b07      	ldr	r3, [pc, #28]	; (8000a40 <longer_snake+0x138>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	3301      	adds	r3, #1
 8000a28:	b2d9      	uxtb	r1, r3
 8000a2a:	4b08      	ldr	r3, [pc, #32]	; (8000a4c <longer_snake+0x144>)
 8000a2c:	781a      	ldrb	r2, [r3, #0]
 8000a2e:	4b08      	ldr	r3, [pc, #32]	; (8000a50 <longer_snake+0x148>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	4804      	ldr	r0, [pc, #16]	; (8000a44 <longer_snake+0x13c>)
 8000a34:	f000 fa1a 	bl	8000e6c <render_snake>
}
 8000a38:	bf00      	nop
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20000080 	.word	0x20000080
 8000a44:	20000084 	.word	0x20000084
 8000a48:	20000106 	.word	0x20000106
 8000a4c:	200001f4 	.word	0x200001f4
 8000a50:	200001f5 	.word	0x200001f5

08000a54 <setup_snake>:

void setup_snake() {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
	srand(clock()); // setup random
 8000a5a:	f001 fc89 	bl	8002370 <clock>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	4618      	mov	r0, r3
 8000a62:	f001 fccb 	bl	80023fc <srand>
	generate_apple();
 8000a66:	f7ff fda5 	bl	80005b4 <generate_apple>
	//render_snake(snake, snake_length);
	// чтоб картинка поотображалась
	int cnt = 30; // убогий таймер...
 8000a6a:	231e      	movs	r3, #30
 8000a6c:	607b      	str	r3, [r7, #4]
	while (cnt > 0) {
 8000a6e:	e00c      	b.n	8000a8a <setup_snake+0x36>
		render_snake(snake, snake_length, apple_x, apple_y);
 8000a70:	4b0a      	ldr	r3, [pc, #40]	; (8000a9c <setup_snake+0x48>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	b2d9      	uxtb	r1, r3
 8000a76:	4b0a      	ldr	r3, [pc, #40]	; (8000aa0 <setup_snake+0x4c>)
 8000a78:	781a      	ldrb	r2, [r3, #0]
 8000a7a:	4b0a      	ldr	r3, [pc, #40]	; (8000aa4 <setup_snake+0x50>)
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	480a      	ldr	r0, [pc, #40]	; (8000aa8 <setup_snake+0x54>)
 8000a80:	f000 f9f4 	bl	8000e6c <render_snake>
	  cnt--;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	3b01      	subs	r3, #1
 8000a88:	607b      	str	r3, [r7, #4]
	while (cnt > 0) {
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	dcef      	bgt.n	8000a70 <setup_snake+0x1c>
	}

}
 8000a90:	bf00      	nop
 8000a92:	bf00      	nop
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000080 	.word	0x20000080
 8000aa0:	200001f4 	.word	0x200001f4
 8000aa4:	200001f5 	.word	0x200001f5
 8000aa8:	20000084 	.word	0x20000084

08000aac <run_snake>:

void run_snake() {
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
	if (game_flag) {
 8000ab0:	4b0d      	ldr	r3, [pc, #52]	; (8000ae8 <run_snake+0x3c>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d015      	beq.n	8000ae4 <run_snake+0x38>
		if (check_apple()) {
 8000ab8:	f7ff ff08 	bl	80008cc <check_apple>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d003      	beq.n	8000aca <run_snake+0x1e>
			generate_apple();
 8000ac2:	f7ff fd77 	bl	80005b4 <generate_apple>
			longer_snake();
 8000ac6:	f7ff ff1f 	bl	8000908 <longer_snake>
		}
		if (check_intersection()) {
 8000aca:	f7ff fed1 	bl	8000870 <check_intersection>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d003      	beq.n	8000adc <run_snake+0x30>
			end_game(0);
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	f7ff feab 	bl	8000830 <end_game>
			return;
 8000ada:	e003      	b.n	8000ae4 <run_snake+0x38>
		}
		move_snake();
 8000adc:	f7ff fe0a 	bl	80006f4 <move_snake>
		run_snake();
 8000ae0:	f7ff ffe4 	bl	8000aac <run_snake>
	}
}
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	20000104 	.word	0x20000104

08000aec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000af0:	f000 fba2 	bl	8001238 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000af4:	f000 f808 	bl	8000b08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000af8:	f000 f866 	bl	8000bc8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  setup_snake();
 8000afc:	f7ff ffaa 	bl	8000a54 <setup_snake>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    run_snake();
 8000b00:	f7ff ffd4 	bl	8000aac <run_snake>
 8000b04:	e7fc      	b.n	8000b00 <main+0x14>
	...

08000b08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b094      	sub	sp, #80	; 0x50
 8000b0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0e:	f107 031c 	add.w	r3, r7, #28
 8000b12:	2234      	movs	r2, #52	; 0x34
 8000b14:	2100      	movs	r1, #0
 8000b16:	4618      	mov	r0, r3
 8000b18:	f001 fc68 	bl	80023ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b1c:	f107 0308 	add.w	r3, r7, #8
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	4b23      	ldr	r3, [pc, #140]	; (8000bc0 <SystemClock_Config+0xb8>)
 8000b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b34:	4a22      	ldr	r2, [pc, #136]	; (8000bc0 <SystemClock_Config+0xb8>)
 8000b36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b3a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b3c:	4b20      	ldr	r3, [pc, #128]	; (8000bc0 <SystemClock_Config+0xb8>)
 8000b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b44:	607b      	str	r3, [r7, #4]
 8000b46:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b48:	2300      	movs	r3, #0
 8000b4a:	603b      	str	r3, [r7, #0]
 8000b4c:	4b1d      	ldr	r3, [pc, #116]	; (8000bc4 <SystemClock_Config+0xbc>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000b54:	4a1b      	ldr	r2, [pc, #108]	; (8000bc4 <SystemClock_Config+0xbc>)
 8000b56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b5a:	6013      	str	r3, [r2, #0]
 8000b5c:	4b19      	ldr	r3, [pc, #100]	; (8000bc4 <SystemClock_Config+0xbc>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b64:	603b      	str	r3, [r7, #0]
 8000b66:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b68:	2302      	movs	r3, #2
 8000b6a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b70:	2310      	movs	r3, #16
 8000b72:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b74:	2300      	movs	r3, #0
 8000b76:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b78:	f107 031c 	add.w	r3, r7, #28
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f001 f959 	bl	8001e34 <HAL_RCC_OscConfig>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000b88:	f000 f903 	bl	8000d92 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b8c:	230f      	movs	r3, #15
 8000b8e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b90:	2300      	movs	r3, #0
 8000b92:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ba0:	f107 0308 	add.w	r3, r7, #8
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f000 feb4 	bl	8001914 <HAL_RCC_ClockConfig>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000bb2:	f000 f8ee 	bl	8000d92 <Error_Handler>
  }
}
 8000bb6:	bf00      	nop
 8000bb8:	3750      	adds	r7, #80	; 0x50
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	40007000 	.word	0x40007000

08000bc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b088      	sub	sp, #32
 8000bcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bce:	f107 030c 	add.w	r3, r7, #12
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	605a      	str	r2, [r3, #4]
 8000bd8:	609a      	str	r2, [r3, #8]
 8000bda:	60da      	str	r2, [r3, #12]
 8000bdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	60bb      	str	r3, [r7, #8]
 8000be2:	4b52      	ldr	r3, [pc, #328]	; (8000d2c <MX_GPIO_Init+0x164>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be6:	4a51      	ldr	r2, [pc, #324]	; (8000d2c <MX_GPIO_Init+0x164>)
 8000be8:	f043 0301 	orr.w	r3, r3, #1
 8000bec:	6313      	str	r3, [r2, #48]	; 0x30
 8000bee:	4b4f      	ldr	r3, [pc, #316]	; (8000d2c <MX_GPIO_Init+0x164>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	60bb      	str	r3, [r7, #8]
 8000bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	607b      	str	r3, [r7, #4]
 8000bfe:	4b4b      	ldr	r3, [pc, #300]	; (8000d2c <MX_GPIO_Init+0x164>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c02:	4a4a      	ldr	r2, [pc, #296]	; (8000d2c <MX_GPIO_Init+0x164>)
 8000c04:	f043 0304 	orr.w	r3, r3, #4
 8000c08:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0a:	4b48      	ldr	r3, [pc, #288]	; (8000d2c <MX_GPIO_Init+0x164>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0e:	f003 0304 	and.w	r3, r3, #4
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	603b      	str	r3, [r7, #0]
 8000c1a:	4b44      	ldr	r3, [pc, #272]	; (8000d2c <MX_GPIO_Init+0x164>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	4a43      	ldr	r2, [pc, #268]	; (8000d2c <MX_GPIO_Init+0x164>)
 8000c20:	f043 0302 	orr.w	r3, r3, #2
 8000c24:	6313      	str	r3, [r2, #48]	; 0x30
 8000c26:	4b41      	ldr	r3, [pc, #260]	; (8000d2c <MX_GPIO_Init+0x164>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2a:	f003 0302 	and.w	r3, r3, #2
 8000c2e:	603b      	str	r3, [r7, #0]
 8000c30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R3_Pin|R4_Pin|R5_Pin|R8_Pin
 8000c32:	2200      	movs	r2, #0
 8000c34:	f44f 612e 	mov.w	r1, #2784	; 0xae0
 8000c38:	483d      	ldr	r0, [pc, #244]	; (8000d30 <MX_GPIO_Init+0x168>)
 8000c3a:	f000 fe39 	bl	80018b0 <HAL_GPIO_WritePin>
                          |C1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, C8_Pin|R7_Pin, GPIO_PIN_RESET);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2190      	movs	r1, #144	; 0x90
 8000c42:	483c      	ldr	r0, [pc, #240]	; (8000d34 <MX_GPIO_Init+0x16c>)
 8000c44:	f000 fe34 	bl	80018b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, C4_Pin|C3_Pin|C2_Pin|C7_Pin
 8000c48:	2200      	movs	r2, #0
 8000c4a:	f24f 3146 	movw	r1, #62278	; 0xf346
 8000c4e:	483a      	ldr	r0, [pc, #232]	; (8000d38 <MX_GPIO_Init+0x170>)
 8000c50:	f000 fe2e 	bl	80018b0 <HAL_GPIO_WritePin>
                          |C6_Pin|C5_Pin|R6_Pin|R1_Pin
                          |R2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : R3_Pin R4_Pin R5_Pin R8_Pin
                           C1_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R4_Pin|R5_Pin|R8_Pin
 8000c54:	f44f 632e 	mov.w	r3, #2784	; 0xae0
 8000c58:	60fb      	str	r3, [r7, #12]
                          |C1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c62:	2300      	movs	r3, #0
 8000c64:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c66:	f107 030c 	add.w	r3, r7, #12
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4830      	ldr	r0, [pc, #192]	; (8000d30 <MX_GPIO_Init+0x168>)
 8000c6e:	f000 fc8b 	bl	8001588 <HAL_GPIO_Init>

  /*Configure GPIO pins : C8_Pin R7_Pin */
  GPIO_InitStruct.Pin = C8_Pin|R7_Pin;
 8000c72:	2390      	movs	r3, #144	; 0x90
 8000c74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c76:	2301      	movs	r3, #1
 8000c78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c82:	f107 030c 	add.w	r3, r7, #12
 8000c86:	4619      	mov	r1, r3
 8000c88:	482a      	ldr	r0, [pc, #168]	; (8000d34 <MX_GPIO_Init+0x16c>)
 8000c8a:	f000 fc7d 	bl	8001588 <HAL_GPIO_Init>

  /*Configure GPIO pins : C4_Pin C3_Pin C2_Pin C7_Pin
                           C6_Pin C5_Pin R6_Pin R1_Pin
                           R2_Pin */
  GPIO_InitStruct.Pin = C4_Pin|C3_Pin|C2_Pin|C7_Pin
 8000c8e:	f24f 3346 	movw	r3, #62278	; 0xf346
 8000c92:	60fb      	str	r3, [r7, #12]
                          |C6_Pin|C5_Pin|R6_Pin|R1_Pin
                          |R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c94:	2301      	movs	r3, #1
 8000c96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca0:	f107 030c 	add.w	r3, r7, #12
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4824      	ldr	r0, [pc, #144]	; (8000d38 <MX_GPIO_Init+0x170>)
 8000ca8:	f000 fc6e 	bl	8001588 <HAL_GPIO_Init>

  /*Configure GPIO pins : Up_Pin Left_Pin Right_Pin */
  GPIO_InitStruct.Pin = Up_Pin|Left_Pin|Right_Pin;
 8000cac:	f44f 6383 	mov.w	r3, #1048	; 0x418
 8000cb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cb2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cbc:	f107 030c 	add.w	r3, r7, #12
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	481d      	ldr	r0, [pc, #116]	; (8000d38 <MX_GPIO_Init+0x170>)
 8000cc4:	f000 fc60 	bl	8001588 <HAL_GPIO_Init>

  /*Configure GPIO pin : Down_Pin */
  GPIO_InitStruct.Pin = Down_Pin;
 8000cc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ccc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cce:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Down_GPIO_Port, &GPIO_InitStruct);
 8000cd8:	f107 030c 	add.w	r3, r7, #12
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4814      	ldr	r0, [pc, #80]	; (8000d30 <MX_GPIO_Init+0x168>)
 8000ce0:	f000 fc52 	bl	8001588 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	2009      	movs	r0, #9
 8000cea:	f000 fc16 	bl	800151a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000cee:	2009      	movs	r0, #9
 8000cf0:	f000 fc2f 	bl	8001552 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	200a      	movs	r0, #10
 8000cfa:	f000 fc0e 	bl	800151a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000cfe:	200a      	movs	r0, #10
 8000d00:	f000 fc27 	bl	8001552 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000d04:	2200      	movs	r2, #0
 8000d06:	2100      	movs	r1, #0
 8000d08:	2017      	movs	r0, #23
 8000d0a:	f000 fc06 	bl	800151a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000d0e:	2017      	movs	r0, #23
 8000d10:	f000 fc1f 	bl	8001552 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d14:	2200      	movs	r2, #0
 8000d16:	2100      	movs	r1, #0
 8000d18:	2028      	movs	r0, #40	; 0x28
 8000d1a:	f000 fbfe 	bl	800151a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d1e:	2028      	movs	r0, #40	; 0x28
 8000d20:	f000 fc17 	bl	8001552 <HAL_NVIC_EnableIRQ>

}
 8000d24:	bf00      	nop
 8000d26:	3720      	adds	r7, #32
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	40020000 	.word	0x40020000
 8000d34:	40020800 	.word	0x40020800
 8000d38:	40020400 	.word	0x40020400

08000d3c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin) {
 8000d46:	88fb      	ldrh	r3, [r7, #6]
 8000d48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d4c:	d00d      	beq.n	8000d6a <HAL_GPIO_EXTI_Callback+0x2e>
 8000d4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d52:	dc1a      	bgt.n	8000d8a <HAL_GPIO_EXTI_Callback+0x4e>
 8000d54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d58:	d00b      	beq.n	8000d72 <HAL_GPIO_EXTI_Callback+0x36>
 8000d5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d5e:	dc14      	bgt.n	8000d8a <HAL_GPIO_EXTI_Callback+0x4e>
 8000d60:	2b08      	cmp	r3, #8
 8000d62:	d00e      	beq.n	8000d82 <HAL_GPIO_EXTI_Callback+0x46>
 8000d64:	2b10      	cmp	r3, #16
 8000d66:	d008      	beq.n	8000d7a <HAL_GPIO_EXTI_Callback+0x3e>
  case Left_Pin: {
	  set_direction(LEFT);
  	  break;
    }
  }
}
 8000d68:	e00f      	b.n	8000d8a <HAL_GPIO_EXTI_Callback+0x4e>
	  set_direction(UP);
 8000d6a:	2002      	movs	r0, #2
 8000d6c:	f7ff fc6c 	bl	8000648 <set_direction>
	  break;
 8000d70:	e00b      	b.n	8000d8a <HAL_GPIO_EXTI_Callback+0x4e>
	  set_direction(DOWN);
 8000d72:	2003      	movs	r0, #3
 8000d74:	f7ff fc68 	bl	8000648 <set_direction>
	  break;
 8000d78:	e007      	b.n	8000d8a <HAL_GPIO_EXTI_Callback+0x4e>
	  set_direction(RIGHT);
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f7ff fc64 	bl	8000648 <set_direction>
  	  break;
 8000d80:	e003      	b.n	8000d8a <HAL_GPIO_EXTI_Callback+0x4e>
	  set_direction(LEFT);
 8000d82:	2001      	movs	r0, #1
 8000d84:	f7ff fc60 	bl	8000648 <set_direction>
  	  break;
 8000d88:	bf00      	nop
}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d92:	b480      	push	{r7}
 8000d94:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d96:	b672      	cpsid	i
}
 8000d98:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d9a:	e7fe      	b.n	8000d9a <Error_Handler+0x8>

08000d9c <draw_columns>:
GPIO_TypeDef *col_ports[] = {C1_GPIO_Port, C2_GPIO_Port, C3_GPIO_Port, C4_GPIO_Port,
    C5_GPIO_Port, C6_GPIO_Port, C7_GPIO_Port, C8_GPIO_Port};

/* Draw matrix column by column.
 */
void draw_columns(uint8_t matrix[8][8]) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
	for (uint8_t j = 0; j < 8; ++j) {
 8000da4:	2300      	movs	r3, #0
 8000da6:	73fb      	strb	r3, [r7, #15]
 8000da8:	e04f      	b.n	8000e4a <draw_columns+0xae>
		// activate the row
		HAL_GPIO_WritePin(col_ports[j], cols[j], GPIO_PIN_RESET);
 8000daa:	7bfb      	ldrb	r3, [r7, #15]
 8000dac:	4a2b      	ldr	r2, [pc, #172]	; (8000e5c <draw_columns+0xc0>)
 8000dae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
 8000db4:	4a2a      	ldr	r2, [pc, #168]	; (8000e60 <draw_columns+0xc4>)
 8000db6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	f000 fd77 	bl	80018b0 <HAL_GPIO_WritePin>
		// draw all rows of the column
		for (uint8_t i = 0; i < 8; ++i) {
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	73bb      	strb	r3, [r7, #14]
 8000dc6:	e016      	b.n	8000df6 <draw_columns+0x5a>
			if (matrix[i][j]) {
 8000dc8:	7bbb      	ldrb	r3, [r7, #14]
 8000dca:	00db      	lsls	r3, r3, #3
 8000dcc:	687a      	ldr	r2, [r7, #4]
 8000dce:	441a      	add	r2, r3
 8000dd0:	7bfb      	ldrb	r3, [r7, #15]
 8000dd2:	5cd3      	ldrb	r3, [r2, r3]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d00b      	beq.n	8000df0 <draw_columns+0x54>
				HAL_GPIO_WritePin(row_ports[i], rows[i], GPIO_PIN_SET);
 8000dd8:	7bbb      	ldrb	r3, [r7, #14]
 8000dda:	4a22      	ldr	r2, [pc, #136]	; (8000e64 <draw_columns+0xc8>)
 8000ddc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000de0:	7bbb      	ldrb	r3, [r7, #14]
 8000de2:	4a21      	ldr	r2, [pc, #132]	; (8000e68 <draw_columns+0xcc>)
 8000de4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000de8:	2201      	movs	r2, #1
 8000dea:	4619      	mov	r1, r3
 8000dec:	f000 fd60 	bl	80018b0 <HAL_GPIO_WritePin>
		for (uint8_t i = 0; i < 8; ++i) {
 8000df0:	7bbb      	ldrb	r3, [r7, #14]
 8000df2:	3301      	adds	r3, #1
 8000df4:	73bb      	strb	r3, [r7, #14]
 8000df6:	7bbb      	ldrb	r3, [r7, #14]
 8000df8:	2b07      	cmp	r3, #7
 8000dfa:	d9e5      	bls.n	8000dc8 <draw_columns+0x2c>
			}
		}
		HAL_Delay(1);
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	f000 fa8d 	bl	800131c <HAL_Delay>
		// turn off all the leds of this column
		for (uint8_t i = 0; i < 8; ++i) {
 8000e02:	2300      	movs	r3, #0
 8000e04:	737b      	strb	r3, [r7, #13]
 8000e06:	e00e      	b.n	8000e26 <draw_columns+0x8a>
			HAL_GPIO_WritePin(row_ports[i], rows[i], GPIO_PIN_RESET);
 8000e08:	7b7b      	ldrb	r3, [r7, #13]
 8000e0a:	4a16      	ldr	r2, [pc, #88]	; (8000e64 <draw_columns+0xc8>)
 8000e0c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e10:	7b7b      	ldrb	r3, [r7, #13]
 8000e12:	4a15      	ldr	r2, [pc, #84]	; (8000e68 <draw_columns+0xcc>)
 8000e14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e18:	2200      	movs	r2, #0
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	f000 fd48 	bl	80018b0 <HAL_GPIO_WritePin>
		for (uint8_t i = 0; i < 8; ++i) {
 8000e20:	7b7b      	ldrb	r3, [r7, #13]
 8000e22:	3301      	adds	r3, #1
 8000e24:	737b      	strb	r3, [r7, #13]
 8000e26:	7b7b      	ldrb	r3, [r7, #13]
 8000e28:	2b07      	cmp	r3, #7
 8000e2a:	d9ed      	bls.n	8000e08 <draw_columns+0x6c>
		}
		//deactivate the row
		HAL_GPIO_WritePin(col_ports[j], cols[j], GPIO_PIN_SET);
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
 8000e2e:	4a0b      	ldr	r2, [pc, #44]	; (8000e5c <draw_columns+0xc0>)
 8000e30:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
 8000e36:	4a0a      	ldr	r2, [pc, #40]	; (8000e60 <draw_columns+0xc4>)
 8000e38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	4619      	mov	r1, r3
 8000e40:	f000 fd36 	bl	80018b0 <HAL_GPIO_WritePin>
	for (uint8_t j = 0; j < 8; ++j) {
 8000e44:	7bfb      	ldrb	r3, [r7, #15]
 8000e46:	3301      	adds	r3, #1
 8000e48:	73fb      	strb	r3, [r7, #15]
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	2b07      	cmp	r3, #7
 8000e4e:	d9ac      	bls.n	8000daa <draw_columns+0xe>
	}
}
 8000e50:	bf00      	nop
 8000e52:	bf00      	nop
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20000148 	.word	0x20000148
 8000e60:	20000118 	.word	0x20000118
 8000e64:	20000128 	.word	0x20000128
 8000e68:	20000108 	.word	0x20000108

08000e6c <render_snake>:

/* TODO: add apple
 */
void render_snake(uint8_t snake[64][2], volatile uint8_t length, uint8_t apple_x, uint8_t apple_y) {
 8000e6c:	b5b0      	push	{r4, r5, r7, lr}
 8000e6e:	b094      	sub	sp, #80	; 0x50
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	4608      	mov	r0, r1
 8000e76:	4611      	mov	r1, r2
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	70fb      	strb	r3, [r7, #3]
 8000e7e:	460b      	mov	r3, r1
 8000e80:	70bb      	strb	r3, [r7, #2]
 8000e82:	4613      	mov	r3, r2
 8000e84:	707b      	strb	r3, [r7, #1]
	uint8_t frame[8][8] = {
 8000e86:	4b25      	ldr	r3, [pc, #148]	; (8000f1c <render_snake+0xb0>)
 8000e88:	f107 040c 	add.w	r4, r7, #12
 8000e8c:	461d      	mov	r5, r3
 8000e8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e9a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000e9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			{0, 0, 0, 0, 0, 0, 0, 0},
			{0, 0, 0, 0, 0, 0, 0, 0},
			{0, 0, 0, 0, 0, 0, 0, 0},
			{0, 0, 0, 0, 0, 0, 0, 0}
	};
	for (uint8_t i = 0; i < length; ++i) {
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8000ea8:	e01f      	b.n	8000eea <render_snake+0x7e>
		uint8_t row = snake[i][0],
 8000eaa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	687a      	ldr	r2, [r7, #4]
 8000eb2:	4413      	add	r3, r2
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		    col = snake[i][1];
 8000eba:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	785b      	ldrb	r3, [r3, #1]
 8000ec6:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
		frame[row][col] = 1;
 8000eca:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8000ece:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000ed2:	00d2      	lsls	r2, r2, #3
 8000ed4:	3250      	adds	r2, #80	; 0x50
 8000ed6:	443a      	add	r2, r7
 8000ed8:	4413      	add	r3, r2
 8000eda:	3b44      	subs	r3, #68	; 0x44
 8000edc:	2201      	movs	r2, #1
 8000ede:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < length; ++i) {
 8000ee0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8000eea:	78fb      	ldrb	r3, [r7, #3]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	d3d9      	bcc.n	8000eaa <render_snake+0x3e>
	}
	frame[apple_x][apple_y] = 2;
 8000ef6:	78ba      	ldrb	r2, [r7, #2]
 8000ef8:	787b      	ldrb	r3, [r7, #1]
 8000efa:	00d2      	lsls	r2, r2, #3
 8000efc:	3250      	adds	r2, #80	; 0x50
 8000efe:	443a      	add	r2, r7
 8000f00:	4413      	add	r3, r2
 8000f02:	3b44      	subs	r3, #68	; 0x44
 8000f04:	2202      	movs	r2, #2
 8000f06:	701a      	strb	r2, [r3, #0]
	draw_columns(frame);
 8000f08:	f107 030c 	add.w	r3, r7, #12
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff ff45 	bl	8000d9c <draw_columns>

	while ((clock() - time) / CLOCKS_PER_SEC < 1) {
	render_snake(snake, snake_length);
	}
	*/
}
 8000f12:	bf00      	nop
 8000f14:	3750      	adds	r7, #80	; 0x50
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bdb0      	pop	{r4, r5, r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	080034e8 	.word	0x080034e8

08000f20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	607b      	str	r3, [r7, #4]
 8000f2a:	4b10      	ldr	r3, [pc, #64]	; (8000f6c <HAL_MspInit+0x4c>)
 8000f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f2e:	4a0f      	ldr	r2, [pc, #60]	; (8000f6c <HAL_MspInit+0x4c>)
 8000f30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f34:	6453      	str	r3, [r2, #68]	; 0x44
 8000f36:	4b0d      	ldr	r3, [pc, #52]	; (8000f6c <HAL_MspInit+0x4c>)
 8000f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f3e:	607b      	str	r3, [r7, #4]
 8000f40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	603b      	str	r3, [r7, #0]
 8000f46:	4b09      	ldr	r3, [pc, #36]	; (8000f6c <HAL_MspInit+0x4c>)
 8000f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4a:	4a08      	ldr	r2, [pc, #32]	; (8000f6c <HAL_MspInit+0x4c>)
 8000f4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f50:	6413      	str	r3, [r2, #64]	; 0x40
 8000f52:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <HAL_MspInit+0x4c>)
 8000f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f5a:	603b      	str	r3, [r7, #0]
 8000f5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	40023800 	.word	0x40023800

08000f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <NMI_Handler+0x4>

08000f76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f7a:	e7fe      	b.n	8000f7a <HardFault_Handler+0x4>

08000f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f80:	e7fe      	b.n	8000f80 <MemManage_Handler+0x4>

08000f82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f82:	b480      	push	{r7}
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f86:	e7fe      	b.n	8000f86 <BusFault_Handler+0x4>

08000f88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f8c:	e7fe      	b.n	8000f8c <UsageFault_Handler+0x4>

08000f8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000faa:	b480      	push	{r7}
 8000fac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fbc:	f000 f98e 	bl	80012dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Left_Pin);
 8000fc8:	2008      	movs	r0, #8
 8000fca:	f000 fc8b 	bl	80018e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  HAL_GPIO_EXTI_Callback(Left_Pin);
 8000fce:	2008      	movs	r0, #8
 8000fd0:	f7ff feb4 	bl	8000d3c <HAL_GPIO_EXTI_Callback>
  /* USER CODE END EXTI3_IRQn 1 */
}
 8000fd4:	bf00      	nop
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Right_Pin);
 8000fdc:	2010      	movs	r0, #16
 8000fde:	f000 fc81 	bl	80018e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
  HAL_GPIO_EXTI_Callback(Right_Pin);
 8000fe2:	2010      	movs	r0, #16
 8000fe4:	f7ff feaa 	bl	8000d3c <HAL_GPIO_EXTI_Callback>
  /* USER CODE END EXTI4_IRQn 1 */
}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}

08000fec <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Down_Pin);
 8000ff0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000ff4:	f000 fc76 	bl	80018e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  HAL_GPIO_EXTI_Callback(Down_Pin);
 8000ff8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000ffc:	f7ff fe9e 	bl	8000d3c <HAL_GPIO_EXTI_Callback>
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}

08001004 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Up_Pin);
 8001008:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800100c:	f000 fc6a 	bl	80018e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  HAL_GPIO_EXTI_Callback(Up_Pin);
 8001010:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001014:	f7ff fe92 	bl	8000d3c <HAL_GPIO_EXTI_Callback>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}

0800101c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
	return 1;
 8001020:	2301      	movs	r3, #1
}
 8001022:	4618      	mov	r0, r3
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <_kill>:

int _kill(int pid, int sig)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001036:	f001 f9af 	bl	8002398 <__errno>
 800103a:	4603      	mov	r3, r0
 800103c:	2216      	movs	r2, #22
 800103e:	601a      	str	r2, [r3, #0]
	return -1;
 8001040:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001044:	4618      	mov	r0, r3
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <_exit>:

void _exit (int status)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001054:	f04f 31ff 	mov.w	r1, #4294967295
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff ffe7 	bl	800102c <_kill>
	while (1) {}		/* Make sure we hang here */
 800105e:	e7fe      	b.n	800105e <_exit+0x12>

08001060 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]
 8001070:	e00a      	b.n	8001088 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001072:	f3af 8000 	nop.w
 8001076:	4601      	mov	r1, r0
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	1c5a      	adds	r2, r3, #1
 800107c:	60ba      	str	r2, [r7, #8]
 800107e:	b2ca      	uxtb	r2, r1
 8001080:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	3301      	adds	r3, #1
 8001086:	617b      	str	r3, [r7, #20]
 8001088:	697a      	ldr	r2, [r7, #20]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	429a      	cmp	r2, r3
 800108e:	dbf0      	blt.n	8001072 <_read+0x12>
	}

return len;
 8001090:	687b      	ldr	r3, [r7, #4]
}
 8001092:	4618      	mov	r0, r3
 8001094:	3718      	adds	r7, #24
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b086      	sub	sp, #24
 800109e:	af00      	add	r7, sp, #0
 80010a0:	60f8      	str	r0, [r7, #12]
 80010a2:	60b9      	str	r1, [r7, #8]
 80010a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010a6:	2300      	movs	r3, #0
 80010a8:	617b      	str	r3, [r7, #20]
 80010aa:	e009      	b.n	80010c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	1c5a      	adds	r2, r3, #1
 80010b0:	60ba      	str	r2, [r7, #8]
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	3301      	adds	r3, #1
 80010be:	617b      	str	r3, [r7, #20]
 80010c0:	697a      	ldr	r2, [r7, #20]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	dbf1      	blt.n	80010ac <_write+0x12>
	}
	return len;
 80010c8:	687b      	ldr	r3, [r7, #4]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3718      	adds	r7, #24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <_close>:

int _close(int file)
{
 80010d2:	b480      	push	{r7}
 80010d4:	b083      	sub	sp, #12
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
	return -1;
 80010da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010de:	4618      	mov	r0, r3
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b083      	sub	sp, #12
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
 80010f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010fa:	605a      	str	r2, [r3, #4]
	return 0;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr

0800110a <_isatty>:

int _isatty(int file)
{
 800110a:	b480      	push	{r7}
 800110c:	b083      	sub	sp, #12
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
	return 1;
 8001112:	2301      	movs	r3, #1
}
 8001114:	4618      	mov	r0, r3
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr

08001120 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	60f8      	str	r0, [r7, #12]
 8001128:	60b9      	str	r1, [r7, #8]
 800112a:	607a      	str	r2, [r7, #4]
	return 0;
 800112c:	2300      	movs	r3, #0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3714      	adds	r7, #20
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <_times>:
	errno = ENOENT;
	return -1;
}

int _times(struct tms *buf)
{
 800113a:	b480      	push	{r7}
 800113c:	b083      	sub	sp, #12
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
	return -1;
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001146:	4618      	mov	r0, r3
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
	...

08001154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800115c:	4a14      	ldr	r2, [pc, #80]	; (80011b0 <_sbrk+0x5c>)
 800115e:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <_sbrk+0x60>)
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001168:	4b13      	ldr	r3, [pc, #76]	; (80011b8 <_sbrk+0x64>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d102      	bne.n	8001176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001170:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <_sbrk+0x64>)
 8001172:	4a12      	ldr	r2, [pc, #72]	; (80011bc <_sbrk+0x68>)
 8001174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001176:	4b10      	ldr	r3, [pc, #64]	; (80011b8 <_sbrk+0x64>)
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4413      	add	r3, r2
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	429a      	cmp	r2, r3
 8001182:	d207      	bcs.n	8001194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001184:	f001 f908 	bl	8002398 <__errno>
 8001188:	4603      	mov	r3, r0
 800118a:	220c      	movs	r2, #12
 800118c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800118e:	f04f 33ff 	mov.w	r3, #4294967295
 8001192:	e009      	b.n	80011a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001194:	4b08      	ldr	r3, [pc, #32]	; (80011b8 <_sbrk+0x64>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800119a:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <_sbrk+0x64>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4413      	add	r3, r2
 80011a2:	4a05      	ldr	r2, [pc, #20]	; (80011b8 <_sbrk+0x64>)
 80011a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011a6:	68fb      	ldr	r3, [r7, #12]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3718      	adds	r7, #24
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20020000 	.word	0x20020000
 80011b4:	00000400 	.word	0x00000400
 80011b8:	200001f8 	.word	0x200001f8
 80011bc:	20000210 	.word	0x20000210

080011c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011c4:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <SystemInit+0x20>)
 80011c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011ca:	4a05      	ldr	r2, [pc, #20]	; (80011e0 <SystemInit+0x20>)
 80011cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800121c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011e8:	480d      	ldr	r0, [pc, #52]	; (8001220 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011ea:	490e      	ldr	r1, [pc, #56]	; (8001224 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011ec:	4a0e      	ldr	r2, [pc, #56]	; (8001228 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011f0:	e002      	b.n	80011f8 <LoopCopyDataInit>

080011f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011f6:	3304      	adds	r3, #4

080011f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011fc:	d3f9      	bcc.n	80011f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011fe:	4a0b      	ldr	r2, [pc, #44]	; (800122c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001200:	4c0b      	ldr	r4, [pc, #44]	; (8001230 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001202:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001204:	e001      	b.n	800120a <LoopFillZerobss>

08001206 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001206:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001208:	3204      	adds	r2, #4

0800120a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800120a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800120c:	d3fb      	bcc.n	8001206 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800120e:	f7ff ffd7 	bl	80011c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001212:	f001 f8c7 	bl	80023a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001216:	f7ff fc69 	bl	8000aec <main>
  bx  lr    
 800121a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800121c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001224:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001228:	08003690 	.word	0x08003690
  ldr r2, =_sbss
 800122c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001230:	20000210 	.word	0x20000210

08001234 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001234:	e7fe      	b.n	8001234 <ADC_IRQHandler>
	...

08001238 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800123c:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <HAL_Init+0x40>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a0d      	ldr	r2, [pc, #52]	; (8001278 <HAL_Init+0x40>)
 8001242:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001246:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001248:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <HAL_Init+0x40>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a0a      	ldr	r2, [pc, #40]	; (8001278 <HAL_Init+0x40>)
 800124e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001252:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001254:	4b08      	ldr	r3, [pc, #32]	; (8001278 <HAL_Init+0x40>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a07      	ldr	r2, [pc, #28]	; (8001278 <HAL_Init+0x40>)
 800125a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800125e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001260:	2003      	movs	r0, #3
 8001262:	f000 f94f 	bl	8001504 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001266:	200f      	movs	r0, #15
 8001268:	f000 f808 	bl	800127c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800126c:	f7ff fe58 	bl	8000f20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40023c00 	.word	0x40023c00

0800127c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001284:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <HAL_InitTick+0x54>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <HAL_InitTick+0x58>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	4619      	mov	r1, r3
 800128e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001292:	fbb3 f3f1 	udiv	r3, r3, r1
 8001296:	fbb2 f3f3 	udiv	r3, r2, r3
 800129a:	4618      	mov	r0, r3
 800129c:	f000 f967 	bl	800156e <HAL_SYSTICK_Config>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e00e      	b.n	80012c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2b0f      	cmp	r3, #15
 80012ae:	d80a      	bhi.n	80012c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012b0:	2200      	movs	r2, #0
 80012b2:	6879      	ldr	r1, [r7, #4]
 80012b4:	f04f 30ff 	mov.w	r0, #4294967295
 80012b8:	f000 f92f 	bl	800151a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012bc:	4a06      	ldr	r2, [pc, #24]	; (80012d8 <HAL_InitTick+0x5c>)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012c2:	2300      	movs	r3, #0
 80012c4:	e000      	b.n	80012c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	20000168 	.word	0x20000168
 80012d4:	20000170 	.word	0x20000170
 80012d8:	2000016c 	.word	0x2000016c

080012dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e0:	4b06      	ldr	r3, [pc, #24]	; (80012fc <HAL_IncTick+0x20>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	461a      	mov	r2, r3
 80012e6:	4b06      	ldr	r3, [pc, #24]	; (8001300 <HAL_IncTick+0x24>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4413      	add	r3, r2
 80012ec:	4a04      	ldr	r2, [pc, #16]	; (8001300 <HAL_IncTick+0x24>)
 80012ee:	6013      	str	r3, [r2, #0]
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	20000170 	.word	0x20000170
 8001300:	200001fc 	.word	0x200001fc

08001304 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  return uwTick;
 8001308:	4b03      	ldr	r3, [pc, #12]	; (8001318 <HAL_GetTick+0x14>)
 800130a:	681b      	ldr	r3, [r3, #0]
}
 800130c:	4618      	mov	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	200001fc 	.word	0x200001fc

0800131c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001324:	f7ff ffee 	bl	8001304 <HAL_GetTick>
 8001328:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001334:	d005      	beq.n	8001342 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001336:	4b0a      	ldr	r3, [pc, #40]	; (8001360 <HAL_Delay+0x44>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	461a      	mov	r2, r3
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	4413      	add	r3, r2
 8001340:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001342:	bf00      	nop
 8001344:	f7ff ffde 	bl	8001304 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	68fa      	ldr	r2, [r7, #12]
 8001350:	429a      	cmp	r2, r3
 8001352:	d8f7      	bhi.n	8001344 <HAL_Delay+0x28>
  {
  }
}
 8001354:	bf00      	nop
 8001356:	bf00      	nop
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20000170 	.word	0x20000170

08001364 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800137a:	68ba      	ldr	r2, [r7, #8]
 800137c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001380:	4013      	ands	r3, r2
 8001382:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800138c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001390:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001394:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001396:	4a04      	ldr	r2, [pc, #16]	; (80013a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	60d3      	str	r3, [r2, #12]
}
 800139c:	bf00      	nop
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b0:	4b04      	ldr	r3, [pc, #16]	; (80013c4 <__NVIC_GetPriorityGrouping+0x18>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	0a1b      	lsrs	r3, r3, #8
 80013b6:	f003 0307 	and.w	r3, r3, #7
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	db0b      	blt.n	80013f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	f003 021f 	and.w	r2, r3, #31
 80013e0:	4907      	ldr	r1, [pc, #28]	; (8001400 <__NVIC_EnableIRQ+0x38>)
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	095b      	lsrs	r3, r3, #5
 80013e8:	2001      	movs	r0, #1
 80013ea:	fa00 f202 	lsl.w	r2, r0, r2
 80013ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	e000e100 	.word	0xe000e100

08001404 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	6039      	str	r1, [r7, #0]
 800140e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001414:	2b00      	cmp	r3, #0
 8001416:	db0a      	blt.n	800142e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	b2da      	uxtb	r2, r3
 800141c:	490c      	ldr	r1, [pc, #48]	; (8001450 <__NVIC_SetPriority+0x4c>)
 800141e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001422:	0112      	lsls	r2, r2, #4
 8001424:	b2d2      	uxtb	r2, r2
 8001426:	440b      	add	r3, r1
 8001428:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800142c:	e00a      	b.n	8001444 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	b2da      	uxtb	r2, r3
 8001432:	4908      	ldr	r1, [pc, #32]	; (8001454 <__NVIC_SetPriority+0x50>)
 8001434:	79fb      	ldrb	r3, [r7, #7]
 8001436:	f003 030f 	and.w	r3, r3, #15
 800143a:	3b04      	subs	r3, #4
 800143c:	0112      	lsls	r2, r2, #4
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	440b      	add	r3, r1
 8001442:	761a      	strb	r2, [r3, #24]
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	e000e100 	.word	0xe000e100
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001458:	b480      	push	{r7}
 800145a:	b089      	sub	sp, #36	; 0x24
 800145c:	af00      	add	r7, sp, #0
 800145e:	60f8      	str	r0, [r7, #12]
 8001460:	60b9      	str	r1, [r7, #8]
 8001462:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	f003 0307 	and.w	r3, r3, #7
 800146a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	f1c3 0307 	rsb	r3, r3, #7
 8001472:	2b04      	cmp	r3, #4
 8001474:	bf28      	it	cs
 8001476:	2304      	movcs	r3, #4
 8001478:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	3304      	adds	r3, #4
 800147e:	2b06      	cmp	r3, #6
 8001480:	d902      	bls.n	8001488 <NVIC_EncodePriority+0x30>
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	3b03      	subs	r3, #3
 8001486:	e000      	b.n	800148a <NVIC_EncodePriority+0x32>
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800148c:	f04f 32ff 	mov.w	r2, #4294967295
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	43da      	mvns	r2, r3
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	401a      	ands	r2, r3
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014a0:	f04f 31ff 	mov.w	r1, #4294967295
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	fa01 f303 	lsl.w	r3, r1, r3
 80014aa:	43d9      	mvns	r1, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b0:	4313      	orrs	r3, r2
         );
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3724      	adds	r7, #36	; 0x24
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
	...

080014c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	3b01      	subs	r3, #1
 80014cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014d0:	d301      	bcc.n	80014d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014d2:	2301      	movs	r3, #1
 80014d4:	e00f      	b.n	80014f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d6:	4a0a      	ldr	r2, [pc, #40]	; (8001500 <SysTick_Config+0x40>)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	3b01      	subs	r3, #1
 80014dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014de:	210f      	movs	r1, #15
 80014e0:	f04f 30ff 	mov.w	r0, #4294967295
 80014e4:	f7ff ff8e 	bl	8001404 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e8:	4b05      	ldr	r3, [pc, #20]	; (8001500 <SysTick_Config+0x40>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ee:	4b04      	ldr	r3, [pc, #16]	; (8001500 <SysTick_Config+0x40>)
 80014f0:	2207      	movs	r2, #7
 80014f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	e000e010 	.word	0xe000e010

08001504 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff ff29 	bl	8001364 <__NVIC_SetPriorityGrouping>
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800151a:	b580      	push	{r7, lr}
 800151c:	b086      	sub	sp, #24
 800151e:	af00      	add	r7, sp, #0
 8001520:	4603      	mov	r3, r0
 8001522:	60b9      	str	r1, [r7, #8]
 8001524:	607a      	str	r2, [r7, #4]
 8001526:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800152c:	f7ff ff3e 	bl	80013ac <__NVIC_GetPriorityGrouping>
 8001530:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	68b9      	ldr	r1, [r7, #8]
 8001536:	6978      	ldr	r0, [r7, #20]
 8001538:	f7ff ff8e 	bl	8001458 <NVIC_EncodePriority>
 800153c:	4602      	mov	r2, r0
 800153e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001542:	4611      	mov	r1, r2
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff ff5d 	bl	8001404 <__NVIC_SetPriority>
}
 800154a:	bf00      	nop
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b082      	sub	sp, #8
 8001556:	af00      	add	r7, sp, #0
 8001558:	4603      	mov	r3, r0
 800155a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800155c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff ff31 	bl	80013c8 <__NVIC_EnableIRQ>
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b082      	sub	sp, #8
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7ff ffa2 	bl	80014c0 <SysTick_Config>
 800157c:	4603      	mov	r3, r0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
	...

08001588 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001588:	b480      	push	{r7}
 800158a:	b089      	sub	sp, #36	; 0x24
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001592:	2300      	movs	r3, #0
 8001594:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001596:	2300      	movs	r3, #0
 8001598:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800159a:	2300      	movs	r3, #0
 800159c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800159e:	2300      	movs	r3, #0
 80015a0:	61fb      	str	r3, [r7, #28]
 80015a2:	e165      	b.n	8001870 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015a4:	2201      	movs	r2, #1
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	697a      	ldr	r2, [r7, #20]
 80015b4:	4013      	ands	r3, r2
 80015b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015b8:	693a      	ldr	r2, [r7, #16]
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	429a      	cmp	r2, r3
 80015be:	f040 8154 	bne.w	800186a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f003 0303 	and.w	r3, r3, #3
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d005      	beq.n	80015da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d130      	bne.n	800163c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	2203      	movs	r2, #3
 80015e6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ea:	43db      	mvns	r3, r3
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	4013      	ands	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	68da      	ldr	r2, [r3, #12]
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	69ba      	ldr	r2, [r7, #24]
 8001600:	4313      	orrs	r3, r2
 8001602:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001610:	2201      	movs	r2, #1
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	43db      	mvns	r3, r3
 800161a:	69ba      	ldr	r2, [r7, #24]
 800161c:	4013      	ands	r3, r2
 800161e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	091b      	lsrs	r3, r3, #4
 8001626:	f003 0201 	and.w	r2, r3, #1
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	4313      	orrs	r3, r2
 8001634:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	69ba      	ldr	r2, [r7, #24]
 800163a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f003 0303 	and.w	r3, r3, #3
 8001644:	2b03      	cmp	r3, #3
 8001646:	d017      	beq.n	8001678 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	2203      	movs	r2, #3
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	43db      	mvns	r3, r3
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	4013      	ands	r3, r2
 800165e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	689a      	ldr	r2, [r3, #8]
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	4313      	orrs	r3, r2
 8001670:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d123      	bne.n	80016cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	08da      	lsrs	r2, r3, #3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3208      	adds	r2, #8
 800168c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001690:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	f003 0307 	and.w	r3, r3, #7
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	220f      	movs	r2, #15
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	43db      	mvns	r3, r3
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	4013      	ands	r3, r2
 80016a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	691a      	ldr	r2, [r3, #16]
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	f003 0307 	and.w	r3, r3, #7
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	fa02 f303 	lsl.w	r3, r2, r3
 80016b8:	69ba      	ldr	r2, [r7, #24]
 80016ba:	4313      	orrs	r3, r2
 80016bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	08da      	lsrs	r2, r3, #3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	3208      	adds	r2, #8
 80016c6:	69b9      	ldr	r1, [r7, #24]
 80016c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	2203      	movs	r2, #3
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	43db      	mvns	r3, r3
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4013      	ands	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f003 0203 	and.w	r2, r3, #3
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 80ae 	beq.w	800186a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	4b5d      	ldr	r3, [pc, #372]	; (8001888 <HAL_GPIO_Init+0x300>)
 8001714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001716:	4a5c      	ldr	r2, [pc, #368]	; (8001888 <HAL_GPIO_Init+0x300>)
 8001718:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800171c:	6453      	str	r3, [r2, #68]	; 0x44
 800171e:	4b5a      	ldr	r3, [pc, #360]	; (8001888 <HAL_GPIO_Init+0x300>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001722:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800172a:	4a58      	ldr	r2, [pc, #352]	; (800188c <HAL_GPIO_Init+0x304>)
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	089b      	lsrs	r3, r3, #2
 8001730:	3302      	adds	r3, #2
 8001732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001736:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	f003 0303 	and.w	r3, r3, #3
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	220f      	movs	r2, #15
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	43db      	mvns	r3, r3
 8001748:	69ba      	ldr	r2, [r7, #24]
 800174a:	4013      	ands	r3, r2
 800174c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4a4f      	ldr	r2, [pc, #316]	; (8001890 <HAL_GPIO_Init+0x308>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d025      	beq.n	80017a2 <HAL_GPIO_Init+0x21a>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a4e      	ldr	r2, [pc, #312]	; (8001894 <HAL_GPIO_Init+0x30c>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d01f      	beq.n	800179e <HAL_GPIO_Init+0x216>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a4d      	ldr	r2, [pc, #308]	; (8001898 <HAL_GPIO_Init+0x310>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d019      	beq.n	800179a <HAL_GPIO_Init+0x212>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a4c      	ldr	r2, [pc, #304]	; (800189c <HAL_GPIO_Init+0x314>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d013      	beq.n	8001796 <HAL_GPIO_Init+0x20e>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4a4b      	ldr	r2, [pc, #300]	; (80018a0 <HAL_GPIO_Init+0x318>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d00d      	beq.n	8001792 <HAL_GPIO_Init+0x20a>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4a4a      	ldr	r2, [pc, #296]	; (80018a4 <HAL_GPIO_Init+0x31c>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d007      	beq.n	800178e <HAL_GPIO_Init+0x206>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a49      	ldr	r2, [pc, #292]	; (80018a8 <HAL_GPIO_Init+0x320>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d101      	bne.n	800178a <HAL_GPIO_Init+0x202>
 8001786:	2306      	movs	r3, #6
 8001788:	e00c      	b.n	80017a4 <HAL_GPIO_Init+0x21c>
 800178a:	2307      	movs	r3, #7
 800178c:	e00a      	b.n	80017a4 <HAL_GPIO_Init+0x21c>
 800178e:	2305      	movs	r3, #5
 8001790:	e008      	b.n	80017a4 <HAL_GPIO_Init+0x21c>
 8001792:	2304      	movs	r3, #4
 8001794:	e006      	b.n	80017a4 <HAL_GPIO_Init+0x21c>
 8001796:	2303      	movs	r3, #3
 8001798:	e004      	b.n	80017a4 <HAL_GPIO_Init+0x21c>
 800179a:	2302      	movs	r3, #2
 800179c:	e002      	b.n	80017a4 <HAL_GPIO_Init+0x21c>
 800179e:	2301      	movs	r3, #1
 80017a0:	e000      	b.n	80017a4 <HAL_GPIO_Init+0x21c>
 80017a2:	2300      	movs	r3, #0
 80017a4:	69fa      	ldr	r2, [r7, #28]
 80017a6:	f002 0203 	and.w	r2, r2, #3
 80017aa:	0092      	lsls	r2, r2, #2
 80017ac:	4093      	lsls	r3, r2
 80017ae:	69ba      	ldr	r2, [r7, #24]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017b4:	4935      	ldr	r1, [pc, #212]	; (800188c <HAL_GPIO_Init+0x304>)
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	089b      	lsrs	r3, r3, #2
 80017ba:	3302      	adds	r3, #2
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017c2:	4b3a      	ldr	r3, [pc, #232]	; (80018ac <HAL_GPIO_Init+0x324>)
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	43db      	mvns	r3, r3
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	4013      	ands	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d003      	beq.n	80017e6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017e6:	4a31      	ldr	r2, [pc, #196]	; (80018ac <HAL_GPIO_Init+0x324>)
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017ec:	4b2f      	ldr	r3, [pc, #188]	; (80018ac <HAL_GPIO_Init+0x324>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	43db      	mvns	r3, r3
 80017f6:	69ba      	ldr	r2, [r7, #24]
 80017f8:	4013      	ands	r3, r2
 80017fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001804:	2b00      	cmp	r3, #0
 8001806:	d003      	beq.n	8001810 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001808:	69ba      	ldr	r2, [r7, #24]
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	4313      	orrs	r3, r2
 800180e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001810:	4a26      	ldr	r2, [pc, #152]	; (80018ac <HAL_GPIO_Init+0x324>)
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001816:	4b25      	ldr	r3, [pc, #148]	; (80018ac <HAL_GPIO_Init+0x324>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	43db      	mvns	r3, r3
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	4013      	ands	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d003      	beq.n	800183a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	4313      	orrs	r3, r2
 8001838:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800183a:	4a1c      	ldr	r2, [pc, #112]	; (80018ac <HAL_GPIO_Init+0x324>)
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001840:	4b1a      	ldr	r3, [pc, #104]	; (80018ac <HAL_GPIO_Init+0x324>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	43db      	mvns	r3, r3
 800184a:	69ba      	ldr	r2, [r7, #24]
 800184c:	4013      	ands	r3, r2
 800184e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d003      	beq.n	8001864 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	4313      	orrs	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001864:	4a11      	ldr	r2, [pc, #68]	; (80018ac <HAL_GPIO_Init+0x324>)
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	3301      	adds	r3, #1
 800186e:	61fb      	str	r3, [r7, #28]
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	2b0f      	cmp	r3, #15
 8001874:	f67f ae96 	bls.w	80015a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001878:	bf00      	nop
 800187a:	bf00      	nop
 800187c:	3724      	adds	r7, #36	; 0x24
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	40023800 	.word	0x40023800
 800188c:	40013800 	.word	0x40013800
 8001890:	40020000 	.word	0x40020000
 8001894:	40020400 	.word	0x40020400
 8001898:	40020800 	.word	0x40020800
 800189c:	40020c00 	.word	0x40020c00
 80018a0:	40021000 	.word	0x40021000
 80018a4:	40021400 	.word	0x40021400
 80018a8:	40021800 	.word	0x40021800
 80018ac:	40013c00 	.word	0x40013c00

080018b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	460b      	mov	r3, r1
 80018ba:	807b      	strh	r3, [r7, #2]
 80018bc:	4613      	mov	r3, r2
 80018be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018c0:	787b      	ldrb	r3, [r7, #1]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d003      	beq.n	80018ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018c6:	887a      	ldrh	r2, [r7, #2]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80018cc:	e003      	b.n	80018d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80018ce:	887b      	ldrh	r3, [r7, #2]
 80018d0:	041a      	lsls	r2, r3, #16
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	619a      	str	r2, [r3, #24]
}
 80018d6:	bf00      	nop
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
	...

080018e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80018ee:	4b08      	ldr	r3, [pc, #32]	; (8001910 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018f0:	695a      	ldr	r2, [r3, #20]
 80018f2:	88fb      	ldrh	r3, [r7, #6]
 80018f4:	4013      	ands	r3, r2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d006      	beq.n	8001908 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80018fa:	4a05      	ldr	r2, [pc, #20]	; (8001910 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018fc:	88fb      	ldrh	r3, [r7, #6]
 80018fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001900:	88fb      	ldrh	r3, [r7, #6]
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff fa1a 	bl	8000d3c <HAL_GPIO_EXTI_Callback>
  }
}
 8001908:	bf00      	nop
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	40013c00 	.word	0x40013c00

08001914 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d101      	bne.n	8001928 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e0cc      	b.n	8001ac2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001928:	4b68      	ldr	r3, [pc, #416]	; (8001acc <HAL_RCC_ClockConfig+0x1b8>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 030f 	and.w	r3, r3, #15
 8001930:	683a      	ldr	r2, [r7, #0]
 8001932:	429a      	cmp	r2, r3
 8001934:	d90c      	bls.n	8001950 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001936:	4b65      	ldr	r3, [pc, #404]	; (8001acc <HAL_RCC_ClockConfig+0x1b8>)
 8001938:	683a      	ldr	r2, [r7, #0]
 800193a:	b2d2      	uxtb	r2, r2
 800193c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800193e:	4b63      	ldr	r3, [pc, #396]	; (8001acc <HAL_RCC_ClockConfig+0x1b8>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 030f 	and.w	r3, r3, #15
 8001946:	683a      	ldr	r2, [r7, #0]
 8001948:	429a      	cmp	r2, r3
 800194a:	d001      	beq.n	8001950 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e0b8      	b.n	8001ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 0302 	and.w	r3, r3, #2
 8001958:	2b00      	cmp	r3, #0
 800195a:	d020      	beq.n	800199e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0304 	and.w	r3, r3, #4
 8001964:	2b00      	cmp	r3, #0
 8001966:	d005      	beq.n	8001974 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001968:	4b59      	ldr	r3, [pc, #356]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	4a58      	ldr	r2, [pc, #352]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800196e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001972:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 0308 	and.w	r3, r3, #8
 800197c:	2b00      	cmp	r3, #0
 800197e:	d005      	beq.n	800198c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001980:	4b53      	ldr	r3, [pc, #332]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	4a52      	ldr	r2, [pc, #328]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8001986:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800198a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800198c:	4b50      	ldr	r3, [pc, #320]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	494d      	ldr	r1, [pc, #308]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800199a:	4313      	orrs	r3, r2
 800199c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d044      	beq.n	8001a34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d107      	bne.n	80019c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019b2:	4b47      	ldr	r3, [pc, #284]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d119      	bne.n	80019f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e07f      	b.n	8001ac2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d003      	beq.n	80019d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019ce:	2b03      	cmp	r3, #3
 80019d0:	d107      	bne.n	80019e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019d2:	4b3f      	ldr	r3, [pc, #252]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d109      	bne.n	80019f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e06f      	b.n	8001ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019e2:	4b3b      	ldr	r3, [pc, #236]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d101      	bne.n	80019f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e067      	b.n	8001ac2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019f2:	4b37      	ldr	r3, [pc, #220]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f023 0203 	bic.w	r2, r3, #3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	4934      	ldr	r1, [pc, #208]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a00:	4313      	orrs	r3, r2
 8001a02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a04:	f7ff fc7e 	bl	8001304 <HAL_GetTick>
 8001a08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a0a:	e00a      	b.n	8001a22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a0c:	f7ff fc7a 	bl	8001304 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e04f      	b.n	8001ac2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a22:	4b2b      	ldr	r3, [pc, #172]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f003 020c 	and.w	r2, r3, #12
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d1eb      	bne.n	8001a0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a34:	4b25      	ldr	r3, [pc, #148]	; (8001acc <HAL_RCC_ClockConfig+0x1b8>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 030f 	and.w	r3, r3, #15
 8001a3c:	683a      	ldr	r2, [r7, #0]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d20c      	bcs.n	8001a5c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a42:	4b22      	ldr	r3, [pc, #136]	; (8001acc <HAL_RCC_ClockConfig+0x1b8>)
 8001a44:	683a      	ldr	r2, [r7, #0]
 8001a46:	b2d2      	uxtb	r2, r2
 8001a48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a4a:	4b20      	ldr	r3, [pc, #128]	; (8001acc <HAL_RCC_ClockConfig+0x1b8>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 030f 	and.w	r3, r3, #15
 8001a52:	683a      	ldr	r2, [r7, #0]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d001      	beq.n	8001a5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e032      	b.n	8001ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0304 	and.w	r3, r3, #4
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d008      	beq.n	8001a7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a68:	4b19      	ldr	r3, [pc, #100]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	4916      	ldr	r1, [pc, #88]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a76:	4313      	orrs	r3, r2
 8001a78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0308 	and.w	r3, r3, #8
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d009      	beq.n	8001a9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a86:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	00db      	lsls	r3, r3, #3
 8001a94:	490e      	ldr	r1, [pc, #56]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a96:	4313      	orrs	r3, r2
 8001a98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a9a:	f000 f821 	bl	8001ae0 <HAL_RCC_GetSysClockFreq>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	091b      	lsrs	r3, r3, #4
 8001aa6:	f003 030f 	and.w	r3, r3, #15
 8001aaa:	490a      	ldr	r1, [pc, #40]	; (8001ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8001aac:	5ccb      	ldrb	r3, [r1, r3]
 8001aae:	fa22 f303 	lsr.w	r3, r2, r3
 8001ab2:	4a09      	ldr	r2, [pc, #36]	; (8001ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ab6:	4b09      	ldr	r3, [pc, #36]	; (8001adc <HAL_RCC_ClockConfig+0x1c8>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7ff fbde 	bl	800127c <HAL_InitTick>

  return HAL_OK;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40023c00 	.word	0x40023c00
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	08003528 	.word	0x08003528
 8001ad8:	20000168 	.word	0x20000168
 8001adc:	2000016c 	.word	0x2000016c

08001ae0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ae0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ae4:	b0a6      	sub	sp, #152	; 0x98
 8001ae6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8001aee:	2300      	movs	r3, #0
 8001af0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8001af4:	2300      	movs	r3, #0
 8001af6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8001afa:	2300      	movs	r3, #0
 8001afc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8001b00:	2300      	movs	r3, #0
 8001b02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b06:	4bc8      	ldr	r3, [pc, #800]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x348>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	f003 030c 	and.w	r3, r3, #12
 8001b0e:	2b0c      	cmp	r3, #12
 8001b10:	f200 817e 	bhi.w	8001e10 <HAL_RCC_GetSysClockFreq+0x330>
 8001b14:	a201      	add	r2, pc, #4	; (adr r2, 8001b1c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b1a:	bf00      	nop
 8001b1c:	08001b51 	.word	0x08001b51
 8001b20:	08001e11 	.word	0x08001e11
 8001b24:	08001e11 	.word	0x08001e11
 8001b28:	08001e11 	.word	0x08001e11
 8001b2c:	08001b59 	.word	0x08001b59
 8001b30:	08001e11 	.word	0x08001e11
 8001b34:	08001e11 	.word	0x08001e11
 8001b38:	08001e11 	.word	0x08001e11
 8001b3c:	08001b61 	.word	0x08001b61
 8001b40:	08001e11 	.word	0x08001e11
 8001b44:	08001e11 	.word	0x08001e11
 8001b48:	08001e11 	.word	0x08001e11
 8001b4c:	08001ccb 	.word	0x08001ccb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b50:	4bb6      	ldr	r3, [pc, #728]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x34c>)
 8001b52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8001b56:	e15f      	b.n	8001e18 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b58:	4bb5      	ldr	r3, [pc, #724]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x350>)
 8001b5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001b5e:	e15b      	b.n	8001e18 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b60:	4bb1      	ldr	r3, [pc, #708]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x348>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b68:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b6c:	4bae      	ldr	r3, [pc, #696]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x348>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d031      	beq.n	8001bdc <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b78:	4bab      	ldr	r3, [pc, #684]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x348>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	099b      	lsrs	r3, r3, #6
 8001b7e:	2200      	movs	r2, #0
 8001b80:	66bb      	str	r3, [r7, #104]	; 0x68
 8001b82:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001b84:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b8a:	663b      	str	r3, [r7, #96]	; 0x60
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	667b      	str	r3, [r7, #100]	; 0x64
 8001b90:	4ba7      	ldr	r3, [pc, #668]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x350>)
 8001b92:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001b96:	462a      	mov	r2, r5
 8001b98:	fb03 f202 	mul.w	r2, r3, r2
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	4621      	mov	r1, r4
 8001ba0:	fb01 f303 	mul.w	r3, r1, r3
 8001ba4:	4413      	add	r3, r2
 8001ba6:	4aa2      	ldr	r2, [pc, #648]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x350>)
 8001ba8:	4621      	mov	r1, r4
 8001baa:	fba1 1202 	umull	r1, r2, r1, r2
 8001bae:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001bb0:	460a      	mov	r2, r1
 8001bb2:	67ba      	str	r2, [r7, #120]	; 0x78
 8001bb4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001bb6:	4413      	add	r3, r2
 8001bb8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001bba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	65bb      	str	r3, [r7, #88]	; 0x58
 8001bc2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001bc4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001bc8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001bcc:	f7fe fb70 	bl	80002b0 <__aeabi_uldivmod>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001bda:	e064      	b.n	8001ca6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bdc:	4b92      	ldr	r3, [pc, #584]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x348>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	099b      	lsrs	r3, r3, #6
 8001be2:	2200      	movs	r2, #0
 8001be4:	653b      	str	r3, [r7, #80]	; 0x50
 8001be6:	657a      	str	r2, [r7, #84]	; 0x54
 8001be8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bee:	64bb      	str	r3, [r7, #72]	; 0x48
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001bf4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8001bf8:	4622      	mov	r2, r4
 8001bfa:	462b      	mov	r3, r5
 8001bfc:	f04f 0000 	mov.w	r0, #0
 8001c00:	f04f 0100 	mov.w	r1, #0
 8001c04:	0159      	lsls	r1, r3, #5
 8001c06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c0a:	0150      	lsls	r0, r2, #5
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	460b      	mov	r3, r1
 8001c10:	4621      	mov	r1, r4
 8001c12:	1a51      	subs	r1, r2, r1
 8001c14:	6139      	str	r1, [r7, #16]
 8001c16:	4629      	mov	r1, r5
 8001c18:	eb63 0301 	sbc.w	r3, r3, r1
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	f04f 0200 	mov.w	r2, #0
 8001c22:	f04f 0300 	mov.w	r3, #0
 8001c26:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c2a:	4659      	mov	r1, fp
 8001c2c:	018b      	lsls	r3, r1, #6
 8001c2e:	4651      	mov	r1, sl
 8001c30:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c34:	4651      	mov	r1, sl
 8001c36:	018a      	lsls	r2, r1, #6
 8001c38:	4651      	mov	r1, sl
 8001c3a:	ebb2 0801 	subs.w	r8, r2, r1
 8001c3e:	4659      	mov	r1, fp
 8001c40:	eb63 0901 	sbc.w	r9, r3, r1
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	f04f 0300 	mov.w	r3, #0
 8001c4c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c50:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c54:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c58:	4690      	mov	r8, r2
 8001c5a:	4699      	mov	r9, r3
 8001c5c:	4623      	mov	r3, r4
 8001c5e:	eb18 0303 	adds.w	r3, r8, r3
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	462b      	mov	r3, r5
 8001c66:	eb49 0303 	adc.w	r3, r9, r3
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	f04f 0300 	mov.w	r3, #0
 8001c74:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c78:	4629      	mov	r1, r5
 8001c7a:	028b      	lsls	r3, r1, #10
 8001c7c:	4621      	mov	r1, r4
 8001c7e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c82:	4621      	mov	r1, r4
 8001c84:	028a      	lsls	r2, r1, #10
 8001c86:	4610      	mov	r0, r2
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c8e:	2200      	movs	r2, #0
 8001c90:	643b      	str	r3, [r7, #64]	; 0x40
 8001c92:	647a      	str	r2, [r7, #68]	; 0x44
 8001c94:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001c98:	f7fe fb0a 	bl	80002b0 <__aeabi_uldivmod>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ca6:	4b60      	ldr	r3, [pc, #384]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x348>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	0c1b      	lsrs	r3, r3, #16
 8001cac:	f003 0303 	and.w	r3, r3, #3
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8001cb8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001cbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001cc8:	e0a6      	b.n	8001e18 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cca:	4b57      	ldr	r3, [pc, #348]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x348>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cd2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cd6:	4b54      	ldr	r3, [pc, #336]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x348>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d02a      	beq.n	8001d38 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ce2:	4b51      	ldr	r3, [pc, #324]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x348>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	099b      	lsrs	r3, r3, #6
 8001ce8:	2200      	movs	r2, #0
 8001cea:	63bb      	str	r3, [r7, #56]	; 0x38
 8001cec:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cf0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	4b4e      	ldr	r3, [pc, #312]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x350>)
 8001cf8:	fb03 f201 	mul.w	r2, r3, r1
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	fb00 f303 	mul.w	r3, r0, r3
 8001d02:	4413      	add	r3, r2
 8001d04:	4a4a      	ldr	r2, [pc, #296]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x350>)
 8001d06:	fba0 1202 	umull	r1, r2, r0, r2
 8001d0a:	677a      	str	r2, [r7, #116]	; 0x74
 8001d0c:	460a      	mov	r2, r1
 8001d0e:	673a      	str	r2, [r7, #112]	; 0x70
 8001d10:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001d12:	4413      	add	r3, r2
 8001d14:	677b      	str	r3, [r7, #116]	; 0x74
 8001d16:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	633b      	str	r3, [r7, #48]	; 0x30
 8001d1e:	637a      	str	r2, [r7, #52]	; 0x34
 8001d20:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001d24:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001d28:	f7fe fac2 	bl	80002b0 <__aeabi_uldivmod>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	460b      	mov	r3, r1
 8001d30:	4613      	mov	r3, r2
 8001d32:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001d36:	e05b      	b.n	8001df0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d38:	4b3b      	ldr	r3, [pc, #236]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x348>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	099b      	lsrs	r3, r3, #6
 8001d3e:	2200      	movs	r2, #0
 8001d40:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d4a:	623b      	str	r3, [r7, #32]
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d50:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d54:	4642      	mov	r2, r8
 8001d56:	464b      	mov	r3, r9
 8001d58:	f04f 0000 	mov.w	r0, #0
 8001d5c:	f04f 0100 	mov.w	r1, #0
 8001d60:	0159      	lsls	r1, r3, #5
 8001d62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d66:	0150      	lsls	r0, r2, #5
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	4641      	mov	r1, r8
 8001d6e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d72:	4649      	mov	r1, r9
 8001d74:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d78:	f04f 0200 	mov.w	r2, #0
 8001d7c:	f04f 0300 	mov.w	r3, #0
 8001d80:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001d84:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001d88:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001d8c:	ebb2 040a 	subs.w	r4, r2, sl
 8001d90:	eb63 050b 	sbc.w	r5, r3, fp
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	f04f 0300 	mov.w	r3, #0
 8001d9c:	00eb      	lsls	r3, r5, #3
 8001d9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001da2:	00e2      	lsls	r2, r4, #3
 8001da4:	4614      	mov	r4, r2
 8001da6:	461d      	mov	r5, r3
 8001da8:	4643      	mov	r3, r8
 8001daa:	18e3      	adds	r3, r4, r3
 8001dac:	603b      	str	r3, [r7, #0]
 8001dae:	464b      	mov	r3, r9
 8001db0:	eb45 0303 	adc.w	r3, r5, r3
 8001db4:	607b      	str	r3, [r7, #4]
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	f04f 0300 	mov.w	r3, #0
 8001dbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001dc2:	4629      	mov	r1, r5
 8001dc4:	028b      	lsls	r3, r1, #10
 8001dc6:	4621      	mov	r1, r4
 8001dc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001dcc:	4621      	mov	r1, r4
 8001dce:	028a      	lsls	r2, r1, #10
 8001dd0:	4610      	mov	r0, r2
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001dd8:	2200      	movs	r2, #0
 8001dda:	61bb      	str	r3, [r7, #24]
 8001ddc:	61fa      	str	r2, [r7, #28]
 8001dde:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001de2:	f7fe fa65 	bl	80002b0 <__aeabi_uldivmod>
 8001de6:	4602      	mov	r2, r0
 8001de8:	460b      	mov	r3, r1
 8001dea:	4613      	mov	r3, r2
 8001dec:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001df0:	4b0d      	ldr	r3, [pc, #52]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x348>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	0f1b      	lsrs	r3, r3, #28
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8001dfe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001e02:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001e0e:	e003      	b.n	8001e18 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x34c>)
 8001e12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001e16:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e18:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3798      	adds	r7, #152	; 0x98
 8001e20:	46bd      	mov	sp, r7
 8001e22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e26:	bf00      	nop
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	00f42400 	.word	0x00f42400
 8001e30:	017d7840 	.word	0x017d7840

08001e34 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e28d      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f000 8083 	beq.w	8001f5a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001e54:	4b94      	ldr	r3, [pc, #592]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f003 030c 	and.w	r3, r3, #12
 8001e5c:	2b04      	cmp	r3, #4
 8001e5e:	d019      	beq.n	8001e94 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e60:	4b91      	ldr	r3, [pc, #580]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001e68:	2b08      	cmp	r3, #8
 8001e6a:	d106      	bne.n	8001e7a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e6c:	4b8e      	ldr	r3, [pc, #568]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e78:	d00c      	beq.n	8001e94 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e7a:	4b8b      	ldr	r3, [pc, #556]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e82:	2b0c      	cmp	r3, #12
 8001e84:	d112      	bne.n	8001eac <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e86:	4b88      	ldr	r3, [pc, #544]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e92:	d10b      	bne.n	8001eac <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e94:	4b84      	ldr	r3, [pc, #528]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d05b      	beq.n	8001f58 <HAL_RCC_OscConfig+0x124>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d157      	bne.n	8001f58 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e25a      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eb4:	d106      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x90>
 8001eb6:	4b7c      	ldr	r3, [pc, #496]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a7b      	ldr	r2, [pc, #492]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001ebc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ec0:	6013      	str	r3, [r2, #0]
 8001ec2:	e01d      	b.n	8001f00 <HAL_RCC_OscConfig+0xcc>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ecc:	d10c      	bne.n	8001ee8 <HAL_RCC_OscConfig+0xb4>
 8001ece:	4b76      	ldr	r3, [pc, #472]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a75      	ldr	r2, [pc, #468]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001ed4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ed8:	6013      	str	r3, [r2, #0]
 8001eda:	4b73      	ldr	r3, [pc, #460]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a72      	ldr	r2, [pc, #456]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001ee0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ee4:	6013      	str	r3, [r2, #0]
 8001ee6:	e00b      	b.n	8001f00 <HAL_RCC_OscConfig+0xcc>
 8001ee8:	4b6f      	ldr	r3, [pc, #444]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a6e      	ldr	r2, [pc, #440]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001eee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ef2:	6013      	str	r3, [r2, #0]
 8001ef4:	4b6c      	ldr	r3, [pc, #432]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a6b      	ldr	r2, [pc, #428]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001efa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001efe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d013      	beq.n	8001f30 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f08:	f7ff f9fc 	bl	8001304 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f10:	f7ff f9f8 	bl	8001304 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b64      	cmp	r3, #100	; 0x64
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e21f      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f22:	4b61      	ldr	r3, [pc, #388]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d0f0      	beq.n	8001f10 <HAL_RCC_OscConfig+0xdc>
 8001f2e:	e014      	b.n	8001f5a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f30:	f7ff f9e8 	bl	8001304 <HAL_GetTick>
 8001f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f36:	e008      	b.n	8001f4a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f38:	f7ff f9e4 	bl	8001304 <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	2b64      	cmp	r3, #100	; 0x64
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e20b      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f4a:	4b57      	ldr	r3, [pc, #348]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d1f0      	bne.n	8001f38 <HAL_RCC_OscConfig+0x104>
 8001f56:	e000      	b.n	8001f5a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d06f      	beq.n	8002046 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f66:	4b50      	ldr	r3, [pc, #320]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f003 030c 	and.w	r3, r3, #12
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d017      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f72:	4b4d      	ldr	r3, [pc, #308]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f7a:	2b08      	cmp	r3, #8
 8001f7c:	d105      	bne.n	8001f8a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f7e:	4b4a      	ldr	r3, [pc, #296]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00b      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f8a:	4b47      	ldr	r3, [pc, #284]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f92:	2b0c      	cmp	r3, #12
 8001f94:	d11c      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f96:	4b44      	ldr	r3, [pc, #272]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d116      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa2:	4b41      	ldr	r3, [pc, #260]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d005      	beq.n	8001fba <HAL_RCC_OscConfig+0x186>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d001      	beq.n	8001fba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e1d3      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fba:	4b3b      	ldr	r3, [pc, #236]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	691b      	ldr	r3, [r3, #16]
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	4937      	ldr	r1, [pc, #220]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fce:	e03a      	b.n	8002046 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d020      	beq.n	800201a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fd8:	4b34      	ldr	r3, [pc, #208]	; (80020ac <HAL_RCC_OscConfig+0x278>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fde:	f7ff f991 	bl	8001304 <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fe6:	f7ff f98d 	bl	8001304 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e1b4      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff8:	4b2b      	ldr	r3, [pc, #172]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0f0      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002004:	4b28      	ldr	r3, [pc, #160]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	691b      	ldr	r3, [r3, #16]
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	4925      	ldr	r1, [pc, #148]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 8002014:	4313      	orrs	r3, r2
 8002016:	600b      	str	r3, [r1, #0]
 8002018:	e015      	b.n	8002046 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800201a:	4b24      	ldr	r3, [pc, #144]	; (80020ac <HAL_RCC_OscConfig+0x278>)
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002020:	f7ff f970 	bl	8001304 <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002028:	f7ff f96c 	bl	8001304 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b02      	cmp	r3, #2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e193      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800203a:	4b1b      	ldr	r3, [pc, #108]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f0      	bne.n	8002028 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0308 	and.w	r3, r3, #8
 800204e:	2b00      	cmp	r3, #0
 8002050:	d036      	beq.n	80020c0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d016      	beq.n	8002088 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800205a:	4b15      	ldr	r3, [pc, #84]	; (80020b0 <HAL_RCC_OscConfig+0x27c>)
 800205c:	2201      	movs	r2, #1
 800205e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002060:	f7ff f950 	bl	8001304 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002068:	f7ff f94c 	bl	8001304 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e173      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800207a:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <HAL_RCC_OscConfig+0x274>)
 800207c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d0f0      	beq.n	8002068 <HAL_RCC_OscConfig+0x234>
 8002086:	e01b      	b.n	80020c0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002088:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <HAL_RCC_OscConfig+0x27c>)
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800208e:	f7ff f939 	bl	8001304 <HAL_GetTick>
 8002092:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002094:	e00e      	b.n	80020b4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002096:	f7ff f935 	bl	8001304 <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d907      	bls.n	80020b4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e15c      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
 80020a8:	40023800 	.word	0x40023800
 80020ac:	42470000 	.word	0x42470000
 80020b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020b4:	4b8a      	ldr	r3, [pc, #552]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 80020b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1ea      	bne.n	8002096 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0304 	and.w	r3, r3, #4
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f000 8097 	beq.w	80021fc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ce:	2300      	movs	r3, #0
 80020d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020d2:	4b83      	ldr	r3, [pc, #524]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 80020d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10f      	bne.n	80020fe <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	60bb      	str	r3, [r7, #8]
 80020e2:	4b7f      	ldr	r3, [pc, #508]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e6:	4a7e      	ldr	r2, [pc, #504]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 80020e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ec:	6413      	str	r3, [r2, #64]	; 0x40
 80020ee:	4b7c      	ldr	r3, [pc, #496]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f6:	60bb      	str	r3, [r7, #8]
 80020f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020fa:	2301      	movs	r3, #1
 80020fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020fe:	4b79      	ldr	r3, [pc, #484]	; (80022e4 <HAL_RCC_OscConfig+0x4b0>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002106:	2b00      	cmp	r3, #0
 8002108:	d118      	bne.n	800213c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800210a:	4b76      	ldr	r3, [pc, #472]	; (80022e4 <HAL_RCC_OscConfig+0x4b0>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a75      	ldr	r2, [pc, #468]	; (80022e4 <HAL_RCC_OscConfig+0x4b0>)
 8002110:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002114:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002116:	f7ff f8f5 	bl	8001304 <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800211c:	e008      	b.n	8002130 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800211e:	f7ff f8f1 	bl	8001304 <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e118      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002130:	4b6c      	ldr	r3, [pc, #432]	; (80022e4 <HAL_RCC_OscConfig+0x4b0>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0f0      	beq.n	800211e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d106      	bne.n	8002152 <HAL_RCC_OscConfig+0x31e>
 8002144:	4b66      	ldr	r3, [pc, #408]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 8002146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002148:	4a65      	ldr	r2, [pc, #404]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 800214a:	f043 0301 	orr.w	r3, r3, #1
 800214e:	6713      	str	r3, [r2, #112]	; 0x70
 8002150:	e01c      	b.n	800218c <HAL_RCC_OscConfig+0x358>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2b05      	cmp	r3, #5
 8002158:	d10c      	bne.n	8002174 <HAL_RCC_OscConfig+0x340>
 800215a:	4b61      	ldr	r3, [pc, #388]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 800215c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800215e:	4a60      	ldr	r2, [pc, #384]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 8002160:	f043 0304 	orr.w	r3, r3, #4
 8002164:	6713      	str	r3, [r2, #112]	; 0x70
 8002166:	4b5e      	ldr	r3, [pc, #376]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 8002168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800216a:	4a5d      	ldr	r2, [pc, #372]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6713      	str	r3, [r2, #112]	; 0x70
 8002172:	e00b      	b.n	800218c <HAL_RCC_OscConfig+0x358>
 8002174:	4b5a      	ldr	r3, [pc, #360]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 8002176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002178:	4a59      	ldr	r2, [pc, #356]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 800217a:	f023 0301 	bic.w	r3, r3, #1
 800217e:	6713      	str	r3, [r2, #112]	; 0x70
 8002180:	4b57      	ldr	r3, [pc, #348]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 8002182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002184:	4a56      	ldr	r2, [pc, #344]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 8002186:	f023 0304 	bic.w	r3, r3, #4
 800218a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d015      	beq.n	80021c0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002194:	f7ff f8b6 	bl	8001304 <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800219a:	e00a      	b.n	80021b2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800219c:	f7ff f8b2 	bl	8001304 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e0d7      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b2:	4b4b      	ldr	r3, [pc, #300]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 80021b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d0ee      	beq.n	800219c <HAL_RCC_OscConfig+0x368>
 80021be:	e014      	b.n	80021ea <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c0:	f7ff f8a0 	bl	8001304 <HAL_GetTick>
 80021c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021c6:	e00a      	b.n	80021de <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021c8:	f7ff f89c 	bl	8001304 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e0c1      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021de:	4b40      	ldr	r3, [pc, #256]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 80021e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1ee      	bne.n	80021c8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021ea:	7dfb      	ldrb	r3, [r7, #23]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d105      	bne.n	80021fc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f0:	4b3b      	ldr	r3, [pc, #236]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 80021f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f4:	4a3a      	ldr	r2, [pc, #232]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 80021f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 80ad 	beq.w	8002360 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002206:	4b36      	ldr	r3, [pc, #216]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 030c 	and.w	r3, r3, #12
 800220e:	2b08      	cmp	r3, #8
 8002210:	d060      	beq.n	80022d4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	2b02      	cmp	r3, #2
 8002218:	d145      	bne.n	80022a6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800221a:	4b33      	ldr	r3, [pc, #204]	; (80022e8 <HAL_RCC_OscConfig+0x4b4>)
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002220:	f7ff f870 	bl	8001304 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002228:	f7ff f86c 	bl	8001304 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e093      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800223a:	4b29      	ldr	r3, [pc, #164]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d1f0      	bne.n	8002228 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	69da      	ldr	r2, [r3, #28]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	431a      	orrs	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002254:	019b      	lsls	r3, r3, #6
 8002256:	431a      	orrs	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225c:	085b      	lsrs	r3, r3, #1
 800225e:	3b01      	subs	r3, #1
 8002260:	041b      	lsls	r3, r3, #16
 8002262:	431a      	orrs	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002268:	061b      	lsls	r3, r3, #24
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002270:	071b      	lsls	r3, r3, #28
 8002272:	491b      	ldr	r1, [pc, #108]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 8002274:	4313      	orrs	r3, r2
 8002276:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002278:	4b1b      	ldr	r3, [pc, #108]	; (80022e8 <HAL_RCC_OscConfig+0x4b4>)
 800227a:	2201      	movs	r2, #1
 800227c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800227e:	f7ff f841 	bl	8001304 <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002284:	e008      	b.n	8002298 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002286:	f7ff f83d 	bl	8001304 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e064      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002298:	4b11      	ldr	r3, [pc, #68]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0f0      	beq.n	8002286 <HAL_RCC_OscConfig+0x452>
 80022a4:	e05c      	b.n	8002360 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a6:	4b10      	ldr	r3, [pc, #64]	; (80022e8 <HAL_RCC_OscConfig+0x4b4>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ac:	f7ff f82a 	bl	8001304 <HAL_GetTick>
 80022b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022b4:	f7ff f826 	bl	8001304 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e04d      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022c6:	4b06      	ldr	r3, [pc, #24]	; (80022e0 <HAL_RCC_OscConfig+0x4ac>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1f0      	bne.n	80022b4 <HAL_RCC_OscConfig+0x480>
 80022d2:	e045      	b.n	8002360 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d107      	bne.n	80022ec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e040      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
 80022e0:	40023800 	.word	0x40023800
 80022e4:	40007000 	.word	0x40007000
 80022e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022ec:	4b1f      	ldr	r3, [pc, #124]	; (800236c <HAL_RCC_OscConfig+0x538>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d030      	beq.n	800235c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002304:	429a      	cmp	r2, r3
 8002306:	d129      	bne.n	800235c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002312:	429a      	cmp	r2, r3
 8002314:	d122      	bne.n	800235c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800231c:	4013      	ands	r3, r2
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002322:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002324:	4293      	cmp	r3, r2
 8002326:	d119      	bne.n	800235c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002332:	085b      	lsrs	r3, r3, #1
 8002334:	3b01      	subs	r3, #1
 8002336:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002338:	429a      	cmp	r2, r3
 800233a:	d10f      	bne.n	800235c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002346:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002348:	429a      	cmp	r2, r3
 800234a:	d107      	bne.n	800235c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002358:	429a      	cmp	r2, r3
 800235a:	d001      	beq.n	8002360 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e000      	b.n	8002362 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3718      	adds	r7, #24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40023800 	.word	0x40023800

08002370 <clock>:
 8002370:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002372:	4b08      	ldr	r3, [pc, #32]	; (8002394 <clock+0x24>)
 8002374:	4669      	mov	r1, sp
 8002376:	6818      	ldr	r0, [r3, #0]
 8002378:	f000 f8ac 	bl	80024d4 <_times_r>
 800237c:	1c43      	adds	r3, r0, #1
 800237e:	d006      	beq.n	800238e <clock+0x1e>
 8002380:	e9dd 0300 	ldrd	r0, r3, [sp]
 8002384:	4418      	add	r0, r3
 8002386:	9b02      	ldr	r3, [sp, #8]
 8002388:	4418      	add	r0, r3
 800238a:	9b03      	ldr	r3, [sp, #12]
 800238c:	4418      	add	r0, r3
 800238e:	b005      	add	sp, #20
 8002390:	f85d fb04 	ldr.w	pc, [sp], #4
 8002394:	20000174 	.word	0x20000174

08002398 <__errno>:
 8002398:	4b01      	ldr	r3, [pc, #4]	; (80023a0 <__errno+0x8>)
 800239a:	6818      	ldr	r0, [r3, #0]
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	20000174 	.word	0x20000174

080023a4 <__libc_init_array>:
 80023a4:	b570      	push	{r4, r5, r6, lr}
 80023a6:	4d0d      	ldr	r5, [pc, #52]	; (80023dc <__libc_init_array+0x38>)
 80023a8:	4c0d      	ldr	r4, [pc, #52]	; (80023e0 <__libc_init_array+0x3c>)
 80023aa:	1b64      	subs	r4, r4, r5
 80023ac:	10a4      	asrs	r4, r4, #2
 80023ae:	2600      	movs	r6, #0
 80023b0:	42a6      	cmp	r6, r4
 80023b2:	d109      	bne.n	80023c8 <__libc_init_array+0x24>
 80023b4:	4d0b      	ldr	r5, [pc, #44]	; (80023e4 <__libc_init_array+0x40>)
 80023b6:	4c0c      	ldr	r4, [pc, #48]	; (80023e8 <__libc_init_array+0x44>)
 80023b8:	f001 f88a 	bl	80034d0 <_init>
 80023bc:	1b64      	subs	r4, r4, r5
 80023be:	10a4      	asrs	r4, r4, #2
 80023c0:	2600      	movs	r6, #0
 80023c2:	42a6      	cmp	r6, r4
 80023c4:	d105      	bne.n	80023d2 <__libc_init_array+0x2e>
 80023c6:	bd70      	pop	{r4, r5, r6, pc}
 80023c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80023cc:	4798      	blx	r3
 80023ce:	3601      	adds	r6, #1
 80023d0:	e7ee      	b.n	80023b0 <__libc_init_array+0xc>
 80023d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80023d6:	4798      	blx	r3
 80023d8:	3601      	adds	r6, #1
 80023da:	e7f2      	b.n	80023c2 <__libc_init_array+0x1e>
 80023dc:	08003688 	.word	0x08003688
 80023e0:	08003688 	.word	0x08003688
 80023e4:	08003688 	.word	0x08003688
 80023e8:	0800368c 	.word	0x0800368c

080023ec <memset>:
 80023ec:	4402      	add	r2, r0
 80023ee:	4603      	mov	r3, r0
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d100      	bne.n	80023f6 <memset+0xa>
 80023f4:	4770      	bx	lr
 80023f6:	f803 1b01 	strb.w	r1, [r3], #1
 80023fa:	e7f9      	b.n	80023f0 <memset+0x4>

080023fc <srand>:
 80023fc:	b538      	push	{r3, r4, r5, lr}
 80023fe:	4b10      	ldr	r3, [pc, #64]	; (8002440 <srand+0x44>)
 8002400:	681d      	ldr	r5, [r3, #0]
 8002402:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8002404:	4604      	mov	r4, r0
 8002406:	b9b3      	cbnz	r3, 8002436 <srand+0x3a>
 8002408:	2018      	movs	r0, #24
 800240a:	f000 f897 	bl	800253c <malloc>
 800240e:	4602      	mov	r2, r0
 8002410:	63a8      	str	r0, [r5, #56]	; 0x38
 8002412:	b920      	cbnz	r0, 800241e <srand+0x22>
 8002414:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <srand+0x48>)
 8002416:	480c      	ldr	r0, [pc, #48]	; (8002448 <srand+0x4c>)
 8002418:	2142      	movs	r1, #66	; 0x42
 800241a:	f000 f85f 	bl	80024dc <__assert_func>
 800241e:	490b      	ldr	r1, [pc, #44]	; (800244c <srand+0x50>)
 8002420:	4b0b      	ldr	r3, [pc, #44]	; (8002450 <srand+0x54>)
 8002422:	e9c0 1300 	strd	r1, r3, [r0]
 8002426:	4b0b      	ldr	r3, [pc, #44]	; (8002454 <srand+0x58>)
 8002428:	6083      	str	r3, [r0, #8]
 800242a:	230b      	movs	r3, #11
 800242c:	8183      	strh	r3, [r0, #12]
 800242e:	2100      	movs	r1, #0
 8002430:	2001      	movs	r0, #1
 8002432:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002436:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8002438:	2200      	movs	r2, #0
 800243a:	611c      	str	r4, [r3, #16]
 800243c:	615a      	str	r2, [r3, #20]
 800243e:	bd38      	pop	{r3, r4, r5, pc}
 8002440:	20000174 	.word	0x20000174
 8002444:	0800353c 	.word	0x0800353c
 8002448:	08003553 	.word	0x08003553
 800244c:	abcd330e 	.word	0xabcd330e
 8002450:	e66d1234 	.word	0xe66d1234
 8002454:	0005deec 	.word	0x0005deec

08002458 <rand>:
 8002458:	4b16      	ldr	r3, [pc, #88]	; (80024b4 <rand+0x5c>)
 800245a:	b510      	push	{r4, lr}
 800245c:	681c      	ldr	r4, [r3, #0]
 800245e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002460:	b9b3      	cbnz	r3, 8002490 <rand+0x38>
 8002462:	2018      	movs	r0, #24
 8002464:	f000 f86a 	bl	800253c <malloc>
 8002468:	63a0      	str	r0, [r4, #56]	; 0x38
 800246a:	b928      	cbnz	r0, 8002478 <rand+0x20>
 800246c:	4602      	mov	r2, r0
 800246e:	4b12      	ldr	r3, [pc, #72]	; (80024b8 <rand+0x60>)
 8002470:	4812      	ldr	r0, [pc, #72]	; (80024bc <rand+0x64>)
 8002472:	214e      	movs	r1, #78	; 0x4e
 8002474:	f000 f832 	bl	80024dc <__assert_func>
 8002478:	4a11      	ldr	r2, [pc, #68]	; (80024c0 <rand+0x68>)
 800247a:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <rand+0x6c>)
 800247c:	e9c0 2300 	strd	r2, r3, [r0]
 8002480:	4b11      	ldr	r3, [pc, #68]	; (80024c8 <rand+0x70>)
 8002482:	6083      	str	r3, [r0, #8]
 8002484:	230b      	movs	r3, #11
 8002486:	8183      	strh	r3, [r0, #12]
 8002488:	2201      	movs	r2, #1
 800248a:	2300      	movs	r3, #0
 800248c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8002490:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8002492:	4a0e      	ldr	r2, [pc, #56]	; (80024cc <rand+0x74>)
 8002494:	6920      	ldr	r0, [r4, #16]
 8002496:	6963      	ldr	r3, [r4, #20]
 8002498:	490d      	ldr	r1, [pc, #52]	; (80024d0 <rand+0x78>)
 800249a:	4342      	muls	r2, r0
 800249c:	fb01 2203 	mla	r2, r1, r3, r2
 80024a0:	fba0 0101 	umull	r0, r1, r0, r1
 80024a4:	1c43      	adds	r3, r0, #1
 80024a6:	eb42 0001 	adc.w	r0, r2, r1
 80024aa:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80024ae:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80024b2:	bd10      	pop	{r4, pc}
 80024b4:	20000174 	.word	0x20000174
 80024b8:	0800353c 	.word	0x0800353c
 80024bc:	08003553 	.word	0x08003553
 80024c0:	abcd330e 	.word	0xabcd330e
 80024c4:	e66d1234 	.word	0xe66d1234
 80024c8:	0005deec 	.word	0x0005deec
 80024cc:	5851f42d 	.word	0x5851f42d
 80024d0:	4c957f2d 	.word	0x4c957f2d

080024d4 <_times_r>:
 80024d4:	4608      	mov	r0, r1
 80024d6:	f7fe be30 	b.w	800113a <_times>
	...

080024dc <__assert_func>:
 80024dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80024de:	4614      	mov	r4, r2
 80024e0:	461a      	mov	r2, r3
 80024e2:	4b09      	ldr	r3, [pc, #36]	; (8002508 <__assert_func+0x2c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4605      	mov	r5, r0
 80024e8:	68d8      	ldr	r0, [r3, #12]
 80024ea:	b14c      	cbz	r4, 8002500 <__assert_func+0x24>
 80024ec:	4b07      	ldr	r3, [pc, #28]	; (800250c <__assert_func+0x30>)
 80024ee:	9100      	str	r1, [sp, #0]
 80024f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80024f4:	4906      	ldr	r1, [pc, #24]	; (8002510 <__assert_func+0x34>)
 80024f6:	462b      	mov	r3, r5
 80024f8:	f000 f80e 	bl	8002518 <fiprintf>
 80024fc:	f000 fcc4 	bl	8002e88 <abort>
 8002500:	4b04      	ldr	r3, [pc, #16]	; (8002514 <__assert_func+0x38>)
 8002502:	461c      	mov	r4, r3
 8002504:	e7f3      	b.n	80024ee <__assert_func+0x12>
 8002506:	bf00      	nop
 8002508:	20000174 	.word	0x20000174
 800250c:	080035ae 	.word	0x080035ae
 8002510:	080035bb 	.word	0x080035bb
 8002514:	080035e9 	.word	0x080035e9

08002518 <fiprintf>:
 8002518:	b40e      	push	{r1, r2, r3}
 800251a:	b503      	push	{r0, r1, lr}
 800251c:	4601      	mov	r1, r0
 800251e:	ab03      	add	r3, sp, #12
 8002520:	4805      	ldr	r0, [pc, #20]	; (8002538 <fiprintf+0x20>)
 8002522:	f853 2b04 	ldr.w	r2, [r3], #4
 8002526:	6800      	ldr	r0, [r0, #0]
 8002528:	9301      	str	r3, [sp, #4]
 800252a:	f000 f919 	bl	8002760 <_vfiprintf_r>
 800252e:	b002      	add	sp, #8
 8002530:	f85d eb04 	ldr.w	lr, [sp], #4
 8002534:	b003      	add	sp, #12
 8002536:	4770      	bx	lr
 8002538:	20000174 	.word	0x20000174

0800253c <malloc>:
 800253c:	4b02      	ldr	r3, [pc, #8]	; (8002548 <malloc+0xc>)
 800253e:	4601      	mov	r1, r0
 8002540:	6818      	ldr	r0, [r3, #0]
 8002542:	f000 b86f 	b.w	8002624 <_malloc_r>
 8002546:	bf00      	nop
 8002548:	20000174 	.word	0x20000174

0800254c <_free_r>:
 800254c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800254e:	2900      	cmp	r1, #0
 8002550:	d044      	beq.n	80025dc <_free_r+0x90>
 8002552:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002556:	9001      	str	r0, [sp, #4]
 8002558:	2b00      	cmp	r3, #0
 800255a:	f1a1 0404 	sub.w	r4, r1, #4
 800255e:	bfb8      	it	lt
 8002560:	18e4      	addlt	r4, r4, r3
 8002562:	f000 feb9 	bl	80032d8 <__malloc_lock>
 8002566:	4a1e      	ldr	r2, [pc, #120]	; (80025e0 <_free_r+0x94>)
 8002568:	9801      	ldr	r0, [sp, #4]
 800256a:	6813      	ldr	r3, [r2, #0]
 800256c:	b933      	cbnz	r3, 800257c <_free_r+0x30>
 800256e:	6063      	str	r3, [r4, #4]
 8002570:	6014      	str	r4, [r2, #0]
 8002572:	b003      	add	sp, #12
 8002574:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002578:	f000 beb4 	b.w	80032e4 <__malloc_unlock>
 800257c:	42a3      	cmp	r3, r4
 800257e:	d908      	bls.n	8002592 <_free_r+0x46>
 8002580:	6825      	ldr	r5, [r4, #0]
 8002582:	1961      	adds	r1, r4, r5
 8002584:	428b      	cmp	r3, r1
 8002586:	bf01      	itttt	eq
 8002588:	6819      	ldreq	r1, [r3, #0]
 800258a:	685b      	ldreq	r3, [r3, #4]
 800258c:	1949      	addeq	r1, r1, r5
 800258e:	6021      	streq	r1, [r4, #0]
 8002590:	e7ed      	b.n	800256e <_free_r+0x22>
 8002592:	461a      	mov	r2, r3
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	b10b      	cbz	r3, 800259c <_free_r+0x50>
 8002598:	42a3      	cmp	r3, r4
 800259a:	d9fa      	bls.n	8002592 <_free_r+0x46>
 800259c:	6811      	ldr	r1, [r2, #0]
 800259e:	1855      	adds	r5, r2, r1
 80025a0:	42a5      	cmp	r5, r4
 80025a2:	d10b      	bne.n	80025bc <_free_r+0x70>
 80025a4:	6824      	ldr	r4, [r4, #0]
 80025a6:	4421      	add	r1, r4
 80025a8:	1854      	adds	r4, r2, r1
 80025aa:	42a3      	cmp	r3, r4
 80025ac:	6011      	str	r1, [r2, #0]
 80025ae:	d1e0      	bne.n	8002572 <_free_r+0x26>
 80025b0:	681c      	ldr	r4, [r3, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	6053      	str	r3, [r2, #4]
 80025b6:	4421      	add	r1, r4
 80025b8:	6011      	str	r1, [r2, #0]
 80025ba:	e7da      	b.n	8002572 <_free_r+0x26>
 80025bc:	d902      	bls.n	80025c4 <_free_r+0x78>
 80025be:	230c      	movs	r3, #12
 80025c0:	6003      	str	r3, [r0, #0]
 80025c2:	e7d6      	b.n	8002572 <_free_r+0x26>
 80025c4:	6825      	ldr	r5, [r4, #0]
 80025c6:	1961      	adds	r1, r4, r5
 80025c8:	428b      	cmp	r3, r1
 80025ca:	bf04      	itt	eq
 80025cc:	6819      	ldreq	r1, [r3, #0]
 80025ce:	685b      	ldreq	r3, [r3, #4]
 80025d0:	6063      	str	r3, [r4, #4]
 80025d2:	bf04      	itt	eq
 80025d4:	1949      	addeq	r1, r1, r5
 80025d6:	6021      	streq	r1, [r4, #0]
 80025d8:	6054      	str	r4, [r2, #4]
 80025da:	e7ca      	b.n	8002572 <_free_r+0x26>
 80025dc:	b003      	add	sp, #12
 80025de:	bd30      	pop	{r4, r5, pc}
 80025e0:	20000200 	.word	0x20000200

080025e4 <sbrk_aligned>:
 80025e4:	b570      	push	{r4, r5, r6, lr}
 80025e6:	4e0e      	ldr	r6, [pc, #56]	; (8002620 <sbrk_aligned+0x3c>)
 80025e8:	460c      	mov	r4, r1
 80025ea:	6831      	ldr	r1, [r6, #0]
 80025ec:	4605      	mov	r5, r0
 80025ee:	b911      	cbnz	r1, 80025f6 <sbrk_aligned+0x12>
 80025f0:	f000 fb7a 	bl	8002ce8 <_sbrk_r>
 80025f4:	6030      	str	r0, [r6, #0]
 80025f6:	4621      	mov	r1, r4
 80025f8:	4628      	mov	r0, r5
 80025fa:	f000 fb75 	bl	8002ce8 <_sbrk_r>
 80025fe:	1c43      	adds	r3, r0, #1
 8002600:	d00a      	beq.n	8002618 <sbrk_aligned+0x34>
 8002602:	1cc4      	adds	r4, r0, #3
 8002604:	f024 0403 	bic.w	r4, r4, #3
 8002608:	42a0      	cmp	r0, r4
 800260a:	d007      	beq.n	800261c <sbrk_aligned+0x38>
 800260c:	1a21      	subs	r1, r4, r0
 800260e:	4628      	mov	r0, r5
 8002610:	f000 fb6a 	bl	8002ce8 <_sbrk_r>
 8002614:	3001      	adds	r0, #1
 8002616:	d101      	bne.n	800261c <sbrk_aligned+0x38>
 8002618:	f04f 34ff 	mov.w	r4, #4294967295
 800261c:	4620      	mov	r0, r4
 800261e:	bd70      	pop	{r4, r5, r6, pc}
 8002620:	20000204 	.word	0x20000204

08002624 <_malloc_r>:
 8002624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002628:	1ccd      	adds	r5, r1, #3
 800262a:	f025 0503 	bic.w	r5, r5, #3
 800262e:	3508      	adds	r5, #8
 8002630:	2d0c      	cmp	r5, #12
 8002632:	bf38      	it	cc
 8002634:	250c      	movcc	r5, #12
 8002636:	2d00      	cmp	r5, #0
 8002638:	4607      	mov	r7, r0
 800263a:	db01      	blt.n	8002640 <_malloc_r+0x1c>
 800263c:	42a9      	cmp	r1, r5
 800263e:	d905      	bls.n	800264c <_malloc_r+0x28>
 8002640:	230c      	movs	r3, #12
 8002642:	603b      	str	r3, [r7, #0]
 8002644:	2600      	movs	r6, #0
 8002646:	4630      	mov	r0, r6
 8002648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800264c:	4e2e      	ldr	r6, [pc, #184]	; (8002708 <_malloc_r+0xe4>)
 800264e:	f000 fe43 	bl	80032d8 <__malloc_lock>
 8002652:	6833      	ldr	r3, [r6, #0]
 8002654:	461c      	mov	r4, r3
 8002656:	bb34      	cbnz	r4, 80026a6 <_malloc_r+0x82>
 8002658:	4629      	mov	r1, r5
 800265a:	4638      	mov	r0, r7
 800265c:	f7ff ffc2 	bl	80025e4 <sbrk_aligned>
 8002660:	1c43      	adds	r3, r0, #1
 8002662:	4604      	mov	r4, r0
 8002664:	d14d      	bne.n	8002702 <_malloc_r+0xde>
 8002666:	6834      	ldr	r4, [r6, #0]
 8002668:	4626      	mov	r6, r4
 800266a:	2e00      	cmp	r6, #0
 800266c:	d140      	bne.n	80026f0 <_malloc_r+0xcc>
 800266e:	6823      	ldr	r3, [r4, #0]
 8002670:	4631      	mov	r1, r6
 8002672:	4638      	mov	r0, r7
 8002674:	eb04 0803 	add.w	r8, r4, r3
 8002678:	f000 fb36 	bl	8002ce8 <_sbrk_r>
 800267c:	4580      	cmp	r8, r0
 800267e:	d13a      	bne.n	80026f6 <_malloc_r+0xd2>
 8002680:	6821      	ldr	r1, [r4, #0]
 8002682:	3503      	adds	r5, #3
 8002684:	1a6d      	subs	r5, r5, r1
 8002686:	f025 0503 	bic.w	r5, r5, #3
 800268a:	3508      	adds	r5, #8
 800268c:	2d0c      	cmp	r5, #12
 800268e:	bf38      	it	cc
 8002690:	250c      	movcc	r5, #12
 8002692:	4629      	mov	r1, r5
 8002694:	4638      	mov	r0, r7
 8002696:	f7ff ffa5 	bl	80025e4 <sbrk_aligned>
 800269a:	3001      	adds	r0, #1
 800269c:	d02b      	beq.n	80026f6 <_malloc_r+0xd2>
 800269e:	6823      	ldr	r3, [r4, #0]
 80026a0:	442b      	add	r3, r5
 80026a2:	6023      	str	r3, [r4, #0]
 80026a4:	e00e      	b.n	80026c4 <_malloc_r+0xa0>
 80026a6:	6822      	ldr	r2, [r4, #0]
 80026a8:	1b52      	subs	r2, r2, r5
 80026aa:	d41e      	bmi.n	80026ea <_malloc_r+0xc6>
 80026ac:	2a0b      	cmp	r2, #11
 80026ae:	d916      	bls.n	80026de <_malloc_r+0xba>
 80026b0:	1961      	adds	r1, r4, r5
 80026b2:	42a3      	cmp	r3, r4
 80026b4:	6025      	str	r5, [r4, #0]
 80026b6:	bf18      	it	ne
 80026b8:	6059      	strne	r1, [r3, #4]
 80026ba:	6863      	ldr	r3, [r4, #4]
 80026bc:	bf08      	it	eq
 80026be:	6031      	streq	r1, [r6, #0]
 80026c0:	5162      	str	r2, [r4, r5]
 80026c2:	604b      	str	r3, [r1, #4]
 80026c4:	4638      	mov	r0, r7
 80026c6:	f104 060b 	add.w	r6, r4, #11
 80026ca:	f000 fe0b 	bl	80032e4 <__malloc_unlock>
 80026ce:	f026 0607 	bic.w	r6, r6, #7
 80026d2:	1d23      	adds	r3, r4, #4
 80026d4:	1af2      	subs	r2, r6, r3
 80026d6:	d0b6      	beq.n	8002646 <_malloc_r+0x22>
 80026d8:	1b9b      	subs	r3, r3, r6
 80026da:	50a3      	str	r3, [r4, r2]
 80026dc:	e7b3      	b.n	8002646 <_malloc_r+0x22>
 80026de:	6862      	ldr	r2, [r4, #4]
 80026e0:	42a3      	cmp	r3, r4
 80026e2:	bf0c      	ite	eq
 80026e4:	6032      	streq	r2, [r6, #0]
 80026e6:	605a      	strne	r2, [r3, #4]
 80026e8:	e7ec      	b.n	80026c4 <_malloc_r+0xa0>
 80026ea:	4623      	mov	r3, r4
 80026ec:	6864      	ldr	r4, [r4, #4]
 80026ee:	e7b2      	b.n	8002656 <_malloc_r+0x32>
 80026f0:	4634      	mov	r4, r6
 80026f2:	6876      	ldr	r6, [r6, #4]
 80026f4:	e7b9      	b.n	800266a <_malloc_r+0x46>
 80026f6:	230c      	movs	r3, #12
 80026f8:	603b      	str	r3, [r7, #0]
 80026fa:	4638      	mov	r0, r7
 80026fc:	f000 fdf2 	bl	80032e4 <__malloc_unlock>
 8002700:	e7a1      	b.n	8002646 <_malloc_r+0x22>
 8002702:	6025      	str	r5, [r4, #0]
 8002704:	e7de      	b.n	80026c4 <_malloc_r+0xa0>
 8002706:	bf00      	nop
 8002708:	20000200 	.word	0x20000200

0800270c <__sfputc_r>:
 800270c:	6893      	ldr	r3, [r2, #8]
 800270e:	3b01      	subs	r3, #1
 8002710:	2b00      	cmp	r3, #0
 8002712:	b410      	push	{r4}
 8002714:	6093      	str	r3, [r2, #8]
 8002716:	da08      	bge.n	800272a <__sfputc_r+0x1e>
 8002718:	6994      	ldr	r4, [r2, #24]
 800271a:	42a3      	cmp	r3, r4
 800271c:	db01      	blt.n	8002722 <__sfputc_r+0x16>
 800271e:	290a      	cmp	r1, #10
 8002720:	d103      	bne.n	800272a <__sfputc_r+0x1e>
 8002722:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002726:	f000 baef 	b.w	8002d08 <__swbuf_r>
 800272a:	6813      	ldr	r3, [r2, #0]
 800272c:	1c58      	adds	r0, r3, #1
 800272e:	6010      	str	r0, [r2, #0]
 8002730:	7019      	strb	r1, [r3, #0]
 8002732:	4608      	mov	r0, r1
 8002734:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002738:	4770      	bx	lr

0800273a <__sfputs_r>:
 800273a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800273c:	4606      	mov	r6, r0
 800273e:	460f      	mov	r7, r1
 8002740:	4614      	mov	r4, r2
 8002742:	18d5      	adds	r5, r2, r3
 8002744:	42ac      	cmp	r4, r5
 8002746:	d101      	bne.n	800274c <__sfputs_r+0x12>
 8002748:	2000      	movs	r0, #0
 800274a:	e007      	b.n	800275c <__sfputs_r+0x22>
 800274c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002750:	463a      	mov	r2, r7
 8002752:	4630      	mov	r0, r6
 8002754:	f7ff ffda 	bl	800270c <__sfputc_r>
 8002758:	1c43      	adds	r3, r0, #1
 800275a:	d1f3      	bne.n	8002744 <__sfputs_r+0xa>
 800275c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002760 <_vfiprintf_r>:
 8002760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002764:	460d      	mov	r5, r1
 8002766:	b09d      	sub	sp, #116	; 0x74
 8002768:	4614      	mov	r4, r2
 800276a:	4698      	mov	r8, r3
 800276c:	4606      	mov	r6, r0
 800276e:	b118      	cbz	r0, 8002778 <_vfiprintf_r+0x18>
 8002770:	6983      	ldr	r3, [r0, #24]
 8002772:	b90b      	cbnz	r3, 8002778 <_vfiprintf_r+0x18>
 8002774:	f000 fcaa 	bl	80030cc <__sinit>
 8002778:	4b89      	ldr	r3, [pc, #548]	; (80029a0 <_vfiprintf_r+0x240>)
 800277a:	429d      	cmp	r5, r3
 800277c:	d11b      	bne.n	80027b6 <_vfiprintf_r+0x56>
 800277e:	6875      	ldr	r5, [r6, #4]
 8002780:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002782:	07d9      	lsls	r1, r3, #31
 8002784:	d405      	bmi.n	8002792 <_vfiprintf_r+0x32>
 8002786:	89ab      	ldrh	r3, [r5, #12]
 8002788:	059a      	lsls	r2, r3, #22
 800278a:	d402      	bmi.n	8002792 <_vfiprintf_r+0x32>
 800278c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800278e:	f000 fd3b 	bl	8003208 <__retarget_lock_acquire_recursive>
 8002792:	89ab      	ldrh	r3, [r5, #12]
 8002794:	071b      	lsls	r3, r3, #28
 8002796:	d501      	bpl.n	800279c <_vfiprintf_r+0x3c>
 8002798:	692b      	ldr	r3, [r5, #16]
 800279a:	b9eb      	cbnz	r3, 80027d8 <_vfiprintf_r+0x78>
 800279c:	4629      	mov	r1, r5
 800279e:	4630      	mov	r0, r6
 80027a0:	f000 fb04 	bl	8002dac <__swsetup_r>
 80027a4:	b1c0      	cbz	r0, 80027d8 <_vfiprintf_r+0x78>
 80027a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80027a8:	07dc      	lsls	r4, r3, #31
 80027aa:	d50e      	bpl.n	80027ca <_vfiprintf_r+0x6a>
 80027ac:	f04f 30ff 	mov.w	r0, #4294967295
 80027b0:	b01d      	add	sp, #116	; 0x74
 80027b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027b6:	4b7b      	ldr	r3, [pc, #492]	; (80029a4 <_vfiprintf_r+0x244>)
 80027b8:	429d      	cmp	r5, r3
 80027ba:	d101      	bne.n	80027c0 <_vfiprintf_r+0x60>
 80027bc:	68b5      	ldr	r5, [r6, #8]
 80027be:	e7df      	b.n	8002780 <_vfiprintf_r+0x20>
 80027c0:	4b79      	ldr	r3, [pc, #484]	; (80029a8 <_vfiprintf_r+0x248>)
 80027c2:	429d      	cmp	r5, r3
 80027c4:	bf08      	it	eq
 80027c6:	68f5      	ldreq	r5, [r6, #12]
 80027c8:	e7da      	b.n	8002780 <_vfiprintf_r+0x20>
 80027ca:	89ab      	ldrh	r3, [r5, #12]
 80027cc:	0598      	lsls	r0, r3, #22
 80027ce:	d4ed      	bmi.n	80027ac <_vfiprintf_r+0x4c>
 80027d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80027d2:	f000 fd1a 	bl	800320a <__retarget_lock_release_recursive>
 80027d6:	e7e9      	b.n	80027ac <_vfiprintf_r+0x4c>
 80027d8:	2300      	movs	r3, #0
 80027da:	9309      	str	r3, [sp, #36]	; 0x24
 80027dc:	2320      	movs	r3, #32
 80027de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80027e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80027e6:	2330      	movs	r3, #48	; 0x30
 80027e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80029ac <_vfiprintf_r+0x24c>
 80027ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80027f0:	f04f 0901 	mov.w	r9, #1
 80027f4:	4623      	mov	r3, r4
 80027f6:	469a      	mov	sl, r3
 80027f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80027fc:	b10a      	cbz	r2, 8002802 <_vfiprintf_r+0xa2>
 80027fe:	2a25      	cmp	r2, #37	; 0x25
 8002800:	d1f9      	bne.n	80027f6 <_vfiprintf_r+0x96>
 8002802:	ebba 0b04 	subs.w	fp, sl, r4
 8002806:	d00b      	beq.n	8002820 <_vfiprintf_r+0xc0>
 8002808:	465b      	mov	r3, fp
 800280a:	4622      	mov	r2, r4
 800280c:	4629      	mov	r1, r5
 800280e:	4630      	mov	r0, r6
 8002810:	f7ff ff93 	bl	800273a <__sfputs_r>
 8002814:	3001      	adds	r0, #1
 8002816:	f000 80aa 	beq.w	800296e <_vfiprintf_r+0x20e>
 800281a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800281c:	445a      	add	r2, fp
 800281e:	9209      	str	r2, [sp, #36]	; 0x24
 8002820:	f89a 3000 	ldrb.w	r3, [sl]
 8002824:	2b00      	cmp	r3, #0
 8002826:	f000 80a2 	beq.w	800296e <_vfiprintf_r+0x20e>
 800282a:	2300      	movs	r3, #0
 800282c:	f04f 32ff 	mov.w	r2, #4294967295
 8002830:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002834:	f10a 0a01 	add.w	sl, sl, #1
 8002838:	9304      	str	r3, [sp, #16]
 800283a:	9307      	str	r3, [sp, #28]
 800283c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002840:	931a      	str	r3, [sp, #104]	; 0x68
 8002842:	4654      	mov	r4, sl
 8002844:	2205      	movs	r2, #5
 8002846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800284a:	4858      	ldr	r0, [pc, #352]	; (80029ac <_vfiprintf_r+0x24c>)
 800284c:	f7fd fce0 	bl	8000210 <memchr>
 8002850:	9a04      	ldr	r2, [sp, #16]
 8002852:	b9d8      	cbnz	r0, 800288c <_vfiprintf_r+0x12c>
 8002854:	06d1      	lsls	r1, r2, #27
 8002856:	bf44      	itt	mi
 8002858:	2320      	movmi	r3, #32
 800285a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800285e:	0713      	lsls	r3, r2, #28
 8002860:	bf44      	itt	mi
 8002862:	232b      	movmi	r3, #43	; 0x2b
 8002864:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002868:	f89a 3000 	ldrb.w	r3, [sl]
 800286c:	2b2a      	cmp	r3, #42	; 0x2a
 800286e:	d015      	beq.n	800289c <_vfiprintf_r+0x13c>
 8002870:	9a07      	ldr	r2, [sp, #28]
 8002872:	4654      	mov	r4, sl
 8002874:	2000      	movs	r0, #0
 8002876:	f04f 0c0a 	mov.w	ip, #10
 800287a:	4621      	mov	r1, r4
 800287c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002880:	3b30      	subs	r3, #48	; 0x30
 8002882:	2b09      	cmp	r3, #9
 8002884:	d94e      	bls.n	8002924 <_vfiprintf_r+0x1c4>
 8002886:	b1b0      	cbz	r0, 80028b6 <_vfiprintf_r+0x156>
 8002888:	9207      	str	r2, [sp, #28]
 800288a:	e014      	b.n	80028b6 <_vfiprintf_r+0x156>
 800288c:	eba0 0308 	sub.w	r3, r0, r8
 8002890:	fa09 f303 	lsl.w	r3, r9, r3
 8002894:	4313      	orrs	r3, r2
 8002896:	9304      	str	r3, [sp, #16]
 8002898:	46a2      	mov	sl, r4
 800289a:	e7d2      	b.n	8002842 <_vfiprintf_r+0xe2>
 800289c:	9b03      	ldr	r3, [sp, #12]
 800289e:	1d19      	adds	r1, r3, #4
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	9103      	str	r1, [sp, #12]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	bfbb      	ittet	lt
 80028a8:	425b      	neglt	r3, r3
 80028aa:	f042 0202 	orrlt.w	r2, r2, #2
 80028ae:	9307      	strge	r3, [sp, #28]
 80028b0:	9307      	strlt	r3, [sp, #28]
 80028b2:	bfb8      	it	lt
 80028b4:	9204      	strlt	r2, [sp, #16]
 80028b6:	7823      	ldrb	r3, [r4, #0]
 80028b8:	2b2e      	cmp	r3, #46	; 0x2e
 80028ba:	d10c      	bne.n	80028d6 <_vfiprintf_r+0x176>
 80028bc:	7863      	ldrb	r3, [r4, #1]
 80028be:	2b2a      	cmp	r3, #42	; 0x2a
 80028c0:	d135      	bne.n	800292e <_vfiprintf_r+0x1ce>
 80028c2:	9b03      	ldr	r3, [sp, #12]
 80028c4:	1d1a      	adds	r2, r3, #4
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	9203      	str	r2, [sp, #12]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	bfb8      	it	lt
 80028ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80028d2:	3402      	adds	r4, #2
 80028d4:	9305      	str	r3, [sp, #20]
 80028d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80029bc <_vfiprintf_r+0x25c>
 80028da:	7821      	ldrb	r1, [r4, #0]
 80028dc:	2203      	movs	r2, #3
 80028de:	4650      	mov	r0, sl
 80028e0:	f7fd fc96 	bl	8000210 <memchr>
 80028e4:	b140      	cbz	r0, 80028f8 <_vfiprintf_r+0x198>
 80028e6:	2340      	movs	r3, #64	; 0x40
 80028e8:	eba0 000a 	sub.w	r0, r0, sl
 80028ec:	fa03 f000 	lsl.w	r0, r3, r0
 80028f0:	9b04      	ldr	r3, [sp, #16]
 80028f2:	4303      	orrs	r3, r0
 80028f4:	3401      	adds	r4, #1
 80028f6:	9304      	str	r3, [sp, #16]
 80028f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028fc:	482c      	ldr	r0, [pc, #176]	; (80029b0 <_vfiprintf_r+0x250>)
 80028fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002902:	2206      	movs	r2, #6
 8002904:	f7fd fc84 	bl	8000210 <memchr>
 8002908:	2800      	cmp	r0, #0
 800290a:	d03f      	beq.n	800298c <_vfiprintf_r+0x22c>
 800290c:	4b29      	ldr	r3, [pc, #164]	; (80029b4 <_vfiprintf_r+0x254>)
 800290e:	bb1b      	cbnz	r3, 8002958 <_vfiprintf_r+0x1f8>
 8002910:	9b03      	ldr	r3, [sp, #12]
 8002912:	3307      	adds	r3, #7
 8002914:	f023 0307 	bic.w	r3, r3, #7
 8002918:	3308      	adds	r3, #8
 800291a:	9303      	str	r3, [sp, #12]
 800291c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800291e:	443b      	add	r3, r7
 8002920:	9309      	str	r3, [sp, #36]	; 0x24
 8002922:	e767      	b.n	80027f4 <_vfiprintf_r+0x94>
 8002924:	fb0c 3202 	mla	r2, ip, r2, r3
 8002928:	460c      	mov	r4, r1
 800292a:	2001      	movs	r0, #1
 800292c:	e7a5      	b.n	800287a <_vfiprintf_r+0x11a>
 800292e:	2300      	movs	r3, #0
 8002930:	3401      	adds	r4, #1
 8002932:	9305      	str	r3, [sp, #20]
 8002934:	4619      	mov	r1, r3
 8002936:	f04f 0c0a 	mov.w	ip, #10
 800293a:	4620      	mov	r0, r4
 800293c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002940:	3a30      	subs	r2, #48	; 0x30
 8002942:	2a09      	cmp	r2, #9
 8002944:	d903      	bls.n	800294e <_vfiprintf_r+0x1ee>
 8002946:	2b00      	cmp	r3, #0
 8002948:	d0c5      	beq.n	80028d6 <_vfiprintf_r+0x176>
 800294a:	9105      	str	r1, [sp, #20]
 800294c:	e7c3      	b.n	80028d6 <_vfiprintf_r+0x176>
 800294e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002952:	4604      	mov	r4, r0
 8002954:	2301      	movs	r3, #1
 8002956:	e7f0      	b.n	800293a <_vfiprintf_r+0x1da>
 8002958:	ab03      	add	r3, sp, #12
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	462a      	mov	r2, r5
 800295e:	4b16      	ldr	r3, [pc, #88]	; (80029b8 <_vfiprintf_r+0x258>)
 8002960:	a904      	add	r1, sp, #16
 8002962:	4630      	mov	r0, r6
 8002964:	f3af 8000 	nop.w
 8002968:	4607      	mov	r7, r0
 800296a:	1c78      	adds	r0, r7, #1
 800296c:	d1d6      	bne.n	800291c <_vfiprintf_r+0x1bc>
 800296e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002970:	07d9      	lsls	r1, r3, #31
 8002972:	d405      	bmi.n	8002980 <_vfiprintf_r+0x220>
 8002974:	89ab      	ldrh	r3, [r5, #12]
 8002976:	059a      	lsls	r2, r3, #22
 8002978:	d402      	bmi.n	8002980 <_vfiprintf_r+0x220>
 800297a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800297c:	f000 fc45 	bl	800320a <__retarget_lock_release_recursive>
 8002980:	89ab      	ldrh	r3, [r5, #12]
 8002982:	065b      	lsls	r3, r3, #25
 8002984:	f53f af12 	bmi.w	80027ac <_vfiprintf_r+0x4c>
 8002988:	9809      	ldr	r0, [sp, #36]	; 0x24
 800298a:	e711      	b.n	80027b0 <_vfiprintf_r+0x50>
 800298c:	ab03      	add	r3, sp, #12
 800298e:	9300      	str	r3, [sp, #0]
 8002990:	462a      	mov	r2, r5
 8002992:	4b09      	ldr	r3, [pc, #36]	; (80029b8 <_vfiprintf_r+0x258>)
 8002994:	a904      	add	r1, sp, #16
 8002996:	4630      	mov	r0, r6
 8002998:	f000 f880 	bl	8002a9c <_printf_i>
 800299c:	e7e4      	b.n	8002968 <_vfiprintf_r+0x208>
 800299e:	bf00      	nop
 80029a0:	08003640 	.word	0x08003640
 80029a4:	08003660 	.word	0x08003660
 80029a8:	08003620 	.word	0x08003620
 80029ac:	080035ea 	.word	0x080035ea
 80029b0:	080035f4 	.word	0x080035f4
 80029b4:	00000000 	.word	0x00000000
 80029b8:	0800273b 	.word	0x0800273b
 80029bc:	080035f0 	.word	0x080035f0

080029c0 <_printf_common>:
 80029c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029c4:	4616      	mov	r6, r2
 80029c6:	4699      	mov	r9, r3
 80029c8:	688a      	ldr	r2, [r1, #8]
 80029ca:	690b      	ldr	r3, [r1, #16]
 80029cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80029d0:	4293      	cmp	r3, r2
 80029d2:	bfb8      	it	lt
 80029d4:	4613      	movlt	r3, r2
 80029d6:	6033      	str	r3, [r6, #0]
 80029d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80029dc:	4607      	mov	r7, r0
 80029de:	460c      	mov	r4, r1
 80029e0:	b10a      	cbz	r2, 80029e6 <_printf_common+0x26>
 80029e2:	3301      	adds	r3, #1
 80029e4:	6033      	str	r3, [r6, #0]
 80029e6:	6823      	ldr	r3, [r4, #0]
 80029e8:	0699      	lsls	r1, r3, #26
 80029ea:	bf42      	ittt	mi
 80029ec:	6833      	ldrmi	r3, [r6, #0]
 80029ee:	3302      	addmi	r3, #2
 80029f0:	6033      	strmi	r3, [r6, #0]
 80029f2:	6825      	ldr	r5, [r4, #0]
 80029f4:	f015 0506 	ands.w	r5, r5, #6
 80029f8:	d106      	bne.n	8002a08 <_printf_common+0x48>
 80029fa:	f104 0a19 	add.w	sl, r4, #25
 80029fe:	68e3      	ldr	r3, [r4, #12]
 8002a00:	6832      	ldr	r2, [r6, #0]
 8002a02:	1a9b      	subs	r3, r3, r2
 8002a04:	42ab      	cmp	r3, r5
 8002a06:	dc26      	bgt.n	8002a56 <_printf_common+0x96>
 8002a08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002a0c:	1e13      	subs	r3, r2, #0
 8002a0e:	6822      	ldr	r2, [r4, #0]
 8002a10:	bf18      	it	ne
 8002a12:	2301      	movne	r3, #1
 8002a14:	0692      	lsls	r2, r2, #26
 8002a16:	d42b      	bmi.n	8002a70 <_printf_common+0xb0>
 8002a18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a1c:	4649      	mov	r1, r9
 8002a1e:	4638      	mov	r0, r7
 8002a20:	47c0      	blx	r8
 8002a22:	3001      	adds	r0, #1
 8002a24:	d01e      	beq.n	8002a64 <_printf_common+0xa4>
 8002a26:	6823      	ldr	r3, [r4, #0]
 8002a28:	68e5      	ldr	r5, [r4, #12]
 8002a2a:	6832      	ldr	r2, [r6, #0]
 8002a2c:	f003 0306 	and.w	r3, r3, #6
 8002a30:	2b04      	cmp	r3, #4
 8002a32:	bf08      	it	eq
 8002a34:	1aad      	subeq	r5, r5, r2
 8002a36:	68a3      	ldr	r3, [r4, #8]
 8002a38:	6922      	ldr	r2, [r4, #16]
 8002a3a:	bf0c      	ite	eq
 8002a3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a40:	2500      	movne	r5, #0
 8002a42:	4293      	cmp	r3, r2
 8002a44:	bfc4      	itt	gt
 8002a46:	1a9b      	subgt	r3, r3, r2
 8002a48:	18ed      	addgt	r5, r5, r3
 8002a4a:	2600      	movs	r6, #0
 8002a4c:	341a      	adds	r4, #26
 8002a4e:	42b5      	cmp	r5, r6
 8002a50:	d11a      	bne.n	8002a88 <_printf_common+0xc8>
 8002a52:	2000      	movs	r0, #0
 8002a54:	e008      	b.n	8002a68 <_printf_common+0xa8>
 8002a56:	2301      	movs	r3, #1
 8002a58:	4652      	mov	r2, sl
 8002a5a:	4649      	mov	r1, r9
 8002a5c:	4638      	mov	r0, r7
 8002a5e:	47c0      	blx	r8
 8002a60:	3001      	adds	r0, #1
 8002a62:	d103      	bne.n	8002a6c <_printf_common+0xac>
 8002a64:	f04f 30ff 	mov.w	r0, #4294967295
 8002a68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a6c:	3501      	adds	r5, #1
 8002a6e:	e7c6      	b.n	80029fe <_printf_common+0x3e>
 8002a70:	18e1      	adds	r1, r4, r3
 8002a72:	1c5a      	adds	r2, r3, #1
 8002a74:	2030      	movs	r0, #48	; 0x30
 8002a76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a7a:	4422      	add	r2, r4
 8002a7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a84:	3302      	adds	r3, #2
 8002a86:	e7c7      	b.n	8002a18 <_printf_common+0x58>
 8002a88:	2301      	movs	r3, #1
 8002a8a:	4622      	mov	r2, r4
 8002a8c:	4649      	mov	r1, r9
 8002a8e:	4638      	mov	r0, r7
 8002a90:	47c0      	blx	r8
 8002a92:	3001      	adds	r0, #1
 8002a94:	d0e6      	beq.n	8002a64 <_printf_common+0xa4>
 8002a96:	3601      	adds	r6, #1
 8002a98:	e7d9      	b.n	8002a4e <_printf_common+0x8e>
	...

08002a9c <_printf_i>:
 8002a9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002aa0:	7e0f      	ldrb	r7, [r1, #24]
 8002aa2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002aa4:	2f78      	cmp	r7, #120	; 0x78
 8002aa6:	4691      	mov	r9, r2
 8002aa8:	4680      	mov	r8, r0
 8002aaa:	460c      	mov	r4, r1
 8002aac:	469a      	mov	sl, r3
 8002aae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002ab2:	d807      	bhi.n	8002ac4 <_printf_i+0x28>
 8002ab4:	2f62      	cmp	r7, #98	; 0x62
 8002ab6:	d80a      	bhi.n	8002ace <_printf_i+0x32>
 8002ab8:	2f00      	cmp	r7, #0
 8002aba:	f000 80d8 	beq.w	8002c6e <_printf_i+0x1d2>
 8002abe:	2f58      	cmp	r7, #88	; 0x58
 8002ac0:	f000 80a3 	beq.w	8002c0a <_printf_i+0x16e>
 8002ac4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ac8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002acc:	e03a      	b.n	8002b44 <_printf_i+0xa8>
 8002ace:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002ad2:	2b15      	cmp	r3, #21
 8002ad4:	d8f6      	bhi.n	8002ac4 <_printf_i+0x28>
 8002ad6:	a101      	add	r1, pc, #4	; (adr r1, 8002adc <_printf_i+0x40>)
 8002ad8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002adc:	08002b35 	.word	0x08002b35
 8002ae0:	08002b49 	.word	0x08002b49
 8002ae4:	08002ac5 	.word	0x08002ac5
 8002ae8:	08002ac5 	.word	0x08002ac5
 8002aec:	08002ac5 	.word	0x08002ac5
 8002af0:	08002ac5 	.word	0x08002ac5
 8002af4:	08002b49 	.word	0x08002b49
 8002af8:	08002ac5 	.word	0x08002ac5
 8002afc:	08002ac5 	.word	0x08002ac5
 8002b00:	08002ac5 	.word	0x08002ac5
 8002b04:	08002ac5 	.word	0x08002ac5
 8002b08:	08002c55 	.word	0x08002c55
 8002b0c:	08002b79 	.word	0x08002b79
 8002b10:	08002c37 	.word	0x08002c37
 8002b14:	08002ac5 	.word	0x08002ac5
 8002b18:	08002ac5 	.word	0x08002ac5
 8002b1c:	08002c77 	.word	0x08002c77
 8002b20:	08002ac5 	.word	0x08002ac5
 8002b24:	08002b79 	.word	0x08002b79
 8002b28:	08002ac5 	.word	0x08002ac5
 8002b2c:	08002ac5 	.word	0x08002ac5
 8002b30:	08002c3f 	.word	0x08002c3f
 8002b34:	682b      	ldr	r3, [r5, #0]
 8002b36:	1d1a      	adds	r2, r3, #4
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	602a      	str	r2, [r5, #0]
 8002b3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b44:	2301      	movs	r3, #1
 8002b46:	e0a3      	b.n	8002c90 <_printf_i+0x1f4>
 8002b48:	6820      	ldr	r0, [r4, #0]
 8002b4a:	6829      	ldr	r1, [r5, #0]
 8002b4c:	0606      	lsls	r6, r0, #24
 8002b4e:	f101 0304 	add.w	r3, r1, #4
 8002b52:	d50a      	bpl.n	8002b6a <_printf_i+0xce>
 8002b54:	680e      	ldr	r6, [r1, #0]
 8002b56:	602b      	str	r3, [r5, #0]
 8002b58:	2e00      	cmp	r6, #0
 8002b5a:	da03      	bge.n	8002b64 <_printf_i+0xc8>
 8002b5c:	232d      	movs	r3, #45	; 0x2d
 8002b5e:	4276      	negs	r6, r6
 8002b60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b64:	485e      	ldr	r0, [pc, #376]	; (8002ce0 <_printf_i+0x244>)
 8002b66:	230a      	movs	r3, #10
 8002b68:	e019      	b.n	8002b9e <_printf_i+0x102>
 8002b6a:	680e      	ldr	r6, [r1, #0]
 8002b6c:	602b      	str	r3, [r5, #0]
 8002b6e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002b72:	bf18      	it	ne
 8002b74:	b236      	sxthne	r6, r6
 8002b76:	e7ef      	b.n	8002b58 <_printf_i+0xbc>
 8002b78:	682b      	ldr	r3, [r5, #0]
 8002b7a:	6820      	ldr	r0, [r4, #0]
 8002b7c:	1d19      	adds	r1, r3, #4
 8002b7e:	6029      	str	r1, [r5, #0]
 8002b80:	0601      	lsls	r1, r0, #24
 8002b82:	d501      	bpl.n	8002b88 <_printf_i+0xec>
 8002b84:	681e      	ldr	r6, [r3, #0]
 8002b86:	e002      	b.n	8002b8e <_printf_i+0xf2>
 8002b88:	0646      	lsls	r6, r0, #25
 8002b8a:	d5fb      	bpl.n	8002b84 <_printf_i+0xe8>
 8002b8c:	881e      	ldrh	r6, [r3, #0]
 8002b8e:	4854      	ldr	r0, [pc, #336]	; (8002ce0 <_printf_i+0x244>)
 8002b90:	2f6f      	cmp	r7, #111	; 0x6f
 8002b92:	bf0c      	ite	eq
 8002b94:	2308      	moveq	r3, #8
 8002b96:	230a      	movne	r3, #10
 8002b98:	2100      	movs	r1, #0
 8002b9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b9e:	6865      	ldr	r5, [r4, #4]
 8002ba0:	60a5      	str	r5, [r4, #8]
 8002ba2:	2d00      	cmp	r5, #0
 8002ba4:	bfa2      	ittt	ge
 8002ba6:	6821      	ldrge	r1, [r4, #0]
 8002ba8:	f021 0104 	bicge.w	r1, r1, #4
 8002bac:	6021      	strge	r1, [r4, #0]
 8002bae:	b90e      	cbnz	r6, 8002bb4 <_printf_i+0x118>
 8002bb0:	2d00      	cmp	r5, #0
 8002bb2:	d04d      	beq.n	8002c50 <_printf_i+0x1b4>
 8002bb4:	4615      	mov	r5, r2
 8002bb6:	fbb6 f1f3 	udiv	r1, r6, r3
 8002bba:	fb03 6711 	mls	r7, r3, r1, r6
 8002bbe:	5dc7      	ldrb	r7, [r0, r7]
 8002bc0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002bc4:	4637      	mov	r7, r6
 8002bc6:	42bb      	cmp	r3, r7
 8002bc8:	460e      	mov	r6, r1
 8002bca:	d9f4      	bls.n	8002bb6 <_printf_i+0x11a>
 8002bcc:	2b08      	cmp	r3, #8
 8002bce:	d10b      	bne.n	8002be8 <_printf_i+0x14c>
 8002bd0:	6823      	ldr	r3, [r4, #0]
 8002bd2:	07de      	lsls	r6, r3, #31
 8002bd4:	d508      	bpl.n	8002be8 <_printf_i+0x14c>
 8002bd6:	6923      	ldr	r3, [r4, #16]
 8002bd8:	6861      	ldr	r1, [r4, #4]
 8002bda:	4299      	cmp	r1, r3
 8002bdc:	bfde      	ittt	le
 8002bde:	2330      	movle	r3, #48	; 0x30
 8002be0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002be4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002be8:	1b52      	subs	r2, r2, r5
 8002bea:	6122      	str	r2, [r4, #16]
 8002bec:	f8cd a000 	str.w	sl, [sp]
 8002bf0:	464b      	mov	r3, r9
 8002bf2:	aa03      	add	r2, sp, #12
 8002bf4:	4621      	mov	r1, r4
 8002bf6:	4640      	mov	r0, r8
 8002bf8:	f7ff fee2 	bl	80029c0 <_printf_common>
 8002bfc:	3001      	adds	r0, #1
 8002bfe:	d14c      	bne.n	8002c9a <_printf_i+0x1fe>
 8002c00:	f04f 30ff 	mov.w	r0, #4294967295
 8002c04:	b004      	add	sp, #16
 8002c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c0a:	4835      	ldr	r0, [pc, #212]	; (8002ce0 <_printf_i+0x244>)
 8002c0c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002c10:	6829      	ldr	r1, [r5, #0]
 8002c12:	6823      	ldr	r3, [r4, #0]
 8002c14:	f851 6b04 	ldr.w	r6, [r1], #4
 8002c18:	6029      	str	r1, [r5, #0]
 8002c1a:	061d      	lsls	r5, r3, #24
 8002c1c:	d514      	bpl.n	8002c48 <_printf_i+0x1ac>
 8002c1e:	07df      	lsls	r7, r3, #31
 8002c20:	bf44      	itt	mi
 8002c22:	f043 0320 	orrmi.w	r3, r3, #32
 8002c26:	6023      	strmi	r3, [r4, #0]
 8002c28:	b91e      	cbnz	r6, 8002c32 <_printf_i+0x196>
 8002c2a:	6823      	ldr	r3, [r4, #0]
 8002c2c:	f023 0320 	bic.w	r3, r3, #32
 8002c30:	6023      	str	r3, [r4, #0]
 8002c32:	2310      	movs	r3, #16
 8002c34:	e7b0      	b.n	8002b98 <_printf_i+0xfc>
 8002c36:	6823      	ldr	r3, [r4, #0]
 8002c38:	f043 0320 	orr.w	r3, r3, #32
 8002c3c:	6023      	str	r3, [r4, #0]
 8002c3e:	2378      	movs	r3, #120	; 0x78
 8002c40:	4828      	ldr	r0, [pc, #160]	; (8002ce4 <_printf_i+0x248>)
 8002c42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002c46:	e7e3      	b.n	8002c10 <_printf_i+0x174>
 8002c48:	0659      	lsls	r1, r3, #25
 8002c4a:	bf48      	it	mi
 8002c4c:	b2b6      	uxthmi	r6, r6
 8002c4e:	e7e6      	b.n	8002c1e <_printf_i+0x182>
 8002c50:	4615      	mov	r5, r2
 8002c52:	e7bb      	b.n	8002bcc <_printf_i+0x130>
 8002c54:	682b      	ldr	r3, [r5, #0]
 8002c56:	6826      	ldr	r6, [r4, #0]
 8002c58:	6961      	ldr	r1, [r4, #20]
 8002c5a:	1d18      	adds	r0, r3, #4
 8002c5c:	6028      	str	r0, [r5, #0]
 8002c5e:	0635      	lsls	r5, r6, #24
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	d501      	bpl.n	8002c68 <_printf_i+0x1cc>
 8002c64:	6019      	str	r1, [r3, #0]
 8002c66:	e002      	b.n	8002c6e <_printf_i+0x1d2>
 8002c68:	0670      	lsls	r0, r6, #25
 8002c6a:	d5fb      	bpl.n	8002c64 <_printf_i+0x1c8>
 8002c6c:	8019      	strh	r1, [r3, #0]
 8002c6e:	2300      	movs	r3, #0
 8002c70:	6123      	str	r3, [r4, #16]
 8002c72:	4615      	mov	r5, r2
 8002c74:	e7ba      	b.n	8002bec <_printf_i+0x150>
 8002c76:	682b      	ldr	r3, [r5, #0]
 8002c78:	1d1a      	adds	r2, r3, #4
 8002c7a:	602a      	str	r2, [r5, #0]
 8002c7c:	681d      	ldr	r5, [r3, #0]
 8002c7e:	6862      	ldr	r2, [r4, #4]
 8002c80:	2100      	movs	r1, #0
 8002c82:	4628      	mov	r0, r5
 8002c84:	f7fd fac4 	bl	8000210 <memchr>
 8002c88:	b108      	cbz	r0, 8002c8e <_printf_i+0x1f2>
 8002c8a:	1b40      	subs	r0, r0, r5
 8002c8c:	6060      	str	r0, [r4, #4]
 8002c8e:	6863      	ldr	r3, [r4, #4]
 8002c90:	6123      	str	r3, [r4, #16]
 8002c92:	2300      	movs	r3, #0
 8002c94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c98:	e7a8      	b.n	8002bec <_printf_i+0x150>
 8002c9a:	6923      	ldr	r3, [r4, #16]
 8002c9c:	462a      	mov	r2, r5
 8002c9e:	4649      	mov	r1, r9
 8002ca0:	4640      	mov	r0, r8
 8002ca2:	47d0      	blx	sl
 8002ca4:	3001      	adds	r0, #1
 8002ca6:	d0ab      	beq.n	8002c00 <_printf_i+0x164>
 8002ca8:	6823      	ldr	r3, [r4, #0]
 8002caa:	079b      	lsls	r3, r3, #30
 8002cac:	d413      	bmi.n	8002cd6 <_printf_i+0x23a>
 8002cae:	68e0      	ldr	r0, [r4, #12]
 8002cb0:	9b03      	ldr	r3, [sp, #12]
 8002cb2:	4298      	cmp	r0, r3
 8002cb4:	bfb8      	it	lt
 8002cb6:	4618      	movlt	r0, r3
 8002cb8:	e7a4      	b.n	8002c04 <_printf_i+0x168>
 8002cba:	2301      	movs	r3, #1
 8002cbc:	4632      	mov	r2, r6
 8002cbe:	4649      	mov	r1, r9
 8002cc0:	4640      	mov	r0, r8
 8002cc2:	47d0      	blx	sl
 8002cc4:	3001      	adds	r0, #1
 8002cc6:	d09b      	beq.n	8002c00 <_printf_i+0x164>
 8002cc8:	3501      	adds	r5, #1
 8002cca:	68e3      	ldr	r3, [r4, #12]
 8002ccc:	9903      	ldr	r1, [sp, #12]
 8002cce:	1a5b      	subs	r3, r3, r1
 8002cd0:	42ab      	cmp	r3, r5
 8002cd2:	dcf2      	bgt.n	8002cba <_printf_i+0x21e>
 8002cd4:	e7eb      	b.n	8002cae <_printf_i+0x212>
 8002cd6:	2500      	movs	r5, #0
 8002cd8:	f104 0619 	add.w	r6, r4, #25
 8002cdc:	e7f5      	b.n	8002cca <_printf_i+0x22e>
 8002cde:	bf00      	nop
 8002ce0:	080035fb 	.word	0x080035fb
 8002ce4:	0800360c 	.word	0x0800360c

08002ce8 <_sbrk_r>:
 8002ce8:	b538      	push	{r3, r4, r5, lr}
 8002cea:	4d06      	ldr	r5, [pc, #24]	; (8002d04 <_sbrk_r+0x1c>)
 8002cec:	2300      	movs	r3, #0
 8002cee:	4604      	mov	r4, r0
 8002cf0:	4608      	mov	r0, r1
 8002cf2:	602b      	str	r3, [r5, #0]
 8002cf4:	f7fe fa2e 	bl	8001154 <_sbrk>
 8002cf8:	1c43      	adds	r3, r0, #1
 8002cfa:	d102      	bne.n	8002d02 <_sbrk_r+0x1a>
 8002cfc:	682b      	ldr	r3, [r5, #0]
 8002cfe:	b103      	cbz	r3, 8002d02 <_sbrk_r+0x1a>
 8002d00:	6023      	str	r3, [r4, #0]
 8002d02:	bd38      	pop	{r3, r4, r5, pc}
 8002d04:	2000020c 	.word	0x2000020c

08002d08 <__swbuf_r>:
 8002d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d0a:	460e      	mov	r6, r1
 8002d0c:	4614      	mov	r4, r2
 8002d0e:	4605      	mov	r5, r0
 8002d10:	b118      	cbz	r0, 8002d1a <__swbuf_r+0x12>
 8002d12:	6983      	ldr	r3, [r0, #24]
 8002d14:	b90b      	cbnz	r3, 8002d1a <__swbuf_r+0x12>
 8002d16:	f000 f9d9 	bl	80030cc <__sinit>
 8002d1a:	4b21      	ldr	r3, [pc, #132]	; (8002da0 <__swbuf_r+0x98>)
 8002d1c:	429c      	cmp	r4, r3
 8002d1e:	d12b      	bne.n	8002d78 <__swbuf_r+0x70>
 8002d20:	686c      	ldr	r4, [r5, #4]
 8002d22:	69a3      	ldr	r3, [r4, #24]
 8002d24:	60a3      	str	r3, [r4, #8]
 8002d26:	89a3      	ldrh	r3, [r4, #12]
 8002d28:	071a      	lsls	r2, r3, #28
 8002d2a:	d52f      	bpl.n	8002d8c <__swbuf_r+0x84>
 8002d2c:	6923      	ldr	r3, [r4, #16]
 8002d2e:	b36b      	cbz	r3, 8002d8c <__swbuf_r+0x84>
 8002d30:	6923      	ldr	r3, [r4, #16]
 8002d32:	6820      	ldr	r0, [r4, #0]
 8002d34:	1ac0      	subs	r0, r0, r3
 8002d36:	6963      	ldr	r3, [r4, #20]
 8002d38:	b2f6      	uxtb	r6, r6
 8002d3a:	4283      	cmp	r3, r0
 8002d3c:	4637      	mov	r7, r6
 8002d3e:	dc04      	bgt.n	8002d4a <__swbuf_r+0x42>
 8002d40:	4621      	mov	r1, r4
 8002d42:	4628      	mov	r0, r5
 8002d44:	f000 f92e 	bl	8002fa4 <_fflush_r>
 8002d48:	bb30      	cbnz	r0, 8002d98 <__swbuf_r+0x90>
 8002d4a:	68a3      	ldr	r3, [r4, #8]
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	60a3      	str	r3, [r4, #8]
 8002d50:	6823      	ldr	r3, [r4, #0]
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	6022      	str	r2, [r4, #0]
 8002d56:	701e      	strb	r6, [r3, #0]
 8002d58:	6963      	ldr	r3, [r4, #20]
 8002d5a:	3001      	adds	r0, #1
 8002d5c:	4283      	cmp	r3, r0
 8002d5e:	d004      	beq.n	8002d6a <__swbuf_r+0x62>
 8002d60:	89a3      	ldrh	r3, [r4, #12]
 8002d62:	07db      	lsls	r3, r3, #31
 8002d64:	d506      	bpl.n	8002d74 <__swbuf_r+0x6c>
 8002d66:	2e0a      	cmp	r6, #10
 8002d68:	d104      	bne.n	8002d74 <__swbuf_r+0x6c>
 8002d6a:	4621      	mov	r1, r4
 8002d6c:	4628      	mov	r0, r5
 8002d6e:	f000 f919 	bl	8002fa4 <_fflush_r>
 8002d72:	b988      	cbnz	r0, 8002d98 <__swbuf_r+0x90>
 8002d74:	4638      	mov	r0, r7
 8002d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d78:	4b0a      	ldr	r3, [pc, #40]	; (8002da4 <__swbuf_r+0x9c>)
 8002d7a:	429c      	cmp	r4, r3
 8002d7c:	d101      	bne.n	8002d82 <__swbuf_r+0x7a>
 8002d7e:	68ac      	ldr	r4, [r5, #8]
 8002d80:	e7cf      	b.n	8002d22 <__swbuf_r+0x1a>
 8002d82:	4b09      	ldr	r3, [pc, #36]	; (8002da8 <__swbuf_r+0xa0>)
 8002d84:	429c      	cmp	r4, r3
 8002d86:	bf08      	it	eq
 8002d88:	68ec      	ldreq	r4, [r5, #12]
 8002d8a:	e7ca      	b.n	8002d22 <__swbuf_r+0x1a>
 8002d8c:	4621      	mov	r1, r4
 8002d8e:	4628      	mov	r0, r5
 8002d90:	f000 f80c 	bl	8002dac <__swsetup_r>
 8002d94:	2800      	cmp	r0, #0
 8002d96:	d0cb      	beq.n	8002d30 <__swbuf_r+0x28>
 8002d98:	f04f 37ff 	mov.w	r7, #4294967295
 8002d9c:	e7ea      	b.n	8002d74 <__swbuf_r+0x6c>
 8002d9e:	bf00      	nop
 8002da0:	08003640 	.word	0x08003640
 8002da4:	08003660 	.word	0x08003660
 8002da8:	08003620 	.word	0x08003620

08002dac <__swsetup_r>:
 8002dac:	4b32      	ldr	r3, [pc, #200]	; (8002e78 <__swsetup_r+0xcc>)
 8002dae:	b570      	push	{r4, r5, r6, lr}
 8002db0:	681d      	ldr	r5, [r3, #0]
 8002db2:	4606      	mov	r6, r0
 8002db4:	460c      	mov	r4, r1
 8002db6:	b125      	cbz	r5, 8002dc2 <__swsetup_r+0x16>
 8002db8:	69ab      	ldr	r3, [r5, #24]
 8002dba:	b913      	cbnz	r3, 8002dc2 <__swsetup_r+0x16>
 8002dbc:	4628      	mov	r0, r5
 8002dbe:	f000 f985 	bl	80030cc <__sinit>
 8002dc2:	4b2e      	ldr	r3, [pc, #184]	; (8002e7c <__swsetup_r+0xd0>)
 8002dc4:	429c      	cmp	r4, r3
 8002dc6:	d10f      	bne.n	8002de8 <__swsetup_r+0x3c>
 8002dc8:	686c      	ldr	r4, [r5, #4]
 8002dca:	89a3      	ldrh	r3, [r4, #12]
 8002dcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002dd0:	0719      	lsls	r1, r3, #28
 8002dd2:	d42c      	bmi.n	8002e2e <__swsetup_r+0x82>
 8002dd4:	06dd      	lsls	r5, r3, #27
 8002dd6:	d411      	bmi.n	8002dfc <__swsetup_r+0x50>
 8002dd8:	2309      	movs	r3, #9
 8002dda:	6033      	str	r3, [r6, #0]
 8002ddc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002de0:	81a3      	strh	r3, [r4, #12]
 8002de2:	f04f 30ff 	mov.w	r0, #4294967295
 8002de6:	e03e      	b.n	8002e66 <__swsetup_r+0xba>
 8002de8:	4b25      	ldr	r3, [pc, #148]	; (8002e80 <__swsetup_r+0xd4>)
 8002dea:	429c      	cmp	r4, r3
 8002dec:	d101      	bne.n	8002df2 <__swsetup_r+0x46>
 8002dee:	68ac      	ldr	r4, [r5, #8]
 8002df0:	e7eb      	b.n	8002dca <__swsetup_r+0x1e>
 8002df2:	4b24      	ldr	r3, [pc, #144]	; (8002e84 <__swsetup_r+0xd8>)
 8002df4:	429c      	cmp	r4, r3
 8002df6:	bf08      	it	eq
 8002df8:	68ec      	ldreq	r4, [r5, #12]
 8002dfa:	e7e6      	b.n	8002dca <__swsetup_r+0x1e>
 8002dfc:	0758      	lsls	r0, r3, #29
 8002dfe:	d512      	bpl.n	8002e26 <__swsetup_r+0x7a>
 8002e00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e02:	b141      	cbz	r1, 8002e16 <__swsetup_r+0x6a>
 8002e04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e08:	4299      	cmp	r1, r3
 8002e0a:	d002      	beq.n	8002e12 <__swsetup_r+0x66>
 8002e0c:	4630      	mov	r0, r6
 8002e0e:	f7ff fb9d 	bl	800254c <_free_r>
 8002e12:	2300      	movs	r3, #0
 8002e14:	6363      	str	r3, [r4, #52]	; 0x34
 8002e16:	89a3      	ldrh	r3, [r4, #12]
 8002e18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002e1c:	81a3      	strh	r3, [r4, #12]
 8002e1e:	2300      	movs	r3, #0
 8002e20:	6063      	str	r3, [r4, #4]
 8002e22:	6923      	ldr	r3, [r4, #16]
 8002e24:	6023      	str	r3, [r4, #0]
 8002e26:	89a3      	ldrh	r3, [r4, #12]
 8002e28:	f043 0308 	orr.w	r3, r3, #8
 8002e2c:	81a3      	strh	r3, [r4, #12]
 8002e2e:	6923      	ldr	r3, [r4, #16]
 8002e30:	b94b      	cbnz	r3, 8002e46 <__swsetup_r+0x9a>
 8002e32:	89a3      	ldrh	r3, [r4, #12]
 8002e34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002e38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e3c:	d003      	beq.n	8002e46 <__swsetup_r+0x9a>
 8002e3e:	4621      	mov	r1, r4
 8002e40:	4630      	mov	r0, r6
 8002e42:	f000 fa09 	bl	8003258 <__smakebuf_r>
 8002e46:	89a0      	ldrh	r0, [r4, #12]
 8002e48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002e4c:	f010 0301 	ands.w	r3, r0, #1
 8002e50:	d00a      	beq.n	8002e68 <__swsetup_r+0xbc>
 8002e52:	2300      	movs	r3, #0
 8002e54:	60a3      	str	r3, [r4, #8]
 8002e56:	6963      	ldr	r3, [r4, #20]
 8002e58:	425b      	negs	r3, r3
 8002e5a:	61a3      	str	r3, [r4, #24]
 8002e5c:	6923      	ldr	r3, [r4, #16]
 8002e5e:	b943      	cbnz	r3, 8002e72 <__swsetup_r+0xc6>
 8002e60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002e64:	d1ba      	bne.n	8002ddc <__swsetup_r+0x30>
 8002e66:	bd70      	pop	{r4, r5, r6, pc}
 8002e68:	0781      	lsls	r1, r0, #30
 8002e6a:	bf58      	it	pl
 8002e6c:	6963      	ldrpl	r3, [r4, #20]
 8002e6e:	60a3      	str	r3, [r4, #8]
 8002e70:	e7f4      	b.n	8002e5c <__swsetup_r+0xb0>
 8002e72:	2000      	movs	r0, #0
 8002e74:	e7f7      	b.n	8002e66 <__swsetup_r+0xba>
 8002e76:	bf00      	nop
 8002e78:	20000174 	.word	0x20000174
 8002e7c:	08003640 	.word	0x08003640
 8002e80:	08003660 	.word	0x08003660
 8002e84:	08003620 	.word	0x08003620

08002e88 <abort>:
 8002e88:	b508      	push	{r3, lr}
 8002e8a:	2006      	movs	r0, #6
 8002e8c:	f000 fa58 	bl	8003340 <raise>
 8002e90:	2001      	movs	r0, #1
 8002e92:	f7fe f8db 	bl	800104c <_exit>
	...

08002e98 <__sflush_r>:
 8002e98:	898a      	ldrh	r2, [r1, #12]
 8002e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e9e:	4605      	mov	r5, r0
 8002ea0:	0710      	lsls	r0, r2, #28
 8002ea2:	460c      	mov	r4, r1
 8002ea4:	d458      	bmi.n	8002f58 <__sflush_r+0xc0>
 8002ea6:	684b      	ldr	r3, [r1, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	dc05      	bgt.n	8002eb8 <__sflush_r+0x20>
 8002eac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	dc02      	bgt.n	8002eb8 <__sflush_r+0x20>
 8002eb2:	2000      	movs	r0, #0
 8002eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002eb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002eba:	2e00      	cmp	r6, #0
 8002ebc:	d0f9      	beq.n	8002eb2 <__sflush_r+0x1a>
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002ec4:	682f      	ldr	r7, [r5, #0]
 8002ec6:	602b      	str	r3, [r5, #0]
 8002ec8:	d032      	beq.n	8002f30 <__sflush_r+0x98>
 8002eca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002ecc:	89a3      	ldrh	r3, [r4, #12]
 8002ece:	075a      	lsls	r2, r3, #29
 8002ed0:	d505      	bpl.n	8002ede <__sflush_r+0x46>
 8002ed2:	6863      	ldr	r3, [r4, #4]
 8002ed4:	1ac0      	subs	r0, r0, r3
 8002ed6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002ed8:	b10b      	cbz	r3, 8002ede <__sflush_r+0x46>
 8002eda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002edc:	1ac0      	subs	r0, r0, r3
 8002ede:	2300      	movs	r3, #0
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002ee4:	6a21      	ldr	r1, [r4, #32]
 8002ee6:	4628      	mov	r0, r5
 8002ee8:	47b0      	blx	r6
 8002eea:	1c43      	adds	r3, r0, #1
 8002eec:	89a3      	ldrh	r3, [r4, #12]
 8002eee:	d106      	bne.n	8002efe <__sflush_r+0x66>
 8002ef0:	6829      	ldr	r1, [r5, #0]
 8002ef2:	291d      	cmp	r1, #29
 8002ef4:	d82c      	bhi.n	8002f50 <__sflush_r+0xb8>
 8002ef6:	4a2a      	ldr	r2, [pc, #168]	; (8002fa0 <__sflush_r+0x108>)
 8002ef8:	40ca      	lsrs	r2, r1
 8002efa:	07d6      	lsls	r6, r2, #31
 8002efc:	d528      	bpl.n	8002f50 <__sflush_r+0xb8>
 8002efe:	2200      	movs	r2, #0
 8002f00:	6062      	str	r2, [r4, #4]
 8002f02:	04d9      	lsls	r1, r3, #19
 8002f04:	6922      	ldr	r2, [r4, #16]
 8002f06:	6022      	str	r2, [r4, #0]
 8002f08:	d504      	bpl.n	8002f14 <__sflush_r+0x7c>
 8002f0a:	1c42      	adds	r2, r0, #1
 8002f0c:	d101      	bne.n	8002f12 <__sflush_r+0x7a>
 8002f0e:	682b      	ldr	r3, [r5, #0]
 8002f10:	b903      	cbnz	r3, 8002f14 <__sflush_r+0x7c>
 8002f12:	6560      	str	r0, [r4, #84]	; 0x54
 8002f14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f16:	602f      	str	r7, [r5, #0]
 8002f18:	2900      	cmp	r1, #0
 8002f1a:	d0ca      	beq.n	8002eb2 <__sflush_r+0x1a>
 8002f1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002f20:	4299      	cmp	r1, r3
 8002f22:	d002      	beq.n	8002f2a <__sflush_r+0x92>
 8002f24:	4628      	mov	r0, r5
 8002f26:	f7ff fb11 	bl	800254c <_free_r>
 8002f2a:	2000      	movs	r0, #0
 8002f2c:	6360      	str	r0, [r4, #52]	; 0x34
 8002f2e:	e7c1      	b.n	8002eb4 <__sflush_r+0x1c>
 8002f30:	6a21      	ldr	r1, [r4, #32]
 8002f32:	2301      	movs	r3, #1
 8002f34:	4628      	mov	r0, r5
 8002f36:	47b0      	blx	r6
 8002f38:	1c41      	adds	r1, r0, #1
 8002f3a:	d1c7      	bne.n	8002ecc <__sflush_r+0x34>
 8002f3c:	682b      	ldr	r3, [r5, #0]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d0c4      	beq.n	8002ecc <__sflush_r+0x34>
 8002f42:	2b1d      	cmp	r3, #29
 8002f44:	d001      	beq.n	8002f4a <__sflush_r+0xb2>
 8002f46:	2b16      	cmp	r3, #22
 8002f48:	d101      	bne.n	8002f4e <__sflush_r+0xb6>
 8002f4a:	602f      	str	r7, [r5, #0]
 8002f4c:	e7b1      	b.n	8002eb2 <__sflush_r+0x1a>
 8002f4e:	89a3      	ldrh	r3, [r4, #12]
 8002f50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f54:	81a3      	strh	r3, [r4, #12]
 8002f56:	e7ad      	b.n	8002eb4 <__sflush_r+0x1c>
 8002f58:	690f      	ldr	r7, [r1, #16]
 8002f5a:	2f00      	cmp	r7, #0
 8002f5c:	d0a9      	beq.n	8002eb2 <__sflush_r+0x1a>
 8002f5e:	0793      	lsls	r3, r2, #30
 8002f60:	680e      	ldr	r6, [r1, #0]
 8002f62:	bf08      	it	eq
 8002f64:	694b      	ldreq	r3, [r1, #20]
 8002f66:	600f      	str	r7, [r1, #0]
 8002f68:	bf18      	it	ne
 8002f6a:	2300      	movne	r3, #0
 8002f6c:	eba6 0807 	sub.w	r8, r6, r7
 8002f70:	608b      	str	r3, [r1, #8]
 8002f72:	f1b8 0f00 	cmp.w	r8, #0
 8002f76:	dd9c      	ble.n	8002eb2 <__sflush_r+0x1a>
 8002f78:	6a21      	ldr	r1, [r4, #32]
 8002f7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002f7c:	4643      	mov	r3, r8
 8002f7e:	463a      	mov	r2, r7
 8002f80:	4628      	mov	r0, r5
 8002f82:	47b0      	blx	r6
 8002f84:	2800      	cmp	r0, #0
 8002f86:	dc06      	bgt.n	8002f96 <__sflush_r+0xfe>
 8002f88:	89a3      	ldrh	r3, [r4, #12]
 8002f8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f8e:	81a3      	strh	r3, [r4, #12]
 8002f90:	f04f 30ff 	mov.w	r0, #4294967295
 8002f94:	e78e      	b.n	8002eb4 <__sflush_r+0x1c>
 8002f96:	4407      	add	r7, r0
 8002f98:	eba8 0800 	sub.w	r8, r8, r0
 8002f9c:	e7e9      	b.n	8002f72 <__sflush_r+0xda>
 8002f9e:	bf00      	nop
 8002fa0:	20400001 	.word	0x20400001

08002fa4 <_fflush_r>:
 8002fa4:	b538      	push	{r3, r4, r5, lr}
 8002fa6:	690b      	ldr	r3, [r1, #16]
 8002fa8:	4605      	mov	r5, r0
 8002faa:	460c      	mov	r4, r1
 8002fac:	b913      	cbnz	r3, 8002fb4 <_fflush_r+0x10>
 8002fae:	2500      	movs	r5, #0
 8002fb0:	4628      	mov	r0, r5
 8002fb2:	bd38      	pop	{r3, r4, r5, pc}
 8002fb4:	b118      	cbz	r0, 8002fbe <_fflush_r+0x1a>
 8002fb6:	6983      	ldr	r3, [r0, #24]
 8002fb8:	b90b      	cbnz	r3, 8002fbe <_fflush_r+0x1a>
 8002fba:	f000 f887 	bl	80030cc <__sinit>
 8002fbe:	4b14      	ldr	r3, [pc, #80]	; (8003010 <_fflush_r+0x6c>)
 8002fc0:	429c      	cmp	r4, r3
 8002fc2:	d11b      	bne.n	8002ffc <_fflush_r+0x58>
 8002fc4:	686c      	ldr	r4, [r5, #4]
 8002fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d0ef      	beq.n	8002fae <_fflush_r+0xa>
 8002fce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002fd0:	07d0      	lsls	r0, r2, #31
 8002fd2:	d404      	bmi.n	8002fde <_fflush_r+0x3a>
 8002fd4:	0599      	lsls	r1, r3, #22
 8002fd6:	d402      	bmi.n	8002fde <_fflush_r+0x3a>
 8002fd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002fda:	f000 f915 	bl	8003208 <__retarget_lock_acquire_recursive>
 8002fde:	4628      	mov	r0, r5
 8002fe0:	4621      	mov	r1, r4
 8002fe2:	f7ff ff59 	bl	8002e98 <__sflush_r>
 8002fe6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002fe8:	07da      	lsls	r2, r3, #31
 8002fea:	4605      	mov	r5, r0
 8002fec:	d4e0      	bmi.n	8002fb0 <_fflush_r+0xc>
 8002fee:	89a3      	ldrh	r3, [r4, #12]
 8002ff0:	059b      	lsls	r3, r3, #22
 8002ff2:	d4dd      	bmi.n	8002fb0 <_fflush_r+0xc>
 8002ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ff6:	f000 f908 	bl	800320a <__retarget_lock_release_recursive>
 8002ffa:	e7d9      	b.n	8002fb0 <_fflush_r+0xc>
 8002ffc:	4b05      	ldr	r3, [pc, #20]	; (8003014 <_fflush_r+0x70>)
 8002ffe:	429c      	cmp	r4, r3
 8003000:	d101      	bne.n	8003006 <_fflush_r+0x62>
 8003002:	68ac      	ldr	r4, [r5, #8]
 8003004:	e7df      	b.n	8002fc6 <_fflush_r+0x22>
 8003006:	4b04      	ldr	r3, [pc, #16]	; (8003018 <_fflush_r+0x74>)
 8003008:	429c      	cmp	r4, r3
 800300a:	bf08      	it	eq
 800300c:	68ec      	ldreq	r4, [r5, #12]
 800300e:	e7da      	b.n	8002fc6 <_fflush_r+0x22>
 8003010:	08003640 	.word	0x08003640
 8003014:	08003660 	.word	0x08003660
 8003018:	08003620 	.word	0x08003620

0800301c <std>:
 800301c:	2300      	movs	r3, #0
 800301e:	b510      	push	{r4, lr}
 8003020:	4604      	mov	r4, r0
 8003022:	e9c0 3300 	strd	r3, r3, [r0]
 8003026:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800302a:	6083      	str	r3, [r0, #8]
 800302c:	8181      	strh	r1, [r0, #12]
 800302e:	6643      	str	r3, [r0, #100]	; 0x64
 8003030:	81c2      	strh	r2, [r0, #14]
 8003032:	6183      	str	r3, [r0, #24]
 8003034:	4619      	mov	r1, r3
 8003036:	2208      	movs	r2, #8
 8003038:	305c      	adds	r0, #92	; 0x5c
 800303a:	f7ff f9d7 	bl	80023ec <memset>
 800303e:	4b05      	ldr	r3, [pc, #20]	; (8003054 <std+0x38>)
 8003040:	6263      	str	r3, [r4, #36]	; 0x24
 8003042:	4b05      	ldr	r3, [pc, #20]	; (8003058 <std+0x3c>)
 8003044:	62a3      	str	r3, [r4, #40]	; 0x28
 8003046:	4b05      	ldr	r3, [pc, #20]	; (800305c <std+0x40>)
 8003048:	62e3      	str	r3, [r4, #44]	; 0x2c
 800304a:	4b05      	ldr	r3, [pc, #20]	; (8003060 <std+0x44>)
 800304c:	6224      	str	r4, [r4, #32]
 800304e:	6323      	str	r3, [r4, #48]	; 0x30
 8003050:	bd10      	pop	{r4, pc}
 8003052:	bf00      	nop
 8003054:	08003379 	.word	0x08003379
 8003058:	0800339b 	.word	0x0800339b
 800305c:	080033d3 	.word	0x080033d3
 8003060:	080033f7 	.word	0x080033f7

08003064 <_cleanup_r>:
 8003064:	4901      	ldr	r1, [pc, #4]	; (800306c <_cleanup_r+0x8>)
 8003066:	f000 b8af 	b.w	80031c8 <_fwalk_reent>
 800306a:	bf00      	nop
 800306c:	08002fa5 	.word	0x08002fa5

08003070 <__sfmoreglue>:
 8003070:	b570      	push	{r4, r5, r6, lr}
 8003072:	2268      	movs	r2, #104	; 0x68
 8003074:	1e4d      	subs	r5, r1, #1
 8003076:	4355      	muls	r5, r2
 8003078:	460e      	mov	r6, r1
 800307a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800307e:	f7ff fad1 	bl	8002624 <_malloc_r>
 8003082:	4604      	mov	r4, r0
 8003084:	b140      	cbz	r0, 8003098 <__sfmoreglue+0x28>
 8003086:	2100      	movs	r1, #0
 8003088:	e9c0 1600 	strd	r1, r6, [r0]
 800308c:	300c      	adds	r0, #12
 800308e:	60a0      	str	r0, [r4, #8]
 8003090:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003094:	f7ff f9aa 	bl	80023ec <memset>
 8003098:	4620      	mov	r0, r4
 800309a:	bd70      	pop	{r4, r5, r6, pc}

0800309c <__sfp_lock_acquire>:
 800309c:	4801      	ldr	r0, [pc, #4]	; (80030a4 <__sfp_lock_acquire+0x8>)
 800309e:	f000 b8b3 	b.w	8003208 <__retarget_lock_acquire_recursive>
 80030a2:	bf00      	nop
 80030a4:	20000209 	.word	0x20000209

080030a8 <__sfp_lock_release>:
 80030a8:	4801      	ldr	r0, [pc, #4]	; (80030b0 <__sfp_lock_release+0x8>)
 80030aa:	f000 b8ae 	b.w	800320a <__retarget_lock_release_recursive>
 80030ae:	bf00      	nop
 80030b0:	20000209 	.word	0x20000209

080030b4 <__sinit_lock_acquire>:
 80030b4:	4801      	ldr	r0, [pc, #4]	; (80030bc <__sinit_lock_acquire+0x8>)
 80030b6:	f000 b8a7 	b.w	8003208 <__retarget_lock_acquire_recursive>
 80030ba:	bf00      	nop
 80030bc:	2000020a 	.word	0x2000020a

080030c0 <__sinit_lock_release>:
 80030c0:	4801      	ldr	r0, [pc, #4]	; (80030c8 <__sinit_lock_release+0x8>)
 80030c2:	f000 b8a2 	b.w	800320a <__retarget_lock_release_recursive>
 80030c6:	bf00      	nop
 80030c8:	2000020a 	.word	0x2000020a

080030cc <__sinit>:
 80030cc:	b510      	push	{r4, lr}
 80030ce:	4604      	mov	r4, r0
 80030d0:	f7ff fff0 	bl	80030b4 <__sinit_lock_acquire>
 80030d4:	69a3      	ldr	r3, [r4, #24]
 80030d6:	b11b      	cbz	r3, 80030e0 <__sinit+0x14>
 80030d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030dc:	f7ff bff0 	b.w	80030c0 <__sinit_lock_release>
 80030e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80030e4:	6523      	str	r3, [r4, #80]	; 0x50
 80030e6:	4b13      	ldr	r3, [pc, #76]	; (8003134 <__sinit+0x68>)
 80030e8:	4a13      	ldr	r2, [pc, #76]	; (8003138 <__sinit+0x6c>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80030ee:	42a3      	cmp	r3, r4
 80030f0:	bf04      	itt	eq
 80030f2:	2301      	moveq	r3, #1
 80030f4:	61a3      	streq	r3, [r4, #24]
 80030f6:	4620      	mov	r0, r4
 80030f8:	f000 f820 	bl	800313c <__sfp>
 80030fc:	6060      	str	r0, [r4, #4]
 80030fe:	4620      	mov	r0, r4
 8003100:	f000 f81c 	bl	800313c <__sfp>
 8003104:	60a0      	str	r0, [r4, #8]
 8003106:	4620      	mov	r0, r4
 8003108:	f000 f818 	bl	800313c <__sfp>
 800310c:	2200      	movs	r2, #0
 800310e:	60e0      	str	r0, [r4, #12]
 8003110:	2104      	movs	r1, #4
 8003112:	6860      	ldr	r0, [r4, #4]
 8003114:	f7ff ff82 	bl	800301c <std>
 8003118:	68a0      	ldr	r0, [r4, #8]
 800311a:	2201      	movs	r2, #1
 800311c:	2109      	movs	r1, #9
 800311e:	f7ff ff7d 	bl	800301c <std>
 8003122:	68e0      	ldr	r0, [r4, #12]
 8003124:	2202      	movs	r2, #2
 8003126:	2112      	movs	r1, #18
 8003128:	f7ff ff78 	bl	800301c <std>
 800312c:	2301      	movs	r3, #1
 800312e:	61a3      	str	r3, [r4, #24]
 8003130:	e7d2      	b.n	80030d8 <__sinit+0xc>
 8003132:	bf00      	nop
 8003134:	08003538 	.word	0x08003538
 8003138:	08003065 	.word	0x08003065

0800313c <__sfp>:
 800313c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800313e:	4607      	mov	r7, r0
 8003140:	f7ff ffac 	bl	800309c <__sfp_lock_acquire>
 8003144:	4b1e      	ldr	r3, [pc, #120]	; (80031c0 <__sfp+0x84>)
 8003146:	681e      	ldr	r6, [r3, #0]
 8003148:	69b3      	ldr	r3, [r6, #24]
 800314a:	b913      	cbnz	r3, 8003152 <__sfp+0x16>
 800314c:	4630      	mov	r0, r6
 800314e:	f7ff ffbd 	bl	80030cc <__sinit>
 8003152:	3648      	adds	r6, #72	; 0x48
 8003154:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003158:	3b01      	subs	r3, #1
 800315a:	d503      	bpl.n	8003164 <__sfp+0x28>
 800315c:	6833      	ldr	r3, [r6, #0]
 800315e:	b30b      	cbz	r3, 80031a4 <__sfp+0x68>
 8003160:	6836      	ldr	r6, [r6, #0]
 8003162:	e7f7      	b.n	8003154 <__sfp+0x18>
 8003164:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003168:	b9d5      	cbnz	r5, 80031a0 <__sfp+0x64>
 800316a:	4b16      	ldr	r3, [pc, #88]	; (80031c4 <__sfp+0x88>)
 800316c:	60e3      	str	r3, [r4, #12]
 800316e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003172:	6665      	str	r5, [r4, #100]	; 0x64
 8003174:	f000 f847 	bl	8003206 <__retarget_lock_init_recursive>
 8003178:	f7ff ff96 	bl	80030a8 <__sfp_lock_release>
 800317c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003180:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003184:	6025      	str	r5, [r4, #0]
 8003186:	61a5      	str	r5, [r4, #24]
 8003188:	2208      	movs	r2, #8
 800318a:	4629      	mov	r1, r5
 800318c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003190:	f7ff f92c 	bl	80023ec <memset>
 8003194:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003198:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800319c:	4620      	mov	r0, r4
 800319e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031a0:	3468      	adds	r4, #104	; 0x68
 80031a2:	e7d9      	b.n	8003158 <__sfp+0x1c>
 80031a4:	2104      	movs	r1, #4
 80031a6:	4638      	mov	r0, r7
 80031a8:	f7ff ff62 	bl	8003070 <__sfmoreglue>
 80031ac:	4604      	mov	r4, r0
 80031ae:	6030      	str	r0, [r6, #0]
 80031b0:	2800      	cmp	r0, #0
 80031b2:	d1d5      	bne.n	8003160 <__sfp+0x24>
 80031b4:	f7ff ff78 	bl	80030a8 <__sfp_lock_release>
 80031b8:	230c      	movs	r3, #12
 80031ba:	603b      	str	r3, [r7, #0]
 80031bc:	e7ee      	b.n	800319c <__sfp+0x60>
 80031be:	bf00      	nop
 80031c0:	08003538 	.word	0x08003538
 80031c4:	ffff0001 	.word	0xffff0001

080031c8 <_fwalk_reent>:
 80031c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031cc:	4606      	mov	r6, r0
 80031ce:	4688      	mov	r8, r1
 80031d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80031d4:	2700      	movs	r7, #0
 80031d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80031da:	f1b9 0901 	subs.w	r9, r9, #1
 80031de:	d505      	bpl.n	80031ec <_fwalk_reent+0x24>
 80031e0:	6824      	ldr	r4, [r4, #0]
 80031e2:	2c00      	cmp	r4, #0
 80031e4:	d1f7      	bne.n	80031d6 <_fwalk_reent+0xe>
 80031e6:	4638      	mov	r0, r7
 80031e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031ec:	89ab      	ldrh	r3, [r5, #12]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d907      	bls.n	8003202 <_fwalk_reent+0x3a>
 80031f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80031f6:	3301      	adds	r3, #1
 80031f8:	d003      	beq.n	8003202 <_fwalk_reent+0x3a>
 80031fa:	4629      	mov	r1, r5
 80031fc:	4630      	mov	r0, r6
 80031fe:	47c0      	blx	r8
 8003200:	4307      	orrs	r7, r0
 8003202:	3568      	adds	r5, #104	; 0x68
 8003204:	e7e9      	b.n	80031da <_fwalk_reent+0x12>

08003206 <__retarget_lock_init_recursive>:
 8003206:	4770      	bx	lr

08003208 <__retarget_lock_acquire_recursive>:
 8003208:	4770      	bx	lr

0800320a <__retarget_lock_release_recursive>:
 800320a:	4770      	bx	lr

0800320c <__swhatbuf_r>:
 800320c:	b570      	push	{r4, r5, r6, lr}
 800320e:	460e      	mov	r6, r1
 8003210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003214:	2900      	cmp	r1, #0
 8003216:	b096      	sub	sp, #88	; 0x58
 8003218:	4614      	mov	r4, r2
 800321a:	461d      	mov	r5, r3
 800321c:	da08      	bge.n	8003230 <__swhatbuf_r+0x24>
 800321e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	602a      	str	r2, [r5, #0]
 8003226:	061a      	lsls	r2, r3, #24
 8003228:	d410      	bmi.n	800324c <__swhatbuf_r+0x40>
 800322a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800322e:	e00e      	b.n	800324e <__swhatbuf_r+0x42>
 8003230:	466a      	mov	r2, sp
 8003232:	f000 f907 	bl	8003444 <_fstat_r>
 8003236:	2800      	cmp	r0, #0
 8003238:	dbf1      	blt.n	800321e <__swhatbuf_r+0x12>
 800323a:	9a01      	ldr	r2, [sp, #4]
 800323c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003240:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003244:	425a      	negs	r2, r3
 8003246:	415a      	adcs	r2, r3
 8003248:	602a      	str	r2, [r5, #0]
 800324a:	e7ee      	b.n	800322a <__swhatbuf_r+0x1e>
 800324c:	2340      	movs	r3, #64	; 0x40
 800324e:	2000      	movs	r0, #0
 8003250:	6023      	str	r3, [r4, #0]
 8003252:	b016      	add	sp, #88	; 0x58
 8003254:	bd70      	pop	{r4, r5, r6, pc}
	...

08003258 <__smakebuf_r>:
 8003258:	898b      	ldrh	r3, [r1, #12]
 800325a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800325c:	079d      	lsls	r5, r3, #30
 800325e:	4606      	mov	r6, r0
 8003260:	460c      	mov	r4, r1
 8003262:	d507      	bpl.n	8003274 <__smakebuf_r+0x1c>
 8003264:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003268:	6023      	str	r3, [r4, #0]
 800326a:	6123      	str	r3, [r4, #16]
 800326c:	2301      	movs	r3, #1
 800326e:	6163      	str	r3, [r4, #20]
 8003270:	b002      	add	sp, #8
 8003272:	bd70      	pop	{r4, r5, r6, pc}
 8003274:	ab01      	add	r3, sp, #4
 8003276:	466a      	mov	r2, sp
 8003278:	f7ff ffc8 	bl	800320c <__swhatbuf_r>
 800327c:	9900      	ldr	r1, [sp, #0]
 800327e:	4605      	mov	r5, r0
 8003280:	4630      	mov	r0, r6
 8003282:	f7ff f9cf 	bl	8002624 <_malloc_r>
 8003286:	b948      	cbnz	r0, 800329c <__smakebuf_r+0x44>
 8003288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800328c:	059a      	lsls	r2, r3, #22
 800328e:	d4ef      	bmi.n	8003270 <__smakebuf_r+0x18>
 8003290:	f023 0303 	bic.w	r3, r3, #3
 8003294:	f043 0302 	orr.w	r3, r3, #2
 8003298:	81a3      	strh	r3, [r4, #12]
 800329a:	e7e3      	b.n	8003264 <__smakebuf_r+0xc>
 800329c:	4b0d      	ldr	r3, [pc, #52]	; (80032d4 <__smakebuf_r+0x7c>)
 800329e:	62b3      	str	r3, [r6, #40]	; 0x28
 80032a0:	89a3      	ldrh	r3, [r4, #12]
 80032a2:	6020      	str	r0, [r4, #0]
 80032a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032a8:	81a3      	strh	r3, [r4, #12]
 80032aa:	9b00      	ldr	r3, [sp, #0]
 80032ac:	6163      	str	r3, [r4, #20]
 80032ae:	9b01      	ldr	r3, [sp, #4]
 80032b0:	6120      	str	r0, [r4, #16]
 80032b2:	b15b      	cbz	r3, 80032cc <__smakebuf_r+0x74>
 80032b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032b8:	4630      	mov	r0, r6
 80032ba:	f000 f8d5 	bl	8003468 <_isatty_r>
 80032be:	b128      	cbz	r0, 80032cc <__smakebuf_r+0x74>
 80032c0:	89a3      	ldrh	r3, [r4, #12]
 80032c2:	f023 0303 	bic.w	r3, r3, #3
 80032c6:	f043 0301 	orr.w	r3, r3, #1
 80032ca:	81a3      	strh	r3, [r4, #12]
 80032cc:	89a0      	ldrh	r0, [r4, #12]
 80032ce:	4305      	orrs	r5, r0
 80032d0:	81a5      	strh	r5, [r4, #12]
 80032d2:	e7cd      	b.n	8003270 <__smakebuf_r+0x18>
 80032d4:	08003065 	.word	0x08003065

080032d8 <__malloc_lock>:
 80032d8:	4801      	ldr	r0, [pc, #4]	; (80032e0 <__malloc_lock+0x8>)
 80032da:	f7ff bf95 	b.w	8003208 <__retarget_lock_acquire_recursive>
 80032de:	bf00      	nop
 80032e0:	20000208 	.word	0x20000208

080032e4 <__malloc_unlock>:
 80032e4:	4801      	ldr	r0, [pc, #4]	; (80032ec <__malloc_unlock+0x8>)
 80032e6:	f7ff bf90 	b.w	800320a <__retarget_lock_release_recursive>
 80032ea:	bf00      	nop
 80032ec:	20000208 	.word	0x20000208

080032f0 <_raise_r>:
 80032f0:	291f      	cmp	r1, #31
 80032f2:	b538      	push	{r3, r4, r5, lr}
 80032f4:	4604      	mov	r4, r0
 80032f6:	460d      	mov	r5, r1
 80032f8:	d904      	bls.n	8003304 <_raise_r+0x14>
 80032fa:	2316      	movs	r3, #22
 80032fc:	6003      	str	r3, [r0, #0]
 80032fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003302:	bd38      	pop	{r3, r4, r5, pc}
 8003304:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003306:	b112      	cbz	r2, 800330e <_raise_r+0x1e>
 8003308:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800330c:	b94b      	cbnz	r3, 8003322 <_raise_r+0x32>
 800330e:	4620      	mov	r0, r4
 8003310:	f000 f830 	bl	8003374 <_getpid_r>
 8003314:	462a      	mov	r2, r5
 8003316:	4601      	mov	r1, r0
 8003318:	4620      	mov	r0, r4
 800331a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800331e:	f000 b817 	b.w	8003350 <_kill_r>
 8003322:	2b01      	cmp	r3, #1
 8003324:	d00a      	beq.n	800333c <_raise_r+0x4c>
 8003326:	1c59      	adds	r1, r3, #1
 8003328:	d103      	bne.n	8003332 <_raise_r+0x42>
 800332a:	2316      	movs	r3, #22
 800332c:	6003      	str	r3, [r0, #0]
 800332e:	2001      	movs	r0, #1
 8003330:	e7e7      	b.n	8003302 <_raise_r+0x12>
 8003332:	2400      	movs	r4, #0
 8003334:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8003338:	4628      	mov	r0, r5
 800333a:	4798      	blx	r3
 800333c:	2000      	movs	r0, #0
 800333e:	e7e0      	b.n	8003302 <_raise_r+0x12>

08003340 <raise>:
 8003340:	4b02      	ldr	r3, [pc, #8]	; (800334c <raise+0xc>)
 8003342:	4601      	mov	r1, r0
 8003344:	6818      	ldr	r0, [r3, #0]
 8003346:	f7ff bfd3 	b.w	80032f0 <_raise_r>
 800334a:	bf00      	nop
 800334c:	20000174 	.word	0x20000174

08003350 <_kill_r>:
 8003350:	b538      	push	{r3, r4, r5, lr}
 8003352:	4d07      	ldr	r5, [pc, #28]	; (8003370 <_kill_r+0x20>)
 8003354:	2300      	movs	r3, #0
 8003356:	4604      	mov	r4, r0
 8003358:	4608      	mov	r0, r1
 800335a:	4611      	mov	r1, r2
 800335c:	602b      	str	r3, [r5, #0]
 800335e:	f7fd fe65 	bl	800102c <_kill>
 8003362:	1c43      	adds	r3, r0, #1
 8003364:	d102      	bne.n	800336c <_kill_r+0x1c>
 8003366:	682b      	ldr	r3, [r5, #0]
 8003368:	b103      	cbz	r3, 800336c <_kill_r+0x1c>
 800336a:	6023      	str	r3, [r4, #0]
 800336c:	bd38      	pop	{r3, r4, r5, pc}
 800336e:	bf00      	nop
 8003370:	2000020c 	.word	0x2000020c

08003374 <_getpid_r>:
 8003374:	f7fd be52 	b.w	800101c <_getpid>

08003378 <__sread>:
 8003378:	b510      	push	{r4, lr}
 800337a:	460c      	mov	r4, r1
 800337c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003380:	f000 f894 	bl	80034ac <_read_r>
 8003384:	2800      	cmp	r0, #0
 8003386:	bfab      	itete	ge
 8003388:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800338a:	89a3      	ldrhlt	r3, [r4, #12]
 800338c:	181b      	addge	r3, r3, r0
 800338e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003392:	bfac      	ite	ge
 8003394:	6563      	strge	r3, [r4, #84]	; 0x54
 8003396:	81a3      	strhlt	r3, [r4, #12]
 8003398:	bd10      	pop	{r4, pc}

0800339a <__swrite>:
 800339a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800339e:	461f      	mov	r7, r3
 80033a0:	898b      	ldrh	r3, [r1, #12]
 80033a2:	05db      	lsls	r3, r3, #23
 80033a4:	4605      	mov	r5, r0
 80033a6:	460c      	mov	r4, r1
 80033a8:	4616      	mov	r6, r2
 80033aa:	d505      	bpl.n	80033b8 <__swrite+0x1e>
 80033ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033b0:	2302      	movs	r3, #2
 80033b2:	2200      	movs	r2, #0
 80033b4:	f000 f868 	bl	8003488 <_lseek_r>
 80033b8:	89a3      	ldrh	r3, [r4, #12]
 80033ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80033be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80033c2:	81a3      	strh	r3, [r4, #12]
 80033c4:	4632      	mov	r2, r6
 80033c6:	463b      	mov	r3, r7
 80033c8:	4628      	mov	r0, r5
 80033ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033ce:	f000 b817 	b.w	8003400 <_write_r>

080033d2 <__sseek>:
 80033d2:	b510      	push	{r4, lr}
 80033d4:	460c      	mov	r4, r1
 80033d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033da:	f000 f855 	bl	8003488 <_lseek_r>
 80033de:	1c43      	adds	r3, r0, #1
 80033e0:	89a3      	ldrh	r3, [r4, #12]
 80033e2:	bf15      	itete	ne
 80033e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80033e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80033ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80033ee:	81a3      	strheq	r3, [r4, #12]
 80033f0:	bf18      	it	ne
 80033f2:	81a3      	strhne	r3, [r4, #12]
 80033f4:	bd10      	pop	{r4, pc}

080033f6 <__sclose>:
 80033f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033fa:	f000 b813 	b.w	8003424 <_close_r>
	...

08003400 <_write_r>:
 8003400:	b538      	push	{r3, r4, r5, lr}
 8003402:	4d07      	ldr	r5, [pc, #28]	; (8003420 <_write_r+0x20>)
 8003404:	4604      	mov	r4, r0
 8003406:	4608      	mov	r0, r1
 8003408:	4611      	mov	r1, r2
 800340a:	2200      	movs	r2, #0
 800340c:	602a      	str	r2, [r5, #0]
 800340e:	461a      	mov	r2, r3
 8003410:	f7fd fe43 	bl	800109a <_write>
 8003414:	1c43      	adds	r3, r0, #1
 8003416:	d102      	bne.n	800341e <_write_r+0x1e>
 8003418:	682b      	ldr	r3, [r5, #0]
 800341a:	b103      	cbz	r3, 800341e <_write_r+0x1e>
 800341c:	6023      	str	r3, [r4, #0]
 800341e:	bd38      	pop	{r3, r4, r5, pc}
 8003420:	2000020c 	.word	0x2000020c

08003424 <_close_r>:
 8003424:	b538      	push	{r3, r4, r5, lr}
 8003426:	4d06      	ldr	r5, [pc, #24]	; (8003440 <_close_r+0x1c>)
 8003428:	2300      	movs	r3, #0
 800342a:	4604      	mov	r4, r0
 800342c:	4608      	mov	r0, r1
 800342e:	602b      	str	r3, [r5, #0]
 8003430:	f7fd fe4f 	bl	80010d2 <_close>
 8003434:	1c43      	adds	r3, r0, #1
 8003436:	d102      	bne.n	800343e <_close_r+0x1a>
 8003438:	682b      	ldr	r3, [r5, #0]
 800343a:	b103      	cbz	r3, 800343e <_close_r+0x1a>
 800343c:	6023      	str	r3, [r4, #0]
 800343e:	bd38      	pop	{r3, r4, r5, pc}
 8003440:	2000020c 	.word	0x2000020c

08003444 <_fstat_r>:
 8003444:	b538      	push	{r3, r4, r5, lr}
 8003446:	4d07      	ldr	r5, [pc, #28]	; (8003464 <_fstat_r+0x20>)
 8003448:	2300      	movs	r3, #0
 800344a:	4604      	mov	r4, r0
 800344c:	4608      	mov	r0, r1
 800344e:	4611      	mov	r1, r2
 8003450:	602b      	str	r3, [r5, #0]
 8003452:	f7fd fe4a 	bl	80010ea <_fstat>
 8003456:	1c43      	adds	r3, r0, #1
 8003458:	d102      	bne.n	8003460 <_fstat_r+0x1c>
 800345a:	682b      	ldr	r3, [r5, #0]
 800345c:	b103      	cbz	r3, 8003460 <_fstat_r+0x1c>
 800345e:	6023      	str	r3, [r4, #0]
 8003460:	bd38      	pop	{r3, r4, r5, pc}
 8003462:	bf00      	nop
 8003464:	2000020c 	.word	0x2000020c

08003468 <_isatty_r>:
 8003468:	b538      	push	{r3, r4, r5, lr}
 800346a:	4d06      	ldr	r5, [pc, #24]	; (8003484 <_isatty_r+0x1c>)
 800346c:	2300      	movs	r3, #0
 800346e:	4604      	mov	r4, r0
 8003470:	4608      	mov	r0, r1
 8003472:	602b      	str	r3, [r5, #0]
 8003474:	f7fd fe49 	bl	800110a <_isatty>
 8003478:	1c43      	adds	r3, r0, #1
 800347a:	d102      	bne.n	8003482 <_isatty_r+0x1a>
 800347c:	682b      	ldr	r3, [r5, #0]
 800347e:	b103      	cbz	r3, 8003482 <_isatty_r+0x1a>
 8003480:	6023      	str	r3, [r4, #0]
 8003482:	bd38      	pop	{r3, r4, r5, pc}
 8003484:	2000020c 	.word	0x2000020c

08003488 <_lseek_r>:
 8003488:	b538      	push	{r3, r4, r5, lr}
 800348a:	4d07      	ldr	r5, [pc, #28]	; (80034a8 <_lseek_r+0x20>)
 800348c:	4604      	mov	r4, r0
 800348e:	4608      	mov	r0, r1
 8003490:	4611      	mov	r1, r2
 8003492:	2200      	movs	r2, #0
 8003494:	602a      	str	r2, [r5, #0]
 8003496:	461a      	mov	r2, r3
 8003498:	f7fd fe42 	bl	8001120 <_lseek>
 800349c:	1c43      	adds	r3, r0, #1
 800349e:	d102      	bne.n	80034a6 <_lseek_r+0x1e>
 80034a0:	682b      	ldr	r3, [r5, #0]
 80034a2:	b103      	cbz	r3, 80034a6 <_lseek_r+0x1e>
 80034a4:	6023      	str	r3, [r4, #0]
 80034a6:	bd38      	pop	{r3, r4, r5, pc}
 80034a8:	2000020c 	.word	0x2000020c

080034ac <_read_r>:
 80034ac:	b538      	push	{r3, r4, r5, lr}
 80034ae:	4d07      	ldr	r5, [pc, #28]	; (80034cc <_read_r+0x20>)
 80034b0:	4604      	mov	r4, r0
 80034b2:	4608      	mov	r0, r1
 80034b4:	4611      	mov	r1, r2
 80034b6:	2200      	movs	r2, #0
 80034b8:	602a      	str	r2, [r5, #0]
 80034ba:	461a      	mov	r2, r3
 80034bc:	f7fd fdd0 	bl	8001060 <_read>
 80034c0:	1c43      	adds	r3, r0, #1
 80034c2:	d102      	bne.n	80034ca <_read_r+0x1e>
 80034c4:	682b      	ldr	r3, [r5, #0]
 80034c6:	b103      	cbz	r3, 80034ca <_read_r+0x1e>
 80034c8:	6023      	str	r3, [r4, #0]
 80034ca:	bd38      	pop	{r3, r4, r5, pc}
 80034cc:	2000020c 	.word	0x2000020c

080034d0 <_init>:
 80034d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034d2:	bf00      	nop
 80034d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034d6:	bc08      	pop	{r3}
 80034d8:	469e      	mov	lr, r3
 80034da:	4770      	bx	lr

080034dc <_fini>:
 80034dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034de:	bf00      	nop
 80034e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034e2:	bc08      	pop	{r3}
 80034e4:	469e      	mov	lr, r3
 80034e6:	4770      	bx	lr
