/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ul-tqma6ul.dtsi"

/ {
	model = "TQ Systems i.MX6 UltraLite Baseboard";
	compatible = "tqc,imx6ul-mba6ul", "fsl,imx6ul";

	chosen {
		stdout-path = &uart1;
	};

	gpio_buttons: gpio_keys {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;

		button@0 {
			label = "s14";
			linux,code = <KEY_1>;
			gpios = <&expander_in 0 GPIO_ACTIVE_LOW>;
		};

		button@1 {
			label = "s6";
			linux,code = <KEY_2>;
			gpios = <&expander_in 1 GPIO_ACTIVE_LOW>;
		};

		button@2 {
			label = "s7";
			linux,code = <KEY_3>;
			gpios = <&expander_in 2 GPIO_ACTIVE_LOW>;
		};
	};

	pxp_v4l2 {
		compatible = "fsl,imx6ul-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_mba6ul_3v3: regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "supply-mba6ul-3v3";
			reg = <0>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_mba6ul_5v0: regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "supply-mba6ul-5v0";
			reg = <1>;
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
		};

		reg_can_3v3: regulator@2 {
			compatible = "regulator-fixed";
			regulator-name = "can-3v3";
			reg = <2>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			vin_supply = <&reg_mba6ul_3v3>;
		};

		reg_otgvbus_3v3: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "otg-vbus-supply-3v3";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			vin_supply = <&reg_mba6ul_3v3>;
		};

		reg_otgvbus_5v0: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			regulator-name = "otg-vbus-supply-5v0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			vin_supply = <&reg_mba6ul_5v0>;
		};

		reg_fec_3v3: regulator@5 {
			compatible = "regulator-fixed";
			regulator-name = "fec-3v3";
			reg = <5>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			vin_supply = <&reg_mba6ul_3v3>;
		};
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-supply = <&reg_fec_3v3>;
	/* rst shared with fec2 */
	status = "okay";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-supply = <&reg_fec_3v3>;
	/* rst shared with fec1 */
	phy-reset-gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <25>;
	phy-reset-delay = <1>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			max-speed = <100>;
			interrupt-parent = <&expander_in>;
			interrupts = <6 IRQ_TYPE_EDGE_FALLING>;
			reg = <0>;
		};

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			max-speed = <100>;
			interrupt-parent = <&expander_in>;
			interrupts = <7 IRQ_TYPE_EDGE_FALLING>;
			reg = <1>;
		};
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_can_3v3>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_can_3v3>;
	status = "okay";
};

&i2c4 {
	/* Output-Portexpander */
	expander_out: pca9554@20 {
		compatible = "nxp,pca9554";
		reg = <0x20>;
		/* Interrupt not connected (R410) */
		/* interrupt-parent = <&gpio4>; */
		/* interrupts = <24 IRQ_TYPE_EDGE_FALLING>; */
		/* interrupt-controller; */
		/* interrupt-cells = <2>; */
		gpio-controller;
		#gpio-cells = <2>;
		status = "okay";
	};

	/* Input-Portexpander */
	expander_in: pca9554@21 {
		compatible = "nxp,pca9554";
		reg = <0x21>;
		interrupt-parent = <&gpio4>;
		interrupts = <23 IRQ_TYPE_EDGE_FALLING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-controller;
		#gpio-cells = <2>;
		status = "okay";
	};
};

&iomuxc {
	imx6ul-mba6ul {
		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b0a8
				/* rst shared with phy2 */
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b0a8
				/* mdio */
				MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
				/* rst shared with phy1 */
				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0x0001b099
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020
				MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__UART6_DCE_TX	0x1b0b1
				MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX	0x1b0b1
				MX6UL_PAD_CSI_VSYNC__UART6_DCE_RTS	0x1b0b1
				MX6UL_PAD_CSI_HSYNC__UART6_DCE_CTS	0x1b0b1
			>;
		};

		pinctrl_uart6dte: uart6dte {
			fsl,pins = <
				MX6UL_PAD_CSI_PIXCLK__UART6_DTE_TX	0x1b0b1
				MX6UL_PAD_CSI_MCLK__UART6_DTE_RX	0x1b0b1
				MX6UL_PAD_CSI_HSYNC__UART6_DTE_RTS	0x1b0b1
				MX6UL_PAD_CSI_VSYNC__UART6_DTE_CTS	0x1b0b1
			>;
		};

		pinctrl_usb_otg1: usbotg1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x17059
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x00017071
				MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x00017059
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x00017059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x00017059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x00017059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x00017059
				/* WP */
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	0x0001b099
				/* CD */
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x0001b099
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x00017071
				MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x000170b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x000170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x000170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x000170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x000170b9
				/* WP */
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	0x0001b099
				/* CD */
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x0001b099
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x00017071
				MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x000170f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x000170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x000170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x000170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x000170f9
				/* WP */
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	0x0001b099
				/* CD */
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x0001b099
			>;
		};
	};
};

&pxp {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	fsl,uart-has-rtscts;
	/* for DTE mode, add below change */
	/* fsl,dte-mode; */
	/* pinctrl-0 = <&pinctrl_uart6dte>; */
	status = "okay";
};

/* otg-port */
/* pwr, oc pins not connected */
&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_otg1>;
	vbus-supply = <&reg_otgvbus_5v0>;
	dr_mode = "otg";
	otg-rev;
	status = "okay";
};

/* 7-port usb hub */
/* id, pwr, oc pins not connected */
&usbotg2 {
	vbus-supply = <&reg_otgvbus_3v3>;
	dr_mode = "host";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	/* pinctrl-names = "default"; */
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio1 18 GPIO_ACTIVE_HIGH>;
	bus-width = <4>;
	vmmc-supply = <&reg_mba6ul_3v3>;
	status = "okay";
};
