INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/feg8file/feg8file.srcs/sources_1/new/reg8file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg8file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/feg8file/feg8file.srcs/sim_1/new/reg8file_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg8file_sim
