Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3def96a748a14e4fbf02ccbace634ed8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_procesador_behav xil_defaultlib.tb_procesador xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Sel' [C:/Users/Rey Messon/Desktop/procesador_mips/project_26/project_26.srcs/sources_1/new/procesador.v:8]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Rey Messon/Desktop/procesador_mips/project_26/project_26.srcs/sources_1/new/procesador.v" Line 1. Module Lab1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Rey Messon/Desktop/procesador_mips/project_26/project_26.srcs/sources_1/new/memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Rey Messon/Desktop/procesador_mips/project_26/project_26.srcs/sources_1/new/memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stateMachine
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Lab1
Compiling module xil_defaultlib.tb_procesador
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_procesador_behav
