;redcode
;assert 1
	SPL 0, #209
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SUB 601, <-1
	SUB 621, <-1
	SUB 621, <-1
	SLT 121, 0
	SUB -207, <-120
	CMP -812, <16
	SPL 621, @-1
	JMZ -101, #-0
	JMZ -101, #-0
	JMZ -101, #-0
	SUB 111, -165
	SUB 111, -165
	CMP <102, 811
	SLT -813, @-11
	ADD 270, 60
	DJN -101, #-0
	SUB #12, @0
	SUB #12, @0
	CMP -318, -102
	SUB #81, -1
	MOV #82, @900
	SLT #573, @701
	SUB @121, 106
	SLT -813, @-11
	SUB @121, 106
	MOV -3, <-20
	CMP -812, <16
	MOV -1, <-20
	MOV -1, <-20
	CMP 111, -165
	SUB #81, -1
	SUB @-127, 100
	SUB @-127, 100
	SLT 270, 60
	ADD #-10, <81
	ADD #-10, <81
	SLT 20, @312
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, #209
	SPL 0, #209
	SUB @121, 106
	SUB #12, @0
	SUB #12, @0
	SUB #12, @0
