//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Mar 13 12:31:35 2014 (1394735495)
// Cuda compilation tools, release 6.0, V6.0.1
//

.version 4.0
.target sm_20
.address_size 64


.visible .entry _Z10AddVectorsPKcS0_Pci(
	.param .u64 _Z10AddVectorsPKcS0_Pci_param_0,
	.param .u64 _Z10AddVectorsPKcS0_Pci_param_1,
	.param .u64 _Z10AddVectorsPKcS0_Pci_param_2,
	.param .u32 _Z10AddVectorsPKcS0_Pci_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .s32 	%r<18>;
	.reg .s64 	%rd<11>;


	ld.param.u64 	%rd4, [_Z10AddVectorsPKcS0_Pci_param_0];
	ld.param.u64 	%rd5, [_Z10AddVectorsPKcS0_Pci_param_1];
	ld.param.u64 	%rd6, [_Z10AddVectorsPKcS0_Pci_param_2];
	ld.param.u32 	%r9, [_Z10AddVectorsPKcS0_Pci_param_3];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	cvta.to.global.u64 	%rd3, %rd4;
	mov.u32 	%r10, %ctaid.x;
	mul.lo.s32 	%r11, %r10, %r9;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r12, %tid.x;
	mad.lo.s32 	%r2, %r11, %r1, %r12;
	mad.lo.s32 	%r3, %r1, %r9, %r2;
	mov.u32 	%r16, 0;

BB0_1:
	setp.ge.s32	%p1, %r2, %r3;
	mov.u32 	%r17, %r2;
	@%p1 bra 	BB0_3;

BB0_2:
	mov.u32 	%r5, %r17;
	cvt.s64.s32	%rd7, %r5;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.u8 	%r13, [%rd8];
	add.s64 	%rd9, %rd2, %rd7;
	ld.global.u8 	%r14, [%rd9];
	add.s32 	%r15, %r14, %r13;
	add.s64 	%rd10, %rd1, %rd7;
	st.global.u8 	[%rd10], %r15;
	add.s32 	%r6, %r5, %r1;
	setp.lt.s32	%p2, %r6, %r3;
	mov.u32 	%r17, %r6;
	@%p2 bra 	BB0_2;

BB0_3:
	add.s32 	%r16, %r16, 1;
	setp.lt.s32	%p3, %r16, 1000;
	@%p3 bra 	BB0_1;

	ret;
}


