# Verilog library of modules

"hdl" contains synthesizable modules, "sim" contains behavioral modules.