INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/ACD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/imports/new/ADC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/imports/new/DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/imports/Desktop/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/imports/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/imports/new/sync_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
