

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_1'
================================================================
* Date:           Tue Jun 18 12:24:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.597 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189  |huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2  |        2|      257|  10.000 ns|   1.285 us|    2|  257|       no|
        |grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197  |huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209  |huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217  |huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6  |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_637_1  |       48|     4160|   3 ~ 260|          -|          -|    16|        no|
        |- VITIS_LOOP_649_3  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 7 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 16 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_dhtbl_valptr_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_dhtbl_valptr_offset"   --->   Operation 17 'read' 'p_dhtbl_valptr_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_dhtbl_mincode_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_dhtbl_mincode_offset"   --->   Operation 18 'read' 'p_dhtbl_mincode_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_dhtbl_maxcode_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_dhtbl_maxcode_offset"   --->   Operation 19 'read' 'p_dhtbl_maxcode_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_xhtbl_bits_offset_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_xhtbl_bits_offset"   --->   Operation 20 'read' 'p_xhtbl_bits_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_loc = alloca i64 1"   --->   Operation 21 'alloca' 'p_dhtbl_ml_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%huffsize_load_loc = alloca i64 1"   --->   Operation 22 'alloca' 'huffsize_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_ln651_loc = alloca i64 1"   --->   Operation 23 'alloca' 'add_ln651_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%code_4_loc = alloca i64 1"   --->   Operation 24 'alloca' 'code_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%select_ln668 = select i1 %p_dhtbl_valptr_offset_read, i6 36, i6 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 25 'select' 'select_ln668' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.36ns)   --->   "%select_ln669 = select i1 %p_dhtbl_mincode_offset_read, i6 36, i6 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 26 'select' 'select_ln669' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln671 = select i1 %p_dhtbl_maxcode_offset_read, i6 36, i6 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 27 'select' 'select_ln671' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.37ns)   --->   "%select_ln671_cast = select i1 %p_dhtbl_maxcode_offset_read, i7 36, i7 0"   --->   Operation 28 'select' 'select_ln671_cast' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%huffsize = alloca i64 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:629]   --->   Operation 29 'alloca' 'huffsize' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%huffcode = alloca i64 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:630]   --->   Operation 30 'alloca' 'huffcode' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 0, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 31 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 1, i5 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 32 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln637 = br void %VITIS_LOOP_638_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 33 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_5 = load i5 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 34 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.82ns)   --->   "%icmp_ln637 = icmp_eq  i5 %i_5, i5 17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 35 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln637 = br i1 %icmp_ln637, void %VITIS_LOOP_638_2.split, void %for.end9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 36 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i_5, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %tmp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 38 'zext' 'p_cast' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.93ns)   --->   "%empty = add i10 %p_cast, i10 %p_xhtbl_bits_offset_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 39 'add' 'empty' <Predicate = (!icmp_ln637)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %empty, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 40 'partselect' 'tmp_s' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast3 = zext i8 %tmp_s" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 41 'zext' 'p_cast3' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_addr = getelementptr i8 %p_jinfo_dc_xhuff_tbl_bits, i64 0, i64 %p_cast3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 42 'getelementptr' 'p_jinfo_dc_xhuff_tbl_bits_addr' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 43 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = (!icmp_ln637)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%size_4 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 44 'alloca' 'size_4' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%code = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 45 'alloca' 'code' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_2 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 46 'alloca' 'p_2' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_load = load i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 47 'load' 'p_load' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln643 = zext i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 48 'zext' 'zext_ln643' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%huffsize_addr = getelementptr i5 %huffsize, i64 0, i64 %zext_ln643" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 49 'getelementptr' 'huffsize_addr' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln643 = store i5 0, i9 %huffsize_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 50 'store' 'store_ln643' <Predicate = (icmp_ln637)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_2 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 0, i32 %p_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 51 'store' 'store_ln628' <Predicate = (icmp_ln637)> <Delay = 0.46>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln628 = store i32 0, i32 %code" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 52 'store' 'store_ln628' <Predicate = (icmp_ln637)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln628 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln637 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 54 'specloopname' 'specloopname_ln637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 55 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln638 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 56 'zext' 'zext_ln638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln638_2 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 57 'zext' 'zext_ln638_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.87ns)   --->   "%icmp_ln638 = icmp_eq  i8 %p_jinfo_dc_xhuff_tbl_bits_load, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 58 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln638 = br i1 %icmp_ln638, void %for.body3.lr.ph, void %for.inc7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 59 'br' 'br_ln638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_load_2 = load i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 60 'load' 'p_load_2' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.87ns)   --->   "%add_ln638 = add i9 %zext_ln638_2, i9 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 61 'add' 'add_ln638' <Predicate = (!icmp_ln638)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [2/2] (0.46ns)   --->   "%call_ln637 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_638_2, i32 %p_load_2, i9 %add_ln638, i5 %huffsize, i5 %i_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 62 'call' 'call_ln637' <Predicate = (!icmp_ln638)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 63 [1/1] (1.14ns)   --->   "%add_ln637 = add i32 %zext_ln638, i32 %p_load_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 63 'add' 'add_ln637' <Predicate = (!icmp_ln638)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %add_ln637, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 64 'store' 'store_ln628' <Predicate = (!icmp_ln638)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.28>
ST_4 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln637 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_638_2, i32 %p_load_2, i9 %add_ln638, i5 %huffsize, i5 %i_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 65 'call' 'call_ln637' <Predicate = (!icmp_ln638)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln637 = br void %for.inc7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 66 'br' 'br_ln637' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.82ns)   --->   "%add_ln637_2 = add i5 %i_5, i5 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 67 'add' 'add_ln637_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 %add_ln637_2, i5 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 68 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln637 = br void %VITIS_LOOP_638_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 69 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%huffsize_addr_2 = getelementptr i5 %huffsize, i64 0, i64 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:648]   --->   Operation 70 'getelementptr' 'huffsize_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (1.29ns)   --->   "%size = load i9 %huffsize_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:648]   --->   Operation 71 'load' 'size' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>

State 6 <SV = 3> <Delay = 1.75>
ST_6 : Operation 72 [1/2] (1.29ns)   --->   "%size = load i9 %huffsize_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:648]   --->   Operation 72 'load' 'size' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_6 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 %size, i5 %size_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 73 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln649 = br void %VITIS_LOOP_650_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:649]   --->   Operation 74 'br' 'br_ln649' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.90>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%size_5 = load i5 %size_4"   --->   Operation 75 'load' 'size_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%code_8 = load i32 %code"   --->   Operation 76 'load' 'code_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%p_7 = load i32 %p_2"   --->   Operation 77 'load' 'p_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (2.90ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_650_4, i32 %p_7, i32 %code_8, i32 %huffcode, i5 %huffsize, i5 %size_5, i31 %code_4_loc, i32 %add_ln651_loc, i5 %huffsize_load_loc"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 2.26>
ST_8 : Operation 79 [1/2] (2.26ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_650_4, i32 %p_7, i32 %code_8, i32 %huffcode, i5 %huffsize, i5 %size_5, i31 %code_4_loc, i32 %add_ln651_loc, i5 %huffsize_load_loc"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 3.05>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln649 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:649]   --->   Operation 80 'specloopname' 'specloopname_ln649' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%code_4_loc_load = load i31 %code_4_loc"   --->   Operation 81 'load' 'code_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%add_ln651_loc_load = load i32 %add_ln651_loc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:654]   --->   Operation 82 'load' 'add_ln651_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%huffsize_load = load i5 %huffsize_load_loc"   --->   Operation 83 'load' 'huffsize_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.82ns)   --->   "%icmp_ln654 = icmp_eq  i5 %huffsize_load, i5 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:654]   --->   Operation 84 'icmp' 'icmp_ln654' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln654 = br i1 %icmp_ln654, void %do.cond25.preheader, void %for.body32.preheader" [benchmarks/chstone/jpeg/src/jpeg_decode.c:654]   --->   Operation 85 'br' 'br_ln654' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [2/2] (0.46ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_657_5, i31 %code_4_loc_load, i5 %size_5, i5 %huffsize_load, i32 %code"   --->   Operation 86 'call' 'call_ln0' <Predicate = (!icmp_ln654)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 87 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %add_ln651_loc_load, i32 %p_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 87 'store' 'store_ln628' <Predicate = (!icmp_ln654)> <Delay = 0.46>
ST_9 : Operation 88 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 %huffsize_load, i5 %size_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 88 'store' 'store_ln628' <Predicate = (!icmp_ln654)> <Delay = 0.46>
ST_9 : Operation 89 [2/2] (2.23ns)   --->   "%call_ln671 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6, i6 %select_ln671, i32 %p_dhtbl_maxcode, i6 %select_ln669, i11 %p_dhtbl_mincode, i6 %select_ln668, i11 %p_dhtbl_valptr, i10 %p_xhtbl_bits_offset_read, i32 %huffcode, i32 %p_dhtbl_ml_loc, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 89 'call' 'call_ln671' <Predicate = (icmp_ln654)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_657_5, i31 %code_4_loc_load, i5 %size_5, i5 %huffsize_load, i32 %code"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln649 = br void %VITIS_LOOP_650_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:649]   --->   Operation 91 'br' 'br_ln649' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln671 = call void @huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6, i6 %select_ln671, i32 %p_dhtbl_maxcode, i6 %select_ln669, i11 %p_dhtbl_mincode, i6 %select_ln668, i11 %p_dhtbl_valptr, i10 %p_xhtbl_bits_offset_read, i32 %huffcode, i32 %p_dhtbl_ml_loc, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 92 'call' 'call_ln671' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 2.15>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_loc_load = load i32 %p_dhtbl_ml_loc"   --->   Operation 93 'load' 'p_dhtbl_ml_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln676 = trunc i32 %p_dhtbl_ml_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 94 'trunc' 'trunc_ln676' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.85ns)   --->   "%add_ln676_1 = add i7 %select_ln671_cast, i7 %trunc_ln676" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 95 'add' 'add_ln676_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln676 = zext i7 %add_ln676_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 96 'zext' 'zext_ln676' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%p_dhtbl_maxcode_addr = getelementptr i32 %p_dhtbl_maxcode, i64 0, i64 %zext_ln676" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 97 'getelementptr' 'p_dhtbl_maxcode_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [2/2] (1.29ns)   --->   "%p_dhtbl_maxcode_load = load i7 %p_dhtbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 98 'load' 'p_dhtbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 13 <SV = 9> <Delay = 1.29>
ST_13 : Operation 99 [1/2] (1.29ns)   --->   "%p_dhtbl_maxcode_load = load i7 %p_dhtbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 99 'load' 'p_dhtbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 14 <SV = 10> <Delay = 2.43>
ST_14 : Operation 100 [1/1] (1.14ns)   --->   "%add_ln676 = add i32 %p_dhtbl_maxcode_load, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 100 'add' 'add_ln676' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (1.29ns)   --->   "%store_ln676 = store i32 %add_ln676, i7 %p_dhtbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 101 'store' 'store_ln676' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln677 = ret i32 %p_dhtbl_ml_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:677]   --->   Operation 102 'ret' 'ret_ln677' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_xhtbl_bits_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dhtbl_maxcode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_dhtbl_maxcode_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dhtbl_mincode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_dhtbl_mincode_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dhtbl_valptr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_dhtbl_valptr_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_jinfo_dc_xhuff_tbl_bits]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                              (alloca           ) [ 011110000000000]
p                              (alloca           ) [ 011110000000000]
p_dhtbl_valptr_offset_read     (read             ) [ 000000000000000]
p_dhtbl_mincode_offset_read    (read             ) [ 000000000000000]
p_dhtbl_maxcode_offset_read    (read             ) [ 000000000000000]
p_xhtbl_bits_offset_read       (read             ) [ 001111111111000]
p_dhtbl_ml_loc                 (alloca           ) [ 001111111111100]
huffsize_load_loc              (alloca           ) [ 001111111110000]
add_ln651_loc                  (alloca           ) [ 001111111110000]
code_4_loc                     (alloca           ) [ 001111111110000]
select_ln668                   (select           ) [ 001111111111000]
select_ln669                   (select           ) [ 001111111111000]
select_ln671                   (select           ) [ 001111111111000]
select_ln671_cast              (select           ) [ 001111111111100]
huffsize                       (alloca           ) [ 001111111110000]
huffcode                       (alloca           ) [ 001111111111000]
store_ln628                    (store            ) [ 000000000000000]
store_ln628                    (store            ) [ 000000000000000]
br_ln637                       (br               ) [ 000000000000000]
i_5                            (load             ) [ 000110000000000]
icmp_ln637                     (icmp             ) [ 001110000000000]
br_ln637                       (br               ) [ 000000000000000]
tmp                            (bitconcatenate   ) [ 000000000000000]
p_cast                         (zext             ) [ 000000000000000]
empty                          (add              ) [ 000000000000000]
tmp_s                          (partselect       ) [ 000000000000000]
p_cast3                        (zext             ) [ 000000000000000]
p_jinfo_dc_xhuff_tbl_bits_addr (getelementptr    ) [ 000100000000000]
size_4                         (alloca           ) [ 000001111110000]
code                           (alloca           ) [ 001111111110000]
p_2                            (alloca           ) [ 001111111110000]
p_load                         (load             ) [ 000000000000000]
zext_ln643                     (zext             ) [ 000000000000000]
huffsize_addr                  (getelementptr    ) [ 000000000000000]
store_ln643                    (store            ) [ 000000000000000]
store_ln628                    (store            ) [ 000000000000000]
store_ln628                    (store            ) [ 000000000000000]
speclooptripcount_ln628        (speclooptripcount) [ 000000000000000]
specloopname_ln637             (specloopname     ) [ 000000000000000]
p_jinfo_dc_xhuff_tbl_bits_load (load             ) [ 000000000000000]
zext_ln638                     (zext             ) [ 000000000000000]
zext_ln638_2                   (zext             ) [ 000000000000000]
icmp_ln638                     (icmp             ) [ 001110000000000]
br_ln638                       (br               ) [ 000000000000000]
p_load_2                       (load             ) [ 000010000000000]
add_ln638                      (add              ) [ 000010000000000]
add_ln637                      (add              ) [ 000000000000000]
store_ln628                    (store            ) [ 000000000000000]
call_ln637                     (call             ) [ 000000000000000]
br_ln637                       (br               ) [ 000000000000000]
add_ln637_2                    (add              ) [ 000000000000000]
store_ln628                    (store            ) [ 000000000000000]
br_ln637                       (br               ) [ 000000000000000]
huffsize_addr_2                (getelementptr    ) [ 000000100000000]
size                           (load             ) [ 000000000000000]
store_ln628                    (store            ) [ 000000000000000]
br_ln649                       (br               ) [ 000000000000000]
size_5                         (load             ) [ 000000001110000]
code_8                         (load             ) [ 000000001000000]
p_7                            (load             ) [ 000000001000000]
call_ln0                       (call             ) [ 000000000000000]
specloopname_ln649             (specloopname     ) [ 000000000000000]
code_4_loc_load                (load             ) [ 000000000010000]
add_ln651_loc_load             (load             ) [ 000000000000000]
huffsize_load                  (load             ) [ 000000000010000]
icmp_ln654                     (icmp             ) [ 000000011110000]
br_ln654                       (br               ) [ 000000000000000]
store_ln628                    (store            ) [ 000000000000000]
store_ln628                    (store            ) [ 000000000000000]
call_ln0                       (call             ) [ 000000000000000]
br_ln649                       (br               ) [ 000000000000000]
call_ln671                     (call             ) [ 000000000000000]
p_dhtbl_ml_loc_load            (load             ) [ 000000000000011]
trunc_ln676                    (trunc            ) [ 000000000000000]
add_ln676_1                    (add              ) [ 000000000000000]
zext_ln676                     (zext             ) [ 000000000000000]
p_dhtbl_maxcode_addr           (getelementptr    ) [ 000000000000011]
p_dhtbl_maxcode_load           (load             ) [ 000000000000001]
add_ln676                      (add              ) [ 000000000000000]
store_ln676                    (store            ) [ 000000000000000]
ret_ln677                      (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_xhtbl_bits_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_xhtbl_bits_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dhtbl_maxcode">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dhtbl_maxcode"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_dhtbl_maxcode_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dhtbl_maxcode_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dhtbl_mincode">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dhtbl_mincode"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_dhtbl_mincode_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dhtbl_mincode_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dhtbl_valptr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dhtbl_valptr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dhtbl_valptr_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dhtbl_valptr_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_jinfo_dc_xhuff_tbl_bits">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_638_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_650_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_657_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_dhtbl_ml_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dhtbl_ml_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="huffsize_load_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="huffsize_load_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln651_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln651_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="code_4_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="code_4_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="huffsize_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="huffsize/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="huffcode_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="huffcode/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="size_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size_4/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="code_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="code/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_2/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_dhtbl_valptr_offset_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dhtbl_valptr_offset_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_dhtbl_mincode_offset_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dhtbl_mincode_offset_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_dhtbl_maxcode_offset_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dhtbl_maxcode_offset_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_xhtbl_bits_offset_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_xhtbl_bits_offset_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_jinfo_dc_xhuff_tbl_bits_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_dc_xhuff_tbl_bits_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_dc_xhuff_tbl_bits_load/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="huffsize_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="huffsize_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="5" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln643/2 size/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="huffsize_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="huffsize_addr_2/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_dhtbl_maxcode_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_dhtbl_maxcode_addr/12 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_dhtbl_maxcode_load/12 store_ln676/14 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="9" slack="0"/>
<pin id="193" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="194" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="195" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln637/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="203" dir="0" index="5" bw="5" slack="0"/>
<pin id="204" dir="0" index="6" bw="31" slack="4"/>
<pin id="205" dir="0" index="7" bw="32" slack="4"/>
<pin id="206" dir="0" index="8" bw="5" slack="4"/>
<pin id="207" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="31" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="3"/>
<pin id="213" dir="0" index="3" bw="5" slack="0"/>
<pin id="214" dir="0" index="4" bw="32" slack="5"/>
<pin id="215" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="6"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="0" index="3" bw="6" slack="6"/>
<pin id="222" dir="0" index="4" bw="11" slack="0"/>
<pin id="223" dir="0" index="5" bw="6" slack="6"/>
<pin id="224" dir="0" index="6" bw="11" slack="0"/>
<pin id="225" dir="0" index="7" bw="10" slack="6"/>
<pin id="226" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="9" bw="32" slack="6"/>
<pin id="228" dir="0" index="10" bw="8" slack="0"/>
<pin id="229" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln671/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 p_load_2/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln668_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln668/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln669_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln669/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln671_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="6" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln671/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln671_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln671_cast/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln628_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln628_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_5_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="1"/>
<pin id="283" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln637_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln637/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="empty_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="1"/>
<pin id="305" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="10" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="0"/>
<pin id="311" dir="0" index="3" bw="5" slack="0"/>
<pin id="312" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_cast3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln643_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln628_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln628_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln638_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln638/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln638_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln638_2/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln638_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln638/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln638_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln638/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln637_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln637/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln628_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="2"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln637_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln637_2/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln628_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="3"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln628_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="5" slack="2"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="size_5_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="3"/>
<pin id="386" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="size_5/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="code_8_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="3"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="code_8/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_7_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="3"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_7/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="code_4_loc_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="6"/>
<pin id="398" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="code_4_loc_load/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln651_loc_load_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="6"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln651_loc_load/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="huffsize_load_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="6"/>
<pin id="405" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="huffsize_load/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln654_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln654/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln628_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="5"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln628_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="5"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/9 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_dhtbl_ml_loc_load_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="8"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_dhtbl_ml_loc_load/12 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln676_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln676/12 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln676_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="8"/>
<pin id="432" dir="0" index="1" bw="7" slack="0"/>
<pin id="433" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln676_1/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln676_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln676/12 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln676_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln676/14 "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="453" class="1005" name="p_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="460" class="1005" name="p_xhtbl_bits_offset_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="1"/>
<pin id="462" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_xhtbl_bits_offset_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="p_dhtbl_ml_loc_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="6"/>
<pin id="468" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_dhtbl_ml_loc "/>
</bind>
</comp>

<comp id="472" class="1005" name="huffsize_load_loc_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="4"/>
<pin id="474" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="huffsize_load_loc "/>
</bind>
</comp>

<comp id="478" class="1005" name="add_ln651_loc_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="4"/>
<pin id="480" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln651_loc "/>
</bind>
</comp>

<comp id="484" class="1005" name="code_4_loc_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="31" slack="4"/>
<pin id="486" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="code_4_loc "/>
</bind>
</comp>

<comp id="490" class="1005" name="select_ln668_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="6"/>
<pin id="492" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="select_ln668 "/>
</bind>
</comp>

<comp id="495" class="1005" name="select_ln669_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="6"/>
<pin id="497" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="select_ln669 "/>
</bind>
</comp>

<comp id="500" class="1005" name="select_ln671_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="6"/>
<pin id="502" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="select_ln671 "/>
</bind>
</comp>

<comp id="505" class="1005" name="select_ln671_cast_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="8"/>
<pin id="507" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="select_ln671_cast "/>
</bind>
</comp>

<comp id="516" class="1005" name="p_jinfo_dc_xhuff_tbl_bits_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_dc_xhuff_tbl_bits_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="size_4_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="2"/>
<pin id="523" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="size_4 "/>
</bind>
</comp>

<comp id="528" class="1005" name="code_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="code "/>
</bind>
</comp>

<comp id="535" class="1005" name="p_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="icmp_ln638_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln638 "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_load_2_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load_2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="add_ln638_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="1"/>
<pin id="553" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln638 "/>
</bind>
</comp>

<comp id="556" class="1005" name="huffsize_addr_2_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="1"/>
<pin id="558" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="huffsize_addr_2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="size_5_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="3"/>
<pin id="563" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="size_5 "/>
</bind>
</comp>

<comp id="584" class="1005" name="p_dhtbl_maxcode_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="7" slack="1"/>
<pin id="586" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_dhtbl_maxcode_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="p_dhtbl_maxcode_load_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_dhtbl_maxcode_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="230"><net_src comp="72" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="217" pin=4"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="217" pin=6"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="217" pin=10"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="244"><net_src comp="118" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="124" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="130" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="130" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="281" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="320"><net_src comp="307" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="325"><net_src comp="235" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="32" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="149" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="149" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="149" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="341" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="362"><net_src comp="337" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="235" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="34" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="161" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="197" pin=5"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="406"><net_src comp="403" pin="1"/><net_sink comp="209" pin=3"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="400" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="403" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="444"><net_src comp="16" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="445"><net_src comp="440" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="449"><net_src comp="74" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="456"><net_src comp="78" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="463"><net_src comp="136" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="217" pin=7"/></net>

<net id="469"><net_src comp="82" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="217" pin=9"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="475"><net_src comp="86" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="197" pin=8"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="481"><net_src comp="90" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="197" pin=7"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="487"><net_src comp="94" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="197" pin=6"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="493"><net_src comp="239" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="217" pin=5"/></net>

<net id="498"><net_src comp="247" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="217" pin=3"/></net>

<net id="503"><net_src comp="255" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="508"><net_src comp="263" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="519"><net_src comp="142" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="524"><net_src comp="106" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="531"><net_src comp="110" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="209" pin=4"/></net>

<net id="538"><net_src comp="114" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="545"><net_src comp="345" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="235" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="554"><net_src comp="351" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="559"><net_src comp="168" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="564"><net_src comp="384" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="587"><net_src comp="176" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="592"><net_src comp="183" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="440" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dhtbl_maxcode | {9 11 14 }
	Port: p_dhtbl_mincode | {9 11 }
	Port: p_dhtbl_valptr | {9 11 }
 - Input state : 
	Port: huff_make_dhuff_tb.1 : p_xhtbl_bits_offset | {1 }
	Port: huff_make_dhuff_tb.1 : p_dhtbl_maxcode | {12 13 }
	Port: huff_make_dhuff_tb.1 : p_dhtbl_maxcode_offset | {1 }
	Port: huff_make_dhuff_tb.1 : p_dhtbl_mincode_offset | {1 }
	Port: huff_make_dhuff_tb.1 : p_dhtbl_valptr_offset | {1 }
	Port: huff_make_dhuff_tb.1 : p_jinfo_dc_xhuff_tbl_bits | {2 3 9 11 }
  - Chain level:
	State 1
		store_ln628 : 1
		store_ln628 : 1
	State 2
		icmp_ln637 : 1
		br_ln637 : 2
		tmp : 1
		p_cast : 2
		empty : 3
		tmp_s : 4
		p_cast3 : 5
		p_jinfo_dc_xhuff_tbl_bits_addr : 6
		p_jinfo_dc_xhuff_tbl_bits_load : 7
		zext_ln643 : 1
		huffsize_addr : 2
		store_ln643 : 3
		store_ln628 : 1
		store_ln628 : 1
	State 3
		zext_ln638 : 1
		zext_ln638_2 : 1
		icmp_ln638 : 1
		br_ln638 : 2
		add_ln638 : 2
		call_ln637 : 3
		add_ln637 : 2
		store_ln628 : 3
	State 4
		store_ln628 : 1
	State 5
		size : 1
	State 6
		store_ln628 : 1
	State 7
		call_ln0 : 1
	State 8
	State 9
		icmp_ln654 : 1
		br_ln654 : 2
		call_ln0 : 1
		store_ln628 : 1
		store_ln628 : 1
	State 10
	State 11
	State 12
		trunc_ln676 : 1
		add_ln676_1 : 2
		zext_ln676 : 3
		p_dhtbl_maxcode_addr : 4
		p_dhtbl_maxcode_load : 5
	State 13
	State 14
		store_ln676 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                      |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          | grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189 |    0    |    56   |    72   |
|   call   | grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_650_4_fu_197 |   0.46  |   144   |   144   |
|          | grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5_fu_209 |    0    |    95   |    78   |
|          | grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6_fu_217 |   1.38  |   133   |   197   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                        empty_fu_302                       |    0    |    0    |    17   |
|          |                      add_ln638_fu_351                     |    0    |    0    |    15   |
|    add   |                      add_ln637_fu_358                     |    0    |    0    |    39   |
|          |                     add_ln637_2_fu_369                    |    0    |    0    |    12   |
|          |                     add_ln676_1_fu_430                    |    0    |    0    |    14   |
|          |                      add_ln676_fu_440                     |    0    |    0    |    39   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                     icmp_ln637_fu_284                     |    0    |    0    |    12   |
|   icmp   |                     icmp_ln638_fu_345                     |    0    |    0    |    15   |
|          |                     icmp_ln654_fu_407                     |    0    |    0    |    12   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                    select_ln668_fu_239                    |    0    |    0    |    6    |
|  select  |                    select_ln669_fu_247                    |    0    |    0    |    6    |
|          |                    select_ln671_fu_255                    |    0    |    0    |    6    |
|          |                  select_ln671_cast_fu_263                 |    0    |    0    |    7    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |           p_dhtbl_valptr_offset_read_read_fu_118          |    0    |    0    |    0    |
|   read   |          p_dhtbl_mincode_offset_read_read_fu_124          |    0    |    0    |    0    |
|          |          p_dhtbl_maxcode_offset_read_read_fu_130          |    0    |    0    |    0    |
|          |            p_xhtbl_bits_offset_read_read_fu_136           |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                         tmp_fu_290                        |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                       p_cast_fu_298                       |    0    |    0    |    0    |
|          |                       p_cast3_fu_317                      |    0    |    0    |    0    |
|   zext   |                     zext_ln643_fu_322                     |    0    |    0    |    0    |
|          |                     zext_ln638_fu_337                     |    0    |    0    |    0    |
|          |                    zext_ln638_2_fu_341                    |    0    |    0    |    0    |
|          |                     zext_ln676_fu_435                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|partselect|                        tmp_s_fu_307                       |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   trunc  |                     trunc_ln676_fu_426                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                           |   1.84  |   428   |   691   |
|----------|-----------------------------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|huffcode|    2   |    0   |    0   |    0   |
|huffsize|    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    3   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|           add_ln638_reg_551          |    9   |
|         add_ln651_loc_reg_478        |   32   |
|          code_4_loc_reg_484          |   31   |
|             code_reg_528             |   32   |
|        huffsize_addr_2_reg_556       |    9   |
|       huffsize_load_loc_reg_472      |    5   |
|               i_reg_446              |    5   |
|          icmp_ln638_reg_542          |    1   |
|              p_2_reg_535             |   32   |
|     p_dhtbl_maxcode_addr_reg_584     |    7   |
|     p_dhtbl_maxcode_load_reg_589     |   32   |
|        p_dhtbl_ml_loc_reg_466        |   32   |
|p_jinfo_dc_xhuff_tbl_bits_addr_reg_516|    8   |
|           p_load_2_reg_546           |   32   |
|               p_reg_453              |   32   |
|   p_xhtbl_bits_offset_read_reg_460   |   10   |
|         select_ln668_reg_490         |    6   |
|         select_ln669_reg_495         |    6   |
|       select_ln671_cast_reg_505      |    7   |
|         select_ln671_reg_500         |    6   |
|            size_4_reg_521            |    5   |
|            size_5_reg_561            |    5   |
+--------------------------------------+--------+
|                 Total                |   344  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_access_fu_149                     |  p0  |   2  |   8  |   16   ||    9    |
|                     grp_access_fu_161                     |  p0  |   3  |   9  |   27   ||    14   |
|                     grp_access_fu_183                     |  p0  |   2  |   7  |   14   ||    9    |
| grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189 |  p1  |   2  |  32  |   64   ||    9    |
| grp_huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_638_2_fu_189 |  p2  |   2  |   9  |   18   ||    9    |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                           |      |      |      |   139  || 2.34214 ||    50   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   428  |   691  |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   50   |    -   |
|  Register |    -   |    -   |   344  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   772  |   741  |    0   |
+-----------+--------+--------+--------+--------+--------+
