In archive rustlib.a:

aligned-34916a1db117d3e0.aligned.6r0bohew-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 aligned.6r0bohew-cgu.0



aligned-74d279166d983d33.aligned.6pjhdwou-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 aligned.6pjhdwou-cgu.0



as_slice-9d274d185f4c8247.as_slice.95mesx6r-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 as_slice.95mesx6r-cgu.0



bare_metal-b05f34a40eb66531.bare_metal.2lhk7gov-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 bare_metal.2lhk7gov-cgu.0
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000090 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000000 l    d  .text._ZN10bare_metal15CriticalSection3new17h50e2d6a30f2eb4c5E	00000000 .text._ZN10bare_metal15CriticalSection3new17h50e2d6a30f2eb4c5E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN10bare_metal15CriticalSection3new17h50e2d6a30f2eb4c5E	00000006 _ZN10bare_metal15CriticalSection3new17h50e2d6a30f2eb4c5E



Disassembly of section .text._ZN10bare_metal15CriticalSection3new17h50e2d6a30f2eb4c5E:

00000000 <_ZN10bare_metal15CriticalSection3new17h50e2d6a30f2eb4c5E>:
_ZN10bare_metal15CriticalSection3new17h50e2d6a30f2eb4c5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/bare-metal-0.2.4/src/lib.rs:66
impl CriticalSection {
    /// Creates a critical section token
    ///
    /// This method is meant to be used to create safe abstractions rather than
    /// meant to be directly used in applications.
    pub unsafe fn new() -> Self {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/bare-metal-0.2.4/src/lib.rs:68
        CriticalSection { _0: () }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

cortex-m-v7.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    d  .data	00000000 .data
00000000 l    d  .bss	00000000 .bss
00000000 l    d  .text.__basepri_max	00000000 .text.__basepri_max
00000000 l    d  .text.__basepri_r	00000000 .text.__basepri_r
00000000 l    d  .text.__basepri_w	00000000 .text.__basepri_w
00000000 l    d  .text.__faultmask	00000000 .text.__faultmask
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 g     F .text.__basepri_max	00000000 __basepri_max
00000000 g     F .text.__basepri_r	00000000 __basepri_r
00000000 g     F .text.__basepri_w	00000000 __basepri_w
00000000 g     F .text.__faultmask	00000000 __faultmask



Disassembly of section .text.__basepri_max:

00000000 <__basepri_max>:
__basepri_max():
   0:	f380 8812 	msr	BASEPRI_MAX, r0
   4:	4770      	bx	lr

Disassembly of section .text.__basepri_r:

00000000 <__basepri_r>:
__basepri_r():
   0:	f3ef 8011 	mrs	r0, BASEPRI
   4:	4770      	bx	lr

Disassembly of section .text.__basepri_w:

00000000 <__basepri_w>:
__basepri_w():
   0:	f380 8811 	msr	BASEPRI, r0
   4:	4770      	bx	lr

Disassembly of section .text.__faultmask:

00000000 <__faultmask>:
__faultmask():
   0:	f3ef 8013 	mrs	r0, FAULTMASK
   4:	4770      	bx	lr

cortex-m.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    d  .data	00000000 .data
00000000 l    d  .bss	00000000 .bss
00000000 l    d  .text.__bkpt	00000000 .text.__bkpt
00000000 l    d  .text.__control	00000000 .text.__control
00000000 l    d  .text.__cpsid	00000000 .text.__cpsid
00000000 l    d  .text.__cpsie	00000000 .text.__cpsie
00000000 l    d  .text.__delay	00000000 .text.__delay
00000000 l    d  .text.__dmb	00000000 .text.__dmb
00000000 l    d  .text.__dsb	00000000 .text.__dsb
00000000 l    d  .text.__isb	00000000 .text.__isb
00000000 l    d  .text.__msp_r	00000000 .text.__msp_r
00000000 l    d  .text.__msp_w	00000000 .text.__msp_w
00000000 l    d  .text.__nop	00000000 .text.__nop
00000000 l    d  .text.__primask	00000000 .text.__primask
00000000 l    d  .text.__psp_r	00000000 .text.__psp_r
00000000 l    d  .text.__psp_w	00000000 .text.__psp_w
00000000 l    d  .text.__sev	00000000 .text.__sev
00000000 l    d  .text.__wfe	00000000 .text.__wfe
00000000 l    d  .text.__wfi	00000000 .text.__wfi
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 g     F .text.__bkpt	00000000 __bkpt
00000000 g     F .text.__control	00000000 __control
00000000 g     F .text.__cpsid	00000000 __cpsid
00000000 g     F .text.__cpsie	00000000 __cpsie
00000000 g     F .text.__delay	00000000 __delay
00000000 g     F .text.__dmb	00000000 __dmb
00000000 g     F .text.__dsb	00000000 __dsb
00000000 g     F .text.__isb	00000000 __isb
00000000 g     F .text.__msp_r	00000000 __msp_r
00000000 g     F .text.__msp_w	00000000 __msp_w
00000000 g     F .text.__nop	00000000 __nop
00000000 g     F .text.__primask	00000000 __primask
00000000 g     F .text.__psp_r	00000000 __psp_r
00000000 g     F .text.__psp_w	00000000 __psp_w
00000000 g     F .text.__sev	00000000 __sev
00000000 g     F .text.__wfe	00000000 __wfe
00000000 g     F .text.__wfi	00000000 __wfi



Disassembly of section .text.__bkpt:

00000000 <__bkpt>:
__bkpt():
   0:	be00      	bkpt	0x0000
   2:	4770      	bx	lr

Disassembly of section .text.__control:

00000000 <__control>:
__control():
   0:	f3ef 8014 	mrs	r0, CONTROL
   4:	4770      	bx	lr

Disassembly of section .text.__cpsid:

00000000 <__cpsid>:
__cpsid():
   0:	b672      	cpsid	i
   2:	4770      	bx	lr

Disassembly of section .text.__cpsie:

00000000 <__cpsie>:
__cpsie():
   0:	b662      	cpsie	i
   2:	4770      	bx	lr

Disassembly of section .text.__delay:

00000000 <__delay>:
__delay():
   0:	bf00      	nop
   2:	3801      	subs	r0, #1
   4:	f47f affe 	bne.w	0 <__delay>
   8:	4770      	bx	lr

Disassembly of section .text.__dmb:

00000000 <__dmb>:
__dmb():
   0:	f3bf 8f5f 	dmb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__dsb:

00000000 <__dsb>:
__dsb():
   0:	f3bf 8f4f 	dsb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__isb:

00000000 <__isb>:
__isb():
   0:	f3bf 8f6f 	isb	sy
   4:	4770      	bx	lr

Disassembly of section .text.__msp_r:

00000000 <__msp_r>:
__msp_r():
   0:	f3ef 8008 	mrs	r0, MSP
   4:	4770      	bx	lr

Disassembly of section .text.__msp_w:

00000000 <__msp_w>:
__msp_w():
   0:	f380 8808 	msr	MSP, r0
   4:	4770      	bx	lr

Disassembly of section .text.__nop:

00000000 <__nop>:
__nop():
   0:	4770      	bx	lr

Disassembly of section .text.__primask:

00000000 <__primask>:
__primask():
   0:	f3ef 8010 	mrs	r0, PRIMASK
   4:	4770      	bx	lr

Disassembly of section .text.__psp_r:

00000000 <__psp_r>:
__psp_r():
   0:	f3ef 8009 	mrs	r0, PSP
   4:	4770      	bx	lr

Disassembly of section .text.__psp_w:

00000000 <__psp_w>:
__psp_w():
   0:	f380 8809 	msr	PSP, r0
   4:	4770      	bx	lr

Disassembly of section .text.__sev:

00000000 <__sev>:
__sev():
   0:	bf40      	sev
   2:	4770      	bx	lr

Disassembly of section .text.__wfe:

00000000 <__wfe>:
__wfe():
   0:	bf20      	wfe
   2:	4770      	bx	lr

Disassembly of section .text.__wfi:

00000000 <__wfi>:
__wfi():
   0:	bf30      	wfi
   2:	4770      	bx	lr

cortex_m-34c4e724a423e115.cortex_m.9snzsmw9-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.9snzsmw9-cgu.0
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000289 l       .debug_str	00000000 
00000295 l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
000003b0 l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
0000040c l       .debug_str	00000000 
00000414 l       .debug_str	00000000 
00000418 l       .debug_str	00000000 
0000041a l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
00000000 l    d  .text._ZN8cortex_m10peripheral3scb7cbp_new17ha31340e44f2bade9E	00000000 .text._ZN8cortex_m10peripheral3scb7cbp_new17ha31340e44f2bade9E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hcb70feff909d76bcE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hcb70feff909d76bcE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h6464d959c470dbdaE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h6464d959c470dbdaE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h2d551ba95e0c0b21E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h2d551ba95e0c0b21E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE	00000000 .text._ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE	00000064 .hidden _ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h2d551ba95e0c0b21E	0000001a .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h2d551ba95e0c0b21E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hcb70feff909d76bcE	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hcb70feff909d76bcE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h6464d959c470dbdaE	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h6464d959c470dbdaE
00000000 g     F .text._ZN8cortex_m10peripheral3scb7cbp_new17ha31340e44f2bade9E	00000008 _ZN8cortex_m10peripheral3scb7cbp_new17ha31340e44f2bade9E



Disassembly of section .text._ZN8cortex_m10peripheral3scb7cbp_new17ha31340e44f2bade9E:

00000000 <_ZN8cortex_m10peripheral3scb7cbp_new17ha31340e44f2bade9E>:
_ZN8cortex_m10peripheral3scb7cbp_new17ha31340e44f2bade9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:193

#[cfg(not(armv6m))]
use self::scb_consts::*;

#[cfg(not(armv6m))]
unsafe fn cbp_new() -> CBP {
   0:	b081      	sub	sp, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:194
    core::mem::transmute(())
   2:	e7ff      	b.n	4 <_ZN8cortex_m10peripheral3scb7cbp_new17ha31340e44f2bade9E+0x4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:195
}
   4:	b001      	add	sp, #4
   6:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hcb70feff909d76bcE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hcb70feff909d76bcE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hcb70feff909d76bcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:479

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0004 	orr.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h6464d959c470dbdaE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h6464d959c470dbdaE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h6464d959c470dbdaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:486
    }

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0004 	bic.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h2d551ba95e0c0b21E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h2d551ba95e0c0b21E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h2d551ba95e0c0b21E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:501
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
        ::asm::dsb();
        unsafe {
            self.aircr.modify(
                |r| {
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:503
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
   6:	9802      	ldr	r0, [sp, #8]
   8:	f400 60a0 	and.w	r0, r0, #1280	; 0x500
   c:	2204      	movs	r2, #4
   e:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:502
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
  12:	4310      	orrs	r0, r2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:505
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
  14:	9100      	str	r1, [sp, #0]
  16:	b003      	add	sp, #12
  18:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE:

00000000 <_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE>:
_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:565
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSTCLR);
        }
    }
}

fn system_handler_index(sh: &SystemHandler) -> u8 {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:568
    match *sh {
        #[cfg(not(armv6m))]
        SystemHandler::MemoryManagement => 4,
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	4602      	mov	r2, r0
   c:	2806      	cmp	r0, #6
   e:	9101      	str	r1, [sp, #4]
  10:	9200      	str	r2, [sp, #0]
  12:	d806      	bhi.n	22 <_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE+0x22>
  14:	9900      	ldr	r1, [sp, #0]
  16:	e8df f001 	tbb	[pc, r1]
  1a:	0905      	.short	0x0905
  1c:	1915110d 	.word	0x1915110d
  20:	001d      	.short	0x001d
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:581
        #[cfg(not(armv6m))]
        SystemHandler::DebugMonitor => 12,
        SystemHandler::PendSV => 14,
        SystemHandler::SysTick => 15,
    }
}
  22:	defe      	udf	#254	; 0xfe
  24:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:568
        SystemHandler::MemoryManagement => 4,
  26:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  2a:	e017      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE+0x5c>
  2c:	2005      	movs	r0, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:570
        SystemHandler::BusFault => 5,
  2e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  32:	e013      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE+0x5c>
  34:	2006      	movs	r0, #6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:572
        SystemHandler::UsageFault => 6,
  36:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  3a:	e00f      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE+0x5c>
  3c:	200b      	movs	r0, #11
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:575
        SystemHandler::SVCall => 11,
  3e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  42:	e00b      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE+0x5c>
  44:	200c      	movs	r0, #12
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:577
        SystemHandler::DebugMonitor => 12,
  46:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  4a:	e007      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE+0x5c>
  4c:	200e      	movs	r0, #14
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:578
        SystemHandler::PendSV => 14,
  4e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  52:	e003      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE+0x5c>
  54:	200f      	movs	r0, #15
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:579
        SystemHandler::SysTick => 15,
  56:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:566
    match *sh {
  5a:	e7ff      	b.n	5c <_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:581
}
  5c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  60:	b004      	add	sp, #16
  62:	4770      	bx	lr

cortex_m-34c4e724a423e115.cortex_m.9snzsmw9-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.9snzsmw9-cgu.1
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001cf l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
00000288 l       .debug_str	00000000 
00000291 l       .debug_str	00000000 
000002ab l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
000002ed l       .debug_str	00000000 
000002f5 l       .debug_str	00000000 
000002fc l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000309 l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000324 l       .debug_str	00000000 
00000361 l       .debug_str	00000000 
0000036b l       .debug_str	00000000 
0000036f l       .debug_str	00000000 
000003ae l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
0000042c l       .debug_str	00000000 
0000046a l       .debug_str	00000000 
00000475 l       .debug_str	00000000 
00000484 l       .debug_str	00000000 
00000495 l       .debug_str	00000000 
0000049c l       .debug_str	00000000 
000004d9 l       .debug_str	00000000 
000004e2 l       .debug_str	00000000 
000004fd l       .debug_str	00000000 
00000536 l       .debug_str	00000000 
0000053e l       .debug_str	00000000 
00000557 l       .debug_str	00000000 
00000595 l       .debug_str	00000000 
0000059f l       .debug_str	00000000 
000005d8 l       .debug_str	00000000 
000005e0 l       .debug_str	00000000 
000005e4 l       .debug_str	00000000 
000005ea l       .debug_str	00000000 
000005ee l       .debug_str	00000000 
000005f2 l       .debug_str	00000000 
000005f6 l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
000005fe l       .debug_str	00000000 
00000603 l       .debug_str	00000000 
00000608 l       .debug_str	00000000 
0000060d l       .debug_str	00000000 
00000619 l       .debug_str	00000000 
00000622 l       .debug_str	00000000 
00000696 l       .debug_str	00000000 
000006ab l       .debug_str	00000000 
0000071a l       .debug_str	00000000 
0000072a l       .debug_str	00000000 
00000795 l       .debug_str	00000000 
000007a1 l       .debug_str	00000000 
000007ac l       .debug_str	00000000 
000007b0 l       .debug_str	00000000 
000007ba l       .debug_str	00000000 
000007bf l       .debug_str	00000000 
000007ca l       .debug_str	00000000 
00000837 l       .debug_str	00000000 
00000845 l       .debug_str	00000000 
000008b4 l       .debug_str	00000000 
000008c4 l       .debug_str	00000000 
00000930 l       .debug_str	00000000 
0000093d l       .debug_str	00000000 
0000093f l       .debug_str	00000000 
000009a9 l       .debug_str	00000000 
000009b4 l       .debug_str	00000000 
00000a25 l       .debug_str	00000000 
00000a37 l       .debug_str	00000000 
00000a3c l       .debug_str	00000000 
00000aa8 l       .debug_str	00000000 
00000ab5 l       .debug_str	00000000 
00000b21 l       .debug_str	00000000 
00000b2e l       .debug_str	00000000 
00000b9a l       .debug_str	00000000 
00000ba7 l       .debug_str	00000000 
00000be7 l       .debug_str	00000000 
00000bed l       .debug_str	00000000 
00000c22 l       .debug_str	00000000 
00000c26 l       .debug_str	00000000 
00000c2a l       .debug_str	00000000 
00000c2f l       .debug_str	00000000 
00000c36 l       .debug_str	00000000 
00000c3d l       .debug_str	00000000 
00000c44 l       .debug_str	00000000 
00000c4d l       .debug_str	00000000 
00000c54 l       .debug_str	00000000 
00000c5c l       .debug_str	00000000 
00000c61 l       .debug_str	00000000 
00000c69 l       .debug_str	00000000 
00000c6b l       .debug_str	00000000 
00000c70 l       .debug_str	00000000 
00000c75 l       .debug_str	00000000 
00000c7e l       .debug_str	00000000 
00000c87 l       .debug_str	00000000 
00000c92 l       .debug_str	00000000 
00000ca6 l       .debug_str	00000000 
00000caa l       .debug_str	00000000 
00000cb2 l       .debug_str	00000000 
00000cb6 l       .debug_str	00000000 
00000cc4 l       .debug_str	00000000 
00000cf4 l       .debug_str	00000000 
00000d59 l       .debug_str	00000000 
00000d5f l       .debug_str	00000000 
00000d89 l       .debug_str	00000000 
00000dbf l       .debug_str	00000000 
00000dc4 l       .debug_str	00000000 
00000dc9 l       .debug_str	00000000 
00000dd4 l       .debug_str	00000000 
00000dd9 l       .debug_str	00000000 
00000de4 l       .debug_str	00000000 
00000de9 l       .debug_str	00000000 
00000df4 l       .debug_str	00000000 
00000df9 l       .debug_str	00000000 
00000e04 l       .debug_str	00000000 
00000e09 l       .debug_str	00000000 
00000e14 l       .debug_str	00000000 
00000e18 l       .debug_str	00000000 
00000e49 l       .debug_str	00000000 
00000eaf l       .debug_str	00000000 
00000eda l       .debug_str	00000000 
00000f0f l       .debug_str	00000000 
00000f14 l       .debug_str	00000000 
00000f19 l       .debug_str	00000000 
00000f1f l       .debug_str	00000000 
00000f23 l       .debug_str	00000000 
00000f27 l       .debug_str	00000000 
00000f2c l       .debug_str	00000000 
00000f32 l       .debug_str	00000000 
00000f37 l       .debug_str	00000000 
00000f3c l       .debug_str	00000000 
00000f41 l       .debug_str	00000000 
00000f47 l       .debug_str	00000000 
00000f4c l       .debug_str	00000000 
00000f51 l       .debug_str	00000000 
00000f5c l       .debug_str	00000000 
00000f62 l       .debug_str	00000000 
00000f92 l       .debug_str	00000000 
00000ff7 l       .debug_str	00000000 
00001021 l       .debug_str	00000000 
00001040 l       .debug_str	00000000 
0000105f l       .debug_str	00000000 
0000106e l       .debug_str	00000000 
00001074 l       .debug_str	00000000 
00001079 l       .debug_str	00000000 
00001094 l       .debug_str	00000000 
000010b0 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.fade08856d096acb467aabbcf7da9c59.0	00000018 .Lanon.fade08856d096acb467aabbcf7da9c59.0
00000000 l     O .rodata..Lanon.fade08856d096acb467aabbcf7da9c59.1	00000018 .Lanon.fade08856d096acb467aabbcf7da9c59.1
00000000 l     O .rodata..Lanon.fade08856d096acb467aabbcf7da9c59.2	00000010 .Lanon.fade08856d096acb467aabbcf7da9c59.2
00000000 l     O .rodata..Lanon.fade08856d096acb467aabbcf7da9c59.3	00000018 .Lanon.fade08856d096acb467aabbcf7da9c59.3
00000000 l     O .rodata..Lanon.fade08856d096acb467aabbcf7da9c59.4	00000010 .Lanon.fade08856d096acb467aabbcf7da9c59.4
00000000 l     O .rodata..Lanon.fade08856d096acb467aabbcf7da9c59.7	00000018 .Lanon.fade08856d096acb467aabbcf7da9c59.7
00000000 l     O .rodata.str.0	00000060 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h850072a8fbaa757aE	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h850072a8fbaa757aE
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h9a8ad7cd97470d05E	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h9a8ad7cd97470d05E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h0e2f42031facfab1E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h0e2f42031facfab1E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h5f376f2c1ce5c61bE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h5f376f2c1ce5c61bE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h8daf9fca27c5533dE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h8daf9fca27c5533dE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hd26fb5cc0a5bdb6fE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hd26fb5cc0a5bdb6fE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h688a00d760c808e2E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h688a00d760c808e2E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE
00000000 l    d  .text._ZN8cortex_m10peripheral11Peripherals5steal17h9ffc50bffa3468a6E	00000000 .text._ZN8cortex_m10peripheral11Peripherals5steal17h9ffc50bffa3468a6E
00000000 l    d  .text._ZN8cortex_m10peripheral3DWT3ptr17h7c440aa88a83bbb5E	00000000 .text._ZN8cortex_m10peripheral3DWT3ptr17h7c440aa88a83bbb5E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0e1bb40583bc7184E	00000000 .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0e1bb40583bc7184E
00000000 l    d  .text._ZN8cortex_m10peripheral4NVIC3ptr17h1263a6175e718ba1E	00000000 .text._ZN8cortex_m10peripheral4NVIC3ptr17h1263a6175e718ba1E
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1bb875e873ba8955E	00000000 .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1bb875e873ba8955E
00000000 l    d  .text._ZN8cortex_m10peripheral3SCB3ptr17ha9f84915beec5c39E	00000000 .text._ZN8cortex_m10peripheral3SCB3ptr17ha9f84915beec5c39E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h03fbeb7da652e458E	00000000 .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h03fbeb7da652e458E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.fade08856d096acb467aabbcf7da9c59.5	00000000 .rodata..Lanon.fade08856d096acb467aabbcf7da9c59.5
00000000 l    d  .rodata..Lanon.fade08856d096acb467aabbcf7da9c59.6	00000000 .rodata..Lanon.fade08856d096acb467aabbcf7da9c59.6
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 CORE_PERIPHERALS
00000000         *UND*	00000000 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h8068522981525705E
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17hecdec16124bcaf03E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17h335eb0c39e1b6781E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17h9c75aa9b2512d567E
00000000         *UND*	00000000 _ZN4core3ptr4read17hb4e6657befb40af5E
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE
00000000         *UND*	00000000 _ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0e1bb40583bc7184E	00000018 _ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0e1bb40583bc7184E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h03fbeb7da652e458E	00000018 _ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h03fbeb7da652e458E
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1bb875e873ba8955E	00000018 _ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1bb875e873ba8955E
00000000 g     F .text._ZN8cortex_m10peripheral11Peripherals5steal17h9ffc50bffa3468a6E	00000034 _ZN8cortex_m10peripheral11Peripherals5steal17h9ffc50bffa3468a6E
00000000 g     F .text._ZN8cortex_m10peripheral3DWT3ptr17h7c440aa88a83bbb5E	0000000a _ZN8cortex_m10peripheral3DWT3ptr17h7c440aa88a83bbb5E
00000000 g     F .text._ZN8cortex_m10peripheral3SCB3ptr17ha9f84915beec5c39E	0000000a _ZN8cortex_m10peripheral3SCB3ptr17ha9f84915beec5c39E
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h9a8ad7cd97470d05E	0000002a _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h9a8ad7cd97470d05E
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h850072a8fbaa757aE	00000048 _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h850072a8fbaa757aE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h1f64bc07a219c977E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h8daf9fca27c5533dE	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h8daf9fca27c5533dE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E	00000148 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h688a00d760c808e2E	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h688a00d760c808e2E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE	00000088 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE	000000ac _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E	00000058 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h2d551ba95e0c0b21E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h0e2f42031facfab1E	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h0e2f42031facfab1E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hcb70feff909d76bcE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h5f376f2c1ce5c61bE	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h5f376f2c1ce5c61bE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h6464d959c470dbdaE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hd26fb5cc0a5bdb6fE	0000002c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hd26fb5cc0a5bdb6fE
00000000 g     F .text._ZN8cortex_m10peripheral4NVIC3ptr17h1263a6175e718ba1E	0000000a _ZN8cortex_m10peripheral4NVIC3ptr17h1263a6175e718ba1E
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3dsb17h821153b78e4de510E
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3nop17h729221febc984d6cE



Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h850072a8fbaa757aE:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h850072a8fbaa757aE>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h850072a8fbaa757aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:39

pub use cortex_m_0_6::peripheral::dwt::Comparator;

impl DWT {
    /// Enables the cycle counter
    pub fn enable_cycle_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:40
        unsafe { self.ctrl.modify(|r| r | 1) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h850072a8fbaa757aE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h850072a8fbaa757aE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h15b52866ba7264a9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
    /// NOTE: `unsafe` because writes to a register are side effectful
    #[inline(always)]
    pub unsafe fn modify<F>(&self, f: F)
        where F: FnOnce(T) -> T
    {
        self.register.set(f(self.register.get()));
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h01bb818a47ef6674E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
    /// Returns a copy of the contained value
    #[inline(always)]
    pub fn get(&self) -> T
        where T: Copy
    {
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h15b52866ba7264a9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h1f64bc07a219c977E>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h0b55337520251e45E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
    /// Sets the contained value
    #[inline(always)]
    pub fn set(&self, value: T)
        where T: Copy
    {
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h850072a8fbaa757aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:40
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h850072a8fbaa757aE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:41
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h9a8ad7cd97470d05E:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h9a8ad7cd97470d05E>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h9a8ad7cd97470d05E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:44

    /// Returns the current clock cycle count
    pub fn get_cycle_count() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:46
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).cyccnt.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h9a8ad7cd97470d05E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h9a8ad7cd97470d05E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	1d01      	adds	r1, r0, #4
  10:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h6bcb5e1064ce7c6dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
    }

    /// Reads the value of the register
    #[inline(always)]
    pub fn read(&self) -> T {
        self.register.get()
  12:	9902      	ldr	r1, [sp, #8]
  14:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h01bb818a47ef6674E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  1c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h9a8ad7cd97470d05E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:46
  20:	9000      	str	r0, [sp, #0]
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17h9a8ad7cd97470d05E+0x24>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:47
    }
  24:	9800      	ldr	r0, [sp, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:156
    }
}

impl SCB {
    /// Returns the active exception number
    pub fn vect_active() -> VectActive {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:157
        let icsr = unsafe { ptr::read(&(*SCB::ptr()).icsr as *const _ as *const u32) };
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E>
   8:	9004      	str	r0, [sp, #16]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0xc>
   c:	9804      	ldr	r0, [sp, #16]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17hb4e6657befb40af5E>
  12:	9006      	str	r0, [sp, #24]
  14:	e7ff      	b.n	16 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x16>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159

        match icsr as u8 {
  16:	9806      	ldr	r0, [sp, #24]
  18:	b2c1      	uxtb	r1, r0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:160
            0 => VectActive::ThreadMode,
  1a:	460a      	mov	r2, r1
  1c:	290f      	cmp	r1, #15
  1e:	9003      	str	r0, [sp, #12]
  20:	9202      	str	r2, [sp, #8]
  22:	f200 8071 	bhi.w	108 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x108>
  26:	9902      	ldr	r1, [sp, #8]
  28:	e8df f001 	tbb	[pc, r1]
  2c:	170c6e08 	.word	0x170c6e08
  30:	6e372c21 	.word	0x6e372c21
  34:	426e6e6e 	.word	0x426e6e6e
  38:	63586e4d 	.word	0x63586e4d
  3c:	2000      	movs	r0, #0
  3e:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  42:	e074      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x12e>
  44:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:161
            2 => VectActive::Exception(Exception::NonMaskableInt),
  46:	f88d 001e 	strb.w	r0, [sp, #30]
  4a:	f89d 001e 	ldrb.w	r0, [sp, #30]
  4e:	f88d 0015 	strb.w	r0, [sp, #21]
  52:	2001      	movs	r0, #1
  54:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  58:	e069      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x12e>
  5a:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:162
            3 => VectActive::Exception(Exception::HardFault),
  5c:	f88d 001f 	strb.w	r0, [sp, #31]
  60:	f89d 101f 	ldrb.w	r1, [sp, #31]
  64:	f88d 1015 	strb.w	r1, [sp, #21]
  68:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  6c:	e05f      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x12e>
  6e:	2002      	movs	r0, #2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:164
            #[cfg(not(armv6m))]
            4 => VectActive::Exception(Exception::MemoryManagement),
  70:	f88d 0020 	strb.w	r0, [sp, #32]
  74:	f89d 0020 	ldrb.w	r0, [sp, #32]
  78:	f88d 0015 	strb.w	r0, [sp, #21]
  7c:	2001      	movs	r0, #1
  7e:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  82:	e054      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x12e>
  84:	2003      	movs	r0, #3
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:166
            #[cfg(not(armv6m))]
            5 => VectActive::Exception(Exception::BusFault),
  86:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  8a:	f89d 0021 	ldrb.w	r0, [sp, #33]	; 0x21
  8e:	f88d 0015 	strb.w	r0, [sp, #21]
  92:	2001      	movs	r0, #1
  94:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  98:	e049      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x12e>
  9a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:168
            #[cfg(not(armv6m))]
            6 => VectActive::Exception(Exception::UsageFault),
  9c:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
  a0:	f89d 0022 	ldrb.w	r0, [sp, #34]	; 0x22
  a4:	f88d 0015 	strb.w	r0, [sp, #21]
  a8:	2001      	movs	r0, #1
  aa:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  ae:	e03e      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x12e>
  b0:	2005      	movs	r0, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:171
            #[cfg(any(armv8m, target_arch = "x86_64"))]
            7 => VectActive::Exception(Exception::SecureFault),
            11 => VectActive::Exception(Exception::SVCall),
  b2:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  b6:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  ba:	f88d 0015 	strb.w	r0, [sp, #21]
  be:	2001      	movs	r0, #1
  c0:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  c4:	e033      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x12e>
  c6:	2006      	movs	r0, #6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:173
            #[cfg(not(armv6m))]
            12 => VectActive::Exception(Exception::DebugMonitor),
  c8:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  cc:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  d0:	f88d 0015 	strb.w	r0, [sp, #21]
  d4:	2001      	movs	r0, #1
  d6:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  da:	e028      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x12e>
  dc:	2007      	movs	r0, #7
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:174
            14 => VectActive::Exception(Exception::PendSV),
  de:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
  e2:	f89d 0025 	ldrb.w	r0, [sp, #37]	; 0x25
  e6:	f88d 0015 	strb.w	r0, [sp, #21]
  ea:	2001      	movs	r0, #1
  ec:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
  f0:	e01d      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x12e>
  f2:	2008      	movs	r0, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:175
            15 => VectActive::Exception(Exception::SysTick),
  f4:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  f8:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  fc:	f88d 0015 	strb.w	r0, [sp, #21]
 100:	2001      	movs	r0, #1
 102:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
 106:	e012      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x12e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:176
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 108:	9803      	ldr	r0, [sp, #12]
 10a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
 10e:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 112:	3910      	subs	r1, #16
 114:	b2ca      	uxtb	r2, r1
 116:	460b      	mov	r3, r1
 118:	428a      	cmp	r2, r1
 11a:	9301      	str	r3, [sp, #4]
 11c:	d10d      	bne.n	13a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x13a>
 11e:	e7ff      	b.n	120 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x120>
 120:	9801      	ldr	r0, [sp, #4]
 122:	f88d 0015 	strb.w	r0, [sp, #21]
 126:	2102      	movs	r1, #2
 128:	f88d 1014 	strb.w	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:159
        match icsr as u8 {
 12c:	e7ff      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17hffb9166543376045E+0x12e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:178
        }
    }
 12e:	f89d 0014 	ldrb.w	r0, [sp, #20]
 132:	f89d 1015 	ldrb.w	r1, [sp, #21]
 136:	b00a      	add	sp, #40	; 0x28
 138:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:176
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 13a:	f240 0000 	movw	r0, #0
 13e:	f2c0 0000 	movt	r0, #0
 142:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 146:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h0e2f42031facfab1E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h0e2f42031facfab1E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h0e2f42031facfab1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:477

const SCB_SCR_SLEEPDEEP: u32 = 0x1 << 2;

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:479
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h0e2f42031facfab1E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h0e2f42031facfab1E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h7750e8ba905f7981E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h01bb818a47ef6674E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h7750e8ba905f7981E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17hcb70feff909d76bcE>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h0b55337520251e45E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h0e2f42031facfab1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:479
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h0e2f42031facfab1E+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:481
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h5f376f2c1ce5c61bE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h5f376f2c1ce5c61bE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h5f376f2c1ce5c61bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:484

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:486
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h5f376f2c1ce5c61bE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h5f376f2c1ce5c61bE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hd17d134a7d2c0f8dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h01bb818a47ef6674E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17hd17d134a7d2c0f8dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h6464d959c470dbdaE>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h0b55337520251e45E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h5f376f2c1ce5c61bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:486
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h5f376f2c1ce5c61bE+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:488
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:497
const SCB_AIRCR_PRIGROUP_MASK: u32 = 0x5 << 8;
const SCB_AIRCR_SYSRESETREQ: u32 = 1 << 2;

impl SCB {
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
   0:	b08c      	sub	sp, #48	; 0x30
   2:	4601      	mov	r1, r0
   4:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:498
        ::asm::dsb();
   6:	9103      	str	r1, [sp, #12]
   8:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17h821153b78e4de510E>
   c:	e7ff      	b.n	e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E+0xe>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:500
        unsafe {
            self.aircr.modify(
   e:	9804      	ldr	r0, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	f100 0108 	add.w	r1, r0, #8
  1e:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h367438b6e9651b7aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  20:	9906      	ldr	r1, [sp, #24]
  22:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17h01bb818a47ef6674E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  24:	9809      	ldr	r0, [sp, #36]	; 0x24
  26:	9101      	str	r1, [sp, #4]
  28:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  2c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h367438b6e9651b7aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  30:	9008      	str	r0, [sp, #32]
  32:	9808      	ldr	r0, [sp, #32]
  34:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h2d551ba95e0c0b21E>
  38:	9901      	ldr	r1, [sp, #4]
  3a:	910a      	str	r1, [sp, #40]	; 0x28
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h0b55337520251e45E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  46:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:500
  4a:	e7ff      	b.n	2 <_ZN8cortex_m3asm3dsb17h821153b78e4de510E+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:508
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
            )
        };
        ::asm::dsb();
  4c:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17h821153b78e4de510E>
  50:	e7ff      	b.n	2 <_ZN8cortex_m3asm3nop17h729221febc984d6cE+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:511
        loop {
            // wait for the reset
            ::asm::nop(); // avoid rust-lang/rust#28728
  52:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3nop17h729221febc984d6cE>
  56:	e7fc      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h83be8caa302fb1d3E+0x52>

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h8daf9fca27c5533dE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h8daf9fca27c5533dE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h8daf9fca27c5533dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:524
const SCB_ICSR_PENDSTSET: u32 = 1 << 26;
const SCB_ICSR_PENDSTCLR: u32 = 1 << 25;

impl SCB {
    /// Set the PENDSVSET bit in the ICSR register which will pend the PendSV interrupt
    pub fn set_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:526
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVSET);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h8daf9fca27c5533dE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h8daf9fca27c5533dE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17ha3102b4e20292401E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
    /// Writes a `value` into the register
    ///
    /// NOTE: `unsafe` because writes to a register are side effectful
    #[inline(always)]
    pub unsafe fn write(&self, value: T) {
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17h0b55337520251e45E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h8daf9fca27c5533dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:526
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h8daf9fca27c5533dE+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:528
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hd26fb5cc0a5bdb6fE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hd26fb5cc0a5bdb6fE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hd26fb5cc0a5bdb6fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:531

    /// Check if PENDSVSET bit in the ICSR register is set meaning PendSV interrupt is pending
    pub fn is_pendsv_pending() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:532
        unsafe { (*Self::ptr()).icsr.read() & SCB_ICSR_PENDSVSET == SCB_ICSR_PENDSVSET }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hd26fb5cc0a5bdb6fE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hd26fb5cc0a5bdb6fE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17h6bcb5e1064ce7c6dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  10:	9902      	ldr	r1, [sp, #8]
  12:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17h01bb818a47ef6674E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  14:	9803      	ldr	r0, [sp, #12]
  16:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  1a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hd26fb5cc0a5bdb6fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:532
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17hd26fb5cc0a5bdb6fE+0x22>
  22:	9800      	ldr	r0, [sp, #0]
  24:	f3c0 7000 	ubfx	r0, r0, #28, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:533
    }
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h688a00d760c808e2E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h688a00d760c808e2E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h688a00d760c808e2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:536

    /// Set the PENDSVCLR bit in the ICSR register which will clear a pending PendSV interrupt
    pub fn clear_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:538
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVCLR);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h688a00d760c808e2E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h688a00d760c808e2E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17ha3102b4e20292401E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17h0b55337520251e45E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h688a00d760c808e2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:538
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h688a00d760c808e2E+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:540
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:588
impl SCB {
    /// Returns the hardware priority of `system_handler`
    ///
    /// *NOTE*: Hardware priority does not exactly match logical priority levels. See
    /// [`NVIC.get_priority`](struct.NVIC.html#method.get_priority) for more details.
    pub fn get_priority(system_handler: SystemHandler) -> u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	f88d 0016 	strb.w	r0, [sp, #22]
   a:	f10d 0016 	add.w	r0, sp, #22
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:589
        let index = system_handler_index(&system_handler);
   e:	9104      	str	r1, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE>
  14:	f88d 0017 	strb.w	r0, [sp, #23]
  18:	e7ff      	b.n	2 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:594

        #[cfg(not(armv6m))]
        {
            // NOTE(unsafe) atomic read with no side effects
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  1a:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE>
  1e:	9003      	str	r0, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE+0x22>
  22:	f89d 0017 	ldrb.w	r0, [sp, #23]
  26:	3804      	subs	r0, #4
  28:	b2c1      	uxtb	r1, r0
  2a:	4602      	mov	r2, r0
  2c:	4281      	cmp	r1, r0
  2e:	9202      	str	r2, [sp, #8]
  30:	d11a      	bne.n	68 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE+0x68>
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE+0x34>
  34:	9802      	ldr	r0, [sp, #8]
  36:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h8068522981525705E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	280b      	cmp	r0, #11
  42:	d818      	bhi.n	76 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE+0x76>
  44:	e7ff      	b.n	46 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE+0x46>
  46:	9803      	ldr	r0, [sp, #12]
  48:	9901      	ldr	r1, [sp, #4]
  4a:	1842      	adds	r2, r0, r1
  4c:	3214      	adds	r2, #20
  4e:	9206      	str	r2, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$4read17h59219e4b6fb4b350E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  50:	9a06      	ldr	r2, [sp, #24]
  52:	9207      	str	r2, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3get17hbe9c07209f03c45dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  54:	9807      	ldr	r0, [sp, #28]
  56:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE>
  5a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hecdec16124bcaf03E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:594
  5e:	9000      	str	r0, [sp, #0]
  60:	e7ff      	b.n	62 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h77a047a24fb5480aE+0x62>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:604
            // NOTE(unsafe) atomic read with no side effects
            let shpr = unsafe { (*Self::ptr()).shpr[usize::from((index - 8) / 4)].read() };
            let prio = (shpr >> (8 * (index % 4))) & 0x000000ff;
            prio as u8
        }
    }
  62:	9800      	ldr	r0, [sp, #0]
  64:	b008      	add	sp, #32
  66:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:594
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  68:	f240 0000 	movw	r0, #0
  6c:	f2c0 0000 	movt	r0, #0
  70:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  74:	defe      	udf	#254	; 0xfe
  76:	f240 0000 	movw	r0, #0
  7a:	f2c0 0000 	movt	r0, #0
  7e:	220c      	movs	r2, #12
  80:	9901      	ldr	r1, [sp, #4]
  82:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E>
  86:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:618
    ///
    /// # Unsafety
    ///
    /// Changing priority levels can break priority-based critical sections (see
    /// [`register::basepri`](../register/basepri/index.html)) and compromise memory safety.
    pub unsafe fn set_priority(&mut self, system_handler: SystemHandler, prio: u8) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9006      	str	r0, [sp, #24]
   c:	f88d 101d 	strb.w	r1, [sp, #29]
  10:	f88d 201e 	strb.w	r2, [sp, #30]
  14:	f10d 001d 	add.w	r0, sp, #29
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:619
        let index = system_handler_index(&system_handler);
  18:	9305      	str	r3, [sp, #20]
  1a:	f8cd c010 	str.w	ip, [sp, #16]
  1e:	f8cd e00c 	str.w	lr, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb20system_handler_index17h5bb7781bb8ea585dE>
  26:	f88d 001f 	strb.w	r0, [sp, #31]
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:623

        #[cfg(not(armv6m))]
        {
            self.shpr[usize::from(index - 4)].write(prio)
  2c:	9806      	ldr	r0, [sp, #24]
  2e:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE>
  32:	9002      	str	r0, [sp, #8]
  34:	e7ff      	b.n	36 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE+0x36>
  36:	f89d 001f 	ldrb.w	r0, [sp, #31]
  3a:	3804      	subs	r0, #4
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9201      	str	r2, [sp, #4]
  44:	d122      	bne.n	8c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE+0x8c>
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE+0x48>
  48:	9801      	ldr	r0, [sp, #4]
  4a:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h8068522981525705E>
  4e:	9000      	str	r0, [sp, #0]
  50:	e7ff      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE+0x52>
  52:	9800      	ldr	r0, [sp, #0]
  54:	280b      	cmp	r0, #11
  56:	d820      	bhi.n	9a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE+0x9a>
  58:	e7ff      	b.n	5a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE+0x5a>
  5a:	9802      	ldr	r0, [sp, #8]
  5c:	9900      	ldr	r1, [sp, #0]
  5e:	1842      	adds	r2, r0, r1
  60:	3214      	adds	r2, #20
  62:	f89d 301e 	ldrb.w	r3, [sp, #30]
  66:	9208      	str	r2, [sp, #32]
  68:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
_ZN17volatile_register11RW$LT$T$GT$5write17had9895ea4d91f251E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  6c:	9a08      	ldr	r2, [sp, #32]
  6e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  72:	920a      	str	r2, [sp, #40]	; 0x28
  74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
_ZN5vcell21VolatileCell$LT$T$GT$3set17h68874134a6e88b8bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  78:	980a      	ldr	r0, [sp, #40]	; 0x28
  7a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE>
  7e:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
  82:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h9c75aa9b2512d567E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:623
  86:	e7ff      	b.n	88 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17h57b100b0b290d18aE+0x88>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:636
                let prio = u32::from(prio) << shift;

                (value & !mask) | prio
            });
        }
    }
  88:	b00c      	add	sp, #48	; 0x30
  8a:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/scb.rs:623
            self.shpr[usize::from(index - 4)].write(prio)
  8c:	f240 0000 	movw	r0, #0
  90:	f2c0 0000 	movt	r0, #0
  94:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  98:	defe      	udf	#254	; 0xfe
  9a:	f240 0000 	movw	r0, #0
  9e:	f2c0 0000 	movt	r0, #0
  a2:	220c      	movs	r2, #12
  a4:	9900      	ldr	r1, [sp, #0]
  a6:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E>
  aa:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral11Peripherals5steal17h9ffc50bffa3468a6E:

00000000 <_ZN8cortex_m10peripheral11Peripherals5steal17h9ffc50bffa3468a6E>:
_ZN8cortex_m10peripheral11Peripherals5steal17h9ffc50bffa3468a6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:161
            }
        })
    }

    /// Unchecked version of `Peripherals::take`
    pub unsafe fn steal() -> Self {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:162
        debug_assert!(!CORE_PERIPHERALS);
   2:	f240 0000 	movw	r0, #0
   6:	f2c0 0000 	movt	r0, #0
   a:	7800      	ldrb	r0, [r0, #0]
   c:	07c0      	lsls	r0, r0, #31
   e:	2800      	cmp	r0, #0
  10:	d007      	beq.n	22 <_ZN8cortex_m10peripheral11Peripherals5steal17h9ffc50bffa3468a6E+0x22>
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral11Peripherals5steal17h9ffc50bffa3468a6E+0x14>
  14:	f240 0000 	movw	r0, #0
  18:	f2c0 0000 	movt	r0, #0
  1c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  20:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:164

        CORE_PERIPHERALS = true;
  22:	f240 0000 	movw	r0, #0
  26:	f2c0 0000 	movt	r0, #0
  2a:	2101      	movs	r1, #1
  2c:	7001      	strb	r1, [r0, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:165
        core::mem::transmute(())
  2e:	e7ff      	b.n	30 <_ZN8cortex_m10peripheral11Peripherals5steal17h9ffc50bffa3468a6E+0x30>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:166
    }
  30:	b002      	add	sp, #8
  32:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3DWT3ptr17h7c440aa88a83bbb5E:

00000000 <_ZN8cortex_m10peripheral3DWT3ptr17h7c440aa88a83bbb5E>:
_ZN8cortex_m10peripheral3DWT3ptr17h7c440aa88a83bbb5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:180

unsafe impl Send for DWT {}

impl DWT {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const dwt::RegisterBlock {
   0:	f241 0000 	movw	r0, #4096	; 0x1000
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:182
        0xE000_1000 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0e1bb40583bc7184E:

00000000 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0e1bb40583bc7184E>:
_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0e1bb40583bc7184E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:188
}

impl ops::Deref for DWT {
    type Target = self::dwt::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:189
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0e1bb40583bc7184E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0e1bb40583bc7184E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:190
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4NVIC3ptr17h1263a6175e718ba1E:

00000000 <_ZN8cortex_m10peripheral4NVIC3ptr17h1263a6175e718ba1E>:
_ZN8cortex_m10peripheral4NVIC3ptr17h1263a6175e718ba1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:202

unsafe impl Send for NVIC {}

impl NVIC {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const nvic::RegisterBlock {
   0:	f24e 1000 	movw	r0, #57600	; 0xe100
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:204
        0xE000_E100 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1bb875e873ba8955E:

00000000 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1bb875e873ba8955E>:
_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1bb875e873ba8955E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:210
}

impl ops::Deref for NVIC {
    type Target = self::nvic::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:211
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1bb875e873ba8955E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h1bb875e873ba8955E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:212
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3SCB3ptr17ha9f84915beec5c39E:

00000000 <_ZN8cortex_m10peripheral3SCB3ptr17ha9f84915beec5c39E>:
_ZN8cortex_m10peripheral3SCB3ptr17ha9f84915beec5c39E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:224

unsafe impl Send for SCB {}

impl SCB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const scb::RegisterBlock {
   0:	f64e 5004 	movw	r0, #60676	; 0xed04
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:226
        0xE000_ED04 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h03fbeb7da652e458E:

00000000 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h03fbeb7da652e458E>:
_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h03fbeb7da652e458E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:232
}

impl ops::Deref for SCB {
    type Target = self::scb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:233
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h03fbeb7da652e458E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h03fbeb7da652e458E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/mod.rs:234
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

cortex_m-34c4e724a423e115.cortex_m.9snzsmw9-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.9snzsmw9-cgu.2
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000000 l    d  .text._ZN8cortex_m3asm3dsb17h821153b78e4de510E	00000000 .text._ZN8cortex_m3asm3dsb17h821153b78e4de510E
00000000 l    d  .text._ZN8cortex_m3asm3nop17h729221febc984d6cE	00000000 .text._ZN8cortex_m3asm3nop17h729221febc984d6cE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN8cortex_m3asm3dsb17h821153b78e4de510E	0000000a .hidden _ZN8cortex_m3asm3dsb17h821153b78e4de510E
00000000 g     F .text._ZN8cortex_m3asm3nop17h729221febc984d6cE	0000000a .hidden _ZN8cortex_m3asm3nop17h729221febc984d6cE
00000000         *UND*	00000000 __dsb
00000000         *UND*	00000000 __nop



Disassembly of section .text._ZN8cortex_m3asm3dsb17h821153b78e4de510E:

00000000 <_ZN8cortex_m3asm3dsb17h821153b78e4de510E>:
_ZN8cortex_m3asm3dsb17h821153b78e4de510E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:180
/// can execute until this instruction completes. This instruction completes only when both:
///
///  * any explicit memory access made before this instruction is complete
///  * all cache and branch predictor maintenance operations before this instruction complete
#[inline]
pub fn dsb() {
   0:	b580      	push	{r7, lr}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:191
        () => unsafe {
            extern "C" {
                fn __dsb();
            }

            __dsb()
   2:	f7ff fffe 	bl	0 <__dsb>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3dsb17h821153b78e4de510E+0x8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:198
        },

        #[cfg(not(cortex_m))]
        () => unimplemented!(),
    }
}
   8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3asm3nop17h729221febc984d6cE:

00000000 <_ZN8cortex_m3asm3nop17h729221febc984d6cE>:
_ZN8cortex_m3asm3nop17h729221febc984d6cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:65
pub fn nop() {
   0:	b580      	push	{r7, lr}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:76
            __nop()
   2:	f7ff fffe 	bl	0 <__nop>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3nop17h729221febc984d6cE+0x8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:82
}
   8:	bd80      	pop	{r7, pc}

cortex_m-34c4e724a423e115.cortex_m.9snzsmw9-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.9snzsmw9-cgu.3
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h1f64bc07a219c977E	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h1f64bc07a219c977E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h1f64bc07a219c977E	00000012 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h1f64bc07a219c977E



Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h1f64bc07a219c977E:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h1f64bc07a219c977E>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17h1f64bc07a219c977E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.5.10/src/peripheral/dwt.rs:40
pub use cortex_m_0_6::peripheral::dwt::Comparator;

impl DWT {
    /// Enables the cycle counter
    pub fn enable_cycle_counter(&mut self) {
        unsafe { self.ctrl.modify(|r| r | 1) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0001 	orr.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

cortex_m-34c4e724a423e115.cortex_m.9snzsmw9-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.9snzsmw9-cgu.4
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h8068522981525705E	00000000 .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h8068522981525705E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h8068522981525705E	00000012 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h8068522981525705E



Disassembly of section .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h8068522981525705E:

00000000 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h8068522981525705E>:
_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17h8068522981525705E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:4840
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:4841
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:4842
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.0
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
000001a4 l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001b7 l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000204 l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
00000282 l       .debug_str	00000000 
0000029e l       .debug_str	00000000 
000002d7 l       .debug_str	00000000 
000002e0 l       .debug_str	00000000 
000002fa l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
00000309 l       .debug_str	00000000 
0000030c l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
0000032d l       .debug_str	00000000 
00000333 l       .debug_str	00000000 
0000033b l       .debug_str	00000000 
00000378 l       .debug_str	00000000 
00000382 l       .debug_str	00000000 
0000039e l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
000003e0 l       .debug_str	00000000 
000003e8 l       .debug_str	00000000 
000003ea l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
0000043d l       .debug_str	00000000 
0000043f l       .debug_str	00000000 
00000443 l       .debug_str	00000000 
00000482 l       .debug_str	00000000 
000004c1 l       .debug_str	00000000 
000004c5 l       .debug_str	00000000 
00000502 l       .debug_str	00000000 
00000506 l       .debug_str	00000000 
00000545 l       .debug_str	00000000 
00000584 l       .debug_str	00000000 
000005c3 l       .debug_str	00000000 
00000602 l       .debug_str	00000000 
00000641 l       .debug_str	00000000 
00000650 l       .debug_str	00000000 
00000661 l       .debug_str	00000000 
00000668 l       .debug_str	00000000 
000006a5 l       .debug_str	00000000 
000006ae l       .debug_str	00000000 
000006c9 l       .debug_str	00000000 
00000702 l       .debug_str	00000000 
0000070a l       .debug_str	00000000 
00000723 l       .debug_str	00000000 
00000761 l       .debug_str	00000000 
0000076b l       .debug_str	00000000 
000007a4 l       .debug_str	00000000 
000007ac l       .debug_str	00000000 
000007b1 l       .debug_str	00000000 
000007f0 l       .debug_str	00000000 
0000082f l       .debug_str	00000000 
0000086e l       .debug_str	00000000 
000008ad l       .debug_str	00000000 
000008ec l       .debug_str	00000000 
0000092b l       .debug_str	00000000 
0000092f l       .debug_str	00000000 
00000933 l       .debug_str	00000000 
00000937 l       .debug_str	00000000 
0000093b l       .debug_str	00000000 
0000093f l       .debug_str	00000000 
00000944 l       .debug_str	00000000 
00000949 l       .debug_str	00000000 
00000955 l       .debug_str	00000000 
0000095e l       .debug_str	00000000 
000009ce l       .debug_str	00000000 
000009db l       .debug_str	00000000 
00000a52 l       .debug_str	00000000 
00000a66 l       .debug_str	00000000 
00000a6a l       .debug_str	00000000 
00000a6e l       .debug_str	00000000 
00000a72 l       .debug_str	00000000 
00000a7d l       .debug_str	00000000 
00000ae9 l       .debug_str	00000000 
00000af6 l       .debug_str	00000000 
00000b63 l       .debug_str	00000000 
00000b71 l       .debug_str	00000000 
00000be5 l       .debug_str	00000000 
00000bfa l       .debug_str	00000000 
00000c6e l       .debug_str	00000000 
00000c83 l       .debug_str	00000000 
00000cf2 l       .debug_str	00000000 
00000d02 l       .debug_str	00000000 
00000d6d l       .debug_str	00000000 
00000d79 l       .debug_str	00000000 
00000d84 l       .debug_str	00000000 
00000d8e l       .debug_str	00000000 
00000d93 l       .debug_str	00000000 
00000d9e l       .debug_str	00000000 
00000e0b l       .debug_str	00000000 
00000e19 l       .debug_str	00000000 
00000e88 l       .debug_str	00000000 
00000e98 l       .debug_str	00000000 
00000f07 l       .debug_str	00000000 
00000f17 l       .debug_str	00000000 
00000f88 l       .debug_str	00000000 
00000f9a l       .debug_str	00000000 
00001006 l       .debug_str	00000000 
00001013 l       .debug_str	00000000 
00001015 l       .debug_str	00000000 
0000107f l       .debug_str	00000000 
0000108a l       .debug_str	00000000 
000010fb l       .debug_str	00000000 
0000110d l       .debug_str	00000000 
00001179 l       .debug_str	00000000 
00001186 l       .debug_str	00000000 
000011f2 l       .debug_str	00000000 
000011ff l       .debug_str	00000000 
0000126b l       .debug_str	00000000 
00001278 l       .debug_str	00000000 
000012e7 l       .debug_str	00000000 
000012f5 l       .debug_str	00000000 
00001366 l       .debug_str	00000000 
00001376 l       .debug_str	00000000 
000013e9 l       .debug_str	00000000 
000013fb l       .debug_str	00000000 
0000146b l       .debug_str	00000000 
0000147a l       .debug_str	00000000 
000014ec l       .debug_str	00000000 
000014fd l       .debug_str	00000000 
0000156f l       .debug_str	00000000 
00001580 l       .debug_str	00000000 
000015ed l       .debug_str	00000000 
000015f9 l       .debug_str	00000000 
00001665 l       .debug_str	00000000 
00001670 l       .debug_str	00000000 
000016e4 l       .debug_str	00000000 
000016f7 l       .debug_str	00000000 
0000176c l       .debug_str	00000000 
00001780 l       .debug_str	00000000 
000017ed l       .debug_str	00000000 
000017f9 l       .debug_str	00000000 
0000186d l       .debug_str	00000000 
00001880 l       .debug_str	00000000 
000018f6 l       .debug_str	00000000 
0000190b l       .debug_str	00000000 
00001977 l       .debug_str	00000000 
00001982 l       .debug_str	00000000 
000019f4 l       .debug_str	00000000 
00001a05 l       .debug_str	00000000 
00001a71 l       .debug_str	00000000 
00001a7c l       .debug_str	00000000 
00001abc l       .debug_str	00000000 
00001ac2 l       .debug_str	00000000 
00001af7 l       .debug_str	00000000 
00001afb l       .debug_str	00000000 
00001b30 l       .debug_str	00000000 
00001b34 l       .debug_str	00000000 
00001b38 l       .debug_str	00000000 
00001b40 l       .debug_str	00000000 
00001b48 l       .debug_str	00000000 
00001b52 l       .debug_str	00000000 
00001b5a l       .debug_str	00000000 
00001b62 l       .debug_str	00000000 
00001b68 l       .debug_str	00000000 
00001b70 l       .debug_str	00000000 
00001b78 l       .debug_str	00000000 
00001b7e l       .debug_str	00000000 
00001b87 l       .debug_str	00000000 
00001b8e l       .debug_str	00000000 
00001b95 l       .debug_str	00000000 
00001ba3 l       .debug_str	00000000 
00001bd3 l       .debug_str	00000000 
00001c38 l       .debug_str	00000000 
00001c3e l       .debug_str	00000000 
00001c68 l       .debug_str	00000000 
00001c9f l       .debug_str	00000000 
00001ca4 l       .debug_str	00000000 
00001caf l       .debug_str	00000000 
00001cc3 l       .debug_str	00000000 
00001cc7 l       .debug_str	00000000 
00001ccb l       .debug_str	00000000 
00001ccf l       .debug_str	00000000 
00001cd4 l       .debug_str	00000000 
00001cd9 l       .debug_str	00000000 
00001ce4 l       .debug_str	00000000 
00001cea l       .debug_str	00000000 
00001cee l       .debug_str	00000000 
00001cf5 l       .debug_str	00000000 
00001cfc l       .debug_str	00000000 
00001d2e l       .debug_str	00000000 
00001d95 l       .debug_str	00000000 
00001dc1 l       .debug_str	00000000 
00001df6 l       .debug_str	00000000 
00001dfa l       .debug_str	00000000 
00001e00 l       .debug_str	00000000 
00001e06 l       .debug_str	00000000 
00001e0c l       .debug_str	00000000 
00001e12 l       .debug_str	00000000 
00001e42 l       .debug_str	00000000 
00001ea7 l       .debug_str	00000000 
00001ed1 l       .debug_str	00000000 
00001f06 l       .debug_str	00000000 
00001f0a l       .debug_str	00000000 
00001f0f l       .debug_str	00000000 
00001f16 l       .debug_str	00000000 
00001f1d l       .debug_str	00000000 
00001f24 l       .debug_str	00000000 
00001f2d l       .debug_str	00000000 
00001f34 l       .debug_str	00000000 
00001f3c l       .debug_str	00000000 
00001f41 l       .debug_str	00000000 
00001f43 l       .debug_str	00000000 
00001f48 l       .debug_str	00000000 
00001f4d l       .debug_str	00000000 
00001f56 l       .debug_str	00000000 
00001f5f l       .debug_str	00000000 
00001f6a l       .debug_str	00000000 
00001f6e l       .debug_str	00000000 
00001f72 l       .debug_str	00000000 
00001fa2 l       .debug_str	00000000 
00002007 l       .debug_str	00000000 
00002031 l       .debug_str	00000000 
00002066 l       .debug_str	00000000 
0000206a l       .debug_str	00000000 
00002070 l       .debug_str	00000000 
000020a0 l       .debug_str	00000000 
00002105 l       .debug_str	00000000 
0000212f l       .debug_str	00000000 
00002164 l       .debug_str	00000000 
00002168 l       .debug_str	00000000 
0000216d l       .debug_str	00000000 
00002172 l       .debug_str	00000000 
00002176 l       .debug_str	00000000 
00002180 l       .debug_str	00000000 
00002184 l       .debug_str	00000000 
0000218e l       .debug_str	00000000 
00002192 l       .debug_str	00000000 
0000219c l       .debug_str	00000000 
000021ca l       .debug_str	00000000 
0000222f l       .debug_str	00000000 
00002259 l       .debug_str	00000000 
000022c5 l       .debug_str	00000000 
000022cf l       .debug_str	00000000 
000022fd l       .debug_str	00000000 
00002332 l       .debug_str	00000000 
00002336 l       .debug_str	00000000 
0000233c l       .debug_str	00000000 
00002340 l       .debug_str	00000000 
00002345 l       .debug_str	00000000 
0000234a l       .debug_str	00000000 
00002352 l       .debug_str	00000000 
0000235a l       .debug_str	00000000 
00002362 l       .debug_str	00000000 
0000236a l       .debug_str	00000000 
00002372 l       .debug_str	00000000 
0000237a l       .debug_str	00000000 
000023aa l       .debug_str	00000000 
0000240f l       .debug_str	00000000 
00002439 l       .debug_str	00000000 
0000246f l       .debug_str	00000000 
00002474 l       .debug_str	00000000 
00002479 l       .debug_str	00000000 
0000247e l       .debug_str	00000000 
00002489 l       .debug_str	00000000 
0000248e l       .debug_str	00000000 
00002499 l       .debug_str	00000000 
0000249e l       .debug_str	00000000 
000024a9 l       .debug_str	00000000 
000024ae l       .debug_str	00000000 
000024b9 l       .debug_str	00000000 
000024bd l       .debug_str	00000000 
000024c2 l       .debug_str	00000000 
000024f3 l       .debug_str	00000000 
00002559 l       .debug_str	00000000 
00002584 l       .debug_str	00000000 
000025b9 l       .debug_str	00000000 
000025be l       .debug_str	00000000 
000025c3 l       .debug_str	00000000 
000025c9 l       .debug_str	00000000 
000025cd l       .debug_str	00000000 
000025d1 l       .debug_str	00000000 
000025d6 l       .debug_str	00000000 
000025dc l       .debug_str	00000000 
000025e1 l       .debug_str	00000000 
000025e6 l       .debug_str	00000000 
000025eb l       .debug_str	00000000 
000025f1 l       .debug_str	00000000 
000025f6 l       .debug_str	00000000 
000025fb l       .debug_str	00000000 
00002606 l       .debug_str	00000000 
0000260c l       .debug_str	00000000 
0000263c l       .debug_str	00000000 
000026a1 l       .debug_str	00000000 
000026cb l       .debug_str	00000000 
00002701 l       .debug_str	00000000 
00002705 l       .debug_str	00000000 
00002709 l       .debug_str	00000000 
0000270d l       .debug_str	00000000 
00002713 l       .debug_str	00000000 
00002744 l       .debug_str	00000000 
000027aa l       .debug_str	00000000 
000027d5 l       .debug_str	00000000 
0000280b l       .debug_str	00000000 
00002810 l       .debug_str	00000000 
00002816 l       .debug_str	00000000 
0000281c l       .debug_str	00000000 
00002821 l       .debug_str	00000000 
00002826 l       .debug_str	00000000 
0000282b l       .debug_str	00000000 
00002835 l       .debug_str	00000000 
00002866 l       .debug_str	00000000 
000028cc l       .debug_str	00000000 
000028f7 l       .debug_str	00000000 
00002918 l       .debug_str	00000000 
0000291e l       .debug_str	00000000 
00002922 l       .debug_str	00000000 
00002941 l       .debug_str	00000000 
00002960 l       .debug_str	00000000 
0000297f l       .debug_str	00000000 
0000298e l       .debug_str	00000000 
00002994 l       .debug_str	00000000 
00002999 l       .debug_str	00000000 
000029b9 l       .debug_str	00000000 
000029c8 l       .debug_str	00000000 
000029d3 l       .debug_str	00000000 
000029ee l       .debug_str	00000000 
00002a0b l       .debug_str	00000000 
00002a26 l       .debug_str	00000000 
00002a41 l       .debug_str	00000000 
00002a5c l       .debug_str	00000000 
00002a77 l       .debug_str	00000000 
00002a96 l       .debug_str	00000000 
00002ab1 l       .debug_str	00000000 
00002acd l       .debug_str	00000000 
00002ae8 l       .debug_str	00000000 
00002b04 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.542dca841e0242785331c9de69d8c132.0	00000018 .Lanon.542dca841e0242785331c9de69d8c132.0
00000000 l     O .rodata..Lanon.542dca841e0242785331c9de69d8c132.1	00000018 .Lanon.542dca841e0242785331c9de69d8c132.1
00000000 l     O .rodata..Lanon.542dca841e0242785331c9de69d8c132.2	00000018 .Lanon.542dca841e0242785331c9de69d8c132.2
00000000 l     O .rodata..Lanon.542dca841e0242785331c9de69d8c132.3	00000018 .Lanon.542dca841e0242785331c9de69d8c132.3
00000000 l     O .rodata..Lanon.542dca841e0242785331c9de69d8c132.4	00000010 .Lanon.542dca841e0242785331c9de69d8c132.4
00000000 l     O .rodata..Lanon.542dca841e0242785331c9de69d8c132.5	00000018 .Lanon.542dca841e0242785331c9de69d8c132.5
00000000 l     O .rodata..Lanon.542dca841e0242785331c9de69d8c132.6	00000010 .Lanon.542dca841e0242785331c9de69d8c132.6
00000000 l     O .rodata..Lanon.542dca841e0242785331c9de69d8c132.9	00000018 .Lanon.542dca841e0242785331c9de69d8c132.9
00000000 l     O .rodata.str.0	00000061 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	0000005f str.2
00000000 l     O .rodata.str.3	00000021 str.3
00000000 l    d  .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E	00000000 .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E
00000000 l    d  .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E	00000000 .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h3ab2d43410bdb066E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h3ab2d43410bdb066E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17hb387ba34b91edcdaE	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17hb387ba34b91edcdaE
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17hd7b6a8dbae03e77dE	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17hd7b6a8dbae03e77dE
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h28802c210f8f75abE	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h28802c210f8f75abE
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17haa632fba19d047ccE	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17haa632fba19d047ccE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h9d27b2018e7a6e7fE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h9d27b2018e7a6e7fE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h75001a5ff744629bE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h75001a5ff744629bE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3da8e5cb2878fcb1E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3da8e5cb2878fcb1E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0e86441668e5a89eE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0e86441668e5a89eE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h18fa09621b1a96d6E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h18fa09621b1a96d6E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h87b368abbb4638c3E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h87b368abbb4638c3E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h232a44c9f9475d51E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h232a44c9f9475d51E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h52938540f425a205E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h52938540f425a205E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17h86c3a5fecbe304fcE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17h86c3a5fecbe304fcE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h781596fe474f134eE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h781596fe474f134eE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hde76b7ff1b086124E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hde76b7ff1b086124E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h8333d351f8cac5bbE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h8333d351f8cac5bbE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h28c293e70792b745E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h28c293e70792b745E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hb0fd0a041eacc78cE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hb0fd0a041eacc78cE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h33dd07c87f406f7fE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h33dd07c87f406f7fE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h082fe0c67db72dc8E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h082fe0c67db72dc8E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h62517372b69ec44aE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h62517372b69ec44aE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h9623c1cdf3590df4E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h9623c1cdf3590df4E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17he440fd07f1b0431cE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17he440fd07f1b0431cE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h2f99338f8eefaff5E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h2f99338f8eefaff5E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17h829113f062df5558E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17h829113f062df5558E
00000000 l    d  .text._ZN8cortex_m10peripheral11Peripherals5steal17h79f8480db7244303E	00000000 .text._ZN8cortex_m10peripheral11Peripherals5steal17h79f8480db7244303E
00000000 l    d  .text._ZN8cortex_m10peripheral3CBP3new17h7d738ebdc0271122E	00000000 .text._ZN8cortex_m10peripheral3CBP3new17h7d738ebdc0271122E
00000000 l    d  .text._ZN8cortex_m10peripheral3CBP3ptr17h35492d9b5f153dfeE	00000000 .text._ZN8cortex_m10peripheral3CBP3ptr17h35492d9b5f153dfeE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e314f01653e2b33E	00000000 .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e314f01653e2b33E
00000000 l    d  .text._ZN8cortex_m10peripheral5CPUID3ptr17had31993b95ece8e5E	00000000 .text._ZN8cortex_m10peripheral5CPUID3ptr17had31993b95ece8e5E
00000000 l    d  .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h473f6f95436942caE	00000000 .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h473f6f95436942caE
00000000 l    d  .text._ZN8cortex_m10peripheral3DCB3ptr17h858d5d3c64b50fecE	00000000 .text._ZN8cortex_m10peripheral3DCB3ptr17h858d5d3c64b50fecE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h8d1fcba35fb3269bE	00000000 .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h8d1fcba35fb3269bE
00000000 l    d  .text._ZN8cortex_m10peripheral3DWT3ptr17h950cc4c18e941bbcE	00000000 .text._ZN8cortex_m10peripheral3DWT3ptr17h950cc4c18e941bbcE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hba7262b2b294e5dfE	00000000 .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hba7262b2b294e5dfE
00000000 l    d  .text._ZN8cortex_m10peripheral3FPB3ptr17h59ccb6b5f63e0a1cE	00000000 .text._ZN8cortex_m10peripheral3FPB3ptr17h59ccb6b5f63e0a1cE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5dda96f3ecf3221eE	00000000 .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5dda96f3ecf3221eE
00000000 l    d  .text._ZN8cortex_m10peripheral3ITM3ptr17hd4e4dca3f0b15753E	00000000 .text._ZN8cortex_m10peripheral3ITM3ptr17hd4e4dca3f0b15753E
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hedfd9a9fedea06c3E	00000000 .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hedfd9a9fedea06c3E
00000000 l    d  .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h1b9aea92b3ec7f26E	00000000 .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h1b9aea92b3ec7f26E
00000000 l    d  .text._ZN8cortex_m10peripheral3MPU3ptr17hb386de3c808c367cE	00000000 .text._ZN8cortex_m10peripheral3MPU3ptr17hb386de3c808c367cE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0baaa1774cbdbe65E	00000000 .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0baaa1774cbdbe65E
00000000 l    d  .text._ZN8cortex_m10peripheral4NVIC3ptr17he1cbe00e1560a733E	00000000 .text._ZN8cortex_m10peripheral4NVIC3ptr17he1cbe00e1560a733E
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h6887c2d6d7b0d02fE	00000000 .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h6887c2d6d7b0d02fE
00000000 l    d  .text._ZN8cortex_m10peripheral3SCB3ptr17h9ef1195abce373beE	00000000 .text._ZN8cortex_m10peripheral3SCB3ptr17h9ef1195abce373beE
00000000 l    d  .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hbe131ba9a544bbd2E	00000000 .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hbe131ba9a544bbd2E
00000000 l    d  .text._ZN8cortex_m10peripheral4SYST3ptr17hba12bbca9816244dE	00000000 .text._ZN8cortex_m10peripheral4SYST3ptr17hba12bbca9816244dE
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7e288a3eac2a068bE	00000000 .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7e288a3eac2a068bE
00000000 l    d  .text._ZN8cortex_m10peripheral4TPIU3ptr17h9aae60b167d47e72E	00000000 .text._ZN8cortex_m10peripheral4TPIU3ptr17h9aae60b167d47e72E
00000000 l    d  .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h888e80e5b3b1add5E	00000000 .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h888e80e5b3b1add5E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata.str.3	00000000 .rodata.str.3
00000000 l    d  .rodata..Lanon.542dca841e0242785331c9de69d8c132.7	00000000 .rodata..Lanon.542dca841e0242785331c9de69d8c132.7
00000000 l    d  .rodata..Lanon.542dca841e0242785331c9de69d8c132.8	00000000 .rodata..Lanon.542dca841e0242785331c9de69d8c132.8
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     O .bss.CORE_PERIPHERALS	00000001 CORE_PERIPHERALS
00000000         *UND*	00000000 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hf9d19e9cdac3da28E
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17hecdec16124bcaf03E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17h335eb0c39e1b6781E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17h9c75aa9b2512d567E
00000000         *UND*	00000000 _ZN4core3ptr4read17hb4e6657befb40af5E
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE
00000000         *UND*	00000000 _ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e314f01653e2b33E	00000018 _ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e314f01653e2b33E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h8d1fcba35fb3269bE	00000018 _ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h8d1fcba35fb3269bE
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hba7262b2b294e5dfE	00000018 _ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hba7262b2b294e5dfE
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5dda96f3ecf3221eE	00000018 _ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5dda96f3ecf3221eE
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hedfd9a9fedea06c3E	00000018 _ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hedfd9a9fedea06c3E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0baaa1774cbdbe65E	00000018 _ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0baaa1774cbdbe65E
00000000 g     F .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hbe131ba9a544bbd2E	00000018 _ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hbe131ba9a544bbd2E
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h6887c2d6d7b0d02fE	00000018 _ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h6887c2d6d7b0d02fE
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7e288a3eac2a068bE	00000018 _ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7e288a3eac2a068bE
00000000 g     F .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h888e80e5b3b1add5E	00000018 _ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h888e80e5b3b1add5E
00000000 g     F .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h473f6f95436942caE	00000018 _ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h473f6f95436942caE
00000000 g     F .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h1b9aea92b3ec7f26E	00000018 _ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h1b9aea92b3ec7f26E
00000000 g     F .text._ZN8cortex_m10peripheral11Peripherals5steal17h79f8480db7244303E	00000032 _ZN8cortex_m10peripheral11Peripherals5steal17h79f8480db7244303E
00000000 g     F .text._ZN8cortex_m10peripheral3CBP3new17h7d738ebdc0271122E	00000006 _ZN8cortex_m10peripheral3CBP3new17h7d738ebdc0271122E
00000000 g     F .text._ZN8cortex_m10peripheral3CBP3ptr17h35492d9b5f153dfeE	0000000a _ZN8cortex_m10peripheral3CBP3ptr17h35492d9b5f153dfeE
00000000 g     F .text._ZN8cortex_m10peripheral3DCB3ptr17h858d5d3c64b50fecE	0000000a _ZN8cortex_m10peripheral3DCB3ptr17h858d5d3c64b50fecE
00000000 g     F .text._ZN8cortex_m10peripheral3DWT3ptr17h950cc4c18e941bbcE	0000000a _ZN8cortex_m10peripheral3DWT3ptr17h950cc4c18e941bbcE
00000000 g     F .text._ZN8cortex_m10peripheral3FPB3ptr17h59ccb6b5f63e0a1cE	0000000a _ZN8cortex_m10peripheral3FPB3ptr17h59ccb6b5f63e0a1cE
00000000 g     F .text._ZN8cortex_m10peripheral3ITM3ptr17hd4e4dca3f0b15753E	00000006 _ZN8cortex_m10peripheral3ITM3ptr17hd4e4dca3f0b15753E
00000000 g     F .text._ZN8cortex_m10peripheral3MPU3ptr17hb386de3c808c367cE	0000000a _ZN8cortex_m10peripheral3MPU3ptr17hb386de3c808c367cE
00000000 g     F .text._ZN8cortex_m10peripheral3SCB3ptr17h9ef1195abce373beE	0000000a _ZN8cortex_m10peripheral3SCB3ptr17h9ef1195abce373beE
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h3ab2d43410bdb066E	0000004c _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h3ab2d43410bdb066E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h096f5989d9d28a15E
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17hb387ba34b91edcdaE	0000004c _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17hb387ba34b91edcdaE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17hff409f95a3928c41E
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17hd7b6a8dbae03e77dE	00000024 _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17hd7b6a8dbae03e77dE
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17haa632fba19d047ccE	0000002a _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17haa632fba19d047ccE
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h28802c210f8f75abE	00000048 _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h28802c210f8f75abE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17he403f8c02227b8f6E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h18fa09621b1a96d6E	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h18fa09621b1a96d6E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E	00000148 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h232a44c9f9475d51E	00000030 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h232a44c9f9475d51E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE	00000088 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE	000000ac _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E	00000058 _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h49da44602530fb90E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h9d27b2018e7a6e7fE	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h9d27b2018e7a6e7fE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2d17e99dc5b45bc8E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h75001a5ff744629bE	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h75001a5ff744629bE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2a0a6894a562ae62E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3da8e5cb2878fcb1E	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3da8e5cb2878fcb1E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hf2aa805dfb70fdd1E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0e86441668e5a89eE	0000004c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0e86441668e5a89eE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h61e1dcb088c7e41fE
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h87b368abbb4638c3E	0000002c _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h87b368abbb4638c3E
00000000 g     F .text._ZN8cortex_m10peripheral4NVIC3ptr17he1cbe00e1560a733E	0000000a _ZN8cortex_m10peripheral4NVIC3ptr17he1cbe00e1560a733E
00000000 g     F .text._ZN8cortex_m10peripheral4SYST3ptr17hba12bbca9816244dE	0000000a _ZN8cortex_m10peripheral4SYST3ptr17hba12bbca9816244dE
00000000 g     F .text._ZN8cortex_m10peripheral4TPIU3ptr17h9aae60b167d47e72E	00000008 _ZN8cortex_m10peripheral4TPIU3ptr17h9aae60b167d47e72E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hb0fd0a041eacc78cE	0000002a _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hb0fd0a041eacc78cE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h2f99338f8eefaff5E	00000036 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h2f99338f8eefaff5E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17h829113f062df5558E	0000003e _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17h829113f062df5558E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h28c293e70792b745E	0000002c _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h28c293e70792b745E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h62517372b69ec44aE	00000034 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h62517372b69ec44aE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h52938540f425a205E	0000003a _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h52938540f425a205E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hde76b7ff1b086124E	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hde76b7ff1b086124E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hed8328bedc1e4db8E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17h86c3a5fecbe304fcE	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17h86c3a5fecbe304fcE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h52a9ad1cc0e2c8f9E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h8333d351f8cac5bbE	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h8333d351f8cac5bbE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hf24c315314be1deeE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E	00000058 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E	000000a6 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h9e034b5c0493cca1E
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb290332d405bda9bE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h781596fe474f134eE	00000048 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h781596fe474f134eE
00000000         *UND*	00000000 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hb126ee86c052e9d2E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h33dd07c87f406f7fE	00000030 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h33dd07c87f406f7fE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h9623c1cdf3590df4E	00000034 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h9623c1cdf3590df4E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h082fe0c67db72dc8E	00000030 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h082fe0c67db72dc8E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17he440fd07f1b0431cE	00000034 _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17he440fd07f1b0431cE
00000000 g     F .text._ZN8cortex_m10peripheral5CPUID3ptr17had31993b95ece8e5E	0000000a _ZN8cortex_m10peripheral5CPUID3ptr17had31993b95ece8e5E
00000000 g     F .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E	00000078 _ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E
00000000 g     F .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E	000000c0 _ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE
00000000         *UND*	00000000 .hidden _ZN8cortex_m3asm3nop17h173bb7be7d1aaac4E



Disassembly of section .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E:

00000000 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E>:
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:84
    ///
    /// * `level`: the required cache level minus 1, e.g. 0 for L1, 1 for L2
    /// * `ind`: select instruction cache or data/unified cache
    ///
    /// `level` is masked to be between 0 and 7.
    pub fn select_cache(&mut self, level: u8, ind: CsselrCacheType) {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9008      	str	r0, [sp, #32]
   c:	f88d 1026 	strb.w	r1, [sp, #38]	; 0x26
  10:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:91
        const CSSELR_IND_MASK: u32 = 1 << CSSELR_IND_POS;
        const CSSELR_LEVEL_POS: u32 = 1;
        const CSSELR_LEVEL_MASK: u32 = 0x7 << CSSELR_LEVEL_POS;

        unsafe {
            self.csselr.write(
  14:	9808      	ldr	r0, [sp, #32]
  16:	9307      	str	r3, [sp, #28]
  18:	f8cd c018 	str.w	ip, [sp, #24]
  1c:	f8cd e014 	str.w	lr, [sp, #20]
  20:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E>
  24:	9004      	str	r0, [sp, #16]
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E+0x28>
  28:	9804      	ldr	r0, [sp, #16]
  2a:	f100 0184 	add.w	r1, r0, #132	; 0x84
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:92
                (((level as u32) << CSSELR_LEVEL_POS) & CSSELR_LEVEL_MASK)
  2e:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
  32:	0052      	lsls	r2, r2, #1
  34:	9103      	str	r1, [sp, #12]
  36:	9202      	str	r2, [sp, #8]
  38:	e7ff      	b.n	3a <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	f000 010e 	and.w	r1, r0, #14
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:93
                    | (((ind as u32) << CSSELR_IND_POS) & CSSELR_IND_MASK),
  40:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  44:	9101      	str	r1, [sp, #4]
  46:	9200      	str	r2, [sp, #0]
  48:	e7ff      	b.n	4a <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E+0x4a>
  4a:	9800      	ldr	r0, [sp, #0]
  4c:	f000 0101 	and.w	r1, r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:92
                (((level as u32) << CSSELR_LEVEL_POS) & CSSELR_LEVEL_MASK)
  50:	9a01      	ldr	r2, [sp, #4]
  52:	4311      	orrs	r1, r2
  54:	9b03      	ldr	r3, [sp, #12]
  56:	930a      	str	r3, [sp, #40]	; 0x28
  58:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN17volatile_register11RW$LT$T$GT$5write17hb5e2417af1320fb0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
    /// Writes a `value` into the register
    ///
    /// NOTE: `unsafe` because writes to a register are side effectful
    #[inline(always)]
    pub unsafe fn write(&self, value: T) {
        self.register.set(value)
  5a:	990a      	ldr	r1, [sp, #40]	; 0x28
  5c:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  60:	910c      	str	r1, [sp, #48]	; 0x30
  62:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
    /// Sets the contained value
    #[inline(always)]
    pub fn set(&self, value: T)
        where T: Copy
    {
        unsafe { ptr::write_volatile(self.value.get(), value) }
  66:	980c      	ldr	r0, [sp, #48]	; 0x30
  68:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  6c:	990d      	ldr	r1, [sp, #52]	; 0x34
  6e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:91
            self.csselr.write(
  72:	e7ff      	b.n	74 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$12select_cache17h28ef4c00733e0e73E+0x74>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:96
            )
        }
    }
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E:

00000000 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E>:
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:99

    /// Returns the number of sets and ways in the selected cache
    pub fn cache_num_sets_ways(&mut self, level: u8, ind: CsselrCacheType) -> (u16, u16) {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900a      	str	r0, [sp, #40]	; 0x28
   c:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  10:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:105
        const CCSIDR_NUMSETS_POS: u32 = 13;
        const CCSIDR_NUMSETS_MASK: u32 = 0x7FFF << CCSIDR_NUMSETS_POS;
        const CCSIDR_ASSOCIATIVITY_POS: u32 = 3;
        const CCSIDR_ASSOCIATIVITY_MASK: u32 = 0x3FF << CCSIDR_ASSOCIATIVITY_POS;

        self.select_cache(level, ind);
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
  1a:	f89d 102e 	ldrb.w	r1, [sp, #46]	; 0x2e
  1e:	9309      	str	r3, [sp, #36]	; 0x24
  20:	f8cd c020 	str.w	ip, [sp, #32]
  24:	f8cd e01c 	str.w	lr, [sp, #28]
  28:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E>
  2c:	e7ff      	b.n	2 <_ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:106
        ::asm::dsb();
  2e:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE>
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E+0x34>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:107
        let ccsidr = self.ccsidr.read();
  34:	980a      	ldr	r0, [sp, #40]	; 0x28
  36:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E>
  3a:	9006      	str	r0, [sp, #24]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E+0x3e>
  3e:	9806      	ldr	r0, [sp, #24]
  40:	f100 0180 	add.w	r1, r0, #128	; 0x80
  44:	910e      	str	r1, [sp, #56]	; 0x38
_ZN17volatile_register11RO$LT$T$GT$4read17h2b287544f0c87594E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  46:	990e      	ldr	r1, [sp, #56]	; 0x38
  48:	910f      	str	r1, [sp, #60]	; 0x3c
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  4a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  50:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:107
  54:	900d      	str	r0, [sp, #52]	; 0x34
  56:	e7ff      	b.n	58 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E+0x58>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:109
        (
            (1 + ((ccsidr & CCSIDR_NUMSETS_MASK) >> CCSIDR_NUMSETS_POS)) as u16,
  58:	980d      	ldr	r0, [sp, #52]	; 0x34
  5a:	f3c0 304e 	ubfx	r0, r0, #13, #15
  5e:	9005      	str	r0, [sp, #20]
  60:	e7ff      	b.n	62 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E+0x62>
  62:	9805      	ldr	r0, [sp, #20]
  64:	1c41      	adds	r1, r0, #1
  66:	460a      	mov	r2, r1
  68:	4281      	cmp	r1, r0
  6a:	9204      	str	r2, [sp, #16]
  6c:	d31a      	bcc.n	a4 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E+0xa4>
  6e:	e7ff      	b.n	70 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E+0x70>
  70:	9804      	ldr	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:110
            (1 + ((ccsidr & CCSIDR_ASSOCIATIVITY_MASK) >> CCSIDR_ASSOCIATIVITY_POS)) as u16,
  72:	990d      	ldr	r1, [sp, #52]	; 0x34
  74:	f3c1 01c9 	ubfx	r1, r1, #3, #10
  78:	9003      	str	r0, [sp, #12]
  7a:	9102      	str	r1, [sp, #8]
  7c:	e7ff      	b.n	7e <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E+0x7e>
  7e:	9802      	ldr	r0, [sp, #8]
  80:	1c41      	adds	r1, r0, #1
  82:	460a      	mov	r2, r1
  84:	4281      	cmp	r1, r0
  86:	9201      	str	r2, [sp, #4]
  88:	d313      	bcc.n	b2 <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E+0xb2>
  8a:	e7ff      	b.n	8c <_ZN8cortex_m10peripheral5cpuid45_$LT$impl$u20$cortex_m..peripheral..CPUID$GT$19cache_num_sets_ways17h7a4b13c4f43af900E+0x8c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:108
        (
  8c:	9803      	ldr	r0, [sp, #12]
  8e:	f8ad 0030 	strh.w	r0, [sp, #48]	; 0x30
  92:	9901      	ldr	r1, [sp, #4]
  94:	f8ad 1032 	strh.w	r1, [sp, #50]	; 0x32
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:112
        )
    }
  98:	f8bd 0030 	ldrh.w	r0, [sp, #48]	; 0x30
  9c:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
  a0:	b010      	add	sp, #64	; 0x40
  a2:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:109
            (1 + ((ccsidr & CCSIDR_NUMSETS_MASK) >> CCSIDR_NUMSETS_POS)) as u16,
  a4:	f240 0000 	movw	r0, #0
  a8:	f2c0 0000 	movt	r0, #0
  ac:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  b0:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/cpuid.rs:110
            (1 + ((ccsidr & CCSIDR_ASSOCIATIVITY_MASK) >> CCSIDR_ASSOCIATIVITY_POS)) as u16,
  b2:	f240 0000 	movw	r0, #0
  b6:	f2c0 0000 	movt	r0, #0
  ba:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  be:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h3ab2d43410bdb066E:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h3ab2d43410bdb066E>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h3ab2d43410bdb066E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:28
impl DCB {
    /// Enables TRACE. This is for example required by the
    /// `peripheral::DWT` cycle counter to work properly.
    /// As by STM documentation, this flag is not reset on
    /// soft-reset, only on power reset.
    pub fn enable_trace(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
        // set bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w | DCB_DEMCR_TRCENA);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h3ab2d43410bdb066E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h3ab2d43410bdb066E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h8ab542a0fa95d043E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h8ab542a0fa95d043E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h096f5989d9d28a15E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h3ab2d43410bdb066E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace17h3ab2d43410bdb066E+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:33
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17hb387ba34b91edcdaE:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17hb387ba34b91edcdaE>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17hb387ba34b91edcdaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:36

    /// Disables TRACE. See `DCB::enable_trace()` for more details
    pub fn disable_trace(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39
        // unset bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w & !DCB_DEMCR_TRCENA);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17hb387ba34b91edcdaE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17hb387ba34b91edcdaE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h2df8d0fa5a18a971E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h2df8d0fa5a18a971E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17hff409f95a3928c41E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17hb387ba34b91edcdaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace17hb387ba34b91edcdaE+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:41
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17hd7b6a8dbae03e77dE:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17hd7b6a8dbae03e77dE>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17hd7b6a8dbae03e77dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:50
    /// Note: This function is [reported not to
    /// work](http://web.archive.org/web/20180821191012/https://community.nxp.com/thread/424925#comment-782843)
    /// on Cortex-M0 devices. Per the ARM v6-M Architecture Reference Manual, "Access to the DHCSR
    /// from software running on the processor is IMPLEMENTATION DEFINED". Indeed, from the
    /// [Cortex-M0+ r0p1 Technical Reference Manual](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0484c/BABJHEIG.html), "Note Software cannot access the debug registers."
    pub fn is_debugger_attached() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:53
        unsafe {
            // do an 8-bit read of the 32-bit DHCSR register, and get the LSB
            let value = ptr::read_volatile(Self::ptr() as *const u8);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17hd7b6a8dbae03e77dE>
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17hd7b6a8dbae03e77dE+0xc>
   c:	9800      	ldr	r0, [sp, #0]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hecdec16124bcaf03E>
  12:	f88d 0007 	strb.w	r0, [sp, #7]
  16:	e7ff      	b.n	18 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$20is_debugger_attached17hd7b6a8dbae03e77dE+0x18>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:56
            value & 0x1 == 1
        }
    }
  18:	f89d 0007 	ldrb.w	r0, [sp, #7]
  1c:	f000 0001 	and.w	r0, r0, #1
  20:	b002      	add	sp, #8
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h28802c210f8f75abE:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h28802c210f8f75abE>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h28802c210f8f75abE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:68
}

impl DWT {
    /// Enables the cycle counter
    #[cfg(not(armv6m))]
    pub fn enable_cycle_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69
        unsafe { self.ctrl.modify(|r| r | 1) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h28802c210f8f75abE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h28802c210f8f75abE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h00fd8f0a6d9434daE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h00fd8f0a6d9434daE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17he403f8c02227b8f6E>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h28802c210f8f75abE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter17h28802c210f8f75abE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:70
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17haa632fba19d047ccE:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17haa632fba19d047ccE>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17haa632fba19d047ccE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:74

    /// Returns the current clock cycle count
    #[cfg(not(armv6m))]
    pub fn get_cycle_count() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:76
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).cyccnt.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17haa632fba19d047ccE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17haa632fba19d047ccE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	1d01      	adds	r1, r0, #4
  10:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17ha2d1eed3f0b25f7dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  12:	9902      	ldr	r1, [sp, #8]
  14:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  1c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17haa632fba19d047ccE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:76
  20:	9000      	str	r0, [sp, #0]
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$15get_cycle_count17haa632fba19d047ccE+0x24>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:77
    }
  24:	9800      	ldr	r0, [sp, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:165
    }
}

impl SCB {
    /// Returns the active exception number
    pub fn vect_active() -> VectActive {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:166
        let icsr = unsafe { ptr::read(&(*SCB::ptr()).icsr as *const _ as *const u32) };
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E>
   8:	9004      	str	r0, [sp, #16]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0xc>
   c:	9804      	ldr	r0, [sp, #16]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17hb4e6657befb40af5E>
  12:	9006      	str	r0, [sp, #24]
  14:	e7ff      	b.n	16 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x16>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168

        match icsr as u8 {
  16:	9806      	ldr	r0, [sp, #24]
  18:	b2c1      	uxtb	r1, r0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:169
            0 => VectActive::ThreadMode,
  1a:	460a      	mov	r2, r1
  1c:	290f      	cmp	r1, #15
  1e:	9003      	str	r0, [sp, #12]
  20:	9202      	str	r2, [sp, #8]
  22:	f200 8071 	bhi.w	108 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x108>
  26:	9902      	ldr	r1, [sp, #8]
  28:	e8df f001 	tbb	[pc, r1]
  2c:	170c6e08 	.word	0x170c6e08
  30:	6e372c21 	.word	0x6e372c21
  34:	426e6e6e 	.word	0x426e6e6e
  38:	63586e4d 	.word	0x63586e4d
  3c:	2000      	movs	r0, #0
  3e:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  42:	e074      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x12e>
  44:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:170
            2 => VectActive::Exception(Exception::NonMaskableInt),
  46:	f88d 001e 	strb.w	r0, [sp, #30]
  4a:	f89d 001e 	ldrb.w	r0, [sp, #30]
  4e:	f88d 0015 	strb.w	r0, [sp, #21]
  52:	2001      	movs	r0, #1
  54:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  58:	e069      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x12e>
  5a:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:171
            3 => VectActive::Exception(Exception::HardFault),
  5c:	f88d 001f 	strb.w	r0, [sp, #31]
  60:	f89d 101f 	ldrb.w	r1, [sp, #31]
  64:	f88d 1015 	strb.w	r1, [sp, #21]
  68:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  6c:	e05f      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x12e>
  6e:	2002      	movs	r0, #2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:173
            #[cfg(not(armv6m))]
            4 => VectActive::Exception(Exception::MemoryManagement),
  70:	f88d 0020 	strb.w	r0, [sp, #32]
  74:	f89d 0020 	ldrb.w	r0, [sp, #32]
  78:	f88d 0015 	strb.w	r0, [sp, #21]
  7c:	2001      	movs	r0, #1
  7e:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  82:	e054      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x12e>
  84:	2003      	movs	r0, #3
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:175
            #[cfg(not(armv6m))]
            5 => VectActive::Exception(Exception::BusFault),
  86:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  8a:	f89d 0021 	ldrb.w	r0, [sp, #33]	; 0x21
  8e:	f88d 0015 	strb.w	r0, [sp, #21]
  92:	2001      	movs	r0, #1
  94:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  98:	e049      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x12e>
  9a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:177
            #[cfg(not(armv6m))]
            6 => VectActive::Exception(Exception::UsageFault),
  9c:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
  a0:	f89d 0022 	ldrb.w	r0, [sp, #34]	; 0x22
  a4:	f88d 0015 	strb.w	r0, [sp, #21]
  a8:	2001      	movs	r0, #1
  aa:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  ae:	e03e      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x12e>
  b0:	2005      	movs	r0, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:180
            #[cfg(any(armv8m, target_arch = "x86_64"))]
            7 => VectActive::Exception(Exception::SecureFault),
            11 => VectActive::Exception(Exception::SVCall),
  b2:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  b6:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  ba:	f88d 0015 	strb.w	r0, [sp, #21]
  be:	2001      	movs	r0, #1
  c0:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  c4:	e033      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x12e>
  c6:	2006      	movs	r0, #6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:182
            #[cfg(not(armv6m))]
            12 => VectActive::Exception(Exception::DebugMonitor),
  c8:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  cc:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  d0:	f88d 0015 	strb.w	r0, [sp, #21]
  d4:	2001      	movs	r0, #1
  d6:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  da:	e028      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x12e>
  dc:	2007      	movs	r0, #7
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:183
            14 => VectActive::Exception(Exception::PendSV),
  de:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
  e2:	f89d 0025 	ldrb.w	r0, [sp, #37]	; 0x25
  e6:	f88d 0015 	strb.w	r0, [sp, #21]
  ea:	2001      	movs	r0, #1
  ec:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
  f0:	e01d      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x12e>
  f2:	2008      	movs	r0, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:184
            15 => VectActive::Exception(Exception::SysTick),
  f4:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  f8:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
  fc:	f88d 0015 	strb.w	r0, [sp, #21]
 100:	2001      	movs	r0, #1
 102:	f88d 0014 	strb.w	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
 106:	e012      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x12e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:185
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 108:	9803      	ldr	r0, [sp, #12]
 10a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
 10e:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 112:	3910      	subs	r1, #16
 114:	b2ca      	uxtb	r2, r1
 116:	460b      	mov	r3, r1
 118:	428a      	cmp	r2, r1
 11a:	9301      	str	r3, [sp, #4]
 11c:	d10d      	bne.n	13a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x13a>
 11e:	e7ff      	b.n	120 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x120>
 120:	9801      	ldr	r0, [sp, #4]
 122:	f88d 0015 	strb.w	r0, [sp, #21]
 126:	2102      	movs	r1, #2
 128:	f88d 1014 	strb.w	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:168
        match icsr as u8 {
 12c:	e7ff      	b.n	12e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$11vect_active17h632c63f3c57fa711E+0x12e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:187
        }
    }
 12e:	f89d 0014 	ldrb.w	r0, [sp, #20]
 132:	f89d 1015 	ldrb.w	r1, [sp, #21]
 136:	b00a      	add	sp, #40	; 0x28
 138:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:185
            irqn => VectActive::Interrupt { irqn: irqn - 16 },
 13a:	f240 0000 	movw	r0, #0
 13e:	f2c0 0000 	movt	r0, #0
 142:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 146:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h9d27b2018e7a6e7fE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h9d27b2018e7a6e7fE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h9d27b2018e7a6e7fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:585

const SCB_SCR_SLEEPDEEP: u32 = 0x1 << 2;

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h9d27b2018e7a6e7fE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h9d27b2018e7a6e7fE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h678c7e8d1fcddf16E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h678c7e8d1fcddf16E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2d17e99dc5b45bc8E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h9d27b2018e7a6e7fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep17h9d27b2018e7a6e7fE+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:589
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h75001a5ff744629bE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h75001a5ff744629bE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h75001a5ff744629bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:592

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h75001a5ff744629bE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h75001a5ff744629bE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h1cf6378dba688626E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h1cf6378dba688626E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2a0a6894a562ae62E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h75001a5ff744629bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep17h75001a5ff744629bE+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:596
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3da8e5cb2878fcb1E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3da8e5cb2878fcb1E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3da8e5cb2878fcb1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:603

const SCB_SCR_SLEEPONEXIT: u32 = 0x1 << 1;

impl SCB {
    /// Set the SLEEPONEXIT bit in the SCR register
    pub fn set_sleeponexit(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPONEXIT);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3da8e5cb2878fcb1E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3da8e5cb2878fcb1E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17hbfcd67c4b564173dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17hbfcd67c4b564173dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hf2aa805dfb70fdd1E>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3da8e5cb2878fcb1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit17h3da8e5cb2878fcb1E+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:607
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0e86441668e5a89eE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0e86441668e5a89eE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0e86441668e5a89eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:610

    /// Clear the SLEEPONEXIT bit in the SCR register
    pub fn clear_sleeponexit(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPONEXIT);
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0e86441668e5a89eE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0e86441668e5a89eE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	f100 010c 	add.w	r1, r0, #12
  1a:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h6b285bea8597282aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  1c:	9906      	ldr	r1, [sp, #24]
  1e:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  20:	9809      	ldr	r0, [sp, #36]	; 0x24
  22:	9101      	str	r1, [sp, #4]
  24:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  28:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h6b285bea8597282aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  2c:	9008      	str	r0, [sp, #32]
  2e:	9808      	ldr	r0, [sp, #32]
  30:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h61e1dcb088c7e41fE>
  34:	9901      	ldr	r1, [sp, #4]
  36:	910a      	str	r1, [sp, #40]	; 0x28
  38:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  42:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0e86441668e5a89eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit17h0e86441668e5a89eE+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:614
        }
    }
  48:	b00c      	add	sp, #48	; 0x30
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:623
const SCB_AIRCR_PRIGROUP_MASK: u32 = 0x5 << 8;
const SCB_AIRCR_SYSRESETREQ: u32 = 1 << 2;

impl SCB {
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
   0:	b08c      	sub	sp, #48	; 0x30
   2:	4601      	mov	r1, r0
   4:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:624
        ::asm::dsb();
   6:	9103      	str	r1, [sp, #12]
   8:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE>
   c:	e7ff      	b.n	e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E+0xe>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:626
        unsafe {
            self.aircr.modify(
   e:	9804      	ldr	r0, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	f100 0108 	add.w	r1, r0, #8
  1e:	9106      	str	r1, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h7f6cdbc9f7c4c882E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  20:	9906      	ldr	r1, [sp, #24]
  22:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  24:	9809      	ldr	r0, [sp, #36]	; 0x24
  26:	9101      	str	r1, [sp, #4]
  28:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  2c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h7f6cdbc9f7c4c882E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  30:	9008      	str	r0, [sp, #32]
  32:	9808      	ldr	r0, [sp, #32]
  34:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h49da44602530fb90E>
  38:	9901      	ldr	r1, [sp, #4]
  3a:	910a      	str	r1, [sp, #40]	; 0x28
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  3e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  46:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:626
  4a:	e7ff      	b.n	2 <_ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:634
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
            )
        };
        ::asm::dsb();
  4c:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE>
  50:	e7ff      	b.n	2 <_ZN8cortex_m3asm3nop17h173bb7be7d1aaac4E+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:637
        loop {
            // wait for the reset
            ::asm::nop(); // avoid rust-lang/rust#28728
  52:	f7ff fffe 	bl	0 <_ZN8cortex_m3asm3nop17h173bb7be7d1aaac4E>
  56:	e7fc      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset17h28a8f1684349c9c9E+0x52>

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h18fa09621b1a96d6E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h18fa09621b1a96d6E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h18fa09621b1a96d6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:650
const SCB_ICSR_PENDSTSET: u32 = 1 << 26;
const SCB_ICSR_PENDSTCLR: u32 = 1 << 25;

impl SCB {
    /// Set the PENDSVSET bit in the ICSR register which will pend the PendSV interrupt
    pub fn set_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:652
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVSET);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h18fa09621b1a96d6E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h18fa09621b1a96d6E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17hb5e2417af1320fb0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h18fa09621b1a96d6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:652
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$10set_pendsv17h18fa09621b1a96d6E+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:654
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h87b368abbb4638c3E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h87b368abbb4638c3E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h87b368abbb4638c3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:657

    /// Check if PENDSVSET bit in the ICSR register is set meaning PendSV interrupt is pending
    pub fn is_pendsv_pending() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:658
        unsafe { (*Self::ptr()).icsr.read() & SCB_ICSR_PENDSVSET == SCB_ICSR_PENDSVSET }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h87b368abbb4638c3E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h87b368abbb4638c3E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17ha2d1eed3f0b25f7dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  10:	9902      	ldr	r1, [sp, #8]
  12:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  14:	9803      	ldr	r0, [sp, #12]
  16:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  1a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h87b368abbb4638c3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:658
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17is_pendsv_pending17h87b368abbb4638c3E+0x22>
  22:	9800      	ldr	r0, [sp, #0]
  24:	f3c0 7000 	ubfx	r0, r0, #28, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:659
    }
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h232a44c9f9475d51E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h232a44c9f9475d51E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h232a44c9f9475d51E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:662

    /// Set the PENDSVCLR bit in the ICSR register which will clear a pending PendSV interrupt
    pub fn clear_pendsv() {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:664
        unsafe {
            (*Self::ptr()).icsr.write(SCB_ICSR_PENDSVCLR);
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h232a44c9f9475d51E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h232a44c9f9475d51E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	9002      	str	r0, [sp, #8]
  10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  14:	9103      	str	r1, [sp, #12]
_ZN17volatile_register11RW$LT$T$GT$5write17hb5e2417af1320fb0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  16:	9902      	ldr	r1, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9104      	str	r1, [sp, #16]
  1c:	9205      	str	r2, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  1e:	9804      	ldr	r0, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  24:	9905      	ldr	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h232a44c9f9475d51E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:664
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12clear_pendsv17h232a44c9f9475d51E+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:666
        }
    }
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:752
impl SCB {
    /// Returns the hardware priority of `system_handler`
    ///
    /// *NOTE*: Hardware priority does not exactly match logical priority levels. See
    /// [`NVIC.get_priority`](struct.NVIC.html#method.get_priority) for more details.
    pub fn get_priority(system_handler: SystemHandler) -> u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	f88d 0016 	strb.w	r0, [sp, #22]
   a:	f10d 0016 	add.w	r0, sp, #22
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:753
        let index = system_handler.index();
   e:	9104      	str	r1, [sp, #16]
  10:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E>
  14:	f88d 0017 	strb.w	r0, [sp, #23]
  18:	e7ff      	b.n	2 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE+0x2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758

        #[cfg(not(armv6m))]
        {
            // NOTE(unsafe) atomic read with no side effects
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  1a:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE>
  1e:	9003      	str	r0, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE+0x22>
  22:	f89d 0017 	ldrb.w	r0, [sp, #23]
  26:	3804      	subs	r0, #4
  28:	b2c1      	uxtb	r1, r0
  2a:	4602      	mov	r2, r0
  2c:	4281      	cmp	r1, r0
  2e:	9202      	str	r2, [sp, #8]
  30:	d11a      	bne.n	68 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE+0x68>
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE+0x34>
  34:	9802      	ldr	r0, [sp, #8]
  36:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hf9d19e9cdac3da28E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	280b      	cmp	r0, #11
  42:	d818      	bhi.n	76 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE+0x76>
  44:	e7ff      	b.n	46 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE+0x46>
  46:	9803      	ldr	r0, [sp, #12]
  48:	9901      	ldr	r1, [sp, #4]
  4a:	1842      	adds	r2, r0, r1
  4c:	3214      	adds	r2, #20
  4e:	9206      	str	r2, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$4read17he2e8e16a56078ef8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  50:	9a06      	ldr	r2, [sp, #24]
  52:	9207      	str	r2, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3get17hc9fe865e92f90da3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  54:	9807      	ldr	r0, [sp, #28]
  56:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE>
  5a:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17hecdec16124bcaf03E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758
  5e:	9000      	str	r0, [sp, #0]
  60:	e7ff      	b.n	62 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12get_priority17h884a34cbdd0ae55cE+0x62>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:768
            // NOTE(unsafe) atomic read with no side effects
            let shpr = unsafe { (*Self::ptr()).shpr[usize::from((index - 8) / 4)].read() };
            let prio = (shpr >> (8 * (index % 4))) & 0x000000ff;
            prio as u8
        }
    }
  62:	9800      	ldr	r0, [sp, #0]
  64:	b008      	add	sp, #32
  66:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:758
            unsafe { (*Self::ptr()).shpr[usize::from(index - 4)].read() }
  68:	f240 0000 	movw	r0, #0
  6c:	f2c0 0000 	movt	r0, #0
  70:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  74:	defe      	udf	#254	; 0xfe
  76:	f240 0000 	movw	r0, #0
  7a:	f2c0 0000 	movt	r0, #0
  7e:	220c      	movs	r2, #12
  80:	9901      	ldr	r1, [sp, #4]
  82:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E>
  86:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:782
    ///
    /// # Unsafety
    ///
    /// Changing priority levels can break priority-based critical sections (see
    /// [`register::basepri`](../register/basepri/index.html)) and compromise memory safety.
    pub unsafe fn set_priority(&mut self, system_handler: SystemHandler, prio: u8) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9006      	str	r0, [sp, #24]
   c:	f88d 101d 	strb.w	r1, [sp, #29]
  10:	f88d 201e 	strb.w	r2, [sp, #30]
  14:	f10d 001d 	add.w	r0, sp, #29
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:783
        let index = system_handler.index();
  18:	9305      	str	r3, [sp, #20]
  1a:	f8cd c010 	str.w	ip, [sp, #16]
  1e:	f8cd e00c 	str.w	lr, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E>
  26:	f88d 001f 	strb.w	r0, [sp, #31]
  2a:	e7ff      	b.n	2c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787

        #[cfg(not(armv6m))]
        {
            self.shpr[usize::from(index - 4)].write(prio)
  2c:	9806      	ldr	r0, [sp, #24]
  2e:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE>
  32:	9002      	str	r0, [sp, #8]
  34:	e7ff      	b.n	36 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE+0x36>
  36:	f89d 001f 	ldrb.w	r0, [sp, #31]
  3a:	3804      	subs	r0, #4
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9201      	str	r2, [sp, #4]
  44:	d122      	bne.n	8c <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE+0x8c>
  46:	e7ff      	b.n	48 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE+0x48>
  48:	9801      	ldr	r0, [sp, #4]
  4a:	f7ff fffe 	bl	0 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hf9d19e9cdac3da28E>
  4e:	9000      	str	r0, [sp, #0]
  50:	e7ff      	b.n	52 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE+0x52>
  52:	9800      	ldr	r0, [sp, #0]
  54:	280b      	cmp	r0, #11
  56:	d820      	bhi.n	9a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE+0x9a>
  58:	e7ff      	b.n	5a <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE+0x5a>
  5a:	9802      	ldr	r0, [sp, #8]
  5c:	9900      	ldr	r1, [sp, #0]
  5e:	1842      	adds	r2, r0, r1
  60:	3214      	adds	r2, #20
  62:	f89d 301e 	ldrb.w	r3, [sp, #30]
  66:	9208      	str	r2, [sp, #32]
  68:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
_ZN17volatile_register11RW$LT$T$GT$5write17h9e3a2867005fa938E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  6c:	9a08      	ldr	r2, [sp, #32]
  6e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  72:	920a      	str	r2, [sp, #40]	; 0x28
  74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
_ZN5vcell21VolatileCell$LT$T$GT$3set17hda9c9aeff47aa5faE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  78:	980a      	ldr	r0, [sp, #40]	; 0x28
  7a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE>
  7e:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
  82:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h9c75aa9b2512d567E>
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787
  86:	e7ff      	b.n	88 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12set_priority17hd6a9f3b0ac6a6a8dE+0x88>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:800
                let prio = u32::from(prio) << shift;

                (value & !mask) | prio
            });
        }
    }
  88:	b00c      	add	sp, #48	; 0x30
  8a:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:787
            self.shpr[usize::from(index - 4)].write(prio)
  8c:	f240 0000 	movw	r0, #0
  90:	f2c0 0000 	movt	r0, #0
  94:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  98:	defe      	udf	#254	; 0xfe
  9a:	f240 0000 	movw	r0, #0
  9e:	f2c0 0000 	movt	r0, #0
  a2:	220c      	movs	r2, #12
  a4:	9900      	ldr	r1, [sp, #0]
  a6:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E>
  aa:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h52938540f425a205E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h52938540f425a205E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h52938540f425a205E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:43

impl SYST {
    /// Clears current value to 0
    ///
    /// After calling `clear_current()`, the next call to `has_wrapped()` will return `false`.
    pub fn clear_current(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:44
        unsafe { self.cvr.write(0) }
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h52938540f425a205E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h52938540f425a205E+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	f100 0108 	add.w	r1, r0, #8
  1a:	9104      	str	r1, [sp, #16]
  1c:	2100      	movs	r1, #0
  1e:	9105      	str	r1, [sp, #20]
_ZN17volatile_register11RW$LT$T$GT$5write17hb5e2417af1320fb0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
  20:	9904      	ldr	r1, [sp, #16]
  22:	9a05      	ldr	r2, [sp, #20]
  24:	9106      	str	r1, [sp, #24]
  26:	9207      	str	r2, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  28:	9806      	ldr	r0, [sp, #24]
  2a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  2e:	9907      	ldr	r1, [sp, #28]
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h52938540f425a205E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:44
  34:	e7ff      	b.n	36 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$13clear_current17h52938540f425a205E+0x36>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:45
    }
  36:	b008      	add	sp, #32
  38:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17h86c3a5fecbe304fcE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17h86c3a5fecbe304fcE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17h86c3a5fecbe304fcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:48

    /// Disables counter
    pub fn disable_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
        unsafe { self.csr.modify(|v| v & !SYST_CSR_ENABLE) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17h86c3a5fecbe304fcE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17h86c3a5fecbe304fcE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h536a149432b61a77E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h536a149432b61a77E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h52a9ad1cc0e2c8f9E>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17h86c3a5fecbe304fcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter17h86c3a5fecbe304fcE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:50
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h781596fe474f134eE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h781596fe474f134eE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h781596fe474f134eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:53

    /// Disables SysTick interrupt
    pub fn disable_interrupt(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
        unsafe { self.csr.modify(|v| v & !SYST_CSR_TICKINT) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h781596fe474f134eE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h781596fe474f134eE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h6ca0139f50ff9a57E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h6ca0139f50ff9a57E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hb126ee86c052e9d2E>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h781596fe474f134eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt17h781596fe474f134eE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:55
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hde76b7ff1b086124E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hde76b7ff1b086124E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hde76b7ff1b086124E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:69
    /// - Program reload value
    /// - Clear current value
    /// - Program Control and Status register"
    ///
    /// The sequence translates to `self.set_reload(x); self.clear_current(); self.enable_counter()`
    pub fn enable_counter(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
        unsafe { self.csr.modify(|v| v | SYST_CSR_ENABLE) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hde76b7ff1b086124E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hde76b7ff1b086124E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h9665045aef72abd0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h9665045aef72abd0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hed8328bedc1e4db8E>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hde76b7ff1b086124E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter17hde76b7ff1b086124E+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:71
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h8333d351f8cac5bbE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h8333d351f8cac5bbE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h8333d351f8cac5bbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:74

    /// Enables SysTick interrupt
    pub fn enable_interrupt(&mut self) {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
        unsafe { self.csr.modify(|v| v | SYST_CSR_TICKINT) }
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h8333d351f8cac5bbE>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h8333d351f8cac5bbE+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$6modify17h299e3e541cc226e9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9109      	str	r1, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9101      	str	r1, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  24:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h299e3e541cc226e9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  28:	9008      	str	r0, [sp, #32]
  2a:	9808      	ldr	r0, [sp, #32]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hf24c315314be1deeE>
  30:	9901      	ldr	r1, [sp, #4]
  32:	910a      	str	r1, [sp, #40]	; 0x28
  34:	900b      	str	r0, [sp, #44]	; 0x2c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  36:	980a      	ldr	r0, [sp, #40]	; 0x28
  38:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h8333d351f8cac5bbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
  42:	e7ff      	b.n	44 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt17h8333d351f8cac5bbE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:76
    }
  44:	b00c      	add	sp, #48	; 0x30
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:82

    /// Gets clock source
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn get_clock_source(&mut self) -> SystClkSource {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:84
        // NOTE(unsafe) atomic read with no side effects
        let clk_source_bit = self.csr.read() & SYST_CSR_CLKSOURCE != 0;
   8:	9804      	ldr	r0, [sp, #16]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E>
  10:	9002      	str	r0, [sp, #8]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E+0x14>
  14:	9802      	ldr	r0, [sp, #8]
  16:	9006      	str	r0, [sp, #24]
_ZN17volatile_register11RW$LT$T$GT$4read17ha2d1eed3f0b25f7dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  18:	9906      	ldr	r1, [sp, #24]
  1a:	9107      	str	r1, [sp, #28]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  1c:	9807      	ldr	r0, [sp, #28]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:84
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E+0x2a>
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	f3c0 0180 	ubfx	r1, r0, #2, #1
  30:	f88d 1017 	strb.w	r1, [sp, #23]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:86
        match clk_source_bit {
            false => SystClkSource::External,
  34:	f89d 1017 	ldrb.w	r1, [sp, #23]
  38:	07c9      	lsls	r1, r1, #31
  3a:	2900      	cmp	r1, #0
  3c:	d104      	bne.n	48 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E+0x48>
  3e:	e7ff      	b.n	40 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E+0x40>
  40:	2001      	movs	r0, #1
  42:	f88d 0016 	strb.w	r0, [sp, #22]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:85
        match clk_source_bit {
  46:	e003      	b.n	50 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E+0x50>
  48:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:87
            true => SystClkSource::Core,
  4a:	f88d 0016 	strb.w	r0, [sp, #22]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:85
        match clk_source_bit {
  4e:	e7ff      	b.n	50 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16get_clock_source17h6b70434690e4f594E+0x50>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:89
        }
    }
  50:	f89d 0016 	ldrb.w	r0, [sp, #22]
  54:	b008      	add	sp, #32
  56:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h28c293e70792b745E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h28c293e70792b745E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h28c293e70792b745E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:92

    /// Gets current value
    pub fn get_current() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:94
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).cvr.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h28c293e70792b745E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h28c293e70792b745E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 0108 	add.w	r1, r0, #8
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17ha2d1eed3f0b25f7dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h28c293e70792b745E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:94
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11get_current17h28c293e70792b745E+0x26>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:95
    }
  26:	9800      	ldr	r0, [sp, #0]
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hb0fd0a041eacc78cE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hb0fd0a041eacc78cE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hb0fd0a041eacc78cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:98

    /// Gets reload value
    pub fn get_reload() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:100
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).rvr.read() }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hb0fd0a041eacc78cE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hb0fd0a041eacc78cE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	1d01      	adds	r1, r0, #4
  10:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RW$LT$T$GT$4read17ha2d1eed3f0b25f7dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  12:	9902      	ldr	r1, [sp, #8]
  14:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  1c:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hb0fd0a041eacc78cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:100
  20:	9000      	str	r0, [sp, #0]
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10get_reload17hb0fd0a041eacc78cE+0x24>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:101
    }
  24:	9800      	ldr	r0, [sp, #0]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h33dd07c87f406f7fE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h33dd07c87f406f7fE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h33dd07c87f406f7fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:108
    /// Returns the reload value with which the counter would wrap once per 10
    /// ms
    ///
    /// Returns `0` if the value is not known (e.g. because the clock can
    /// change dynamically).
    pub fn get_ticks_per_10ms() -> u32 {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:110
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_COUNTER_MASK }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h33dd07c87f406f7fE>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h33dd07c87f406f7fE+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17h2b287544f0c87594E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h33dd07c87f406f7fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:110
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18get_ticks_per_10ms17h33dd07c87f406f7fE+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:111
    }
  2c:	b004      	add	sp, #16
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h082fe0c67db72dc8E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h082fe0c67db72dc8E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h082fe0c67db72dc8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:114

    /// Checks if an external reference clock is available
    pub fn has_reference_clock() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:116
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_CALIB_NOREF == 0 }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h082fe0c67db72dc8E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h082fe0c67db72dc8E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17h2b287544f0c87594E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h082fe0c67db72dc8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:116
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$19has_reference_clock17h082fe0c67db72dc8E+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	43c1      	mvns	r1, r0
  2a:	0fc8      	lsrs	r0, r1, #31
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:117
    }
  2c:	b004      	add	sp, #16
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h62517372b69ec44aE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h62517372b69ec44aE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h62517372b69ec44aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:123

    /// Checks if the counter wrapped (underflowed) since the last check
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and will clear
    /// the bit of the read register.
    pub fn has_wrapped(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:124
        self.csr.read() & SYST_CSR_COUNTFLAG != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h62517372b69ec44aE>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h62517372b69ec44aE+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17ha2d1eed3f0b25f7dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
        self.register.get()
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h62517372b69ec44aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:124
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$11has_wrapped17h62517372b69ec44aE+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f3c0 4000 	ubfx	r0, r0, #16, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:125
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h9623c1cdf3590df4E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h9623c1cdf3590df4E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h9623c1cdf3590df4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:131

    /// Checks if counter is enabled
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn is_counter_enabled(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:132
        self.csr.read() & SYST_CSR_ENABLE != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h9623c1cdf3590df4E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h9623c1cdf3590df4E+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17ha2d1eed3f0b25f7dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h9623c1cdf3590df4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:132
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$18is_counter_enabled17h9623c1cdf3590df4E+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f000 0001 	and.w	r0, r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:133
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17he440fd07f1b0431cE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17he440fd07f1b0431cE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17he440fd07f1b0431cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:139

    /// Checks if SysTick interrupt is enabled
    ///
    /// *NOTE* This takes `&mut self` because the read operation is side effectful and can clear the
    /// bit that indicates that the timer has wrapped (cf. `SYST.has_wrapped`)
    pub fn is_interrupt_enabled(&mut self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:140
        self.csr.read() & SYST_CSR_TICKINT != 0
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17he440fd07f1b0431cE>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17he440fd07f1b0431cE+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	9004      	str	r0, [sp, #16]
_ZN17volatile_register11RW$LT$T$GT$4read17ha2d1eed3f0b25f7dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:75
  18:	9904      	ldr	r1, [sp, #16]
  1a:	9105      	str	r1, [sp, #20]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17he440fd07f1b0431cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:140
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$20is_interrupt_enabled17he440fd07f1b0431cE+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f3c0 0040 	ubfx	r0, r0, #1, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:141
    }
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h2f99338f8eefaff5E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h2f99338f8eefaff5E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h2f99338f8eefaff5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:148
    /// Checks if the calibration value is precise
    ///
    /// Returns `false` if using the reload value returned by
    /// `get_ticks_per_10ms()` may result in a period significantly deviating
    /// from 10 ms.
    pub fn is_precise() -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:150
        // NOTE(unsafe) atomic read with no side effects
        unsafe { (*Self::ptr()).calib.read() & SYST_CALIB_SKEW == 0 }
   4:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h2f99338f8eefaff5E>
   8:	9001      	str	r0, [sp, #4]
   a:	e7ff      	b.n	c <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h2f99338f8eefaff5E+0xc>
   c:	9801      	ldr	r0, [sp, #4]
   e:	f100 010c 	add.w	r1, r0, #12
  12:	9102      	str	r1, [sp, #8]
_ZN17volatile_register11RO$LT$T$GT$4read17h2b287544f0c87594E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:48
        self.register.get()
  14:	9902      	ldr	r1, [sp, #8]
  16:	9103      	str	r1, [sp, #12]
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  18:	9803      	ldr	r0, [sp, #12]
  1a:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h2f99338f8eefaff5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:150
  22:	9000      	str	r0, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10is_precise17h2f99338f8eefaff5E+0x26>
  26:	9800      	ldr	r0, [sp, #0]
  28:	f000 4180 	and.w	r1, r0, #1073741824	; 0x40000000
  2c:	2201      	movs	r2, #1
  2e:	ea82 7091 	eor.w	r0, r2, r1, lsr #30
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:151
    }
  32:	b004      	add	sp, #16
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:154

    /// Sets clock source
    pub fn set_clock_source(&mut self, clk_source: SystClkSource) {
   0:	b580      	push	{r7, lr}
   2:	b098      	sub	sp, #96	; 0x60
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9007      	str	r0, [sp, #28]
   a:	f88d 1023 	strb.w	r1, [sp, #35]	; 0x23
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
        match clk_source {
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
   e:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  12:	07c1      	lsls	r1, r0, #31
  14:	2900      	cmp	r1, #0
  16:	9206      	str	r2, [sp, #24]
  18:	9305      	str	r3, [sp, #20]
  1a:	9004      	str	r0, [sp, #16]
  1c:	d023      	beq.n	66 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E+0x66>
  1e:	e7ff      	b.n	20 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E+0x20>
  20:	9804      	ldr	r0, [sp, #16]
  22:	2801      	cmp	r0, #1
  24:	d001      	beq.n	2a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E+0x2a>
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E+0x28>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:159
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
        }
    }
  28:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
  2a:	9807      	ldr	r0, [sp, #28]
  2c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E>
  30:	9003      	str	r0, [sp, #12]
  32:	e7ff      	b.n	34 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E+0x34>
  34:	9803      	ldr	r0, [sp, #12]
  36:	900c      	str	r0, [sp, #48]	; 0x30
_ZN17volatile_register11RW$LT$T$GT$6modify17h31bce05de85a54cdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
        self.register.set(f(self.register.get()));
  38:	990c      	ldr	r1, [sp, #48]	; 0x30
  3a:	910f      	str	r1, [sp, #60]	; 0x3c
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
  3c:	980f      	ldr	r0, [sp, #60]	; 0x3c
  3e:	9102      	str	r1, [sp, #8]
  40:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  44:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h31bce05de85a54cdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  48:	900e      	str	r0, [sp, #56]	; 0x38
  4a:	980e      	ldr	r0, [sp, #56]	; 0x38
  4c:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb290332d405bda9bE>
  50:	9902      	ldr	r1, [sp, #8]
  52:	9110      	str	r1, [sp, #64]	; 0x40
  54:	9011      	str	r0, [sp, #68]	; 0x44
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  56:	9810      	ldr	r0, [sp, #64]	; 0x40
  58:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  5c:	9911      	ldr	r1, [sp, #68]	; 0x44
  5e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
  62:	e7ff      	b.n	64 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E+0x64>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:155
        match clk_source {
  64:	e01d      	b.n	a2 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E+0xa2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
  66:	9807      	ldr	r0, [sp, #28]
  68:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E>
  6c:	9001      	str	r0, [sp, #4]
  6e:	e7ff      	b.n	70 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E+0x70>
  70:	9801      	ldr	r0, [sp, #4]
  72:	9012      	str	r0, [sp, #72]	; 0x48
_ZN17volatile_register11RW$LT$T$GT$6modify17h276284606fc8239dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  74:	9912      	ldr	r1, [sp, #72]	; 0x48
  76:	9115      	str	r1, [sp, #84]	; 0x54
_ZN5vcell21VolatileCell$LT$T$GT$3get17he9db135396b2c8f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:43
        unsafe { ptr::read_volatile(self.value.get()) }
  78:	9815      	ldr	r0, [sp, #84]	; 0x54
  7a:	9100      	str	r1, [sp, #0]
  7c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  80:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
_ZN17volatile_register11RW$LT$T$GT$6modify17h276284606fc8239dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:69
  84:	9014      	str	r0, [sp, #80]	; 0x50
  86:	9814      	ldr	r0, [sp, #80]	; 0x50
  88:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h9e034b5c0493cca1E>
  8c:	9900      	ldr	r1, [sp, #0]
  8e:	9116      	str	r1, [sp, #88]	; 0x58
  90:	9017      	str	r0, [sp, #92]	; 0x5c
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
        unsafe { ptr::write_volatile(self.value.get(), value) }
  92:	9816      	ldr	r0, [sp, #88]	; 0x58
  94:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  98:	9917      	ldr	r1, [sp, #92]	; 0x5c
  9a:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
  9e:	e7ff      	b.n	a0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E+0xa0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:155
        match clk_source {
  a0:	e7ff      	b.n	a2 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source17h5926d7b5d30302e3E+0xa2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:159
    }
  a2:	b018      	add	sp, #96	; 0x60
  a4:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17h829113f062df5558E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17h829113f062df5558E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17h829113f062df5558E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:166
    /// Sets reload value
    ///
    /// Valid values are between `1` and `0x00ffffff`.
    ///
    /// *NOTE* To make the timer wrap every `N` ticks set the reload value to `N - 1`
    pub fn set_reload(&mut self, value: u32) {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:167
        unsafe { self.rvr.write(value) }
   c:	9804      	ldr	r0, [sp, #16]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17h829113f062df5558E>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17h829113f062df5558E+0x1a>
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	1d01      	adds	r1, r0, #4
  1e:	9a05      	ldr	r2, [sp, #20]
  20:	9106      	str	r1, [sp, #24]
  22:	9207      	str	r2, [sp, #28]
_ZN17volatile_register11RW$LT$T$GT$5write17hb5e2417af1320fb0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/volatile-register-0.2.0/src/lib.rs:83
        self.register.set(value)
  24:	9906      	ldr	r1, [sp, #24]
  26:	9a07      	ldr	r2, [sp, #28]
  28:	9108      	str	r1, [sp, #32]
  2a:	9209      	str	r2, [sp, #36]	; 0x24
_ZN5vcell21VolatileCell$LT$T$GT$3set17h784b2b42f10f6db0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.0/src/lib.rs:51
  2c:	9808      	ldr	r0, [sp, #32]
  2e:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  32:	9909      	ldr	r1, [sp, #36]	; 0x24
  34:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17h829113f062df5558E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:167
  38:	e7ff      	b.n	3a <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$10set_reload17h829113f062df5558E+0x3a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:168
    }
  3a:	b00a      	add	sp, #40	; 0x28
  3c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral11Peripherals5steal17h79f8480db7244303E:

00000000 <_ZN8cortex_m10peripheral11Peripherals5steal17h79f8480db7244303E>:
_ZN8cortex_m10peripheral11Peripherals5steal17h79f8480db7244303E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:169
            }
        })
    }

    /// Unchecked version of `Peripherals::take`
    pub unsafe fn steal() -> Self {
   0:	b09a      	sub	sp, #104	; 0x68
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:170
        debug_assert!(!CORE_PERIPHERALS);
   2:	f240 0000 	movw	r0, #0
   6:	f2c0 0000 	movt	r0, #0
   a:	7800      	ldrb	r0, [r0, #0]
   c:	07c0      	lsls	r0, r0, #31
   e:	2800      	cmp	r0, #0
  10:	d007      	beq.n	22 <_ZN8cortex_m10peripheral11Peripherals5steal17h79f8480db7244303E+0x22>
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral11Peripherals5steal17h79f8480db7244303E+0x14>
  14:	f240 0000 	movw	r0, #0
  18:	f2c0 0000 	movt	r0, #0
  1c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  20:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:172

        CORE_PERIPHERALS = true;
  22:	f240 0000 	movw	r0, #0
  26:	f2c0 0000 	movt	r0, #0
  2a:	2101      	movs	r1, #1
  2c:	7001      	strb	r1, [r0, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:212
            },
            TPIU: TPIU {
                _marker: PhantomData,
            },
        }
    }
  2e:	b01a      	add	sp, #104	; 0x68
  30:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3CBP3new17h7d738ebdc0271122E:

00000000 <_ZN8cortex_m10peripheral3CBP3new17h7d738ebdc0271122E>:
_ZN8cortex_m10peripheral3CBP3new17h7d738ebdc0271122E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:224

unsafe impl Send for CBP {}

#[cfg(not(armv6m))]
impl CBP {
    pub(crate) unsafe fn new() -> Self {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:228
        CBP {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3CBP3ptr17h35492d9b5f153dfeE:

00000000 <_ZN8cortex_m10peripheral3CBP3ptr17h35492d9b5f153dfeE>:
_ZN8cortex_m10peripheral3CBP3ptr17h35492d9b5f153dfeE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:231

    /// Returns a pointer to the register block
    pub fn ptr() -> *const self::cbp::RegisterBlock {
   0:	f64e 7050 	movw	r0, #61264	; 0xef50
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:233
        0xE000_EF50 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e314f01653e2b33E:

00000000 <_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e314f01653e2b33E>:
_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e314f01653e2b33E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:240

#[cfg(not(armv6m))]
impl ops::Deref for CBP {
    type Target = self::cbp::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:241
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e314f01653e2b33E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..CBP$u20$as$u20$core..ops..deref..Deref$GT$5deref17h2e314f01653e2b33E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:242
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral5CPUID3ptr17had31993b95ece8e5E:

00000000 <_ZN8cortex_m10peripheral5CPUID3ptr17had31993b95ece8e5E>:
_ZN8cortex_m10peripheral5CPUID3ptr17had31993b95ece8e5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:254

unsafe impl Send for CPUID {}

impl CPUID {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const self::cpuid::RegisterBlock {
   0:	f64e 5000 	movw	r0, #60672	; 0xed00
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:256
        0xE000_ED00 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h473f6f95436942caE:

00000000 <_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h473f6f95436942caE>:
_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h473f6f95436942caE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:262
}

impl ops::Deref for CPUID {
    type Target = self::cpuid::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:263
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h473f6f95436942caE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN71_$LT$cortex_m..peripheral..CPUID$u20$as$u20$core..ops..deref..Deref$GT$5deref17h473f6f95436942caE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:264
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3DCB3ptr17h858d5d3c64b50fecE:

00000000 <_ZN8cortex_m10peripheral3DCB3ptr17h858d5d3c64b50fecE>:
_ZN8cortex_m10peripheral3DCB3ptr17h858d5d3c64b50fecE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:276

unsafe impl Send for DCB {}

impl DCB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const dcb::RegisterBlock {
   0:	f64e 50f0 	movw	r0, #60912	; 0xedf0
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:278
        0xE000_EDF0 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h8d1fcba35fb3269bE:

00000000 <_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h8d1fcba35fb3269bE>:
_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h8d1fcba35fb3269bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:284
}

impl ops::Deref for DCB {
    type Target = self::dcb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:285
        unsafe { &*DCB::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h8d1fcba35fb3269bE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..DCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h8d1fcba35fb3269bE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:286
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3DWT3ptr17h950cc4c18e941bbcE:

00000000 <_ZN8cortex_m10peripheral3DWT3ptr17h950cc4c18e941bbcE>:
_ZN8cortex_m10peripheral3DWT3ptr17h950cc4c18e941bbcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:298

unsafe impl Send for DWT {}

impl DWT {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const dwt::RegisterBlock {
   0:	f241 0000 	movw	r0, #4096	; 0x1000
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:300
        0xE000_1000 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hba7262b2b294e5dfE:

00000000 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hba7262b2b294e5dfE>:
_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hba7262b2b294e5dfE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:306
}

impl ops::Deref for DWT {
    type Target = self::dwt::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:307
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hba7262b2b294e5dfE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..DWT$u20$as$u20$core..ops..deref..Deref$GT$5deref17hba7262b2b294e5dfE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:308
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3FPB3ptr17h59ccb6b5f63e0a1cE:

00000000 <_ZN8cortex_m10peripheral3FPB3ptr17h59ccb6b5f63e0a1cE>:
_ZN8cortex_m10peripheral3FPB3ptr17h59ccb6b5f63e0a1cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:321
unsafe impl Send for FPB {}

#[cfg(not(armv6m))]
impl FPB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const fpb::RegisterBlock {
   0:	f242 0000 	movw	r0, #8192	; 0x2000
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:323
        0xE000_2000 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5dda96f3ecf3221eE:

00000000 <_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5dda96f3ecf3221eE>:
_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5dda96f3ecf3221eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:330

#[cfg(not(armv6m))]
impl ops::Deref for FPB {
    type Target = self::fpb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:331
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5dda96f3ecf3221eE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..FPB$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5dda96f3ecf3221eE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:332
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3ITM3ptr17hd4e4dca3f0b15753E:

00000000 <_ZN8cortex_m10peripheral3ITM3ptr17hd4e4dca3f0b15753E>:
_ZN8cortex_m10peripheral3ITM3ptr17hd4e4dca3f0b15753E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:369
unsafe impl Send for ITM {}

#[cfg(not(armv6m))]
impl ITM {
    /// Returns a pointer to the register block
    pub fn ptr() -> *mut itm::RegisterBlock {
   0:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:371
        0xE000_0000 as *mut _
    }
   4:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hedfd9a9fedea06c3E:

00000000 <_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hedfd9a9fedea06c3E>:
_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hedfd9a9fedea06c3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:378

#[cfg(not(armv6m))]
impl ops::Deref for ITM {
    type Target = self::itm::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:379
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hedfd9a9fedea06c3E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..Deref$GT$5deref17hedfd9a9fedea06c3E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:380
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h1b9aea92b3ec7f26E:

00000000 <_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h1b9aea92b3ec7f26E>:
_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h1b9aea92b3ec7f26E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:385
}

#[cfg(not(armv6m))]
impl ops::DerefMut for ITM {
    fn deref_mut(&mut self) -> &mut Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:386
        unsafe { &mut *Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h1b9aea92b3ec7f26E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN72_$LT$cortex_m..peripheral..ITM$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h1b9aea92b3ec7f26E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:387
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3MPU3ptr17hb386de3c808c367cE:

00000000 <_ZN8cortex_m10peripheral3MPU3ptr17hb386de3c808c367cE>:
_ZN8cortex_m10peripheral3MPU3ptr17hb386de3c808c367cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:399

unsafe impl Send for MPU {}

impl MPU {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const mpu::RegisterBlock {
   0:	f64e 5090 	movw	r0, #60816	; 0xed90
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:401
        0xE000_ED90 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0baaa1774cbdbe65E:

00000000 <_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0baaa1774cbdbe65E>:
_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0baaa1774cbdbe65E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:407
}

impl ops::Deref for MPU {
    type Target = self::mpu::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:408
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0baaa1774cbdbe65E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..MPU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h0baaa1774cbdbe65E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:409
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4NVIC3ptr17he1cbe00e1560a733E:

00000000 <_ZN8cortex_m10peripheral4NVIC3ptr17he1cbe00e1560a733E>:
_ZN8cortex_m10peripheral4NVIC3ptr17he1cbe00e1560a733E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:421

unsafe impl Send for NVIC {}

impl NVIC {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const nvic::RegisterBlock {
   0:	f24e 1000 	movw	r0, #57600	; 0xe100
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:423
        0xE000_E100 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h6887c2d6d7b0d02fE:

00000000 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h6887c2d6d7b0d02fE>:
_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h6887c2d6d7b0d02fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:429
}

impl ops::Deref for NVIC {
    type Target = self::nvic::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:430
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h6887c2d6d7b0d02fE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..NVIC$u20$as$u20$core..ops..deref..Deref$GT$5deref17h6887c2d6d7b0d02fE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:431
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3SCB3ptr17h9ef1195abce373beE:

00000000 <_ZN8cortex_m10peripheral3SCB3ptr17h9ef1195abce373beE>:
_ZN8cortex_m10peripheral3SCB3ptr17h9ef1195abce373beE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:443

unsafe impl Send for SCB {}

impl SCB {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const scb::RegisterBlock {
   0:	f64e 5004 	movw	r0, #60676	; 0xed04
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:445
        0xE000_ED04 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hbe131ba9a544bbd2E:

00000000 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hbe131ba9a544bbd2E>:
_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hbe131ba9a544bbd2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:451
}

impl ops::Deref for SCB {
    type Target = self::scb::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:452
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hbe131ba9a544bbd2E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN69_$LT$cortex_m..peripheral..SCB$u20$as$u20$core..ops..deref..Deref$GT$5deref17hbe131ba9a544bbd2E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:453
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4SYST3ptr17hba12bbca9816244dE:

00000000 <_ZN8cortex_m10peripheral4SYST3ptr17hba12bbca9816244dE>:
_ZN8cortex_m10peripheral4SYST3ptr17hba12bbca9816244dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:465

unsafe impl Send for SYST {}

impl SYST {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const syst::RegisterBlock {
   0:	f24e 0010 	movw	r0, #57360	; 0xe010
   4:	f2ce 0000 	movt	r0, #57344	; 0xe000
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:467
        0xE000_E010 as *const _
    }
   8:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7e288a3eac2a068bE:

00000000 <_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7e288a3eac2a068bE>:
_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7e288a3eac2a068bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:473
}

impl ops::Deref for SYST {
    type Target = self::syst::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:474
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7e288a3eac2a068bE>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..SYST$u20$as$u20$core..ops..deref..Deref$GT$5deref17h7e288a3eac2a068bE+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:475
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral4TPIU3ptr17h9aae60b167d47e72E:

00000000 <_ZN8cortex_m10peripheral4TPIU3ptr17h9aae60b167d47e72E>:
_ZN8cortex_m10peripheral4TPIU3ptr17h9aae60b167d47e72E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:488
unsafe impl Send for TPIU {}

#[cfg(not(armv6m))]
impl TPIU {
    /// Returns a pointer to the register block
    pub fn ptr() -> *const tpiu::RegisterBlock {
   0:	2000      	movs	r0, #0
   2:	f2ce 0004 	movt	r0, #57348	; 0xe004
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:490
        0xE004_0000 as *const _
    }
   6:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h888e80e5b3b1add5E:

00000000 <_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h888e80e5b3b1add5E>:
_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h888e80e5b3b1add5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:497

#[cfg(not(armv6m))]
impl ops::Deref for TPIU {
    type Target = self::tpiu::RegisterBlock;

    fn deref(&self) -> &Self::Target {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:498
        unsafe { &*Self::ptr() }
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h888e80e5b3b1add5E>
   e:	9001      	str	r0, [sp, #4]
  10:	e7ff      	b.n	12 <_ZN70_$LT$cortex_m..peripheral..TPIU$u20$as$u20$core..ops..deref..Deref$GT$5deref17h888e80e5b3b1add5E+0x12>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/mod.rs:499
    }
  12:	9801      	ldr	r0, [sp, #4]
  14:	b004      	add	sp, #16
  16:	bd80      	pop	{r7, pc}

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.1
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
00000225 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
00000264 l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
000002ae l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
00000318 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
0000035d l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
00000369 l       .debug_str	00000000 
0000036e l       .debug_str	00000000 
00000373 l       .debug_str	00000000 
000003a1 l       .debug_str	00000000 
0000042c l       .debug_str	00000000 
00000438 l       .debug_str	00000000 
0000043c l       .debug_str	00000000 
000004c9 l       .debug_str	00000000 
00000556 l       .debug_str	00000000 
000005e5 l       .debug_str	00000000 
0000066f l       .debug_str	00000000 
000006b5 l       .debug_str	00000000 
000006bb l       .debug_str	00000000 
00000722 l       .debug_str	00000000 
0000078a l       .debug_str	00000000 
000007f5 l       .debug_str	00000000 
000007fa l       .debug_str	00000000 
00000821 l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
00000829 l       .debug_str	00000000 
0000082e l       .debug_str	00000000 
00000833 l       .debug_str	00000000 
00000839 l       .debug_str	00000000 
0000083f l       .debug_str	00000000 
00000845 l       .debug_str	00000000 
00000853 l       .debug_str	00000000 
0000085d l       .debug_str	00000000 
00000861 l       .debug_str	00000000 
00000869 l       .debug_str	00000000 
00000871 l       .debug_str	00000000 
00000885 l       .debug_str	00000000 
00000891 l       .debug_str	00000000 
0000089c l       .debug_str	00000000 
000008a3 l       .debug_str	00000000 
000008a9 l       .debug_str	00000000 
000008ad l       .debug_str	00000000 
000008b3 l       .debug_str	00000000 
000008b9 l       .debug_str	00000000 
000008bc l       .debug_str	00000000 
000008cb l       .debug_str	00000000 
000008d2 l       .debug_str	00000000 
000008d6 l       .debug_str	00000000 
000008df l       .debug_str	00000000 
000008eb l       .debug_str	00000000 
00000904 l       .debug_str	00000000 
00000909 l       .debug_str	00000000 
0000091a l       .debug_str	00000000 
00000924 l       .debug_str	00000000 
00000982 l       .debug_str	00000000 
0000098d l       .debug_str	00000000 
000009aa l       .debug_str	00000000 
000009ae l       .debug_str	00000000 
000009b6 l       .debug_str	00000000 
000009cd l       .debug_str	00000000 
000009f1 l       .debug_str	00000000 
00000a0d l       .debug_str	00000000 
00000a12 l       .debug_str	00000000 
00000a1b l       .debug_str	00000000 
00000a22 l       .debug_str	00000000 
00000a3b l       .debug_str	00000000 
00000a45 l       .debug_str	00000000 
00000a5f l       .debug_str	00000000 
00000a6b l       .debug_str	00000000 
00000a73 l       .debug_str	00000000 
00000a77 l       .debug_str	00000000 
00000a79 l       .debug_str	00000000 
00000aa3 l       .debug_str	00000000 
00000ab7 l       .debug_str	00000000 
00000ac0 l       .debug_str	00000000 
00000ac7 l       .debug_str	00000000 
00000ad2 l       .debug_str	00000000 
00000ad7 l       .debug_str	00000000 
00000ae2 l       .debug_str	00000000 
00000b09 l       .debug_str	00000000 
00000b12 l       .debug_str	00000000 
00000b1d l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.0	00000007 .Lanon.d720eaa8ef4de728ad1805dcd329a85d.0
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.1	00000006 .Lanon.d720eaa8ef4de728ad1805dcd329a85d.1
00000000 l     O .rodata.cst4	00000004 .Lanon.d720eaa8ef4de728ad1805dcd329a85d.10
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.11	00000010 .Lanon.d720eaa8ef4de728ad1805dcd329a85d.11
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.12	00000009 .Lanon.d720eaa8ef4de728ad1805dcd329a85d.12
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.13	00000010 .Lanon.d720eaa8ef4de728ad1805dcd329a85d.13
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.14	0000000a .Lanon.d720eaa8ef4de728ad1805dcd329a85d.14
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.2	0000000c .Lanon.d720eaa8ef4de728ad1805dcd329a85d.2
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.3	00000006 .Lanon.d720eaa8ef4de728ad1805dcd329a85d.3
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.4	0000000a .Lanon.d720eaa8ef4de728ad1805dcd329a85d.4
00000000 l     O .rodata.cst8	00000008 .Lanon.d720eaa8ef4de728ad1805dcd329a85d.5
00000000 l     O .rodata.cst16	00000010 .Lanon.d720eaa8ef4de728ad1805dcd329a85d.6
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.7	00000009 .Lanon.d720eaa8ef4de728ad1805dcd329a85d.7
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.8	0000000e .Lanon.d720eaa8ef4de728ad1805dcd329a85d.8
00000000 l     O .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.9	00000009 .Lanon.d720eaa8ef4de728ad1805dcd329a85d.9
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha57907be11d0ec5bE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha57907be11d0ec5bE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE	00000000 .text._ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E	00000000 .text._ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2d17e99dc5b45bc8E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2d17e99dc5b45bc8E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2a0a6894a562ae62E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2a0a6894a562ae62E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hf2aa805dfb70fdd1E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hf2aa805dfb70fdd1E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h61e1dcb088c7e41fE	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h61e1dcb088c7e41fE
00000000 l    d  .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h49da44602530fb90E	00000000 .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h49da44602530fb90E
00000000 l    d  .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E	00000000 .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E
00000000 l    d  .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE	00000000 .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE
00000000 l    d  .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E	00000000 .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E
00000000 l    d  .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE	00000000 .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE
00000000 l    d  .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.11	00000000 .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.11
00000000 l    d  .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.13	00000000 .rodata..Lanon.d720eaa8ef4de728ad1805dcd329a85d.13
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha57907be11d0ec5bE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha57907be11d0ec5bE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc81d1d20a182cafdE
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple5field17h05e66ec8624ae3abE
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct5field17hacf151cacb1b75b6E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct6finish17hd52cb9c1b65fe32eE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter12debug_struct17h40f54b18c56eee47E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h603a28e43cb01bbdE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hc3dd3d5ab2c920c9E
00000000 g     F .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE	0000016c _ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE
00000000 g     F .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E	000000ec _ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E
00000000 g     F .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE	00000126 _ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE
00000000 g     F .text._ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E	00000148 _ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E
00000000 g     F .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E	00000064 .hidden _ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h49da44602530fb90E	0000001a .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h49da44602530fb90E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2d17e99dc5b45bc8E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2d17e99dc5b45bc8E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2a0a6894a562ae62E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2a0a6894a562ae62E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hf2aa805dfb70fdd1E	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hf2aa805dfb70fdd1E
00000000 g     F .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h61e1dcb088c7e41fE	00000012 .hidden _ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h61e1dcb088c7e41fE
00000000 g     F .text._ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE	00000076 _ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha57907be11d0ec5bE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha57907be11d0ec5bE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha57907be11d0ec5bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha57907be11d0ec5bE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha57907be11d0ec5bE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE:

00000000 <_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE>:
_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:233

impl Exception {
    /// Returns the IRQ number of this `Exception`
    ///
    /// The return value is always within the closed range `[-1, -14]`
    pub fn irqn(&self) -> i8 {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:235
        match *self {
            Exception::NonMaskableInt => -14,
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	4602      	mov	r2, r0
   c:	2808      	cmp	r0, #8
   e:	9101      	str	r1, [sp, #4]
  10:	9200      	str	r2, [sp, #0]
  12:	d807      	bhi.n	24 <_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE+0x24>
  14:	9900      	ldr	r1, [sp, #0]
  16:	e8df f001 	tbb	[pc, r1]
  1a:	0a06      	.short	0x0a06
  1c:	1a16120e 	.word	0x1a16120e
  20:	0026221e 	.word	0x0026221e
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:251
            #[cfg(not(armv6m))]
            Exception::DebugMonitor => -4,
            Exception::PendSV => -2,
            Exception::SysTick => -1,
        }
    }
  24:	defe      	udf	#254	; 0xfe
  26:	20f2      	movs	r0, #242	; 0xf2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:235
            Exception::NonMaskableInt => -14,
  28:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  2c:	e01f      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE+0x6e>
  2e:	20f3      	movs	r0, #243	; 0xf3
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:236
            Exception::HardFault => -13,
  30:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  34:	e01b      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE+0x6e>
  36:	20f4      	movs	r0, #244	; 0xf4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:238
            Exception::MemoryManagement => -12,
  38:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  3c:	e017      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE+0x6e>
  3e:	20f5      	movs	r0, #245	; 0xf5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:240
            Exception::BusFault => -11,
  40:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  44:	e013      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE+0x6e>
  46:	20f6      	movs	r0, #246	; 0xf6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:242
            Exception::UsageFault => -10,
  48:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  4c:	e00f      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE+0x6e>
  4e:	20fb      	movs	r0, #251	; 0xfb
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:245
            Exception::SVCall => -5,
  50:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  54:	e00b      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE+0x6e>
  56:	20fc      	movs	r0, #252	; 0xfc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:247
            Exception::DebugMonitor => -4,
  58:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  5c:	e007      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE+0x6e>
  5e:	20fe      	movs	r0, #254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:248
            Exception::PendSV => -2,
  60:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  64:	e003      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE+0x6e>
  66:	20ff      	movs	r0, #255	; 0xff
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:249
            Exception::SysTick => -1,
  68:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:234
        match *self {
  6c:	e7ff      	b.n	6e <_ZN8cortex_m10peripheral3scb9Exception4irqn17hc00c11db6d2ebcfaE+0x6e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:251
    }
  6e:	f89d 000f 	ldrb.w	r0, [sp, #15]
  72:	b004      	add	sp, #16
  74:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E:

00000000 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E>:
_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:272
    },
}

impl VectActive {
    /// Converts a `byte` into `VectActive`
    pub fn from(vect_active: u8) -> Option<Self> {
   0:	b087      	sub	sp, #28
   2:	4601      	mov	r1, r0
   4:	f88d 000b 	strb.w	r0, [sp, #11]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:274
        Some(match vect_active {
            0 => VectActive::ThreadMode,
   8:	f89d 000b 	ldrb.w	r0, [sp, #11]
   c:	4602      	mov	r2, r0
   e:	280f      	cmp	r0, #15
  10:	9101      	str	r1, [sp, #4]
  12:	9200      	str	r2, [sp, #0]
  14:	f200 8080 	bhi.w	118 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x118>
  18:	9900      	ldr	r1, [sp, #0]
  1a:	e8df f001 	tbb	[pc, r1]
  1e:	7d0f      	.short	0x7d0f
  20:	33281e13 	.word	0x33281e13
  24:	7d7d7d3e 	.word	0x7d7d7d3e
  28:	7d54497d 	.word	0x7d54497d
  2c:	6a5f      	.short	0x6a5f
  2e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:291
            #[cfg(not(armv6m))]
            12 => VectActive::Exception(Exception::DebugMonitor),
            14 => VectActive::Exception(Exception::PendSV),
            15 => VectActive::Exception(Exception::SysTick),
            irqn if irqn >= 16 => VectActive::Interrupt { irqn },
            _ => return None,
  30:	f8ad 000c 	strh.w	r0, [sp, #12]
  34:	2003      	movs	r0, #3
  36:	f88d 000c 	strb.w	r0, [sp, #12]
  3a:	e076      	b.n	12a <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x12a>
  3c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:274
            0 => VectActive::ThreadMode,
  3e:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  42:	e078      	b.n	136 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x136>
  44:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:275
            2 => VectActive::Exception(Exception::NonMaskableInt),
  46:	f88d 0012 	strb.w	r0, [sp, #18]
  4a:	f89d 0012 	ldrb.w	r0, [sp, #18]
  4e:	f88d 0011 	strb.w	r0, [sp, #17]
  52:	2001      	movs	r0, #1
  54:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  58:	e06d      	b.n	136 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x136>
  5a:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:276
            3 => VectActive::Exception(Exception::HardFault),
  5c:	f88d 0013 	strb.w	r0, [sp, #19]
  60:	f89d 1013 	ldrb.w	r1, [sp, #19]
  64:	f88d 1011 	strb.w	r1, [sp, #17]
  68:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  6c:	e063      	b.n	136 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x136>
  6e:	2002      	movs	r0, #2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:278
            4 => VectActive::Exception(Exception::MemoryManagement),
  70:	f88d 0014 	strb.w	r0, [sp, #20]
  74:	f89d 0014 	ldrb.w	r0, [sp, #20]
  78:	f88d 0011 	strb.w	r0, [sp, #17]
  7c:	2001      	movs	r0, #1
  7e:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  82:	e058      	b.n	136 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x136>
  84:	2003      	movs	r0, #3
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:280
            5 => VectActive::Exception(Exception::BusFault),
  86:	f88d 0015 	strb.w	r0, [sp, #21]
  8a:	f89d 0015 	ldrb.w	r0, [sp, #21]
  8e:	f88d 0011 	strb.w	r0, [sp, #17]
  92:	2001      	movs	r0, #1
  94:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  98:	e04d      	b.n	136 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x136>
  9a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:282
            6 => VectActive::Exception(Exception::UsageFault),
  9c:	f88d 0016 	strb.w	r0, [sp, #22]
  a0:	f89d 0016 	ldrb.w	r0, [sp, #22]
  a4:	f88d 0011 	strb.w	r0, [sp, #17]
  a8:	2001      	movs	r0, #1
  aa:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  ae:	e042      	b.n	136 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x136>
  b0:	2005      	movs	r0, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:285
            11 => VectActive::Exception(Exception::SVCall),
  b2:	f88d 0017 	strb.w	r0, [sp, #23]
  b6:	f89d 0017 	ldrb.w	r0, [sp, #23]
  ba:	f88d 0011 	strb.w	r0, [sp, #17]
  be:	2001      	movs	r0, #1
  c0:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  c4:	e037      	b.n	136 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x136>
  c6:	2006      	movs	r0, #6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:287
            12 => VectActive::Exception(Exception::DebugMonitor),
  c8:	f88d 0018 	strb.w	r0, [sp, #24]
  cc:	f89d 0018 	ldrb.w	r0, [sp, #24]
  d0:	f88d 0011 	strb.w	r0, [sp, #17]
  d4:	2001      	movs	r0, #1
  d6:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  da:	e02c      	b.n	136 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x136>
  dc:	2007      	movs	r0, #7
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:288
            14 => VectActive::Exception(Exception::PendSV),
  de:	f88d 0019 	strb.w	r0, [sp, #25]
  e2:	f89d 0019 	ldrb.w	r0, [sp, #25]
  e6:	f88d 0011 	strb.w	r0, [sp, #17]
  ea:	2001      	movs	r0, #1
  ec:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
  f0:	e021      	b.n	136 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x136>
  f2:	2008      	movs	r0, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:289
            15 => VectActive::Exception(Exception::SysTick),
  f4:	f88d 001a 	strb.w	r0, [sp, #26]
  f8:	f89d 001a 	ldrb.w	r0, [sp, #26]
  fc:	f88d 0011 	strb.w	r0, [sp, #17]
 100:	2001      	movs	r0, #1
 102:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 106:	e016      	b.n	136 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x136>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:290
            irqn if irqn >= 16 => VectActive::Interrupt { irqn },
 108:	f89d 001b 	ldrb.w	r0, [sp, #27]
 10c:	f88d 0011 	strb.w	r0, [sp, #17]
 110:	2002      	movs	r0, #2
 112:	f88d 0010 	strb.w	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 116:	e00e      	b.n	136 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x136>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:290
            irqn if irqn >= 16 => VectActive::Interrupt { irqn },
 118:	f89d 000b 	ldrb.w	r0, [sp, #11]
 11c:	f88d 001b 	strb.w	r0, [sp, #27]
 120:	f89d 001b 	ldrb.w	r0, [sp, #27]
 124:	280f      	cmp	r0, #15
 126:	d8ef      	bhi.n	108 <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x108>
 128:	e781      	b.n	2e <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x2e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:293
        })
    }
 12a:	f89d 000c 	ldrb.w	r0, [sp, #12]
 12e:	f89d 100d 	ldrb.w	r1, [sp, #13]
 132:	b007      	add	sp, #28
 134:	4770      	bx	lr
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:273
        Some(match vect_active {
 136:	f89d 0010 	ldrb.w	r0, [sp, #16]
 13a:	f89d 1011 	ldrb.w	r1, [sp, #17]
 13e:	f88d 000c 	strb.w	r0, [sp, #12]
 142:	f88d 100d 	strb.w	r1, [sp, #13]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:293
    }
 146:	e7f0      	b.n	12a <_ZN8cortex_m10peripheral3scb10VectActive4from17h4366bfbe060aec00E+0x12a>

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2d17e99dc5b45bc8E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2d17e99dc5b45bc8E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$13set_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2d17e99dc5b45bc8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:587

impl SCB {
    /// Set the SLEEPDEEP bit in the SCR register
    pub fn set_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0004 	orr.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2a0a6894a562ae62E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2a0a6894a562ae62E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15clear_sleepdeep28_$u7b$$u7b$closure$u7d$$u7d$17h2a0a6894a562ae62E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:594
    }

    /// Clear the SLEEPDEEP bit in the SCR register
    pub fn clear_sleepdeep(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPDEEP);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0004 	bic.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hf2aa805dfb70fdd1E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hf2aa805dfb70fdd1E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$15set_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17hf2aa805dfb70fdd1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:605

impl SCB {
    /// Set the SLEEPONEXIT bit in the SCR register
    pub fn set_sleeponexit(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr | SCB_SCR_SLEEPONEXIT);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0002 	orr.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h61e1dcb088c7e41fE:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h61e1dcb088c7e41fE>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$17clear_sleeponexit28_$u7b$$u7b$closure$u7d$$u7d$17h61e1dcb088c7e41fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:612
    }

    /// Clear the SLEEPONEXIT bit in the SCR register
    pub fn clear_sleeponexit(&mut self) {
        unsafe {
            self.scr.modify(|scr| scr & !SCB_SCR_SLEEPONEXIT);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0002 	bic.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h49da44602530fb90E:

00000000 <_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h49da44602530fb90E>:
_ZN8cortex_m10peripheral3scb43_$LT$impl$u20$cortex_m..peripheral..SCB$GT$12system_reset28_$u7b$$u7b$closure$u7d$$u7d$17h49da44602530fb90E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:627
    /// Initiate a system reset request to reset the MCU
    pub fn system_reset(&mut self) -> ! {
        ::asm::dsb();
        unsafe {
            self.aircr.modify(
                |r| {
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:629
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
            r & SCB_AIRCR_PRIGROUP_MASK | // keep priority group unchanged
   6:	9802      	ldr	r0, [sp, #8]
   8:	f400 60a0 	and.w	r0, r0, #1280	; 0x500
   c:	2204      	movs	r2, #4
   e:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:628
                    SCB_AIRCR_VECTKEY | // otherwise the write is ignored
  12:	4310      	orrs	r0, r2
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:631
            SCB_AIRCR_SYSRESETREQ
                }, // set the bit
  14:	9100      	str	r1, [sp, #0]
  16:	b003      	add	sp, #12
  18:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E:

00000000 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E>:
_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:728
    /// System Tick interrupt
    SysTick,
}

impl SystemHandler {
    fn index(&self) -> u8 {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:731
        match *self {
            #[cfg(not(armv6m))]
            SystemHandler::MemoryManagement => 4,
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	4602      	mov	r2, r0
   c:	2806      	cmp	r0, #6
   e:	9101      	str	r1, [sp, #4]
  10:	9200      	str	r2, [sp, #0]
  12:	d806      	bhi.n	22 <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E+0x22>
  14:	9900      	ldr	r1, [sp, #0]
  16:	e8df f001 	tbb	[pc, r1]
  1a:	0905      	.short	0x0905
  1c:	1915110d 	.word	0x1915110d
  20:	001d      	.short	0x001d
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:744
            #[cfg(not(armv6m))]
            SystemHandler::DebugMonitor => 12,
            SystemHandler::PendSV => 14,
            SystemHandler::SysTick => 15,
        }
    }
  22:	defe      	udf	#254	; 0xfe
  24:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:731
            SystemHandler::MemoryManagement => 4,
  26:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  2a:	e017      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E+0x5c>
  2c:	2005      	movs	r0, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:733
            SystemHandler::BusFault => 5,
  2e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  32:	e013      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E+0x5c>
  34:	2006      	movs	r0, #6
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:735
            SystemHandler::UsageFault => 6,
  36:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  3a:	e00f      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E+0x5c>
  3c:	200b      	movs	r0, #11
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:738
            SystemHandler::SVCall => 11,
  3e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  42:	e00b      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E+0x5c>
  44:	200c      	movs	r0, #12
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:740
            SystemHandler::DebugMonitor => 12,
  46:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  4a:	e007      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E+0x5c>
  4c:	200e      	movs	r0, #14
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:741
            SystemHandler::PendSV => 14,
  4e:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  52:	e003      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E+0x5c>
  54:	200f      	movs	r0, #15
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:742
            SystemHandler::SysTick => 15,
  56:	f88d 000f 	strb.w	r0, [sp, #15]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:729
        match *self {
  5a:	e7ff      	b.n	5c <_ZN8cortex_m10peripheral3scb13SystemHandler5index17h090bf07fdc57a2d1E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:744
    }
  5c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  60:	b004      	add	sp, #16
  62:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE:

00000000 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE>:
_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:191
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b0a2      	sub	sp, #136	; 0x88
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9806      	ldr	r0, [sp, #24]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2808      	cmp	r0, #8
  18:	9202      	str	r2, [sp, #8]
  1a:	9301      	str	r3, [sp, #4]
  1c:	9100      	str	r1, [sp, #0]
  1e:	d807      	bhi.n	30 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x30>
  20:	9900      	ldr	r1, [sp, #0]
  22:	e8df f001 	tbb	[pc, r1]
  26:	1706      	.short	0x1706
  28:	5b4a3928 	.word	0x5b4a3928
  2c:	008e7d6c 	.word	0x008e7d6c
  30:	defe      	udf	#254	; 0xfe
  32:	9904      	ldr	r1, [sp, #16]
  34:	f240 0200 	movw	r2, #0
  38:	f2c0 0200 	movt	r2, #0
  3c:	a807      	add	r0, sp, #28
  3e:	230e      	movs	r3, #14
  40:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  44:	e7ff      	b.n	46 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x46>
  46:	a807      	add	r0, sp, #28
  48:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  4c:	f88d 0017 	strb.w	r0, [sp, #23]
  50:	e7ff      	b.n	52 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x52>
  52:	e087      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x164>
  54:	9904      	ldr	r1, [sp, #16]
  56:	f240 0200 	movw	r2, #0
  5a:	f2c0 0200 	movt	r2, #0
  5e:	a80a      	add	r0, sp, #40	; 0x28
  60:	2309      	movs	r3, #9
  62:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  66:	e7ff      	b.n	68 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x68>
  68:	a80a      	add	r0, sp, #40	; 0x28
  6a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  6e:	f88d 0017 	strb.w	r0, [sp, #23]
  72:	e7ff      	b.n	74 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x74>
  74:	e076      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x164>
  76:	9904      	ldr	r1, [sp, #16]
  78:	f240 0200 	movw	r2, #0
  7c:	f2c0 0200 	movt	r2, #0
  80:	a80d      	add	r0, sp, #52	; 0x34
  82:	2310      	movs	r3, #16
  84:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  88:	e7ff      	b.n	8a <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x8a>
  8a:	a80d      	add	r0, sp, #52	; 0x34
  8c:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  90:	f88d 0017 	strb.w	r0, [sp, #23]
  94:	e7ff      	b.n	96 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x96>
  96:	e065      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x164>
  98:	9904      	ldr	r1, [sp, #16]
  9a:	f240 0200 	movw	r2, #0
  9e:	f2c0 0200 	movt	r2, #0
  a2:	a810      	add	r0, sp, #64	; 0x40
  a4:	2308      	movs	r3, #8
  a6:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  aa:	e7ff      	b.n	ac <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0xac>
  ac:	a810      	add	r0, sp, #64	; 0x40
  ae:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  b2:	f88d 0017 	strb.w	r0, [sp, #23]
  b6:	e7ff      	b.n	b8 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0xb8>
  b8:	e054      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x164>
  ba:	9904      	ldr	r1, [sp, #16]
  bc:	f240 0200 	movw	r2, #0
  c0:	f2c0 0200 	movt	r2, #0
  c4:	a813      	add	r0, sp, #76	; 0x4c
  c6:	230a      	movs	r3, #10
  c8:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  cc:	e7ff      	b.n	ce <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0xce>
  ce:	a813      	add	r0, sp, #76	; 0x4c
  d0:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  d4:	f88d 0017 	strb.w	r0, [sp, #23]
  d8:	e7ff      	b.n	da <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0xda>
  da:	e043      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x164>
  dc:	9904      	ldr	r1, [sp, #16]
  de:	f240 0200 	movw	r2, #0
  e2:	f2c0 0200 	movt	r2, #0
  e6:	a816      	add	r0, sp, #88	; 0x58
  e8:	2306      	movs	r3, #6
  ea:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  ee:	e7ff      	b.n	f0 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0xf0>
  f0:	a816      	add	r0, sp, #88	; 0x58
  f2:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  f6:	f88d 0017 	strb.w	r0, [sp, #23]
  fa:	e7ff      	b.n	fc <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0xfc>
  fc:	e032      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x164>
  fe:	9904      	ldr	r1, [sp, #16]
 100:	f240 0200 	movw	r2, #0
 104:	f2c0 0200 	movt	r2, #0
 108:	a819      	add	r0, sp, #100	; 0x64
 10a:	230c      	movs	r3, #12
 10c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
 110:	e7ff      	b.n	112 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x112>
 112:	a819      	add	r0, sp, #100	; 0x64
 114:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
 118:	f88d 0017 	strb.w	r0, [sp, #23]
 11c:	e7ff      	b.n	11e <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x11e>
 11e:	e021      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x164>
 120:	9904      	ldr	r1, [sp, #16]
 122:	f240 0200 	movw	r2, #0
 126:	f2c0 0200 	movt	r2, #0
 12a:	a81c      	add	r0, sp, #112	; 0x70
 12c:	2306      	movs	r3, #6
 12e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
 132:	e7ff      	b.n	134 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x134>
 134:	a81c      	add	r0, sp, #112	; 0x70
 136:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
 13a:	f88d 0017 	strb.w	r0, [sp, #23]
 13e:	e7ff      	b.n	140 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x140>
 140:	e010      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x164>
 142:	9904      	ldr	r1, [sp, #16]
 144:	f240 0200 	movw	r2, #0
 148:	f2c0 0200 	movt	r2, #0
 14c:	a81f      	add	r0, sp, #124	; 0x7c
 14e:	2307      	movs	r3, #7
 150:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
 154:	e7ff      	b.n	156 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x156>
 156:	a81f      	add	r0, sp, #124	; 0x7c
 158:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
 15c:	f88d 0017 	strb.w	r0, [sp, #23]
 160:	e7ff      	b.n	162 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x162>
 162:	e7ff      	b.n	164 <_ZN73_$LT$cortex_m..peripheral..scb..Exception$u20$as$u20$core..fmt..Debug$GT$3fmt17hbce474bba756cdabE+0x164>
 164:	f89d 0017 	ldrb.w	r0, [sp, #23]
 168:	b022      	add	sp, #136	; 0x88
 16a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E:

00000000 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E>:
_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
   c:	9806      	ldr	r0, [sp, #24]
   e:	9009      	str	r0, [sp, #36]	; 0x24
  10:	9809      	ldr	r0, [sp, #36]	; 0x24
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2800      	cmp	r0, #0
  18:	9205      	str	r2, [sp, #20]
  1a:	9304      	str	r3, [sp, #16]
  1c:	9103      	str	r1, [sp, #12]
  1e:	d009      	beq.n	34 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0x34>
  20:	e7ff      	b.n	22 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0x22>
  22:	9803      	ldr	r0, [sp, #12]
  24:	2801      	cmp	r0, #1
  26:	d016      	beq.n	56 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0x56>
  28:	e7ff      	b.n	2a <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0x2a>
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	2802      	cmp	r0, #2
  2e:	d032      	beq.n	96 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0x96>
  30:	e7ff      	b.n	32 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0x32>
  32:	defe      	udf	#254	; 0xfe
  34:	9907      	ldr	r1, [sp, #28]
  36:	f240 0200 	movw	r2, #0
  3a:	f2c0 0200 	movt	r2, #0
  3e:	a80a      	add	r0, sp, #40	; 0x28
  40:	230a      	movs	r3, #10
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  46:	e7ff      	b.n	48 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0x48>
  48:	a80a      	add	r0, sp, #40	; 0x28
  4a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  4e:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  52:	e7ff      	b.n	54 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0x54>
  54:	e046      	b.n	e4 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0xe4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:261
    Exception(Exception),
  56:	9809      	ldr	r0, [sp, #36]	; 0x24
  58:	3001      	adds	r0, #1
  5a:	900d      	str	r0, [sp, #52]	; 0x34
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  5c:	9907      	ldr	r1, [sp, #28]
  5e:	f240 0200 	movw	r2, #0
  62:	f2c0 0200 	movt	r2, #0
  66:	a80e      	add	r0, sp, #56	; 0x38
  68:	2309      	movs	r3, #9
  6a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  6e:	e7ff      	b.n	70 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0x70>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:261
    Exception(Exception),
  70:	980d      	ldr	r0, [sp, #52]	; 0x34
  72:	9011      	str	r0, [sp, #68]	; 0x44
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  74:	f240 0200 	movw	r2, #0
  78:	f2c0 0200 	movt	r2, #0
  7c:	a80e      	add	r0, sp, #56	; 0x38
  7e:	a911      	add	r1, sp, #68	; 0x44
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h05e66ec8624ae3abE>
  84:	9002      	str	r0, [sp, #8]
  86:	e7ff      	b.n	88 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0x88>
  88:	a80e      	add	r0, sp, #56	; 0x38
  8a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  8e:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  92:	e7ff      	b.n	94 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0x94>
  94:	e026      	b.n	e4 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0xe4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:266
        irqn: u8,
  96:	9809      	ldr	r0, [sp, #36]	; 0x24
  98:	3001      	adds	r0, #1
  9a:	9012      	str	r0, [sp, #72]	; 0x48
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  9c:	9907      	ldr	r1, [sp, #28]
  9e:	f240 0200 	movw	r2, #0
  a2:	f2c0 0200 	movt	r2, #0
  a6:	a813      	add	r0, sp, #76	; 0x4c
  a8:	2309      	movs	r3, #9
  aa:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h40f54b18c56eee47E>
  ae:	e7ff      	b.n	b0 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0xb0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:266
        irqn: u8,
  b0:	9812      	ldr	r0, [sp, #72]	; 0x48
  b2:	9015      	str	r0, [sp, #84]	; 0x54
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:255
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
  b4:	f240 0000 	movw	r0, #0
  b8:	f2c0 0000 	movt	r0, #0
  bc:	4669      	mov	r1, sp
  be:	6008      	str	r0, [r1, #0]
  c0:	f240 0100 	movw	r1, #0
  c4:	f2c0 0100 	movt	r1, #0
  c8:	a813      	add	r0, sp, #76	; 0x4c
  ca:	2204      	movs	r2, #4
  cc:	ab15      	add	r3, sp, #84	; 0x54
  ce:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17hacf151cacb1b75b6E>
  d2:	9001      	str	r0, [sp, #4]
  d4:	e7ff      	b.n	d6 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0xd6>
  d6:	a813      	add	r0, sp, #76	; 0x4c
  d8:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17hd52cb9c1b65fe32eE>
  dc:	f88d 0023 	strb.w	r0, [sp, #35]	; 0x23
  e0:	e7ff      	b.n	e2 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0xe2>
  e2:	e7ff      	b.n	e4 <_ZN74_$LT$cortex_m..peripheral..scb..VectActive$u20$as$u20$core..fmt..Debug$GT$3fmt17h3973c630c7aeb029E+0xe4>
  e4:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
  e8:	b016      	add	sp, #88	; 0x58
  ea:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE:

00000000 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE>:
_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/scb.rs:693
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b580      	push	{r7, lr}
   2:	b09c      	sub	sp, #112	; 0x70
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9806      	ldr	r0, [sp, #24]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	4601      	mov	r1, r0
  16:	2806      	cmp	r0, #6
  18:	9202      	str	r2, [sp, #8]
  1a:	9301      	str	r3, [sp, #4]
  1c:	9100      	str	r1, [sp, #0]
  1e:	d806      	bhi.n	2e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x2e>
  20:	9900      	ldr	r1, [sp, #0]
  22:	e8df f001 	tbb	[pc, r1]
  26:	1605      	.short	0x1605
  28:	5a493827 	.word	0x5a493827
  2c:	006b      	.short	0x006b
  2e:	defe      	udf	#254	; 0xfe
  30:	9904      	ldr	r1, [sp, #16]
  32:	f240 0200 	movw	r2, #0
  36:	f2c0 0200 	movt	r2, #0
  3a:	a807      	add	r0, sp, #28
  3c:	2310      	movs	r3, #16
  3e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  42:	e7ff      	b.n	44 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x44>
  44:	a807      	add	r0, sp, #28
  46:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  4a:	f88d 0017 	strb.w	r0, [sp, #23]
  4e:	e7ff      	b.n	50 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x50>
  50:	e065      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x11e>
  52:	9904      	ldr	r1, [sp, #16]
  54:	f240 0200 	movw	r2, #0
  58:	f2c0 0200 	movt	r2, #0
  5c:	a80a      	add	r0, sp, #40	; 0x28
  5e:	2308      	movs	r3, #8
  60:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  64:	e7ff      	b.n	66 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x66>
  66:	a80a      	add	r0, sp, #40	; 0x28
  68:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  6c:	f88d 0017 	strb.w	r0, [sp, #23]
  70:	e7ff      	b.n	72 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x72>
  72:	e054      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x11e>
  74:	9904      	ldr	r1, [sp, #16]
  76:	f240 0200 	movw	r2, #0
  7a:	f2c0 0200 	movt	r2, #0
  7e:	a80d      	add	r0, sp, #52	; 0x34
  80:	230a      	movs	r3, #10
  82:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  86:	e7ff      	b.n	88 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x88>
  88:	a80d      	add	r0, sp, #52	; 0x34
  8a:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  8e:	f88d 0017 	strb.w	r0, [sp, #23]
  92:	e7ff      	b.n	94 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x94>
  94:	e043      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x11e>
  96:	9904      	ldr	r1, [sp, #16]
  98:	f240 0200 	movw	r2, #0
  9c:	f2c0 0200 	movt	r2, #0
  a0:	a810      	add	r0, sp, #64	; 0x40
  a2:	2306      	movs	r3, #6
  a4:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  a8:	e7ff      	b.n	aa <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0xaa>
  aa:	a810      	add	r0, sp, #64	; 0x40
  ac:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  b0:	f88d 0017 	strb.w	r0, [sp, #23]
  b4:	e7ff      	b.n	b6 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0xb6>
  b6:	e032      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x11e>
  b8:	9904      	ldr	r1, [sp, #16]
  ba:	f240 0200 	movw	r2, #0
  be:	f2c0 0200 	movt	r2, #0
  c2:	a813      	add	r0, sp, #76	; 0x4c
  c4:	230c      	movs	r3, #12
  c6:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  ca:	e7ff      	b.n	cc <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0xcc>
  cc:	a813      	add	r0, sp, #76	; 0x4c
  ce:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  d2:	f88d 0017 	strb.w	r0, [sp, #23]
  d6:	e7ff      	b.n	d8 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0xd8>
  d8:	e021      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x11e>
  da:	9904      	ldr	r1, [sp, #16]
  dc:	f240 0200 	movw	r2, #0
  e0:	f2c0 0200 	movt	r2, #0
  e4:	a816      	add	r0, sp, #88	; 0x58
  e6:	2306      	movs	r3, #6
  e8:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  ec:	e7ff      	b.n	ee <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0xee>
  ee:	a816      	add	r0, sp, #88	; 0x58
  f0:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  f4:	f88d 0017 	strb.w	r0, [sp, #23]
  f8:	e7ff      	b.n	fa <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0xfa>
  fa:	e010      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x11e>
  fc:	9904      	ldr	r1, [sp, #16]
  fe:	f240 0200 	movw	r2, #0
 102:	f2c0 0200 	movt	r2, #0
 106:	a819      	add	r0, sp, #100	; 0x64
 108:	2307      	movs	r3, #7
 10a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
 10e:	e7ff      	b.n	110 <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x110>
 110:	a819      	add	r0, sp, #100	; 0x64
 112:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
 116:	f88d 0017 	strb.w	r0, [sp, #23]
 11a:	e7ff      	b.n	11c <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x11c>
 11c:	e7ff      	b.n	11e <_ZN77_$LT$cortex_m..peripheral..scb..SystemHandler$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b1c7406f5c2369eE+0x11e>
 11e:	f89d 0017 	ldrb.w	r0, [sp, #23]
 122:	b01c      	add	sp, #112	; 0x70
 124:	bd80      	pop	{r7, pc}

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.10
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fc l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
00000225 l       .debug_str	00000000 
0000022f l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
0000028f l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d4 l       .debug_str	00000000 
000002dd l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000321 l       .debug_str	00000000 
0000037f l       .debug_str	00000000 
0000038a l       .debug_str	00000000 
00000391 l       .debug_str	00000000 
0000039b l       .debug_str	00000000 
000003a0 l       .debug_str	00000000 
000003ac l       .debug_str	00000000 
000003b4 l       .debug_str	00000000 
000003bd l       .debug_str	00000000 
000003c2 l       .debug_str	00000000 
000003c5 l       .debug_str	00000000 
000003ce l       .debug_str	00000000 
000003d5 l       .debug_str	00000000 
000003d8 l       .debug_str	00000000 
000003de l       .debug_str	00000000 
000003e8 l       .debug_str	00000000 
000003f0 l       .debug_str	00000000 
000003f6 l       .debug_str	00000000 
00000401 l       .debug_str	00000000 
0000040a l       .debug_str	00000000 
0000042d l       .debug_str	00000000 
0000044c l       .debug_str	00000000 
00000473 l       .debug_str	00000000 
0000047d l       .debug_str	00000000 
00000486 l       .debug_str	00000000 
00000491 l       .debug_str	00000000 
00000495 l       .debug_str	00000000 
0000049e l       .debug_str	00000000 
000004a3 l       .debug_str	00000000 
000004b3 l       .debug_str	00000000 
000004b8 l       .debug_str	00000000 
00000500 l       .debug_str	00000000 
00000509 l       .debug_str	00000000 
00000551 l       .debug_str	00000000 
00000559 l       .debug_str	00000000 
0000058a l       .debug_str	00000000 
00000593 l       .debug_str	00000000 
000005c5 l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
0000060b l       .debug_str	00000000 
00000614 l       .debug_str	00000000 
00000654 l       .debug_str	00000000 
0000065e l       .debug_str	00000000 
0000069e l       .debug_str	00000000 
000006a8 l       .debug_str	00000000 
000006ed l       .debug_str	00000000 
000006fb l       .debug_str	00000000 
00000700 l       .debug_str	00000000 
00000705 l       .debug_str	00000000 
0000070a l       .debug_str	00000000 
00000710 l       .debug_str	00000000 
00000712 l       .debug_str	00000000 
00000716 l       .debug_str	00000000 
0000071b l       .debug_str	00000000 
0000071d l       .debug_str	00000000 
0000076f l       .debug_str	00000000 
00000794 l       .debug_str	00000000 
00000798 l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h50626d80bed245b4E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h50626d80bed245b4E
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc81d1d20a182cafdE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc81d1d20a182cafdE
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h77f07fd05c7a1de6E	00000000 .text._ZN4core3fmt10ArgumentV13new17h77f07fd05c7a1de6E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117hb0104e13df330938E	00000000 .text._ZN4core3fmt9Arguments6new_v117hb0104e13df330938E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE	00000000 .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hca09bafac008fd00E	00000000 .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hca09bafac008fd00E
00000000 l    d  .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE	00000000 .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h50626d80bed245b4E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h50626d80bed245b4E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc81d1d20a182cafdE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc81d1d20a182cafdE
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h77f07fd05c7a1de6E	00000032 _ZN4core3fmt10ArgumentV13new17h77f07fd05c7a1de6E
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117hb0104e13df330938E	0000004c .hidden _ZN4core3fmt9Arguments6new_v117hb0104e13df330938E
00000000         *UND*	00000000 _ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17h335eb0c39e1b6781E
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17h3ce0143251e146aaE
00000000         *UND*	00000000 _ZN4core3ptr14write_volatile17h9c75aa9b2512d567E
00000000         *UND*	00000000 _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE	0000002c _ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE	0000002c _ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E	0000002c _ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E
00000000 g     F .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hca09bafac008fd00E	00000028 _ZN8cortex_m10peripheral3itm4Stim9write_u3217hca09bafac008fd00E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h50626d80bed245b4E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h50626d80bed245b4E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h50626d80bed245b4E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h50626d80bed245b4E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc81d1d20a182cafdE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc81d1d20a182cafdE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc81d1d20a182cafdE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc81d1d20a182cafdE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h77f07fd05c7a1de6E:

00000000 <_ZN4core3fmt10ArgumentV13new17h77f07fd05c7a1de6E>:
_ZN4core3fmt10ArgumentV13new17h77f07fd05c7a1de6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h77f07fd05c7a1de6E+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h77f07fd05c7a1de6E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117hb0104e13df330938E:

00000000 <_ZN4core3fmt9Arguments6new_v117hb0104e13df330938E>:
_ZN4core3fmt9Arguments6new_v117hb0104e13df330938E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE:

00000000 <_ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE>:
_ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:38
    register: UnsafeCell<u32>,
}

impl Stim {
    /// Writes an `u8` payload into the stimulus port
    pub fn write_u8(&mut self, value: u8) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	f88d 1017 	strb.w	r1, [sp, #23]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:39
        unsafe { ptr::write_volatile(self.register.get() as *mut u8, value) }
   e:	9804      	ldr	r0, [sp, #16]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE+0x1c>
  1c:	f89d 1017 	ldrb.w	r1, [sp, #23]
  20:	9801      	ldr	r0, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h9c75aa9b2512d567E>
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE+0x28>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:40
    }
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E:

00000000 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E>:
_ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:43

    /// Writes an `u16` payload into the stimulus port
    pub fn write_u16(&mut self, value: u16) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	f8ad 1016 	strh.w	r1, [sp, #22]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:44
        unsafe { ptr::write_volatile(self.register.get() as *mut u16, value) }
   e:	9804      	ldr	r0, [sp, #16]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E+0x1c>
  1c:	f8bd 1016 	ldrh.w	r1, [sp, #22]
  20:	9801      	ldr	r0, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h3ce0143251e146aaE>
  26:	e7ff      	b.n	28 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E+0x28>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:45
    }
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim9write_u3217hca09bafac008fd00E:

00000000 <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hca09bafac008fd00E>:
_ZN8cortex_m10peripheral3itm4Stim9write_u3217hca09bafac008fd00E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:48

    /// Writes an `u32` payload into the stimulus port
    pub fn write_u32(&mut self, value: u32) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:49
        unsafe { ptr::write_volatile(self.register.get(), value) }
   c:	9804      	ldr	r0, [sp, #16]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hca09bafac008fd00E+0x1a>
  1a:	9905      	ldr	r1, [sp, #20]
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>
  22:	e7ff      	b.n	24 <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hca09bafac008fd00E+0x24>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:50
    }
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE:

00000000 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE>:
_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:53

    /// Returns `true` if the stimulus port is ready to accept more data
    pub fn is_fifo_ready(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:54
        unsafe { ptr::read_volatile(self.register.get()) == 1 }
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE+0x14>
  14:	9801      	ldr	r0, [sp, #4]
  16:	f7ff fffe 	bl	0 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>
  1a:	9000      	str	r0, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE+0x1e>
  1e:	9800      	ldr	r0, [sp, #0]
  20:	1e41      	subs	r1, r0, #1
  22:	fab1 f181 	clz	r1, r1
  26:	0948      	lsrs	r0, r1, #5
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/itm.rs:55
    }
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.11
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000126 l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
000002b5 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
0000030f l       .debug_str	00000000 
00000328 l       .debug_str	00000000 
0000038d l       .debug_str	00000000 
00000390 l       .debug_str	00000000 
00000395 l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003c7 l       .debug_str	00000000 
000003f0 l       .debug_str	00000000 
000003ff l       .debug_str	00000000 
00000419 l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
00000425 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
0000042d l       .debug_str	00000000 
00000433 l       .debug_str	00000000 
0000045c l       .debug_str	00000000 
00000491 l       .debug_str	00000000 
00000495 l       .debug_str	00000000 
0000049e l       .debug_str	00000000 
000004a3 l       .debug_str	00000000 
000004a9 l       .debug_str	00000000 
000004b9 l       .debug_str	00000000 
000004be l       .debug_str	00000000 
000004e3 l       .debug_str	00000000 
000004e8 l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000536 l       .debug_str	00000000 
00000563 l       .debug_str	00000000 
00000567 l       .debug_str	00000000 
0000059c l       .debug_str	00000000 
000005b4 l       .debug_str	00000000 
000005b9 l       .debug_str	00000000 
000005ee l       .debug_str	00000000 
00000607 l       .debug_str	00000000 
0000062d l       .debug_str	00000000 
00000662 l       .debug_str	00000000 
0000069c l       .debug_str	00000000 
000006da l       .debug_str	00000000 
000006ed l       .debug_str	00000000 
000006f0 l       .debug_str	00000000 
000006f2 l       .debug_str	00000000 
00000706 l       .debug_str	00000000 
0000076f l       .debug_str	00000000 
00000787 l       .debug_str	00000000 
00000790 l       .debug_str	00000000 
0000079a l       .debug_str	00000000 
000007a1 l       .debug_str	00000000 
000007a7 l       .debug_str	00000000 
000007d0 l       .debug_str	00000000 
000007d4 l       .debug_str	00000000 
000007fd l       .debug_str	00000000 
00000801 l       .debug_str	00000000 
00000893 l       .debug_str	00000000 
0000089f l       .debug_str	00000000 
000008a3 l       .debug_str	00000000 
000008ae l       .debug_str	00000000 
000008b2 l       .debug_str	00000000 
000008bb l       .debug_str	00000000 
000008c1 l       .debug_str	00000000 
000008ce l       .debug_str	00000000 
000008d9 l       .debug_str	00000000 
000008e1 l       .debug_str	00000000 
000008ec l       .debug_str	00000000 
000008f5 l       .debug_str	00000000 
000008fa l       .debug_str	00000000 
00000901 l       .debug_str	00000000 
00000907 l       .debug_str	00000000 
00000909 l       .debug_str	00000000 
00000914 l       .debug_str	00000000 
00000916 l       .debug_str	00000000 
00000934 l       .debug_str	00000000 
0000093d l       .debug_str	00000000 
00000947 l       .debug_str	00000000 
00000972 l       .debug_str	00000000 
00000974 l       .debug_str	00000000 
0000097f l       .debug_str	00000000 
0000099a l       .debug_str	00000000 
000009bf l       .debug_str	00000000 
000009c7 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h0340d058ab0cfba4E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h0340d058ab0cfba4E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h155a22c80b423410E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h155a22c80b423410E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h926f9dddeec227d6E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h926f9dddeec227d6E
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h98140ccbd55319f8E	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h98140ccbd55319f8E
00000000 l    d  .text._ZN4core3mem4swap17h8d34f7a2efc9c8d0E	00000000 .text._ZN4core3mem4swap17h8d34f7a2efc9c8d0E
00000000 l    d  .text._ZN4core3mem7size_of17h197221bd69195ad4E	00000000 .text._ZN4core3mem7size_of17h197221bd69195ad4E
00000000 l    d  .text._ZN4core3mem7size_of17ha15ea9d6066e9603E	00000000 .text._ZN4core3mem7size_of17ha15ea9d6066e9603E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h0fdd533870188aa9E	00000000 .text._ZN4core3ptr18real_drop_in_place17h0fdd533870188aa9E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h603a28e43cb01bbdE	00000000 .text._ZN4core3ptr18real_drop_in_place17h603a28e43cb01bbdE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17ha90ae692eb5376c3E	00000000 .text._ZN4core3ptr18real_drop_in_place17ha90ae692eb5376c3E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hc3dd3d5ab2c920c9E	00000000 .text._ZN4core3ptr18real_drop_in_place17hc3dd3d5ab2c920c9E
00000000 l    d  .text._ZN4core4char7convert18from_u32_unchecked17h702093289d21d801E	00000000 .text._ZN4core4char7convert18from_u32_unchecked17h702093289d21d801E
00000000 l    d  .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfca6f69b2ae3aeeeE	00000000 .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfca6f69b2ae3aeeeE
00000000 l    d  .text._ZN8cortex_m3asm3nop17h173bb7be7d1aaac4E	00000000 .text._ZN8cortex_m3asm3nop17h173bb7be7d1aaac4E
00000000 l    d  .text._ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE	00000000 .text._ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE
00000000 l    d  .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17he403f8c02227b8f6E	00000000 .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17he403f8c02227b8f6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h0340d058ab0cfba4E	0000002e _ZN4core10intrinsics19copy_nonoverlapping17h0340d058ab0cfba4E
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h155a22c80b423410E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h155a22c80b423410E
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h926f9dddeec227d6E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h926f9dddeec227d6E
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h98140ccbd55319f8E	00000028 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h98140ccbd55319f8E
00000000 g     F .text._ZN4core3mem4swap17h8d34f7a2efc9c8d0E	0000001e _ZN4core3mem4swap17h8d34f7a2efc9c8d0E
00000000 g     F .text._ZN4core3mem7size_of17h197221bd69195ad4E	00000012 _ZN4core3mem7size_of17h197221bd69195ad4E
00000000 g     F .text._ZN4core3mem7size_of17ha15ea9d6066e9603E	00000012 _ZN4core3mem7size_of17ha15ea9d6066e9603E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h0fdd533870188aa9E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h0fdd533870188aa9E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h603a28e43cb01bbdE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h603a28e43cb01bbdE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17ha90ae692eb5376c3E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17ha90ae692eb5376c3E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hc3dd3d5ab2c920c9E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hc3dd3d5ab2c920c9E
00000000         *UND*	00000000 _ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE
00000000 g     F .text._ZN4core4char7convert18from_u32_unchecked17h702093289d21d801E	00000018 .hidden _ZN4core4char7convert18from_u32_unchecked17h702093289d21d801E
00000000 g     F .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfca6f69b2ae3aeeeE	00000016 _ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfca6f69b2ae3aeeeE
00000000 g     F .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17he403f8c02227b8f6E	00000012 .hidden _ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17he403f8c02227b8f6E
00000000 g     F .text._ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE	0000000a .hidden _ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE
00000000 g     F .text._ZN8cortex_m3asm3nop17h173bb7be7d1aaac4E	0000000a .hidden _ZN8cortex_m3asm3nop17h173bb7be7d1aaac4E
00000000         *UND*	00000000 __aeabi_memcpy
00000000         *UND*	00000000 __aeabi_memcpy4
00000000         *UND*	00000000 __dsb
00000000         *UND*	00000000 __nop



Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h0340d058ab0cfba4E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h0340d058ab0cfba4E>:
_ZN4core10intrinsics19copy_nonoverlapping17h0340d058ab0cfba4E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1421
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1422
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	0052      	lsls	r2, r2, #1
  18:	9304      	str	r3, [sp, #16]
  1a:	f8cd c00c 	str.w	ip, [sp, #12]
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN4core10intrinsics19copy_nonoverlapping17h0340d058ab0cfba4E+0x2a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1423
  2a:	b008      	add	sp, #32
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h155a22c80b423410E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h155a22c80b423410E>:
_ZN4core10intrinsics19copy_nonoverlapping17h155a22c80b423410E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1421
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1422
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h155a22c80b423410E+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1423
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E>:
_ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1421
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1422
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1423
  28:	b008      	add	sp, #32
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h926f9dddeec227d6E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h926f9dddeec227d6E>:
_ZN4core10intrinsics19copy_nonoverlapping17h926f9dddeec227d6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1421
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1422
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h926f9dddeec227d6E+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1423
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h98140ccbd55319f8E:

00000000 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h98140ccbd55319f8E>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h98140ccbd55319f8E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:974
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf38      	it	cc
  1a:	f04f 0c01 	movcc.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem4swap17h8d34f7a2efc9c8d0E:

00000000 <_ZN4core3mem4swap17h8d34f7a2efc9c8d0E>:
_ZN4core3mem4swap17h8d34f7a2efc9c8d0E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:649
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9002      	str	r0, [sp, #8]
   a:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:651
   c:	9802      	ldr	r0, [sp, #8]
   e:	9903      	ldr	r1, [sp, #12]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE>
  18:	e7ff      	b.n	1a <_ZN4core3mem4swap17h8d34f7a2efc9c8d0E+0x1a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:653
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem7size_of17h197221bd69195ad4E:

00000000 <_ZN4core3mem7size_of17h197221bd69195ad4E>:
_ZN4core3mem7size_of17h197221bd69195ad4E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:291
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:292
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h197221bd69195ad4E+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:293
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17ha15ea9d6066e9603E:

00000000 <_ZN4core3mem7size_of17ha15ea9d6066e9603E>:
_ZN4core3mem7size_of17ha15ea9d6066e9603E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:291
   0:	b082      	sub	sp, #8
   2:	2020      	movs	r0, #32
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:292
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17ha15ea9d6066e9603E+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:293
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h0fdd533870188aa9E:

00000000 <_ZN4core3ptr18real_drop_in_place17h0fdd533870188aa9E>:
_ZN4core3ptr18real_drop_in_place17h0fdd533870188aa9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:193
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h603a28e43cb01bbdE:

00000000 <_ZN4core3ptr18real_drop_in_place17h603a28e43cb01bbdE>:
_ZN4core3ptr18real_drop_in_place17h603a28e43cb01bbdE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:193
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17ha90ae692eb5376c3E:

00000000 <_ZN4core3ptr18real_drop_in_place17ha90ae692eb5376c3E>:
_ZN4core3ptr18real_drop_in_place17ha90ae692eb5376c3E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:193
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hc3dd3d5ab2c920c9E:

00000000 <_ZN4core3ptr18real_drop_in_place17hc3dd3d5ab2c920c9E>:
_ZN4core3ptr18real_drop_in_place17hc3dd3d5ab2c920c9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:193
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core4char7convert18from_u32_unchecked17h702093289d21d801E:

00000000 <_ZN4core4char7convert18from_u32_unchecked17h702093289d21d801E>:
_ZN4core4char7convert18from_u32_unchecked17h702093289d21d801E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/convert.rs:100
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/convert.rs:101
   6:	9802      	ldr	r0, [sp, #8]
   8:	9003      	str	r0, [sp, #12]
   a:	9803      	ldr	r0, [sp, #12]
   c:	9101      	str	r1, [sp, #4]
   e:	9000      	str	r0, [sp, #0]
  10:	e7ff      	b.n	12 <_ZN4core4char7convert18from_u32_unchecked17h702093289d21d801E+0x12>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/convert.rs:102
  12:	9800      	ldr	r0, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfca6f69b2ae3aeeeE:

00000000 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfca6f69b2ae3aeeeE>:
_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfca6f69b2ae3aeeeE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:79
    A: sealed::Alignment,
    T: ?Sized,
{
    type Target = T;

    fn deref(&self) -> &T {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:80
        &self.value
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/aligned-0.3.1/src/lib.rs:81
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m3asm3nop17h173bb7be7d1aaac4E:

00000000 <_ZN8cortex_m3asm3nop17h173bb7be7d1aaac4E>:
_ZN8cortex_m3asm3nop17h173bb7be7d1aaac4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:65
    }
}

/// A no-operation. Useful to prevent delay loops from being optimized away.
#[inline]
pub fn nop() {
   0:	b580      	push	{r7, lr}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:76
        () => unsafe {
            extern "C" {
                fn __nop();
            }

            __nop()
   2:	f7ff fffe 	bl	0 <__nop>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3nop17h173bb7be7d1aaac4E+0x8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:82
        },

        #[cfg(not(cortex_m))]
        () => unimplemented!(),
    }
}
   8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE:

00000000 <_ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE>:
_ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:180
/// can execute until this instruction completes. This instruction completes only when both:
///
///  * any explicit memory access made before this instruction is complete
///  * all cache and branch predictor maintenance operations before this instruction complete
#[inline]
pub fn dsb() {
   0:	b580      	push	{r7, lr}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:191
        () => unsafe {
            extern "C" {
                fn __dsb();
            }

            __dsb()
   2:	f7ff fffe 	bl	0 <__dsb>
   6:	e7ff      	b.n	8 <_ZN8cortex_m3asm3dsb17h1cfe3a463ba5d4deE+0x8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:198
        },

        #[cfg(not(cortex_m))]
        () => unimplemented!(),
    }
}
   8:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17he403f8c02227b8f6E:

00000000 <_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17he403f8c02227b8f6E>:
_ZN8cortex_m10peripheral3dwt43_$LT$impl$u20$cortex_m..peripheral..DWT$GT$20enable_cycle_counter28_$u7b$$u7b$closure$u7d$$u7d$17he403f8c02227b8f6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dwt.rs:69

impl DWT {
    /// Enables the cycle counter
    #[cfg(not(armv6m))]
    pub fn enable_cycle_counter(&mut self) {
        unsafe { self.ctrl.modify(|r| r | 1) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0001 	orr.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.12.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.12
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
00000372 l       .debug_str	00000000 
00000402 l       .debug_str	00000000 
00000492 l       .debug_str	00000000 
00000522 l       .debug_str	00000000 
0000058e l       .debug_str	00000000 
00000596 l       .debug_str	00000000 
00000598 l       .debug_str	00000000 
0000059d l       .debug_str	00000000 
000005c8 l       .debug_str	00000000 
000005ca l       .debug_str	00000000 
000005d0 l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
000005da l       .debug_str	00000000 
000005e0 l       .debug_str	00000000 
000005e6 l       .debug_str	00000000 
000005ed l       .debug_str	00000000 
000005f2 l       .debug_str	00000000 
000005f8 l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
000005ff l       .debug_str	00000000 
00000603 l       .debug_str	00000000 
00000611 l       .debug_str	00000000 
0000061b l       .debug_str	00000000 
0000061f l       .debug_str	00000000 
00000627 l       .debug_str	00000000 
0000062f l       .debug_str	00000000 
00000636 l       .debug_str	00000000 
0000064a l       .debug_str	00000000 
00000656 l       .debug_str	00000000 
00000661 l       .debug_str	00000000 
00000668 l       .debug_str	00000000 
0000066e l       .debug_str	00000000 
00000672 l       .debug_str	00000000 
00000678 l       .debug_str	00000000 
0000067e l       .debug_str	00000000 
00000681 l       .debug_str	00000000 
00000690 l       .debug_str	00000000 
00000697 l       .debug_str	00000000 
0000069b l       .debug_str	00000000 
000006a4 l       .debug_str	00000000 
000006b0 l       .debug_str	00000000 
000006c9 l       .debug_str	00000000 
000006ce l       .debug_str	00000000 
000006df l       .debug_str	00000000 
000006e9 l       .debug_str	00000000 
00000747 l       .debug_str	00000000 
00000752 l       .debug_str	00000000 
0000076f l       .debug_str	00000000 
00000773 l       .debug_str	00000000 
0000077b l       .debug_str	00000000 
00000792 l       .debug_str	00000000 
000007b6 l       .debug_str	00000000 
000007d2 l       .debug_str	00000000 
000007d7 l       .debug_str	00000000 
000007e0 l       .debug_str	00000000 
000007e7 l       .debug_str	00000000 
00000800 l       .debug_str	00000000 
0000080a l       .debug_str	00000000 
00000824 l       .debug_str	00000000 
00000838 l       .debug_str	00000000 
00000841 l       .debug_str	00000000 
00000848 l       .debug_str	00000000 
00000853 l       .debug_str	00000000 
00000858 l       .debug_str	00000000 
00000000 l     O .rodata.cst8	00000008 .Lanon.d373e01ea2874125ef7253289a808bbe.0
00000000 l     O .rodata.cst4	00000004 .Lanon.d373e01ea2874125ef7253289a808bbe.1
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h52a9ad1cc0e2c8f9E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h52a9ad1cc0e2c8f9E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hb126ee86c052e9d2E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hb126ee86c052e9d2E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hed8328bedc1e4db8E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hed8328bedc1e4db8E
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hf24c315314be1deeE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hf24c315314be1deeE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb290332d405bda9bE	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb290332d405bda9bE
00000000 l    d  .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h9e034b5c0493cca1E	00000000 .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h9e034b5c0493cca1E
00000000 l    d  .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E	00000000 .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000 g     F .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E	00000078 _ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hed8328bedc1e4db8E	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hed8328bedc1e4db8E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h52a9ad1cc0e2c8f9E	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h52a9ad1cc0e2c8f9E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hf24c315314be1deeE	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hf24c315314be1deeE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h9e034b5c0493cca1E	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h9e034b5c0493cca1E
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb290332d405bda9bE	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb290332d405bda9bE
00000000 g     F .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hb126ee86c052e9d2E	00000012 .hidden _ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hb126ee86c052e9d2E



Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h52a9ad1cc0e2c8f9E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h52a9ad1cc0e2c8f9E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$15disable_counter28_$u7b$$u7b$closure$u7d$$u7d$17h52a9ad1cc0e2c8f9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:49
        unsafe { self.cvr.write(0) }
    }

    /// Disables counter
    pub fn disable_counter(&mut self) {
        unsafe { self.csr.modify(|v| v & !SYST_CSR_ENABLE) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0001 	bic.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hb126ee86c052e9d2E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hb126ee86c052e9d2E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$17disable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hb126ee86c052e9d2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:54
    }

    /// Disables SysTick interrupt
    pub fn disable_interrupt(&mut self) {
        unsafe { self.csr.modify(|v| v & !SYST_CSR_TICKINT) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0002 	bic.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hed8328bedc1e4db8E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hed8328bedc1e4db8E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$14enable_counter28_$u7b$$u7b$closure$u7d$$u7d$17hed8328bedc1e4db8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:70
    /// - Clear current value
    /// - Program Control and Status register"
    ///
    /// The sequence translates to `self.set_reload(x); self.clear_current(); self.enable_counter()`
    pub fn enable_counter(&mut self) {
        unsafe { self.csr.modify(|v| v | SYST_CSR_ENABLE) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0001 	orr.w	r0, r0, #1
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hf24c315314be1deeE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hf24c315314be1deeE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17hf24c315314be1deeE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:75
    }

    /// Enables SysTick interrupt
    pub fn enable_interrupt(&mut self) {
        unsafe { self.csr.modify(|v| v | SYST_CSR_TICKINT) }
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0002 	orr.w	r0, r0, #2
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb290332d405bda9bE:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb290332d405bda9bE>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17hb290332d405bda9bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:156
    }

    /// Sets clock source
    pub fn set_clock_source(&mut self, clk_source: SystClkSource) {
        match clk_source {
            SystClkSource::External => unsafe { self.csr.modify(|v| v & !SYST_CSR_CLKSOURCE) },
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 0004 	bic.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h9e034b5c0493cca1E:

00000000 <_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h9e034b5c0493cca1E>:
_ZN8cortex_m10peripheral4syst44_$LT$impl$u20$cortex_m..peripheral..SYST$GT$16set_clock_source28_$u7b$$u7b$closure$u7d$$u7d$17h9e034b5c0493cca1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:157
            SystClkSource::Core => unsafe { self.csr.modify(|v| v | SYST_CSR_CLKSOURCE) },
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 0004 	orr.w	r0, r0, #4
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E:

00000000 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E>:
_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/syst.rs:21
#[derive(Clone, Copy, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E+0x2c>
  20:	e7ff      	b.n	22 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E+0x4e>
  28:	e7ff      	b.n	2a <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2304      	movs	r3, #4
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  3e:	e7ff      	b.n	40 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E+0x4c>
  4c:	e010      	b.n	70 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  60:	e7ff      	b.n	62 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E+0x6e>
  6e:	e7ff      	b.n	70 <_ZN78_$LT$cortex_m..peripheral..syst..SystClkSource$u20$as$u20$core..fmt..Debug$GT$3fmt17h17a3e85505795655E+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.13.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.13
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
00000126 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
00000260 l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
00000267 l       .debug_str	00000000 
0000026d l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
000002ab l       .debug_str	00000000 
000002c3 l       .debug_str	00000000 
000002c8 l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002f5 l       .debug_str	00000000 
00000311 l       .debug_str	00000000 
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0cad395fd4fddffaE	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0cad395fd4fddffaE
00000000 l    d  .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E	00000000 .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E
00000000 l    d  .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE	00000000 .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0cad395fd4fddffaE	00000036 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0cad395fd4fddffaE
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E
00000000 g     F .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E	0000000e _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E
00000000 g     F .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE	0000000e _ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E	0000006e _ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E
00000000         *UND*	00000000 _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17hd8d91242c8b2de5fE



Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0cad395fd4fddffaE:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0cad395fd4fddffaE>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0cad395fd4fddffaE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:81
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:82
   c:	9805      	ldr	r0, [sp, #20]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17hd8d91242c8b2de5fE>
  16:	9006      	str	r0, [sp, #24]
  18:	e7ff      	b.n	1a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0cad395fd4fddffaE+0x1a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:83
  1a:	9806      	ldr	r0, [sp, #24]
  1c:	9007      	str	r0, [sp, #28]
  1e:	9804      	ldr	r0, [sp, #16]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9907      	ldr	r1, [sp, #28]
  24:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E>
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0cad395fd4fddffaE+0x2e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:86
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9900      	ldr	r1, [sp, #0]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E:

00000000 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E>:
_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h375d2a47f5fe5a50E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cell.rs:1495
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cell.rs:1498
   6:	9801      	ldr	r0, [sp, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cell.rs:1499
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE:

00000000 <_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE>:
_ZN4core4cell19UnsafeCell$LT$T$GT$3get17h5f7ea9cc920b6c8eE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cell.rs:1495
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cell.rs:1498
   6:	9801      	ldr	r0, [sp, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cell.rs:1499
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E:

00000000 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E>:
_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:334
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	f88d 000a 	strb.w	r0, [sp, #10]
   8:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:336
   a:	f88d 000f 	strb.w	r0, [sp, #15]
   e:	2001      	movs	r0, #1
  10:	f88d 000f 	strb.w	r0, [sp, #15]
  14:	f89d 000a 	ldrb.w	r0, [sp, #10]
  18:	07c2      	lsls	r2, r0, #31
  1a:	2a00      	cmp	r2, #0
  1c:	9101      	str	r1, [sp, #4]
  1e:	9000      	str	r0, [sp, #0]
  20:	d005      	beq.n	2e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x2e>
  22:	e7ff      	b.n	24 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x24>
  24:	9800      	ldr	r0, [sp, #0]
  26:	2801      	cmp	r0, #1
  28:	d008      	beq.n	3c <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x3c>
  2a:	e7ff      	b.n	2c <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x2c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:339
  2c:	defe      	udf	#254	; 0xfe
  2e:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:336
  30:	f88d 000f 	strb.w	r0, [sp, #15]
  34:	2001      	movs	r0, #1
  36:	f88d 000b 	strb.w	r0, [sp, #11]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:335
  3a:	e003      	b.n	44 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x44>
  3c:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:337
  3e:	f88d 000b 	strb.w	r0, [sp, #11]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:335
  42:	e7ff      	b.n	44 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x44>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:339
  44:	f89d 000a 	ldrb.w	r0, [sp, #10]
  48:	07c0      	lsls	r0, r0, #31
  4a:	2800      	cmp	r0, #0
  4c:	d004      	beq.n	58 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x58>
  4e:	e00d      	b.n	6c <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x6c>
  50:	f89d 000b 	ldrb.w	r0, [sp, #11]
  54:	b004      	add	sp, #16
  56:	4770      	bx	lr
  58:	f89d 000f 	ldrb.w	r0, [sp, #15]
  5c:	07c0      	lsls	r0, r0, #31
  5e:	2800      	cmp	r0, #0
  60:	d0f6      	beq.n	50 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x50>
  62:	e7ff      	b.n	64 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x64>
  64:	2000      	movs	r0, #0
  66:	f88d 000f 	strb.w	r0, [sp, #15]
  6a:	e7f1      	b.n	50 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x50>
  6c:	e7f0      	b.n	50 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E+0x50>

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.14.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.14
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
000001b7 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
0000024c l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
00000259 l       .debug_str	00000000 
0000025f l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h7a2c97ee20012706E	00000052 _ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h7a2c97ee20012706E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h7a2c97ee20012706E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h7a2c97ee20012706E
00000000 l    d  .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hf9d19e9cdac3da28E	00000000 .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hf9d19e9cdac3da28E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E	00000050 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E
00000000 g     F .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hf9d19e9cdac3da28E	00000012 .hidden _ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hf9d19e9cdac3da28E



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2500
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2501
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2502
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E+0x3e>
  36:	e7ff      	b.n	38 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h365f1d7c389aa4e1E+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2503
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h7a2c97ee20012706E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h7a2c97ee20012706E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h7a2c97ee20012706E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3122
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3123
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	1840      	adds	r0, r0, r1
  10:	f04f 0100 	mov.w	r1, #0
  14:	f141 0100 	adc.w	r1, r1, #0
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h7a2c97ee20012706E+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3124
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3125
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

Disassembly of section .text._ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hf9d19e9cdac3da28E:

00000000 <_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hf9d19e9cdac3da28E>:
_ZN4core3num65_$LT$impl$u20$core..convert..From$LT$u8$GT$$u20$for$u20$usize$GT$4from17hf9d19e9cdac3da28E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:4840
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:4841
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:4842
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.15.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.15
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
0000027a l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
0000029a l       .debug_str	00000000 
000002a3 l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
00000304 l       .debug_str	00000000 
00000355 l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003d5 l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
000003e4 l       .debug_str	00000000 
000003e6 l       .debug_str	00000000 
0000040f l       .debug_str	00000000 
00000499 l       .debug_str	00000000 
000004a5 l       .debug_str	00000000 
000004a9 l       .debug_str	00000000 
00000534 l       .debug_str	00000000 
00000539 l       .debug_str	00000000 
0000053d l       .debug_str	00000000 
0000053f l       .debug_str	00000000 
00000545 l       .debug_str	00000000 
0000054a l       .debug_str	00000000 
0000054f l       .debug_str	00000000 
00000555 l       .debug_str	00000000 
0000055b l       .debug_str	00000000 
00000562 l       .debug_str	00000000 
00000567 l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
0000057a l       .debug_str	00000000 
00000584 l       .debug_str	00000000 
00000588 l       .debug_str	00000000 
00000590 l       .debug_str	00000000 
00000598 l       .debug_str	00000000 
0000059f l       .debug_str	00000000 
000005b3 l       .debug_str	00000000 
000005bf l       .debug_str	00000000 
000005ca l       .debug_str	00000000 
000005d1 l       .debug_str	00000000 
000005d7 l       .debug_str	00000000 
000005db l       .debug_str	00000000 
000005e1 l       .debug_str	00000000 
000005e7 l       .debug_str	00000000 
000005ea l       .debug_str	00000000 
000005f9 l       .debug_str	00000000 
00000600 l       .debug_str	00000000 
00000604 l       .debug_str	00000000 
0000060d l       .debug_str	00000000 
00000619 l       .debug_str	00000000 
00000632 l       .debug_str	00000000 
00000637 l       .debug_str	00000000 
00000648 l       .debug_str	00000000 
00000652 l       .debug_str	00000000 
000006b0 l       .debug_str	00000000 
000006bb l       .debug_str	00000000 
000006d8 l       .debug_str	00000000 
000006dc l       .debug_str	00000000 
000006e4 l       .debug_str	00000000 
000006fb l       .debug_str	00000000 
0000071f l       .debug_str	00000000 
0000073b l       .debug_str	00000000 
00000740 l       .debug_str	00000000 
00000759 l       .debug_str	00000000 
00000763 l       .debug_str	00000000 
0000077d l       .debug_str	00000000 
00000782 l       .debug_str	00000000 
00000784 l       .debug_str	00000000 
0000078e l       .debug_str	00000000 
00000790 l       .debug_str	00000000 
00000798 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E	00000000 .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E
00000000 l    d  .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE	00000000 .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE
00000000 l    d  .text._ZN4core3str23from_utf8_unchecked_mut17hf934963ad411cd48E	00000000 .text._ZN4core3str23from_utf8_unchecked_mut17hf934963ad411cd48E
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hba0aed018c066de7E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hba0aed018c066de7E
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h7ba6393c521f6080E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h7ba6393c521f6080E
00000000 l    d  .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17hd8d91242c8b2de5fE	00000000 .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17hd8d91242c8b2de5fE
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h096f5989d9d28a15E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h096f5989d9d28a15E
00000000 l    d  .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17hff409f95a3928c41E	00000000 .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17hff409f95a3928c41E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17hf5819deccdeb315eE
00000000         *UND*	00000000 _ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h18d7b0987578af48E
00000000 g     F .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E	00000072 .hidden _ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E
00000000 g     F .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE	00000072 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE
00000000         *UND*	00000000 _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u8$GT$3fmt17h56b087d67274638fE
00000000         *UND*	00000000 _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u8$GT$3fmt17hf873174e967ea50aE
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hdde57907da77a40dE
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h02731758d4320ea5E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_lower_hex17h9d5bb9d6334ce85bE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_upper_hex17h4ec2023d886cbb56E
00000000 g     F .text._ZN4core3str23from_utf8_unchecked_mut17hf934963ad411cd48E	00000016 .hidden _ZN4core3str23from_utf8_unchecked_mut17hf934963ad411cd48E
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hba0aed018c066de7E	0000000e _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hba0aed018c066de7E
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h7ba6393c521f6080E	0000001a _ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h7ba6393c521f6080E
00000000 g     F .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17hd8d91242c8b2de5fE	0000001e _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17hd8d91242c8b2de5fE
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h096f5989d9d28a15E	00000012 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h096f5989d9d28a15E
00000000 g     F .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17hff409f95a3928c41E	00000012 .hidden _ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17hff409f95a3928c41E



Disassembly of section .text._ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E:

00000000 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E>:
_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h9d5bb9d6334ce85bE>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d007      	beq.n	32 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x32>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x24>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u8$GT$3fmt17h56b087d67274638fE>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e004      	b.n	3c <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x3c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  32:	9806      	ldr	r0, [sp, #24]
  34:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17h4ec2023d886cbb56E>
  38:	9001      	str	r0, [sp, #4]
  3a:	e000      	b.n	3e <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x3e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
  3c:	e015      	b.n	6a <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d007      	beq.n	56 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x56>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u8$GT$3fmt17hf873174e967ea50aE>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e006      	b.n	64 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x64>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:152
  56:	9805      	ldr	r0, [sp, #20]
  58:	9906      	ldr	r1, [sp, #24]
  5a:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp51_$LT$impl$u20$core..fmt..Display$u20$for$u20$u8$GT$3fmt17hf5819deccdeb315eE>
  5e:	f88d 001f 	strb.w	r0, [sp, #31]
  62:	e000      	b.n	66 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x66>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  64:	e000      	b.n	68 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x68>
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x68>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num49_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u8$GT$3fmt17h1f7a45cfb01c9045E+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE:

00000000 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE>:
_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h9d5bb9d6334ce85bE>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d007      	beq.n	32 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x32>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x24>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hdde57907da77a40dE>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e004      	b.n	3c <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x3c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  32:	9806      	ldr	r0, [sp, #24]
  34:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17h4ec2023d886cbb56E>
  38:	9001      	str	r0, [sp, #4]
  3a:	e000      	b.n	3e <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x3e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
  3c:	e015      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d007      	beq.n	56 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x56>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h02731758d4320ea5E>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e006      	b.n	64 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x64>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:152
  56:	9805      	ldr	r0, [sp, #20]
  58:	9906      	ldr	r1, [sp, #24]
  5a:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h18d7b0987578af48E>
  5e:	f88d 001f 	strb.w	r0, [sp, #31]
  62:	e000      	b.n	66 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x66>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  64:	e000      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x68>
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x68>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17hb9e2bcdfc4aba9cbE+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3str23from_utf8_unchecked_mut17hf934963ad411cd48E:

00000000 <_ZN4core3str23from_utf8_unchecked_mut17hf934963ad411cd48E>:
_ZN4core3str23from_utf8_unchecked_mut17hf934963ad411cd48E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:436
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:437
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:438
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hba0aed018c066de7E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hba0aed018c066de7E>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hba0aed018c066de7E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:547
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h7ba6393c521f6080E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h7ba6393c521f6080E>:
_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h7ba6393c521f6080E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:539
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:540
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h7ba6393c521f6080E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h7ba6393c521f6080E+0x14>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:541
  14:	9801      	ldr	r0, [sp, #4]
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17hd8d91242c8b2de5fE:

00000000 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17hd8d91242c8b2de5fE>:
_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17hd8d91242c8b2de5fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:568
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:569
   8:	9802      	ldr	r0, [sp, #8]
   a:	9101      	str	r1, [sp, #4]
   c:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17hd8d91242c8b2de5fE>
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17hd8d91242c8b2de5fE+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:570
  18:	9803      	ldr	r0, [sp, #12]
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h096f5989d9d28a15E:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h096f5989d9d28a15E>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$12enable_trace28_$u7b$$u7b$closure$u7d$$u7d$17h096f5989d9d28a15E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:31
    /// As by STM documentation, this flag is not reset on
    /// soft-reset, only on power reset.
    pub fn enable_trace(&mut self) {
        // set bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w | DCB_DEMCR_TRCENA);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17hff409f95a3928c41E:

00000000 <_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17hff409f95a3928c41E>:
_ZN8cortex_m10peripheral3dcb43_$LT$impl$u20$cortex_m..peripheral..DCB$GT$13disable_trace28_$u7b$$u7b$closure$u7d$$u7d$17hff409f95a3928c41E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/peripheral/dcb.rs:39

    /// Disables TRACE. See `DCB::enable_trace()` for more details
    pub fn disable_trace(&mut self) {
        // unset bit 24 / TRCENA
        unsafe {
            self.demcr.modify(|w| w & !DCB_DEMCR_TRCENA);
   0:	b083      	sub	sp, #12
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9802      	ldr	r0, [sp, #8]
   8:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
   c:	9100      	str	r1, [sp, #0]
   e:	b003      	add	sp, #12
  10:	4770      	bx	lr

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.2
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000114 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
00000199 l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
0000022f l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002ce l       .debug_str	00000000 
000002ed l       .debug_str	00000000 
000002ef l       .debug_str	00000000 
00000347 l       .debug_str	00000000 
0000039d l       .debug_str	00000000 
000003f3 l       .debug_str	00000000 
00000412 l       .debug_str	00000000 
00000444 l       .debug_str	00000000 
00000450 l       .debug_str	00000000 
000004ac l       .debug_str	00000000 
000004b6 l       .debug_str	00000000 
000004e5 l       .debug_str	00000000 
000004ef l       .debug_str	00000000 
00000523 l       .debug_str	00000000 
00000531 l       .debug_str	00000000 
00000560 l       .debug_str	00000000 
0000056a l       .debug_str	00000000 
00000599 l       .debug_str	00000000 
0000059b l       .debug_str	00000000 
000005a0 l       .debug_str	00000000 
000005a5 l       .debug_str	00000000 
000005ac l       .debug_str	00000000 
000005b8 l       .debug_str	00000000 
000005c0 l       .debug_str	00000000 
000005c7 l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
000005da l       .debug_str	00000000 
000005dd l       .debug_str	00000000 
000005e6 l       .debug_str	00000000 
000005ed l       .debug_str	00000000 
000005f2 l       .debug_str	00000000 
000005f8 l       .debug_str	00000000 
000005fe l       .debug_str	00000000 
00000608 l       .debug_str	00000000 
0000060b l       .debug_str	00000000 
00000611 l       .debug_str	00000000 
0000061b l       .debug_str	00000000 
00000623 l       .debug_str	00000000 
00000629 l       .debug_str	00000000 
0000062f l       .debug_str	00000000 
0000063a l       .debug_str	00000000 
00000643 l       .debug_str	00000000 
00000666 l       .debug_str	00000000 
00000685 l       .debug_str	00000000 
0000068a l       .debug_str	00000000 
000006b1 l       .debug_str	00000000 
000006b7 l       .debug_str	00000000 
000006ba l       .debug_str	00000000 
000006c9 l       .debug_str	00000000 
000006d0 l       .debug_str	00000000 
000006d4 l       .debug_str	00000000 
000006dd l       .debug_str	00000000 
000006e5 l       .debug_str	00000000 
000006ed l       .debug_str	00000000 
00000701 l       .debug_str	00000000 
0000070d l       .debug_str	00000000 
00000719 l       .debug_str	00000000 
00000732 l       .debug_str	00000000 
00000737 l       .debug_str	00000000 
00000748 l       .debug_str	00000000 
00000752 l       .debug_str	00000000 
00000760 l       .debug_str	00000000 
00000764 l       .debug_str	00000000 
0000076f l       .debug_str	00000000 
00000776 l       .debug_str	00000000 
0000077c l       .debug_str	00000000 
00000780 l       .debug_str	00000000 
00000784 l       .debug_str	00000000 
0000078c l       .debug_str	00000000 
000007a3 l       .debug_str	00000000 
000007c7 l       .debug_str	00000000 
000007e3 l       .debug_str	00000000 
000007ed l       .debug_str	00000000 
00000807 l       .debug_str	00000000 
00000865 l       .debug_str	00000000 
00000870 l       .debug_str	00000000 
0000088d l       .debug_str	00000000 
000008a6 l       .debug_str	00000000 
000008b0 l       .debug_str	00000000 
000008ce l       .debug_str	00000000 
000008d0 l       .debug_str	00000000 
000008d5 l       .debug_str	00000000 
000008db l       .debug_str	00000000 
000008e6 l       .debug_str	00000000 
000008ed l       .debug_str	00000000 
000008ef l       .debug_str	00000000 
000008f4 l       .debug_str	00000000 
000008fa l       .debug_str	00000000 
00000900 l       .debug_str	00000000 
00000904 l       .debug_str	00000000 
00000911 l       .debug_str	00000000 
00000918 l       .debug_str	00000000 
0000091c l       .debug_str	00000000 
00000921 l       .debug_str	00000000 
00000928 l       .debug_str	00000000 
0000092c l       .debug_str	00000000 
00000934 l       .debug_str	00000000 
0000093f l       .debug_str	00000000 
00000942 l       .debug_str	00000000 
00000944 l       .debug_str	00000000 
0000095f l       .debug_str	00000000 
00000984 l       .debug_str	00000000 
0000098a l       .debug_str	00000000 
0000098f l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.0ceb112ee980467f4370152d5f8c5289.0	00000018 .Lanon.0ceb112ee980467f4370152d5f8c5289.0
00000000 l     O .rodata..Lanon.0ceb112ee980467f4370152d5f8c5289.1	00000018 .Lanon.0ceb112ee980467f4370152d5f8c5289.1
00000000 l     O .rodata..Lanon.0ceb112ee980467f4370152d5f8c5289.2	00000018 .Lanon.0ceb112ee980467f4370152d5f8c5289.2
00000000 l     O .rodata..Lanon.0ceb112ee980467f4370152d5f8c5289.3	00000018 .Lanon.0ceb112ee980467f4370152d5f8c5289.3
00000000 l     F .text._ZN8cortex_m3itm11write_words17h7a707192e99024d6E	000000c0 _ZN8cortex_m3itm11write_words17h7a707192e99024d6E
00000000 l     O .rodata.str.0	00000054 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN4core3fmt5Write10write_char17h150258126ec856aeE	00000000 .text._ZN4core3fmt5Write10write_char17h150258126ec856aeE
00000000 l    d  .text._ZN4core3fmt5Write9write_fmt17h64cb58ffc3de87cfE	00000000 .text._ZN4core3fmt5Write9write_fmt17h64cb58ffc3de87cfE
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hd59633d260c5abceE	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hd59633d260c5abceE
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17hd603daf66ccd55e2E	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17hd603daf66ccd55e2E
00000000 l    d  .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17hec8dd58f14f87910E	00000000 .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17hec8dd58f14f87910E
00000000 l    d  .text._ZN8cortex_m3itm11write_words17h7a707192e99024d6E	00000000 .text._ZN8cortex_m3itm11write_words17h7a707192e99024d6E
00000000 l    d  .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17hc7cf3fd27faee04fE	00000000 .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17hc7cf3fd27faee04fE
00000000 l    d  .text._ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E	00000000 .text._ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E
00000000 l    d  .text._ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE	00000000 .text._ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE
00000000 l    d  .text._ZN8cortex_m3itm9write_fmt17h89c5ac8382489716E	00000000 .text._ZN8cortex_m3itm9write_fmt17h89c5ac8382489716E
00000000 l    d  .text._ZN8cortex_m3itm9write_str17h691cacb193d4176fE	00000000 .text._ZN8cortex_m3itm9write_str17h691cacb193d4176fE
00000000 l    d  .rodata..Lanon.0ceb112ee980467f4370152d5f8c5289.0	00000000 .rodata..Lanon.0ceb112ee980467f4370152d5f8c5289.0
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt5Write10write_char17h150258126ec856aeE	0000004e _ZN4core3fmt5Write10write_char17h150258126ec856aeE
00000000 g     F .text._ZN4core3fmt5Write9write_fmt17h64cb58ffc3de87cfE	00000046 _ZN4core3fmt5Write9write_fmt17h64cb58ffc3de87cfE
00000000         *UND*	00000000 _ZN4core3fmt5write17h9f284ae8e8e9b94aE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h0fdd533870188aa9E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hde0d953f7809745bE
00000000         *UND*	00000000 _ZN4core3ptr4read17hb4e6657befb40af5E
00000000         *UND*	00000000 _ZN4core3ptr4read17hc08da777ed06c7e1E
00000000         *UND*	00000000 .hidden _ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E
00000000         *UND*	00000000 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17h4c7eaefd1566131aE
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17hace70d0c5fd44b0fE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hb9d1ec3464eb45d9E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbe63068321bd7afaE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd77ff212909b2b9eE
00000000         *UND*	00000000 _ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hd59633d260c5abceE	00000028 _ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hd59633d260c5abceE
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17hd603daf66ccd55e2E	00000038 _ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17hd603daf66ccd55e2E
00000000 g     F .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17hec8dd58f14f87910E	00000034 _ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17hec8dd58f14f87910E
00000000 g     F .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17hc7cf3fd27faee04fE	00000054 _ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17hc7cf3fd27faee04fE
00000000         *UND*	00000000 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3bc45f03ad2660ecE
00000000         *UND*	00000000 _ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfca6f69b2ae3aeeeE
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E
00000000         *UND*	00000000 _ZN8cortex_m10peripheral3itm4Stim9write_u3217hca09bafac008fd00E
00000000 g     F .text._ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE	00000152 _ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE
00000000 g     F .text._ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E	0000017c _ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E
00000000 g     F .text._ZN8cortex_m3itm9write_fmt17h89c5ac8382489716E	00000044 _ZN8cortex_m3itm9write_fmt17h89c5ac8382489716E
00000000 g     F .text._ZN8cortex_m3itm9write_str17h691cacb193d4176fE	00000048 _ZN8cortex_m3itm9write_str17h691cacb193d4176fE



Disassembly of section .text._ZN4core3fmt5Write10write_char17h150258126ec856aeE:

00000000 <_ZN4core3fmt5Write10write_char17h150258126ec856aeE>:
_ZN4core3fmt5Write10write_char17h150258126ec856aeE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:169
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9007      	str	r0, [sp, #28]
   a:	9108      	str	r1, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:170
   c:	9807      	ldr	r0, [sp, #28]
   e:	9908      	ldr	r1, [sp, #32]
  10:	f04f 0c00 	mov.w	ip, #0
  14:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  18:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1c:	f04f 0e04 	mov.w	lr, #4
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4661      	mov	r1, ip
  26:	9205      	str	r2, [sp, #20]
  28:	4672      	mov	r2, lr
  2a:	9304      	str	r3, [sp, #16]
  2c:	f7ff fffe 	bl	0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E>
  30:	9003      	str	r0, [sp, #12]
  32:	9102      	str	r1, [sp, #8]
  34:	e7ff      	b.n	36 <_ZN4core3fmt5Write10write_char17h150258126ec856aeE+0x36>
  36:	9806      	ldr	r0, [sp, #24]
  38:	9903      	ldr	r1, [sp, #12]
  3a:	9a02      	ldr	r2, [sp, #8]
  3c:	f7ff fffe 	bl	0 <_ZN4core3fmt5Write10write_char17h150258126ec856aeE>
  40:	9001      	str	r0, [sp, #4]
  42:	e7ff      	b.n	44 <_ZN4core3fmt5Write10write_char17h150258126ec856aeE+0x44>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:171
  44:	9801      	ldr	r0, [sp, #4]
  46:	f000 0001 	and.w	r0, r0, #1
  4a:	b00a      	add	sp, #40	; 0x28
  4c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt5Write9write_fmt17h64cb58ffc3de87cfE:

00000000 <_ZN4core3fmt5Write9write_fmt17h64cb58ffc3de87cfE>:
_ZN4core3fmt5Write9write_fmt17h64cb58ffc3de87cfE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:194
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b08c      	sub	sp, #48	; 0x30
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9005      	str	r0, [sp, #20]
   c:	a806      	add	r0, sp, #24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:195
   e:	4684      	mov	ip, r0
  10:	e891 41f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, lr}
  14:	e88c 41f0 	stmia.w	ip, {r4, r5, r6, r7, r8, lr}
  18:	f240 0100 	movw	r1, #0
  1c:	f2c0 0100 	movt	r1, #0
  20:	f10d 0c14 	add.w	ip, sp, #20
  24:	9004      	str	r0, [sp, #16]
  26:	4660      	mov	r0, ip
  28:	f8dd c010 	ldr.w	ip, [sp, #16]
  2c:	9203      	str	r2, [sp, #12]
  2e:	4662      	mov	r2, ip
  30:	9302      	str	r3, [sp, #8]
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt5write17h9f284ae8e8e9b94aE>
  36:	9001      	str	r0, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN4core3fmt5Write9write_fmt17h64cb58ffc3de87cfE+0x3a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:196
  3a:	9801      	ldr	r0, [sp, #4]
  3c:	f000 0001 	and.w	r0, r0, #1
  40:	b00c      	add	sp, #48	; 0x30
  42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hd59633d260c5abceE:

00000000 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hd59633d260c5abceE>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hd59633d260c5abceE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:205
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:206
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hd59633d260c5abceE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$10write_char17hd59633d260c5abceE+0x1e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:207
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17hd603daf66ccd55e2E:

00000000 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17hd603daf66ccd55e2E>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17hd603daf66ccd55e2E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:209
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	b08b      	sub	sp, #44	; 0x2c
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:210
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	f10d 0c14 	add.w	ip, sp, #20
  14:	46e6      	mov	lr, ip
  16:	e891 03f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, r9}
  1a:	e88e 03f0 	stmia.w	lr, {r4, r5, r6, r7, r8, r9}
  1e:	4661      	mov	r1, ip
  20:	9203      	str	r2, [sp, #12]
  22:	9302      	str	r3, [sp, #8]
  24:	f7ff fffe 	bl	0 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17hd603daf66ccd55e2E>
  28:	9001      	str	r0, [sp, #4]
  2a:	e7ff      	b.n	2c <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_fmt17hd603daf66ccd55e2E+0x2c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:211
  2c:	9801      	ldr	r0, [sp, #4]
  2e:	f000 0001 	and.w	r0, r0, #1
  32:	b00b      	add	sp, #44	; 0x2c
  34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

Disassembly of section .text._ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17hec8dd58f14f87910E:

00000000 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17hec8dd58f14f87910E>:
_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17hec8dd58f14f87910E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:201
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:202
  10:	9805      	ldr	r0, [sp, #20]
  12:	6800      	ldr	r0, [r0, #0]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9a07      	ldr	r2, [sp, #28]
  18:	9304      	str	r3, [sp, #16]
  1a:	f8cd c00c 	str.w	ip, [sp, #12]
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	f7ff fffe 	bl	0 <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17hec8dd58f14f87910E>
  26:	9001      	str	r0, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN50_$LT$$RF$mut$u20$W$u20$as$u20$core..fmt..Write$GT$9write_str17hec8dd58f14f87910E+0x2a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:203
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	b008      	add	sp, #32
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3itm11write_words17h7a707192e99024d6E:

00000000 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E>:
_ZN8cortex_m3itm11write_words17h7a707192e99024d6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:12
use aligned::{Aligned, A4};

use peripheral::itm::Stim;

// NOTE assumes that `bytes` is 32-bit aligned
unsafe fn write_words(stim: &mut Stim, bytes: &[u32]) {
   0:	b580      	push	{r7, lr}
   2:	b098      	sub	sp, #96	; 0x60
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	900b      	str	r0, [sp, #44]	; 0x2c
   c:	910c      	str	r1, [sp, #48]	; 0x30
   e:	920d      	str	r2, [sp, #52]	; 0x34
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:13
    let mut p = bytes.as_ptr();
  10:	980c      	ldr	r0, [sp, #48]	; 0x30
  12:	990d      	ldr	r1, [sp, #52]	; 0x34
  14:	930a      	str	r3, [sp, #40]	; 0x28
  16:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1a:	f8cd e020 	str.w	lr, [sp, #32]
  1e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd77ff212909b2b9eE>
  22:	900e      	str	r0, [sp, #56]	; 0x38
  24:	e7ff      	b.n	26 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x26>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  26:	980c      	ldr	r0, [sp, #48]	; 0x30
  28:	990d      	ldr	r1, [sp, #52]	; 0x34
  2a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hb9d1ec3464eb45d9E>
  2e:	9007      	str	r0, [sp, #28]
  30:	e7ff      	b.n	32 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x32>
  32:	2000      	movs	r0, #0
  34:	9010      	str	r0, [sp, #64]	; 0x40
  36:	9807      	ldr	r0, [sp, #28]
  38:	9011      	str	r0, [sp, #68]	; 0x44
  3a:	9810      	ldr	r0, [sp, #64]	; 0x40
  3c:	9911      	ldr	r1, [sp, #68]	; 0x44
  3e:	f7ff fffe 	bl	0 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3bc45f03ad2660ecE>
  42:	9006      	str	r0, [sp, #24]
  44:	9105      	str	r1, [sp, #20]
  46:	e7ff      	b.n	48 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x48>
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9012      	str	r0, [sp, #72]	; 0x48
  4c:	9905      	ldr	r1, [sp, #20]
  4e:	9113      	str	r1, [sp, #76]	; 0x4c
  50:	e7ff      	b.n	52 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x52>
  52:	a812      	add	r0, sp, #72	; 0x48
  54:	f7ff fffe 	bl	0 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E>
  58:	9116      	str	r1, [sp, #88]	; 0x58
  5a:	9015      	str	r0, [sp, #84]	; 0x54
  5c:	e7ff      	b.n	5e <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x5e>
  5e:	9815      	ldr	r0, [sp, #84]	; 0x54
  60:	2800      	cmp	r0, #0
  62:	9004      	str	r0, [sp, #16]
  64:	d00a      	beq.n	7c <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x7c>
  66:	e7ff      	b.n	68 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x68>
  68:	9804      	ldr	r0, [sp, #16]
  6a:	2801      	cmp	r0, #1
  6c:	d001      	beq.n	72 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x72>
  6e:	e7ff      	b.n	70 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x70>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:19
        while !stim.is_fifo_ready() {}
        stim.write_u32(ptr::read(p));
        p = p.offset(1);
    }
}
  70:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  72:	9816      	ldr	r0, [sp, #88]	; 0x58
  74:	9017      	str	r0, [sp, #92]	; 0x5c
  76:	9817      	ldr	r0, [sp, #92]	; 0x5c
  78:	9014      	str	r0, [sp, #80]	; 0x50
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  7a:	e001      	b.n	80 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x80>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:19
}
  7c:	b018      	add	sp, #96	; 0x60
  7e:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  80:	980b      	ldr	r0, [sp, #44]	; 0x2c
  82:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE>
  86:	9003      	str	r0, [sp, #12]
  88:	e007      	b.n	9a <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x9a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:16
        stim.write_u32(ptr::read(p));
  8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  8c:	990e      	ldr	r1, [sp, #56]	; 0x38
  8e:	9002      	str	r0, [sp, #8]
  90:	4608      	mov	r0, r1
  92:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17hb4e6657befb40af5E>
  96:	9001      	str	r0, [sp, #4]
  98:	e004      	b.n	a4 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0xa4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:15
        while !stim.is_fifo_ready() {}
  9a:	9803      	ldr	r0, [sp, #12]
  9c:	07c1      	lsls	r1, r0, #31
  9e:	2900      	cmp	r1, #0
  a0:	d0ee      	beq.n	80 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x80>
  a2:	e7f2      	b.n	8a <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x8a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:16
        stim.write_u32(ptr::read(p));
  a4:	9802      	ldr	r0, [sp, #8]
  a6:	9901      	ldr	r1, [sp, #4]
  a8:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u3217hca09bafac008fd00E>
  ac:	e7ff      	b.n	ae <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0xae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:17
        p = p.offset(1);
  ae:	980e      	ldr	r0, [sp, #56]	; 0x38
  b0:	2101      	movs	r1, #1
  b2:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hde0d953f7809745bE>
  b6:	9000      	str	r0, [sp, #0]
  b8:	e7ff      	b.n	ba <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0xba>
  ba:	9800      	ldr	r0, [sp, #0]
  bc:	900e      	str	r0, [sp, #56]	; 0x38
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:14
    for _ in 0..bytes.len() {
  be:	e7c8      	b.n	52 <_ZN8cortex_m3itm11write_words17h7a707192e99024d6E+0x52>

Disassembly of section .text._ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17hc7cf3fd27faee04fE:

00000000 <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17hc7cf3fd27faee04fE>:
_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17hc7cf3fd27faee04fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:24

struct Port<'p>(&'p mut Stim);

impl<'p> fmt::Write for Port<'p> {
    fn write_str(&mut self, s: &str) -> fmt::Result {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:25
        write_all(self.0, s.as_bytes());
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	9908      	ldr	r1, [sp, #32]
  16:	9a09      	ldr	r2, [sp, #36]	; 0x24
  18:	910c      	str	r1, [sp, #48]	; 0x30
  1a:	920d      	str	r2, [sp, #52]	; 0x34
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17h85837ce7b4649004E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:2136
  1c:	990c      	ldr	r1, [sp, #48]	; 0x30
  1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  20:	910e      	str	r1, [sp, #56]	; 0x38
  22:	920f      	str	r2, [sp, #60]	; 0x3c
  24:	990e      	ldr	r1, [sp, #56]	; 0x38
  26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17hc7cf3fd27faee04fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:25
  28:	9306      	str	r3, [sp, #24]
  2a:	f8cd c014 	str.w	ip, [sp, #20]
  2e:	f8cd e010 	str.w	lr, [sp, #16]
  32:	9003      	str	r0, [sp, #12]
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17hc7cf3fd27faee04fE+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	9902      	ldr	r1, [sp, #8]
  3e:	9a01      	ldr	r2, [sp, #4]
  40:	f7ff fffe 	bl	0 <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17hc7cf3fd27faee04fE>
  44:	e7ff      	b.n	46 <_ZN56_$LT$cortex_m..itm..Port$u20$as$u20$core..fmt..Write$GT$9write_str17hc7cf3fd27faee04fE+0x46>
  46:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:26
        Ok(())
  48:	f88d 002b 	strb.w	r0, [sp, #43]	; 0x2b
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:27
    }
  4c:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
  50:	b010      	add	sp, #64	; 0x40
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E:

00000000 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E>:
_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:31
}

/// Writes a `buffer` to the ITM `port`
pub fn write_all(port: &mut Stim, buffer: &[u8]) {
   0:	b580      	push	{r7, lr}
   2:	b09a      	sub	sp, #104	; 0x68
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9013      	str	r0, [sp, #76]	; 0x4c
   c:	9114      	str	r1, [sp, #80]	; 0x50
   e:	9215      	str	r2, [sp, #84]	; 0x54
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:33
    unsafe {
        let mut len = buffer.len();
  10:	9814      	ldr	r0, [sp, #80]	; 0x50
  12:	9915      	ldr	r1, [sp, #84]	; 0x54
  14:	9312      	str	r3, [sp, #72]	; 0x48
  16:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  1a:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  1e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE>
  22:	9016      	str	r0, [sp, #88]	; 0x58
  24:	e7ff      	b.n	26 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x26>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:34
        let mut ptr = buffer.as_ptr();
  26:	9814      	ldr	r0, [sp, #80]	; 0x50
  28:	9915      	ldr	r1, [sp, #84]	; 0x54
  2a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbe63068321bd7afaE>
  2e:	9017      	str	r0, [sp, #92]	; 0x5c
  30:	e7ff      	b.n	32 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x32>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:36

        if len == 0 {
  32:	9816      	ldr	r0, [sp, #88]	; 0x58
  34:	2800      	cmp	r0, #0
  36:	d101      	bne.n	3c <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x3c>
  38:	e7ff      	b.n	3a <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x3a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:37
            return;
  3a:	e004      	b.n	46 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x46>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:41
        }

        // 0x01 OR 0x03
        if ptr as usize % 2 == 1 {
  3c:	9817      	ldr	r0, [sp, #92]	; 0x5c
  3e:	900f      	str	r0, [sp, #60]	; 0x3c
  40:	e002      	b.n	48 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x48>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:73
            }
        }

        write_aligned(port, mem::transmute(slice::from_raw_parts(ptr, len)));
    }
}
  42:	b01a      	add	sp, #104	; 0x68
  44:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:37
            return;
  46:	e7fc      	b.n	42 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x42>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:41
        if ptr as usize % 2 == 1 {
  48:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4a:	07c1      	lsls	r1, r0, #31
  4c:	2900      	cmp	r1, #0
  4e:	d021      	beq.n	94 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x94>
  50:	e7ff      	b.n	52 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x52>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:42
            while !port.is_fifo_ready() {}
  52:	9813      	ldr	r0, [sp, #76]	; 0x4c
  54:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE>
  58:	900e      	str	r0, [sp, #56]	; 0x38
  5a:	e005      	b.n	68 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x68>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:43
            port.write_u8(*ptr);
  5c:	9813      	ldr	r0, [sp, #76]	; 0x4c
  5e:	9917      	ldr	r1, [sp, #92]	; 0x5c
  60:	7809      	ldrb	r1, [r1, #0]
  62:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE>
  66:	e004      	b.n	72 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:42
            while !port.is_fifo_ready() {}
  68:	980e      	ldr	r0, [sp, #56]	; 0x38
  6a:	07c1      	lsls	r1, r0, #31
  6c:	2900      	cmp	r1, #0
  6e:	d0f0      	beq.n	52 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x52>
  70:	e7f4      	b.n	5c <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:46
            ptr = ptr.offset(1);
  72:	9817      	ldr	r0, [sp, #92]	; 0x5c
  74:	2101      	movs	r1, #1
  76:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE>
  7a:	900d      	str	r0, [sp, #52]	; 0x34
  7c:	e7ff      	b.n	7e <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x7e>
  7e:	980d      	ldr	r0, [sp, #52]	; 0x34
  80:	9017      	str	r0, [sp, #92]	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:47
            len -= 1;
  82:	9916      	ldr	r1, [sp, #88]	; 0x58
  84:	1e4a      	subs	r2, r1, #1
  86:	2901      	cmp	r1, #1
  88:	920c      	str	r2, [sp, #48]	; 0x30
  8a:	d369      	bcc.n	160 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x160>
  8c:	e7ff      	b.n	8e <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x8e>
  8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  90:	9016      	str	r0, [sp, #88]	; 0x58
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:41
        if ptr as usize % 2 == 1 {
  92:	e7ff      	b.n	94 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x94>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:51
        if ptr as usize % 4 == 2 {
  94:	9817      	ldr	r0, [sp, #92]	; 0x5c
  96:	900b      	str	r0, [sp, #44]	; 0x2c
  98:	e7ff      	b.n	9a <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x9a>
  9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  9c:	f000 0103 	and.w	r1, r0, #3
  a0:	2902      	cmp	r1, #2
  a2:	d142      	bne.n	12a <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x12a>
  a4:	e7ff      	b.n	a6 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0xa6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:52
            if len > 1 {
  a6:	9816      	ldr	r0, [sp, #88]	; 0x58
  a8:	2801      	cmp	r0, #1
  aa:	d804      	bhi.n	b6 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0xb6>
  ac:	e7ff      	b.n	ae <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0xae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:61
                if len == 1 {
  ae:	9816      	ldr	r0, [sp, #88]	; 0x58
  b0:	2801      	cmp	r0, #1
  b2:	d028      	beq.n	106 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x106>
  b4:	e038      	b.n	128 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x128>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:54
                while !port.is_fifo_ready() {}
  b6:	9813      	ldr	r0, [sp, #76]	; 0x4c
  b8:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE>
  bc:	900a      	str	r0, [sp, #40]	; 0x28
  be:	e007      	b.n	d0 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0xd0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:55
                port.write_u16(ptr::read(ptr as *const u16));
  c0:	9813      	ldr	r0, [sp, #76]	; 0x4c
  c2:	9917      	ldr	r1, [sp, #92]	; 0x5c
  c4:	9009      	str	r0, [sp, #36]	; 0x24
  c6:	4608      	mov	r0, r1
  c8:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17hc08da777ed06c7e1E>
  cc:	9008      	str	r0, [sp, #32]
  ce:	e004      	b.n	da <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0xda>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:54
                while !port.is_fifo_ready() {}
  d0:	980a      	ldr	r0, [sp, #40]	; 0x28
  d2:	07c1      	lsls	r1, r0, #31
  d4:	2900      	cmp	r1, #0
  d6:	d0ee      	beq.n	b6 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0xb6>
  d8:	e7f2      	b.n	c0 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0xc0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:55
                port.write_u16(ptr::read(ptr as *const u16));
  da:	9809      	ldr	r0, [sp, #36]	; 0x24
  dc:	9908      	ldr	r1, [sp, #32]
  de:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E>
  e2:	e7ff      	b.n	e4 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0xe4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:58
                ptr = ptr.offset(2);
  e4:	9817      	ldr	r0, [sp, #92]	; 0x5c
  e6:	2102      	movs	r1, #2
  e8:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE>
  ec:	9007      	str	r0, [sp, #28]
  ee:	e7ff      	b.n	f0 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0xf0>
  f0:	9807      	ldr	r0, [sp, #28]
  f2:	9017      	str	r0, [sp, #92]	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:59
                len -= 2;
  f4:	9916      	ldr	r1, [sp, #88]	; 0x58
  f6:	1e8a      	subs	r2, r1, #2
  f8:	2902      	cmp	r1, #2
  fa:	9206      	str	r2, [sp, #24]
  fc:	d337      	bcc.n	16e <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x16e>
  fe:	e7ff      	b.n	100 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x100>
 100:	9806      	ldr	r0, [sp, #24]
 102:	9016      	str	r0, [sp, #88]	; 0x58
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:51
        if ptr as usize % 4 == 2 {
 104:	e011      	b.n	12a <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x12a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:63
                    while !port.is_fifo_ready() {}
 106:	9813      	ldr	r0, [sp, #76]	; 0x4c
 108:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE>
 10c:	9005      	str	r0, [sp, #20]
 10e:	e005      	b.n	11c <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x11c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:64
                    port.write_u8(*ptr);
 110:	9813      	ldr	r0, [sp, #76]	; 0x4c
 112:	9917      	ldr	r1, [sp, #92]	; 0x5c
 114:	7809      	ldrb	r1, [r1, #0]
 116:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE>
 11a:	e004      	b.n	126 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x126>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:63
                    while !port.is_fifo_ready() {}
 11c:	9805      	ldr	r0, [sp, #20]
 11e:	07c1      	lsls	r1, r0, #31
 120:	2900      	cmp	r1, #0
 122:	d0f0      	beq.n	106 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x106>
 124:	e7f4      	b.n	110 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x110>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:61
                if len == 1 {
 126:	e7ff      	b.n	128 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x128>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:67
                return;
 128:	e78d      	b.n	46 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x46>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:71
        write_aligned(port, mem::transmute(slice::from_raw_parts(ptr, len)));
 12a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 12c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 12e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 130:	9004      	str	r0, [sp, #16]
 132:	4608      	mov	r0, r1
 134:	4611      	mov	r1, r2
 136:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17h4c7eaefd1566131aE>
 13a:	9003      	str	r0, [sp, #12]
 13c:	9102      	str	r1, [sp, #8]
 13e:	e7ff      	b.n	140 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x140>
 140:	9803      	ldr	r0, [sp, #12]
 142:	9018      	str	r0, [sp, #96]	; 0x60
 144:	9902      	ldr	r1, [sp, #8]
 146:	9119      	str	r1, [sp, #100]	; 0x64
 148:	9918      	ldr	r1, [sp, #96]	; 0x60
 14a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 14c:	9101      	str	r1, [sp, #4]
 14e:	9200      	str	r2, [sp, #0]
 150:	e7ff      	b.n	152 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x152>
 152:	9804      	ldr	r0, [sp, #16]
 154:	9901      	ldr	r1, [sp, #4]
 156:	9a00      	ldr	r2, [sp, #0]
 158:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E>
 15c:	e7ff      	b.n	15e <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x15e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:73
}
 15e:	e770      	b.n	42 <_ZN8cortex_m3itm9write_all17h419e723cda4f7bf0E+0x42>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:47
            len -= 1;
 160:	f240 0000 	movw	r0, #0
 164:	f2c0 0000 	movt	r0, #0
 168:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 16c:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:59
                len -= 2;
 16e:	f240 0000 	movw	r0, #0
 172:	f2c0 0000 	movt	r0, #0
 176:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 17a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE:

00000000 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE>:
_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:89
/// itm::write_aligned(&itm.stim[0], &buffer);
///
/// // Or equivalently
/// itm::write_aligned(&itm.stim[0], &Aligned(*b"Hello, world!\n"));
/// ```
pub fn write_aligned(port: &mut Stim, buffer: &Aligned<A4, [u8]>) {
   0:	b580      	push	{r7, lr}
   2:	b09e      	sub	sp, #120	; 0x78
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9017      	str	r0, [sp, #92]	; 0x5c
   c:	9118      	str	r1, [sp, #96]	; 0x60
   e:	9219      	str	r2, [sp, #100]	; 0x64
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:91
    unsafe {
        let len = buffer.len();
  10:	9818      	ldr	r0, [sp, #96]	; 0x60
  12:	9919      	ldr	r1, [sp, #100]	; 0x64
  14:	9316      	str	r3, [sp, #88]	; 0x58
  16:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
  1a:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
  1e:	f7ff fffe 	bl	0 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfca6f69b2ae3aeeeE>
  22:	9013      	str	r0, [sp, #76]	; 0x4c
  24:	9112      	str	r1, [sp, #72]	; 0x48
  26:	e7ff      	b.n	28 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x28>
  28:	9813      	ldr	r0, [sp, #76]	; 0x4c
  2a:	9912      	ldr	r1, [sp, #72]	; 0x48
  2c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE>
  30:	901a      	str	r0, [sp, #104]	; 0x68
  32:	e7ff      	b.n	34 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x34>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:93

        if len == 0 {
  34:	981a      	ldr	r0, [sp, #104]	; 0x68
  36:	2800      	cmp	r0, #0
  38:	d101      	bne.n	3e <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x3e>
  3a:	e7ff      	b.n	3c <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x3c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:94
            return;
  3c:	e00e      	b.n	5c <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:97
        }

        let split = len & !0b11;
  3e:	981a      	ldr	r0, [sp, #104]	; 0x68
  40:	f020 0003 	bic.w	r0, r0, #3
  44:	901b      	str	r0, [sp, #108]	; 0x6c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:99
        write_words(
            port,
  46:	9817      	ldr	r0, [sp, #92]	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:100
            slice::from_raw_parts(buffer.as_ptr() as *const u32, split >> 2),
  48:	9918      	ldr	r1, [sp, #96]	; 0x60
  4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4c:	9011      	str	r0, [sp, #68]	; 0x44
  4e:	4608      	mov	r0, r1
  50:	4611      	mov	r1, r2
  52:	f7ff fffe 	bl	0 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfca6f69b2ae3aeeeE>
  56:	9010      	str	r0, [sp, #64]	; 0x40
  58:	910f      	str	r1, [sp, #60]	; 0x3c
  5a:	e001      	b.n	60 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x60>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:122
        if left == 1 {
            while !port.is_fifo_ready() {}
            port.write_u8(*ptr);
        }
    }
}
  5c:	b01e      	add	sp, #120	; 0x78
  5e:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:100
            slice::from_raw_parts(buffer.as_ptr() as *const u32, split >> 2),
  60:	9810      	ldr	r0, [sp, #64]	; 0x40
  62:	990f      	ldr	r1, [sp, #60]	; 0x3c
  64:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbe63068321bd7afaE>
  68:	900e      	str	r0, [sp, #56]	; 0x38
  6a:	e7ff      	b.n	6c <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x6c>
  6c:	980e      	ldr	r0, [sp, #56]	; 0x38
  6e:	991b      	ldr	r1, [sp, #108]	; 0x6c
  70:	0889      	lsrs	r1, r1, #2
  72:	900d      	str	r0, [sp, #52]	; 0x34
  74:	910c      	str	r1, [sp, #48]	; 0x30
  76:	e7ff      	b.n	78 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x78>
  78:	980d      	ldr	r0, [sp, #52]	; 0x34
  7a:	990c      	ldr	r1, [sp, #48]	; 0x30
  7c:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17hace70d0c5fd44b0fE>
  80:	900b      	str	r0, [sp, #44]	; 0x2c
  82:	910a      	str	r1, [sp, #40]	; 0x28
  84:	e7ff      	b.n	86 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x86>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:98
        write_words(
  86:	9811      	ldr	r0, [sp, #68]	; 0x44
  88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  8c:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE>
  90:	e7ff      	b.n	92 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x92>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:104
        let mut left = len & 0b11;
  92:	981a      	ldr	r0, [sp, #104]	; 0x68
  94:	f000 0003 	and.w	r0, r0, #3
  98:	901c      	str	r0, [sp, #112]	; 0x70
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:105
        let mut ptr = buffer.as_ptr().offset(split as isize);
  9a:	9818      	ldr	r0, [sp, #96]	; 0x60
  9c:	9919      	ldr	r1, [sp, #100]	; 0x64
  9e:	f7ff fffe 	bl	0 <_ZN73_$LT$aligned..Aligned$LT$A$C$T$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17hfca6f69b2ae3aeeeE>
  a2:	9009      	str	r0, [sp, #36]	; 0x24
  a4:	9108      	str	r1, [sp, #32]
  a6:	e7ff      	b.n	a8 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0xa8>
  a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  aa:	9908      	ldr	r1, [sp, #32]
  ac:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbe63068321bd7afaE>
  b0:	9007      	str	r0, [sp, #28]
  b2:	e7ff      	b.n	b4 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0xb4>
  b4:	991b      	ldr	r1, [sp, #108]	; 0x6c
  b6:	9807      	ldr	r0, [sp, #28]
  b8:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE>
  bc:	901d      	str	r0, [sp, #116]	; 0x74
  be:	e7ff      	b.n	c0 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0xc0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:108
        if left > 1 {
  c0:	981c      	ldr	r0, [sp, #112]	; 0x70
  c2:	2802      	cmp	r0, #2
  c4:	d328      	bcc.n	118 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x118>
  c6:	e7ff      	b.n	c8 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0xc8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:109
            while !port.is_fifo_ready() {}
  c8:	9817      	ldr	r0, [sp, #92]	; 0x5c
  ca:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE>
  ce:	9006      	str	r0, [sp, #24]
  d0:	e007      	b.n	e2 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0xe2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:110
            port.write_u16(ptr::read(ptr as *const u16));
  d2:	9817      	ldr	r0, [sp, #92]	; 0x5c
  d4:	991d      	ldr	r1, [sp, #116]	; 0x74
  d6:	9005      	str	r0, [sp, #20]
  d8:	4608      	mov	r0, r1
  da:	f7ff fffe 	bl	0 <_ZN4core3ptr4read17hc08da777ed06c7e1E>
  de:	9004      	str	r0, [sp, #16]
  e0:	e004      	b.n	ec <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0xec>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:109
            while !port.is_fifo_ready() {}
  e2:	9806      	ldr	r0, [sp, #24]
  e4:	07c1      	lsls	r1, r0, #31
  e6:	2900      	cmp	r1, #0
  e8:	d0ee      	beq.n	c8 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0xc8>
  ea:	e7f2      	b.n	d2 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0xd2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:110
            port.write_u16(ptr::read(ptr as *const u16));
  ec:	9805      	ldr	r0, [sp, #20]
  ee:	9904      	ldr	r1, [sp, #16]
  f0:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim9write_u1617h5e8887230aafc7c9E>
  f4:	e7ff      	b.n	f6 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0xf6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:112
            ptr = ptr.offset(2);
  f6:	981d      	ldr	r0, [sp, #116]	; 0x74
  f8:	2102      	movs	r1, #2
  fa:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE>
  fe:	9003      	str	r0, [sp, #12]
 100:	e7ff      	b.n	102 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x102>
 102:	9803      	ldr	r0, [sp, #12]
 104:	901d      	str	r0, [sp, #116]	; 0x74
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:113
            left -= 2;
 106:	991c      	ldr	r1, [sp, #112]	; 0x70
 108:	1e8a      	subs	r2, r1, #2
 10a:	2902      	cmp	r1, #2
 10c:	9202      	str	r2, [sp, #8]
 10e:	d319      	bcc.n	144 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x144>
 110:	e7ff      	b.n	112 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x112>
 112:	9802      	ldr	r0, [sp, #8]
 114:	901c      	str	r0, [sp, #112]	; 0x70
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:108
        if left > 1 {
 116:	e7ff      	b.n	118 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x118>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:117
        if left == 1 {
 118:	981c      	ldr	r0, [sp, #112]	; 0x70
 11a:	2801      	cmp	r0, #1
 11c:	d111      	bne.n	142 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x142>
 11e:	e7ff      	b.n	120 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x120>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:118
            while !port.is_fifo_ready() {}
 120:	9817      	ldr	r0, [sp, #92]	; 0x5c
 122:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim13is_fifo_ready17h6e6cefed2d87a5caE>
 126:	9001      	str	r0, [sp, #4]
 128:	e005      	b.n	136 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x136>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:119
            port.write_u8(*ptr);
 12a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 12c:	991d      	ldr	r1, [sp, #116]	; 0x74
 12e:	7809      	ldrb	r1, [r1, #0]
 130:	f7ff fffe 	bl	0 <_ZN8cortex_m10peripheral3itm4Stim8write_u817hf5aa005006738c6aE>
 134:	e004      	b.n	140 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x140>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:118
            while !port.is_fifo_ready() {}
 136:	9801      	ldr	r0, [sp, #4]
 138:	07c1      	lsls	r1, r0, #31
 13a:	2900      	cmp	r1, #0
 13c:	d0f0      	beq.n	120 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x120>
 13e:	e7f4      	b.n	12a <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x12a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:117
        if left == 1 {
 140:	e7ff      	b.n	142 <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x142>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:122
}
 142:	e78b      	b.n	5c <_ZN8cortex_m3itm13write_aligned17ha9dbafff3143f02dE+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:113
            left -= 2;
 144:	f240 0000 	movw	r0, #0
 148:	f2c0 0000 	movt	r0, #0
 14c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 150:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN8cortex_m3itm9write_fmt17h89c5ac8382489716E:

00000000 <_ZN8cortex_m3itm9write_fmt17h89c5ac8382489716E>:
_ZN8cortex_m3itm9write_fmt17h89c5ac8382489716E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:125

/// Writes `fmt::Arguments` to the ITM `port`
pub fn write_fmt(port: &mut Stim, args: fmt::Arguments) {
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b08e      	sub	sp, #56	; 0x38
   6:	460a      	mov	r2, r1
   8:	4603      	mov	r3, r0
   a:	9006      	str	r0, [sp, #24]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:128
    use core::fmt::Write;

    Port(port).write_fmt(args).ok();
   c:	9806      	ldr	r0, [sp, #24]
   e:	9007      	str	r0, [sp, #28]
  10:	a808      	add	r0, sp, #32
  12:	4684      	mov	ip, r0
  14:	e891 41f0 	ldmia.w	r1, {r4, r5, r6, r7, r8, lr}
  18:	e88c 41f0 	stmia.w	ip, {r4, r5, r6, r7, r8, lr}
  1c:	a907      	add	r1, sp, #28
  1e:	9005      	str	r0, [sp, #20]
  20:	4608      	mov	r0, r1
  22:	9905      	ldr	r1, [sp, #20]
  24:	9204      	str	r2, [sp, #16]
  26:	9303      	str	r3, [sp, #12]
  28:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm9write_fmt17h89c5ac8382489716E>
  2c:	9002      	str	r0, [sp, #8]
  2e:	e7ff      	b.n	30 <_ZN8cortex_m3itm9write_fmt17h89c5ac8382489716E+0x30>
  30:	9802      	ldr	r0, [sp, #8]
  32:	f000 0001 	and.w	r0, r0, #1
  36:	f7ff fffe 	bl	0 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h167a91fc51f52af3E>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN8cortex_m3itm9write_fmt17h89c5ac8382489716E+0x3e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:129
}
  3e:	b00e      	add	sp, #56	; 0x38
  40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text._ZN8cortex_m3itm9write_str17h691cacb193d4176fE:

00000000 <_ZN8cortex_m3itm9write_str17h691cacb193d4176fE>:
_ZN8cortex_m3itm9write_str17h691cacb193d4176fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:132

/// Writes a string to the ITM `port`
pub fn write_str(port: &mut Stim, string: &str) {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:133
    write_all(port, string.as_bytes())
  10:	9807      	ldr	r0, [sp, #28]
  12:	9908      	ldr	r1, [sp, #32]
  14:	9a09      	ldr	r2, [sp, #36]	; 0x24
  16:	910a      	str	r1, [sp, #40]	; 0x28
  18:	920b      	str	r2, [sp, #44]	; 0x2c
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17h85837ce7b4649004E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:2136
  1a:	990a      	ldr	r1, [sp, #40]	; 0x28
  1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  1e:	910c      	str	r1, [sp, #48]	; 0x30
  20:	920d      	str	r2, [sp, #52]	; 0x34
  22:	990c      	ldr	r1, [sp, #48]	; 0x30
  24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
_ZN8cortex_m3itm9write_str17h691cacb193d4176fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:133
  26:	9306      	str	r3, [sp, #24]
  28:	f8cd c014 	str.w	ip, [sp, #20]
  2c:	f8cd e010 	str.w	lr, [sp, #16]
  30:	9003      	str	r0, [sp, #12]
  32:	9102      	str	r1, [sp, #8]
  34:	9201      	str	r2, [sp, #4]
  36:	e7ff      	b.n	38 <_ZN8cortex_m3itm9write_str17h691cacb193d4176fE+0x38>
  38:	9803      	ldr	r0, [sp, #12]
  3a:	9902      	ldr	r1, [sp, #8]
  3c:	9a01      	ldr	r2, [sp, #4]
  3e:	f7ff fffe 	bl	0 <_ZN8cortex_m3itm9write_str17h691cacb193d4176fE>
  42:	e7ff      	b.n	44 <_ZN8cortex_m3itm9write_str17h691cacb193d4176fE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/itm.rs:134
}
  44:	b00e      	add	sp, #56	; 0x38
  46:	bd80      	pop	{r7, pc}

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.3
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
0000022a l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
000002af l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000309 l       .debug_str	00000000 
0000030e l       .debug_str	00000000 
00000357 l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
000003a6 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003ec l       .debug_str	00000000 
000003f3 l       .debug_str	00000000 
00000434 l       .debug_str	00000000 
0000043e l       .debug_str	00000000 
00000484 l       .debug_str	00000000 
00000492 l       .debug_str	00000000 
000004f9 l       .debug_str	00000000 
00000561 l       .debug_str	00000000 
00000564 l       .debug_str	00000000 
000005c9 l       .debug_str	00000000 
00000631 l       .debug_str	00000000 
00000696 l       .debug_str	00000000 
000006fd l       .debug_str	00000000 
00000761 l       .debug_str	00000000 
00000766 l       .debug_str	00000000 
0000078c l       .debug_str	00000000 
000007b0 l       .debug_str	00000000 
000007d4 l       .debug_str	00000000 
000007f7 l       .debug_str	00000000 
000007f9 l       .debug_str	00000000 
000007ff l       .debug_str	00000000 
00000804 l       .debug_str	00000000 
00000809 l       .debug_str	00000000 
0000080f l       .debug_str	00000000 
00000815 l       .debug_str	00000000 
0000081c l       .debug_str	00000000 
00000821 l       .debug_str	00000000 
00000827 l       .debug_str	00000000 
00000829 l       .debug_str	00000000 
0000082e l       .debug_str	00000000 
00000832 l       .debug_str	00000000 
00000840 l       .debug_str	00000000 
0000084a l       .debug_str	00000000 
0000084e l       .debug_str	00000000 
00000856 l       .debug_str	00000000 
0000085e l       .debug_str	00000000 
00000872 l       .debug_str	00000000 
0000087e l       .debug_str	00000000 
00000889 l       .debug_str	00000000 
00000890 l       .debug_str	00000000 
00000896 l       .debug_str	00000000 
0000089a l       .debug_str	00000000 
000008a0 l       .debug_str	00000000 
000008a6 l       .debug_str	00000000 
000008a9 l       .debug_str	00000000 
000008b8 l       .debug_str	00000000 
000008bf l       .debug_str	00000000 
000008c3 l       .debug_str	00000000 
000008cc l       .debug_str	00000000 
000008d8 l       .debug_str	00000000 
000008f1 l       .debug_str	00000000 
000008f6 l       .debug_str	00000000 
00000907 l       .debug_str	00000000 
00000911 l       .debug_str	00000000 
0000096f l       .debug_str	00000000 
0000097a l       .debug_str	00000000 
00000997 l       .debug_str	00000000 
0000099b l       .debug_str	00000000 
000009a3 l       .debug_str	00000000 
000009ba l       .debug_str	00000000 
000009de l       .debug_str	00000000 
000009fa l       .debug_str	00000000 
000009ff l       .debug_str	00000000 
00000a08 l       .debug_str	00000000 
00000a0f l       .debug_str	00000000 
00000a28 l       .debug_str	00000000 
00000a32 l       .debug_str	00000000 
00000a4c l       .debug_str	00000000 
00000a57 l       .debug_str	00000000 
00000a6b l       .debug_str	00000000 
00000a74 l       .debug_str	00000000 
00000a7f l       .debug_str	00000000 
00000a8b l       .debug_str	00000000 
00000a91 l       .debug_str	00000000 
00000a9b l       .debug_str	00000000 
00000aa1 l       .debug_str	00000000 
00000aac l       .debug_str	00000000 
00000ab3 l       .debug_str	00000000 
00000abe l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.0672271f9ff153479b72799c4da090a8.0	00000001 .Lanon.0672271f9ff153479b72799c4da090a8.0
00000000 l     O .rodata..Lanon.0672271f9ff153479b72799c4da090a8.1	00000001 .Lanon.0672271f9ff153479b72799c4da090a8.1
00000000 l     O .rodata..Lanon.0672271f9ff153479b72799c4da090a8.10	00000006 .Lanon.0672271f9ff153479b72799c4da090a8.10
00000000 l     O .rodata..Lanon.0672271f9ff153479b72799c4da090a8.2	00000007 .Lanon.0672271f9ff153479b72799c4da090a8.2
00000000 l     O .rodata.cst4	00000004 .Lanon.0672271f9ff153479b72799c4da090a8.3
00000000 l     O .rodata..Lanon.0672271f9ff153479b72799c4da090a8.4	00000010 .Lanon.0672271f9ff153479b72799c4da090a8.4
00000000 l     O .rodata..Lanon.0672271f9ff153479b72799c4da090a8.5	0000000c .Lanon.0672271f9ff153479b72799c4da090a8.5
00000000 l     O .rodata..Lanon.0672271f9ff153479b72799c4da090a8.6	0000000a .Lanon.0672271f9ff153479b72799c4da090a8.6
00000000 l     O .rodata..Lanon.0672271f9ff153479b72799c4da090a8.7	00000003 .Lanon.0672271f9ff153479b72799c4da090a8.7
00000000 l     O .rodata..Lanon.0672271f9ff153479b72799c4da090a8.8	00000003 .Lanon.0672271f9ff153479b72799c4da090a8.8
00000000 l     O .rodata..Lanon.0672271f9ff153479b72799c4da090a8.9	00000009 .Lanon.0672271f9ff153479b72799c4da090a8.9
00000000 l     F .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E	00000068 _ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E
00000000 l     F .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE	00000068 _ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE
00000000 l     F .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E	00000068 _ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E
00000000 l    d  .text._ZN8cortex_m8register7control7Control4bits17h0255b879944a98d3E	00000000 .text._ZN8cortex_m8register7control7Control4bits17h0255b879944a98d3E
00000000 l    d  .text._ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E	00000000 .text._ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E
00000000 l    d  .text._ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E	00000000 .text._ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E
00000000 l    d  .text._ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E	00000000 .text._ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E
00000000 l    d  .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58ce1d38496adbcbE	00000000 .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58ce1d38496adbcbE
00000000 l    d  .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17hac8045d78e414e00E	00000000 .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17hac8045d78e414e00E
00000000 l    d  .text._ZN8cortex_m8register7control5Spsel6is_msp17ha938e93ce1e0d379E	00000000 .text._ZN8cortex_m8register7control5Spsel6is_msp17ha938e93ce1e0d379E
00000000 l    d  .text._ZN8cortex_m8register7control5Spsel6is_psp17h4f0872033e020674E	00000000 .text._ZN8cortex_m8register7control5Spsel6is_psp17h4f0872033e020674E
00000000 l    d  .text._ZN8cortex_m8register7control4Fpca9is_active17h6b15307f6001590fE	00000000 .text._ZN8cortex_m8register7control4Fpca9is_active17h6b15307f6001590fE
00000000 l    d  .text._ZN8cortex_m8register7control4Fpca13is_not_active17hb68a621435a4dad7E	00000000 .text._ZN8cortex_m8register7control4Fpca13is_not_active17hb68a621435a4dad7E
00000000 l    d  .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4659c6d9b124040E	00000000 .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4659c6d9b124040E
00000000 l    d  .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE	00000000 .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE
00000000 l    d  .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E	00000000 .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E
00000000 l    d  .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E	00000000 .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E
00000000 l    d  .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E	00000000 .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E
00000000 l    d  .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E	00000000 .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E
00000000 l    d  .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE	00000000 .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE
00000000 l    d  .rodata..Lanon.0672271f9ff153479b72799c4da090a8.4	00000000 .rodata..Lanon.0672271f9ff153479b72799c4da090a8.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h50626d80bed245b4E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct5field17hacf151cacb1b75b6E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct6finish17hd52cb9c1b65fe32eE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter12debug_struct17h40f54b18c56eee47E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17ha90ae692eb5376c3E
00000000 g     F .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE	00000078 _ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE
00000000 g     F .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E	00000078 _ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E
00000000 g     F .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E	00000078 _ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E
00000000 g     F .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4659c6d9b124040E	00000072 _ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4659c6d9b124040E
00000000 g     F .text._ZN8cortex_m8register7control4Fpca13is_not_active17hb68a621435a4dad7E	00000028 _ZN8cortex_m8register7control4Fpca13is_not_active17hb68a621435a4dad7E
00000000 g     F .text._ZN8cortex_m8register7control4Fpca9is_active17h6b15307f6001590fE	00000028 _ZN8cortex_m8register7control4Fpca9is_active17h6b15307f6001590fE
00000000 g     F .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58ce1d38496adbcbE	00000028 _ZN8cortex_m8register7control5Npriv13is_privileged17h58ce1d38496adbcbE
00000000 g     F .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17hac8045d78e414e00E	00000028 _ZN8cortex_m8register7control5Npriv15is_unprivileged17hac8045d78e414e00E
00000000 g     F .text._ZN8cortex_m8register7control5Spsel6is_msp17ha938e93ce1e0d379E	00000028 _ZN8cortex_m8register7control5Spsel6is_msp17ha938e93ce1e0d379E
00000000 g     F .text._ZN8cortex_m8register7control5Spsel6is_psp17h4f0872033e020674E	00000028 _ZN8cortex_m8register7control5Spsel6is_psp17h4f0872033e020674E
00000000 g     F .text._ZN8cortex_m8register7control7Control4bits17h0255b879944a98d3E	00000010 _ZN8cortex_m8register7control7Control4bits17h0255b879944a98d3E
00000000 g     F .text._ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E	0000003a _ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E
00000000 g     F .text._ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E	0000003a _ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E
00000000 g     F .text._ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E	0000003a _ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E



Disassembly of section .text._ZN8cortex_m8register7control7Control4bits17h0255b879944a98d3E:

00000000 <_ZN8cortex_m8register7control7Control4bits17h0255b879944a98d3E>:
_ZN8cortex_m8register7control7Control4bits17h0255b879944a98d3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:11
    bits: u32,
}

impl Control {
    /// Returns the contents of the register as raw bits
    pub fn bits(&self) -> u32 {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:12
        self.bits
   6:	9801      	ldr	r0, [sp, #4]
   8:	6800      	ldr	r0, [r0, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:13
    }
   a:	9100      	str	r1, [sp, #0]
   c:	b002      	add	sp, #8
   e:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E:

00000000 <_ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E>:
_ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:16

    /// Thread mode privilege level
    pub fn npriv(&self) -> Npriv {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <_ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0101 	and.w	r1, r0, #1
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2801      	cmp	r0, #1
  1e:	d104      	bne.n	2a <_ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E+0x2a>
  20:	e7ff      	b.n	22 <_ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E+0x22>
  22:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:18
            Npriv::Unprivileged
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
  28:	e003      	b.n	32 <_ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E+0x32>
  2a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:20
        } else {
            Npriv::Privileged
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:17
        if self.bits & (1 << 0) == (1 << 0) {
  30:	e7ff      	b.n	32 <_ZN8cortex_m8register7control7Control5npriv17h7d0ae289d57a2b62E+0x32>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:22
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E:

00000000 <_ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E>:
_ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:25

    /// Currently active stack pointer
    pub fn spsel(&self) -> Spsel {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <_ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0102 	and.w	r1, r0, #2
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2802      	cmp	r0, #2
  1e:	d104      	bne.n	2a <_ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E+0x2a>
  20:	e7ff      	b.n	22 <_ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E+0x22>
  22:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:27
            Spsel::Psp
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
  28:	e003      	b.n	32 <_ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E+0x32>
  2a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:29
        } else {
            Spsel::Msp
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:26
        if self.bits & (1 << 1) == (1 << 1) {
  30:	e7ff      	b.n	32 <_ZN8cortex_m8register7control7Control5spsel17h1b50eaf83f1b67b9E+0x32>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:31
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E:

00000000 <_ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E>:
_ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:34

    /// Whether context floating-point is currently active
    pub fn fpca(&self) -> Fpca {
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
   6:	9803      	ldr	r0, [sp, #12]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	e7ff      	b.n	10 <_ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E+0x10>
  10:	9801      	ldr	r0, [sp, #4]
  12:	f000 0104 	and.w	r1, r0, #4
  16:	9100      	str	r1, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E+0x1a>
  1a:	9800      	ldr	r0, [sp, #0]
  1c:	2804      	cmp	r0, #4
  1e:	d104      	bne.n	2a <_ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E+0x2a>
  20:	e7ff      	b.n	22 <_ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E+0x22>
  22:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:36
            Fpca::Active
  24:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
  28:	e003      	b.n	32 <_ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E+0x32>
  2a:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:38
        } else {
            Fpca::NotActive
  2c:	f88d 0013 	strb.w	r0, [sp, #19]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:35
        if self.bits & (1 << 2) == (1 << 2) {
  30:	e7ff      	b.n	32 <_ZN8cortex_m8register7control7Control4fpca17h914f71d5e9108eb2E+0x32>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:40
        }
    }
  32:	f89d 0013 	ldrb.w	r0, [sp, #19]
  36:	b005      	add	sp, #20
  38:	4770      	bx	lr

Disassembly of section .text._ZN8cortex_m8register7control5Npriv13is_privileged17h58ce1d38496adbcbE:

00000000 <_ZN8cortex_m8register7control5Npriv13is_privileged17h58ce1d38496adbcbE>:
_ZN8cortex_m8register7control5Npriv13is_privileged17h58ce1d38496adbcbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:54
    Unprivileged,
}

impl Npriv {
    /// Is in privileged thread mode?
    pub fn is_privileged(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:55
        *self == Npriv::Privileged
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Npriv13is_privileged17h58ce1d38496adbcbE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Npriv13is_privileged17h58ce1d38496adbcbE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:56
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Npriv15is_unprivileged17hac8045d78e414e00E:

00000000 <_ZN8cortex_m8register7control5Npriv15is_unprivileged17hac8045d78e414e00E>:
_ZN8cortex_m8register7control5Npriv15is_unprivileged17hac8045d78e414e00E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:59

    /// Is in unprivileged thread mode?
    pub fn is_unprivileged(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:60
        *self == Npriv::Unprivileged
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Npriv15is_unprivileged17hac8045d78e414e00E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Npriv15is_unprivileged17hac8045d78e414e00E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:61
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Spsel6is_msp17ha938e93ce1e0d379E:

00000000 <_ZN8cortex_m8register7control5Spsel6is_msp17ha938e93ce1e0d379E>:
_ZN8cortex_m8register7control5Spsel6is_msp17ha938e93ce1e0d379E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:75
    Psp,
}

impl Spsel {
    /// Is MSP the current stack pointer?
    pub fn is_msp(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:76
        *self == Spsel::Msp
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Spsel6is_msp17ha938e93ce1e0d379E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Spsel6is_msp17ha938e93ce1e0d379E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:77
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control5Spsel6is_psp17h4f0872033e020674E:

00000000 <_ZN8cortex_m8register7control5Spsel6is_psp17h4f0872033e020674E>:
_ZN8cortex_m8register7control5Spsel6is_psp17h4f0872033e020674E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:80

    /// Is PSP the current stack pointer?
    pub fn is_psp(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:81
        *self == Spsel::Psp
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control5Spsel6is_psp17h4f0872033e020674E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control5Spsel6is_psp17h4f0872033e020674E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:82
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control4Fpca9is_active17h6b15307f6001590fE:

00000000 <_ZN8cortex_m8register7control4Fpca9is_active17h6b15307f6001590fE>:
_ZN8cortex_m8register7control4Fpca9is_active17h6b15307f6001590fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:96
    NotActive,
}

impl Fpca {
    /// Is a floating-point context active?
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:97
        *self == Fpca::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control4Fpca9is_active17h6b15307f6001590fE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control4Fpca9is_active17h6b15307f6001590fE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:98
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7control4Fpca13is_not_active17hb68a621435a4dad7E:

00000000 <_ZN8cortex_m8register7control4Fpca13is_not_active17hb68a621435a4dad7E>:
_ZN8cortex_m8register7control4Fpca13is_not_active17hb68a621435a4dad7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:101

    /// Is a floating-point context not active?
    pub fn is_not_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:102
        *self == Fpca::NotActive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7control4Fpca13is_not_active17hb68a621435a4dad7E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7control4Fpca13is_not_active17hb68a621435a4dad7E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:103
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4659c6d9b124040E:

00000000 <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4659c6d9b124040E>:
_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4659c6d9b124040E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:6
    bits: u32,
   c:	9806      	ldr	r0, [sp, #24]
   e:	9008      	str	r0, [sp, #32]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
  10:	9907      	ldr	r1, [sp, #28]
  12:	f240 0000 	movw	r0, #0
  16:	f2c0 0000 	movt	r0, #0
  1a:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1e:	f04f 0e07 	mov.w	lr, #7
  22:	9005      	str	r0, [sp, #20]
  24:	4660      	mov	r0, ip
  26:	f8dd c014 	ldr.w	ip, [sp, #20]
  2a:	9204      	str	r2, [sp, #16]
  2c:	4662      	mov	r2, ip
  2e:	9303      	str	r3, [sp, #12]
  30:	4673      	mov	r3, lr
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h40f54b18c56eee47E>
  36:	e7ff      	b.n	38 <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4659c6d9b124040E+0x38>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:6
    bits: u32,
  38:	9808      	ldr	r0, [sp, #32]
  3a:	900b      	str	r0, [sp, #44]	; 0x2c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:4
#[derive(Clone, Copy, Debug)]
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	4669      	mov	r1, sp
  46:	6008      	str	r0, [r1, #0]
  48:	f240 0100 	movw	r1, #0
  4c:	f2c0 0100 	movt	r1, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	2204      	movs	r2, #4
  54:	ab0b      	add	r3, sp, #44	; 0x2c
  56:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17hacf151cacb1b75b6E>
  5a:	9002      	str	r0, [sp, #8]
  5c:	e7ff      	b.n	5e <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4659c6d9b124040E+0x5e>
  5e:	a809      	add	r0, sp, #36	; 0x24
  60:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17hd52cb9c1b65fe32eE>
  64:	9001      	str	r0, [sp, #4]
  66:	e7ff      	b.n	68 <_ZN73_$LT$cortex_m..register..control..Control$u20$as$u20$core..fmt..Debug$GT$3fmt17hf4659c6d9b124040E+0x68>
  68:	9801      	ldr	r0, [sp, #4]
  6a:	f000 0001 	and.w	r0, r0, #1
  6e:	b00c      	add	sp, #48	; 0x30
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE:

00000000 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE>:
_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:44
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE+0x58>
  46:	e7ff      	b.n	48 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc13147917b916a5dE+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E:

00000000 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E>:
_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:44
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E+0x2c>
  20:	e7ff      	b.n	22 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E+0x4e>
  28:	e7ff      	b.n	2a <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	230a      	movs	r3, #10
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  3e:	e7ff      	b.n	40 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E+0x4c>
  4c:	e010      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	230c      	movs	r3, #12
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  60:	e7ff      	b.n	62 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E+0x6e>
  6e:	e7ff      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Npriv$u20$as$u20$core..fmt..Debug$GT$3fmt17h67f394a0f8e6fc16E+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E:

00000000 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E>:
_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:65
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E+0x58>
  46:	e7ff      	b.n	48 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN75_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..cmp..PartialEq$GT$2eq17h3307c9b7ed8f4fb7E+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E:

00000000 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E>:
_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:65
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E+0x2c>
  20:	e7ff      	b.n	22 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E+0x4e>
  28:	e7ff      	b.n	2a <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2303      	movs	r3, #3
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  3e:	e7ff      	b.n	40 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E+0x4c>
  4c:	e010      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2303      	movs	r3, #3
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  60:	e7ff      	b.n	62 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E+0x6e>
  6e:	e7ff      	b.n	70 <_ZN71_$LT$cortex_m..register..control..Spsel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ea55061ee8d5841E+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E:

00000000 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E>:
_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:86
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E+0x58>
  46:	e7ff      	b.n	48 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN74_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b66f2bd46c00db4E+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE:

00000000 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE>:
_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/control.rs:86
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE+0x2c>
  20:	e7ff      	b.n	22 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE+0x4e>
  28:	e7ff      	b.n	2a <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  3e:	e7ff      	b.n	40 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE+0x4c>
  4c:	e010      	b.n	70 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2309      	movs	r3, #9
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  60:	e7ff      	b.n	62 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE+0x6e>
  6e:	e7ff      	b.n	70 <_ZN70_$LT$cortex_m..register..control..Fpca$u20$as$u20$core..fmt..Debug$GT$3fmt17h079618bcdca0272dE+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.4
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e2 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001d3 l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
000001f3 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000204 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.4fdc9f424db301843db572876d978768.3	00000018 .Lanon.4fdc9f424db301843db572876d978768.3
00000000 l     O .rodata..Lanon.4fdc9f424db301843db572876d978768.5	00000010 .Lanon.4fdc9f424db301843db572876d978768.5
00000000 l     F .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E	0000004c _ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E
00000000 l    d  .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E	00000000 .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E
00000000 l    d  .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E	00000000 .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E
00000000 l    d  .rodata..Lanon.4fdc9f424db301843db572876d978768.0	00000000 .rodata..Lanon.4fdc9f424db301843db572876d978768.0
00000000 l    d  .rodata..Lanon.4fdc9f424db301843db572876d978768.1	00000000 .rodata..Lanon.4fdc9f424db301843db572876d978768.1
00000000 l    d  .rodata..Lanon.4fdc9f424db301843db572876d978768.2	00000000 .rodata..Lanon.4fdc9f424db301843db572876d978768.2
00000000 l    d  .rodata..Lanon.4fdc9f424db301843db572876d978768.4	00000000 .rodata..Lanon.4fdc9f424db301843db572876d978768.4
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h77f07fd05c7a1de6E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17haab020a577aa468aE
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7745c70378224f37E
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h02731758d4320ea5E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117hb0104e13df330938E
00000000         *UND*	00000000 .hidden _ZN4core3str23from_utf8_unchecked_mut17hf934963ad411cd48E
00000000         *UND*	00000000 .hidden _ZN4core4char7convert18from_u32_unchecked17h702093289d21d801E
00000000 g     F .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E	0000033a .hidden _ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hfbe412a11615c381E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hb9011d359c580903E
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E



Disassembly of section .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E:

00000000 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E>:
_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:435
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0c2      	sub	sp, #264	; 0x108
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9027      	str	r0, [sp, #156]	; 0x9c
   c:	9128      	str	r1, [sp, #160]	; 0xa0
   e:	9229      	str	r2, [sp, #164]	; 0xa4
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:436
  10:	9827      	ldr	r0, [sp, #156]	; 0x9c
  12:	902a      	str	r0, [sp, #168]	; 0xa8
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:439
  14:	982a      	ldr	r0, [sp, #168]	; 0xa8
  16:	2880      	cmp	r0, #128	; 0x80
  18:	9326      	str	r3, [sp, #152]	; 0x98
  1a:	f8cd c094 	str.w	ip, [sp, #148]	; 0x94
  1e:	f8cd e090 	str.w	lr, [sp, #144]	; 0x90
  22:	d304      	bcc.n	2e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x2e>
  24:	e7ff      	b.n	26 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x26>
  26:	2000      	movs	r0, #0
  28:	f88d 00b1 	strb.w	r0, [sp, #177]	; 0xb1
  2c:	e005      	b.n	3a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x3a>
  2e:	9828      	ldr	r0, [sp, #160]	; 0xa0
  30:	9929      	ldr	r1, [sp, #164]	; 0xa4
  32:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hb9011d359c580903E>
  36:	9023      	str	r0, [sp, #140]	; 0x8c
  38:	e005      	b.n	46 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x46>
  3a:	f89d 00b1 	ldrb.w	r0, [sp, #177]	; 0xb1
  3e:	07c0      	lsls	r0, r0, #31
  40:	2800      	cmp	r0, #0
  42:	d106      	bne.n	52 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x52>
  44:	e011      	b.n	6a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x6a>
  46:	2001      	movs	r0, #1
  48:	9923      	ldr	r1, [sp, #140]	; 0x8c
  4a:	4388      	bics	r0, r1
  4c:	f88d 00b1 	strb.w	r0, [sp, #177]	; 0xb1
  50:	e7f3      	b.n	3a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x3a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:440
  52:	982a      	ldr	r0, [sp, #168]	; 0xa8
  54:	9928      	ldr	r1, [sp, #160]	; 0xa0
  56:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  58:	2300      	movs	r3, #0
  5a:	9022      	str	r0, [sp, #136]	; 0x88
  5c:	4608      	mov	r0, r1
  5e:	4611      	mov	r1, r2
  60:	461a      	mov	r2, r3
  62:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>
  66:	9021      	str	r0, [sp, #132]	; 0x84
  68:	e004      	b.n	74 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x74>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:442
  6a:	982a      	ldr	r0, [sp, #168]	; 0xa8
  6c:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
  70:	d30a      	bcc.n	88 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x88>
  72:	e005      	b.n	80 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x80>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:440
  74:	9822      	ldr	r0, [sp, #136]	; 0x88
  76:	9921      	ldr	r1, [sp, #132]	; 0x84
  78:	7008      	strb	r0, [r1, #0]
  7a:	2201      	movs	r2, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:441
  7c:	922b      	str	r2, [sp, #172]	; 0xac
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:439
  7e:	e147      	b.n	310 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x310>
  80:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:442
  82:	f88d 00b2 	strb.w	r0, [sp, #178]	; 0xb2
  86:	e005      	b.n	94 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x94>
  88:	9828      	ldr	r0, [sp, #160]	; 0xa0
  8a:	9929      	ldr	r1, [sp, #164]	; 0xa4
  8c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE>
  90:	9020      	str	r0, [sp, #128]	; 0x80
  92:	e005      	b.n	a0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0xa0>
  94:	f89d 00b2 	ldrb.w	r0, [sp, #178]	; 0xb2
  98:	07c0      	lsls	r0, r0, #31
  9a:	2800      	cmp	r0, #0
  9c:	d108      	bne.n	b0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0xb0>
  9e:	e015      	b.n	cc <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0xcc>
  a0:	2000      	movs	r0, #0
  a2:	9920      	ldr	r1, [sp, #128]	; 0x80
  a4:	2901      	cmp	r1, #1
  a6:	bf88      	it	hi
  a8:	2001      	movhi	r0, #1
  aa:	f88d 00b2 	strb.w	r0, [sp, #178]	; 0xb2
  ae:	e7f1      	b.n	94 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x94>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:443
  b0:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b2:	f3c0 1084 	ubfx	r0, r0, #6, #5
  b6:	9928      	ldr	r1, [sp, #160]	; 0xa0
  b8:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  ba:	2300      	movs	r3, #0
  bc:	901f      	str	r0, [sp, #124]	; 0x7c
  be:	4608      	mov	r0, r1
  c0:	4611      	mov	r1, r2
  c2:	461a      	mov	r2, r3
  c4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>
  c8:	901e      	str	r0, [sp, #120]	; 0x78
  ca:	e004      	b.n	d6 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0xd6>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:446
  cc:	982a      	ldr	r0, [sp, #168]	; 0xa8
  ce:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  d2:	d31d      	bcc.n	110 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x110>
  d4:	e018      	b.n	108 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x108>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:443
  d6:	981f      	ldr	r0, [sp, #124]	; 0x7c
  d8:	f040 01c0 	orr.w	r1, r0, #192	; 0xc0
  dc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  de:	7011      	strb	r1, [r2, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:444
  e0:	992a      	ldr	r1, [sp, #168]	; 0xa8
  e2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
  e6:	9828      	ldr	r0, [sp, #160]	; 0xa0
  e8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  ea:	2201      	movs	r2, #1
  ec:	911d      	str	r1, [sp, #116]	; 0x74
  ee:	4619      	mov	r1, r3
  f0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>
  f4:	901c      	str	r0, [sp, #112]	; 0x70
  f6:	e7ff      	b.n	f8 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0xf8>
  f8:	981d      	ldr	r0, [sp, #116]	; 0x74
  fa:	f040 0180 	orr.w	r1, r0, #128	; 0x80
  fe:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100:	7011      	strb	r1, [r2, #0]
 102:	2102      	movs	r1, #2
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:445
 104:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:442
 106:	e102      	b.n	30e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x30e>
 108:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:446
 10a:	f88d 00b3 	strb.w	r0, [sp, #179]	; 0xb3
 10e:	e005      	b.n	11c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x11c>
 110:	9828      	ldr	r0, [sp, #160]	; 0xa0
 112:	9929      	ldr	r1, [sp, #164]	; 0xa4
 114:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE>
 118:	901b      	str	r0, [sp, #108]	; 0x6c
 11a:	e005      	b.n	128 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x128>
 11c:	f89d 00b3 	ldrb.w	r0, [sp, #179]	; 0xb3
 120:	07c0      	lsls	r0, r0, #31
 122:	2800      	cmp	r0, #0
 124:	d108      	bne.n	138 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x138>
 126:	e015      	b.n	154 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x154>
 128:	2000      	movs	r0, #0
 12a:	991b      	ldr	r1, [sp, #108]	; 0x6c
 12c:	2902      	cmp	r1, #2
 12e:	bf88      	it	hi
 130:	2001      	movhi	r0, #1
 132:	f88d 00b3 	strb.w	r0, [sp, #179]	; 0xb3
 136:	e7f1      	b.n	11c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x11c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:447
 138:	982a      	ldr	r0, [sp, #168]	; 0xa8
 13a:	f3c0 3003 	ubfx	r0, r0, #12, #4
 13e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 140:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 142:	2300      	movs	r3, #0
 144:	901a      	str	r0, [sp, #104]	; 0x68
 146:	4608      	mov	r0, r1
 148:	4611      	mov	r1, r2
 14a:	461a      	mov	r2, r3
 14c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>
 150:	9019      	str	r0, [sp, #100]	; 0x64
 152:	e005      	b.n	160 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x160>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:451
 154:	9828      	ldr	r0, [sp, #160]	; 0xa0
 156:	9929      	ldr	r1, [sp, #164]	; 0xa4
 158:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE>
 15c:	9018      	str	r0, [sp, #96]	; 0x60
 15e:	e029      	b.n	1b4 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x1b4>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:447
 160:	981a      	ldr	r0, [sp, #104]	; 0x68
 162:	f040 01e0 	orr.w	r1, r0, #224	; 0xe0
 166:	9a19      	ldr	r2, [sp, #100]	; 0x64
 168:	7011      	strb	r1, [r2, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:448
 16a:	992a      	ldr	r1, [sp, #168]	; 0xa8
 16c:	f3c1 1185 	ubfx	r1, r1, #6, #6
 170:	9828      	ldr	r0, [sp, #160]	; 0xa0
 172:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 174:	2201      	movs	r2, #1
 176:	9117      	str	r1, [sp, #92]	; 0x5c
 178:	4619      	mov	r1, r3
 17a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>
 17e:	9016      	str	r0, [sp, #88]	; 0x58
 180:	e7ff      	b.n	182 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x182>
 182:	9817      	ldr	r0, [sp, #92]	; 0x5c
 184:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 188:	9a16      	ldr	r2, [sp, #88]	; 0x58
 18a:	7011      	strb	r1, [r2, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:449
 18c:	992a      	ldr	r1, [sp, #168]	; 0xa8
 18e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 192:	9828      	ldr	r0, [sp, #160]	; 0xa0
 194:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 196:	2202      	movs	r2, #2
 198:	9115      	str	r1, [sp, #84]	; 0x54
 19a:	4619      	mov	r1, r3
 19c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>
 1a0:	9014      	str	r0, [sp, #80]	; 0x50
 1a2:	e7ff      	b.n	1a4 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x1a4>
 1a4:	9815      	ldr	r0, [sp, #84]	; 0x54
 1a6:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 1aa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 1ac:	7011      	strb	r1, [r2, #0]
 1ae:	2103      	movs	r1, #3
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:450
 1b0:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:446
 1b2:	e0ab      	b.n	30c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x30c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:451
 1b4:	9818      	ldr	r0, [sp, #96]	; 0x60
 1b6:	2804      	cmp	r0, #4
 1b8:	d30e      	bcc.n	1d8 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x1d8>
 1ba:	e7ff      	b.n	1bc <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x1bc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:452
 1bc:	982a      	ldr	r0, [sp, #168]	; 0xa8
 1be:	f3c0 4082 	ubfx	r0, r0, #18, #3
 1c2:	9928      	ldr	r1, [sp, #160]	; 0xa0
 1c4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 1c6:	2300      	movs	r3, #0
 1c8:	9013      	str	r0, [sp, #76]	; 0x4c
 1ca:	4608      	mov	r0, r1
 1cc:	4611      	mov	r1, r2
 1ce:	461a      	mov	r2, r3
 1d0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>
 1d4:	9012      	str	r0, [sp, #72]	; 0x48
 1d6:	e004      	b.n	1e2 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x1e2>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:459
 1d8:	982a      	ldr	r0, [sp, #168]	; 0xa8
 1da:	f7ff fffe 	bl	0 <_ZN4core4char7convert18from_u32_unchecked17h702093289d21d801E>
 1de:	9011      	str	r0, [sp, #68]	; 0x44
 1e0:	e03a      	b.n	258 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x258>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:452
 1e2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 1e4:	f040 01f0 	orr.w	r1, r0, #240	; 0xf0
 1e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 1ea:	7011      	strb	r1, [r2, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:453
 1ec:	992a      	ldr	r1, [sp, #168]	; 0xa8
 1ee:	f3c1 3105 	ubfx	r1, r1, #12, #6
 1f2:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1f4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1f6:	2201      	movs	r2, #1
 1f8:	9110      	str	r1, [sp, #64]	; 0x40
 1fa:	4619      	mov	r1, r3
 1fc:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>
 200:	900f      	str	r0, [sp, #60]	; 0x3c
 202:	e7ff      	b.n	204 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x204>
 204:	9810      	ldr	r0, [sp, #64]	; 0x40
 206:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 20a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 20c:	7011      	strb	r1, [r2, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:454
 20e:	992a      	ldr	r1, [sp, #168]	; 0xa8
 210:	f3c1 1185 	ubfx	r1, r1, #6, #6
 214:	9828      	ldr	r0, [sp, #160]	; 0xa0
 216:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 218:	2202      	movs	r2, #2
 21a:	910e      	str	r1, [sp, #56]	; 0x38
 21c:	4619      	mov	r1, r3
 21e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>
 222:	900d      	str	r0, [sp, #52]	; 0x34
 224:	e7ff      	b.n	226 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x226>
 226:	980e      	ldr	r0, [sp, #56]	; 0x38
 228:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 22c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 22e:	7011      	strb	r1, [r2, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:455
 230:	992a      	ldr	r1, [sp, #168]	; 0xa8
 232:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 236:	9828      	ldr	r0, [sp, #160]	; 0xa0
 238:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 23a:	2203      	movs	r2, #3
 23c:	910c      	str	r1, [sp, #48]	; 0x30
 23e:	4619      	mov	r1, r3
 240:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>
 244:	900b      	str	r0, [sp, #44]	; 0x2c
 246:	e7ff      	b.n	248 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x248>
 248:	980c      	ldr	r0, [sp, #48]	; 0x30
 24a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 24e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 250:	7011      	strb	r1, [r2, #0]
 252:	2104      	movs	r1, #4
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:456
 254:	912b      	str	r1, [sp, #172]	; 0xac
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:446
 256:	e059      	b.n	30c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x30c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:459
 258:	9811      	ldr	r0, [sp, #68]	; 0x44
 25a:	f7ff fffe 	bl	0 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E>
 25e:	903c      	str	r0, [sp, #240]	; 0xf0
 260:	e7ff      	b.n	262 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x262>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:461
 262:	9828      	ldr	r0, [sp, #160]	; 0xa0
 264:	9929      	ldr	r1, [sp, #164]	; 0xa4
 266:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE>
 26a:	903d      	str	r0, [sp, #244]	; 0xf4
 26c:	e7ff      	b.n	26e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x26e>
 26e:	a83c      	add	r0, sp, #240	; 0xf0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:458
 270:	9039      	str	r0, [sp, #228]	; 0xe4
 272:	a82a      	add	r0, sp, #168	; 0xa8
 274:	903a      	str	r0, [sp, #232]	; 0xe8
 276:	a83d      	add	r0, sp, #244	; 0xf4
 278:	903b      	str	r0, [sp, #236]	; 0xec
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/lib.rs:1
//! Low level access to Cortex-M processors
 27a:	9839      	ldr	r0, [sp, #228]	; 0xe4
 27c:	903e      	str	r0, [sp, #248]	; 0xf8
 27e:	983a      	ldr	r0, [sp, #232]	; 0xe8
 280:	903f      	str	r0, [sp, #252]	; 0xfc
 282:	983b      	ldr	r0, [sp, #236]	; 0xec
 284:	9040      	str	r0, [sp, #256]	; 0x100
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:459
 286:	983e      	ldr	r0, [sp, #248]	; 0xf8
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/macros.rs:18
 288:	f240 0100 	movw	r1, #0
 28c:	f2c0 0100 	movt	r1, #0
 290:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17haab020a577aa468aE>
 294:	900a      	str	r0, [sp, #40]	; 0x28
 296:	9109      	str	r1, [sp, #36]	; 0x24
 298:	e7ff      	b.n	29a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x29a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:460
 29a:	983f      	ldr	r0, [sp, #252]	; 0xfc
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/macros.rs:18
 29c:	f240 0100 	movw	r1, #0
 2a0:	f2c0 0100 	movt	r1, #0
 2a4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h77f07fd05c7a1de6E>
 2a8:	9008      	str	r0, [sp, #32]
 2aa:	9107      	str	r1, [sp, #28]
 2ac:	e7ff      	b.n	2ae <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x2ae>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:461
 2ae:	9840      	ldr	r0, [sp, #256]	; 0x100
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/macros.rs:18
 2b0:	f240 0100 	movw	r1, #0
 2b4:	f2c0 0100 	movt	r1, #0
 2b8:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17haab020a577aa468aE>
 2bc:	9006      	str	r0, [sp, #24]
 2be:	9105      	str	r1, [sp, #20]
 2c0:	e7ff      	b.n	2c2 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x2c2>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:458
 2c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 2c4:	9033      	str	r0, [sp, #204]	; 0xcc
 2c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 2c8:	9134      	str	r1, [sp, #208]	; 0xd0
 2ca:	9a08      	ldr	r2, [sp, #32]
 2cc:	9235      	str	r2, [sp, #212]	; 0xd4
 2ce:	9b07      	ldr	r3, [sp, #28]
 2d0:	9336      	str	r3, [sp, #216]	; 0xd8
 2d2:	f8dd c018 	ldr.w	ip, [sp, #24]
 2d6:	f8cd c0dc 	str.w	ip, [sp, #220]	; 0xdc
 2da:	f8dd e014 	ldr.w	lr, [sp, #20]
 2de:	f8cd e0e0 	str.w	lr, [sp, #224]	; 0xe0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/macros.rs:18
 2e2:	466c      	mov	r4, sp
 2e4:	2503      	movs	r5, #3
 2e6:	6025      	str	r5, [r4, #0]
 2e8:	f240 0100 	movw	r1, #0
 2ec:	f2c0 0100 	movt	r1, #0
 2f0:	a82d      	add	r0, sp, #180	; 0xb4
 2f2:	ab33      	add	r3, sp, #204	; 0xcc
 2f4:	462a      	mov	r2, r5
 2f6:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117hb0104e13df330938E>
 2fa:	e7ff      	b.n	2 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x2>
 2fc:	f240 0100 	movw	r1, #0
 300:	f2c0 0100 	movt	r1, #0
 304:	a82d      	add	r0, sp, #180	; 0xb4
 306:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 30a:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:442
 30c:	e7ff      	b.n	30e <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x30e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:439
 30e:	e7ff      	b.n	310 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x310>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:463
 310:	9828      	ldr	r0, [sp, #160]	; 0xa0
 312:	9929      	ldr	r1, [sp, #164]	; 0xa4
 314:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 316:	9241      	str	r2, [sp, #260]	; 0x104
 318:	9a41      	ldr	r2, [sp, #260]	; 0x104
 31a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hfbe412a11615c381E>
 31e:	9004      	str	r0, [sp, #16]
 320:	9103      	str	r1, [sp, #12]
 322:	e7ff      	b.n	324 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x324>
 324:	9804      	ldr	r0, [sp, #16]
 326:	9903      	ldr	r1, [sp, #12]
 328:	f7ff fffe 	bl	0 <_ZN4core3str23from_utf8_unchecked_mut17hf934963ad411cd48E>
 32c:	9002      	str	r0, [sp, #8]
 32e:	9101      	str	r1, [sp, #4]
 330:	e7ff      	b.n	332 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$11encode_utf817hfaed102273b07107E+0x332>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:465
 332:	9802      	ldr	r0, [sp, #8]
 334:	9901      	ldr	r1, [sp, #4]
 336:	b042      	add	sp, #264	; 0x108
 338:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E:

00000000 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E>:
_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:358
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:359
   6:	9801      	ldr	r0, [sp, #4]
   8:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:360
   a:	9803      	ldr	r0, [sp, #12]
   c:	287f      	cmp	r0, #127	; 0x7f
   e:	9100      	str	r1, [sp, #0]
  10:	d803      	bhi.n	1a <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x1a>
  12:	e7ff      	b.n	14 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x14>
  14:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:361
  16:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:360
  18:	e015      	b.n	46 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x46>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:362
  1a:	9803      	ldr	r0, [sp, #12]
  1c:	2100      	movs	r1, #0
  1e:	ebb1 2fd0 	cmp.w	r1, r0, lsr #11
  22:	d103      	bne.n	2c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x2c>
  24:	e7ff      	b.n	26 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x26>
  26:	2002      	movs	r0, #2
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:363
  28:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:362
  2a:	e00b      	b.n	44 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x44>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:364
  2c:	f8bd 000e 	ldrh.w	r0, [sp, #14]
  30:	2800      	cmp	r0, #0
  32:	d103      	bne.n	3c <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x3c>
  34:	e7ff      	b.n	36 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x36>
  36:	2003      	movs	r0, #3
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:365
  38:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:364
  3a:	e002      	b.n	42 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x42>
  3c:	2004      	movs	r0, #4
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:367
  3e:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:364
  40:	e7ff      	b.n	42 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x42>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:362
  42:	e7ff      	b.n	44 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x44>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:360
  44:	e7ff      	b.n	46 <_ZN4core4char7methods22_$LT$impl$u20$char$GT$8len_utf817h0e5d792ab65f0943E+0x46>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/char/methods.rs:369
  46:	9802      	ldr	r0, [sp, #8]
  48:	b004      	add	sp, #16
  4a:	4770      	bx	lr

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.5
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
00000219 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
00000298 l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
00000314 l       .debug_str	00000000 
0000034b l       .debug_str	00000000 
0000037c l       .debug_str	00000000 
000003c6 l       .debug_str	00000000 
000003d5 l       .debug_str	00000000 
00000418 l       .debug_str	00000000 
0000045a l       .debug_str	00000000 
0000049d l       .debug_str	00000000 
000004de l       .debug_str	00000000 
00000518 l       .debug_str	00000000 
0000056a l       .debug_str	00000000 
000005dd l       .debug_str	00000000 
0000061d l       .debug_str	00000000 
00000657 l       .debug_str	00000000 
000006aa l       .debug_str	00000000 
000006ae l       .debug_str	00000000 
000006c0 l       .debug_str	00000000 
000006d1 l       .debug_str	00000000 
0000070f l       .debug_str	00000000 
0000071b l       .debug_str	00000000 
0000075e l       .debug_str	00000000 
0000076e l       .debug_str	00000000 
00000777 l       .debug_str	00000000 
00000798 l       .debug_str	00000000 
0000080b l       .debug_str	00000000 
0000081a l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
00000845 l       .debug_str	00000000 
00000889 l       .debug_str	00000000 
0000089a l       .debug_str	00000000 
000008de l       .debug_str	00000000 
000008ee l       .debug_str	00000000 
000008f3 l       .debug_str	00000000 
000008f7 l       .debug_str	00000000 
00000909 l       .debug_str	00000000 
0000091a l       .debug_str	00000000 
00000958 l       .debug_str	00000000 
00000964 l       .debug_str	00000000 
000009a7 l       .debug_str	00000000 
000009b7 l       .debug_str	00000000 
000009c0 l       .debug_str	00000000 
000009e1 l       .debug_str	00000000 
00000a54 l       .debug_str	00000000 
00000a63 l       .debug_str	00000000 
00000a6c l       .debug_str	00000000 
00000a8e l       .debug_str	00000000 
00000ad2 l       .debug_str	00000000 
00000ae3 l       .debug_str	00000000 
00000b27 l       .debug_str	00000000 
00000b37 l       .debug_str	00000000 
00000b3d l       .debug_str	00000000 
00000b51 l       .debug_str	00000000 
00000b64 l       .debug_str	00000000 
00000ba2 l       .debug_str	00000000 
00000bb0 l       .debug_str	00000000 
00000bf3 l       .debug_str	00000000 
00000c05 l       .debug_str	00000000 
00000c10 l       .debug_str	00000000 
00000c33 l       .debug_str	00000000 
00000ca6 l       .debug_str	00000000 
00000cb7 l       .debug_str	00000000 
00000cc2 l       .debug_str	00000000 
00000ce6 l       .debug_str	00000000 
00000d2a l       .debug_str	00000000 
00000d3d l       .debug_str	00000000 
00000d81 l       .debug_str	00000000 
00000d93 l       .debug_str	00000000 
00000dc3 l       .debug_str	00000000 
00000dd6 l       .debug_str	00000000 
00000dd9 l       .debug_str	00000000 
00000e09 l       .debug_str	00000000 
00000e1b l       .debug_str	00000000 
00000e4c l       .debug_str	00000000 
00000e60 l       .debug_str	00000000 
00000e91 l       .debug_str	00000000 
00000ea5 l       .debug_str	00000000 
00000ed6 l       .debug_str	00000000 
00000ee9 l       .debug_str	00000000 
00000f1f l       .debug_str	00000000 
00000f3a l       .debug_str	00000000 
00000f74 l       .debug_str	00000000 
00000f93 l       .debug_str	00000000 
00000fcf l       .debug_str	00000000 
00001015 l       .debug_str	00000000 
0000101d l       .debug_str	00000000 
00001025 l       .debug_str	00000000 
0000106e l       .debug_str	00000000 
00001079 l       .debug_str	00000000 
000010c4 l       .debug_str	00000000 
000010ce l       .debug_str	00000000 
00001119 l       .debug_str	00000000 
00001125 l       .debug_str	00000000 
00001130 l       .debug_str	00000000 
00001156 l       .debug_str	00000000 
00001160 l       .debug_str	00000000 
00001186 l       .debug_str	00000000 
00001190 l       .debug_str	00000000 
000011b6 l       .debug_str	00000000 
000011c2 l       .debug_str	00000000 
000011e9 l       .debug_str	00000000 
000011f6 l       .debug_str	00000000 
000011fa l       .debug_str	00000000 
000011fe l       .debug_str	00000000 
00001200 l       .debug_str	00000000 
00001202 l       .debug_str	00000000 
00001208 l       .debug_str	00000000 
0000120c l       .debug_str	00000000 
0000120e l       .debug_str	00000000 
00001219 l       .debug_str	00000000 
0000121b l       .debug_str	00000000 
0000121d l       .debug_str	00000000 
00001221 l       .debug_str	00000000 
00001227 l       .debug_str	00000000 
0000122b l       .debug_str	00000000 
00001236 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E	00000106 _ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E
00000000 l    d  .text._ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE	00000000 .text._ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE
00000000 l    d  .text._ZN4core3ptr13read_volatile17hecdec16124bcaf03E	00000000 .text._ZN4core3ptr13read_volatile17hecdec16124bcaf03E
00000000 l    d  .text._ZN4core3ptr14write_volatile17h335eb0c39e1b6781E	00000000 .text._ZN4core3ptr14write_volatile17h335eb0c39e1b6781E
00000000 l    d  .text._ZN4core3ptr14write_volatile17h3ce0143251e146aaE	00000000 .text._ZN4core3ptr14write_volatile17h3ce0143251e146aaE
00000000 l    d  .text._ZN4core3ptr14write_volatile17h9c75aa9b2512d567E	00000000 .text._ZN4core3ptr14write_volatile17h9c75aa9b2512d567E
00000000 l    d  .text._ZN4core3ptr19swap_nonoverlapping17h38853e3d9cbf6e88E	00000000 .text._ZN4core3ptr19swap_nonoverlapping17h38853e3d9cbf6e88E
00000000 l    d  .text._ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE	00000000 .text._ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE
00000000 l    d  .text._ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E	00000000 .text._ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h123b24a9826e0e25E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h123b24a9826e0e25E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hde0d953f7809745bE	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hde0d953f7809745bE
00000000 l    d  .text._ZN4core3ptr4read17hb4e6657befb40af5E	00000000 .text._ZN4core3ptr4read17hb4e6657befb40af5E
00000000 l    d  .text._ZN4core3ptr4read17hc08da777ed06c7e1E	00000000 .text._ZN4core3ptr4read17hc08da777ed06c7e1E
00000000 l    d  .text._ZN4core3ptr4read17hedc6a71e42bc8998E	00000000 .text._ZN4core3ptr4read17hedc6a71e42bc8998E
00000000 l    d  .text._ZN4core3ptr5write17hefadfd9cd18bcd6cE	00000000 .text._ZN4core3ptr5write17hefadfd9cd18bcd6cE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h0340d058ab0cfba4E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h155a22c80b423410E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h926f9dddeec227d6E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h197221bd69195ad4E
00000000         *UND*	00000000 _ZN4core3mem7size_of17ha15ea9d6066e9603E
00000000 g     F .text._ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE	0000001a _ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE
00000000 g     F .text._ZN4core3ptr13read_volatile17hecdec16124bcaf03E	0000001e _ZN4core3ptr13read_volatile17hecdec16124bcaf03E
00000000 g     F .text._ZN4core3ptr14write_volatile17h335eb0c39e1b6781E	0000001a _ZN4core3ptr14write_volatile17h335eb0c39e1b6781E
00000000 g     F .text._ZN4core3ptr14write_volatile17h3ce0143251e146aaE	0000001e _ZN4core3ptr14write_volatile17h3ce0143251e146aaE
00000000 g     F .text._ZN4core3ptr14write_volatile17h9c75aa9b2512d567E	0000001e _ZN4core3ptr14write_volatile17h9c75aa9b2512d567E
00000000 g     F .text._ZN4core3ptr19swap_nonoverlapping17h38853e3d9cbf6e88E	00000042 _ZN4core3ptr19swap_nonoverlapping17h38853e3d9cbf6e88E
00000000 g     F .text._ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE	00000054 _ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h123b24a9826e0e25E	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h123b24a9826e0e25E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hde0d953f7809745bE	00000024 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hde0d953f7809745bE
00000000 g     F .text._ZN4core3ptr4read17hb4e6657befb40af5E	00000042 _ZN4core3ptr4read17hb4e6657befb40af5E
00000000 g     F .text._ZN4core3ptr4read17hc08da777ed06c7e1E	00000050 _ZN4core3ptr4read17hc08da777ed06c7e1E
00000000 g     F .text._ZN4core3ptr4read17hedc6a71e42bc8998E	00000042 _ZN4core3ptr4read17hedc6a71e42bc8998E
00000000 g     F .text._ZN4core3ptr5write17hefadfd9cd18bcd6cE	00000018 _ZN4core3ptr5write17hefadfd9cd18bcd6cE



Disassembly of section .text._ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE:

00000000 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE>:
_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:874
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:875
   6:	9802      	ldr	r0, [sp, #8]
   8:	6800      	ldr	r0, [r0, #0]
   a:	9003      	str	r0, [sp, #12]
   c:	9803      	ldr	r0, [sp, #12]
   e:	9101      	str	r1, [sp, #4]
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN4core3ptr13read_volatile17h3b32eb5f5459e8bbE+0x14>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:876
  14:	9800      	ldr	r0, [sp, #0]
  16:	b004      	add	sp, #16
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr13read_volatile17hecdec16124bcaf03E:

00000000 <_ZN4core3ptr13read_volatile17hecdec16124bcaf03E>:
_ZN4core3ptr13read_volatile17hecdec16124bcaf03E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:874
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:875
   6:	9802      	ldr	r0, [sp, #8]
   8:	7800      	ldrb	r0, [r0, #0]
   a:	f88d 000f 	strb.w	r0, [sp, #15]
   e:	f89d 000f 	ldrb.w	r0, [sp, #15]
  12:	9101      	str	r1, [sp, #4]
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3ptr13read_volatile17hecdec16124bcaf03E+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:876
  18:	9800      	ldr	r0, [sp, #0]
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17h335eb0c39e1b6781E:

00000000 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E>:
_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:945
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:946
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN4core3ptr14write_volatile17h335eb0c39e1b6781E+0x16>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:947
  16:	b004      	add	sp, #16
  18:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17h3ce0143251e146aaE:

00000000 <_ZN4core3ptr14write_volatile17h3ce0143251e146aaE>:
_ZN4core3ptr14write_volatile17h3ce0143251e146aaE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:945
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f8ad 100e 	strh.w	r1, [sp, #14]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:946
   c:	9802      	ldr	r0, [sp, #8]
   e:	f8bd 100e 	ldrh.w	r1, [sp, #14]
  12:	8001      	strh	r1, [r0, #0]
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN4core3ptr14write_volatile17h3ce0143251e146aaE+0x1a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:947
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr14write_volatile17h9c75aa9b2512d567E:

00000000 <_ZN4core3ptr14write_volatile17h9c75aa9b2512d567E>:
_ZN4core3ptr14write_volatile17h9c75aa9b2512d567E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:945
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:946
   c:	9802      	ldr	r0, [sp, #8]
   e:	f89d 100f 	ldrb.w	r1, [sp, #15]
  12:	7001      	strb	r1, [r0, #0]
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	e7ff      	b.n	1a <_ZN4core3ptr14write_volatile17h9c75aa9b2512d567E+0x1a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:947
  1a:	b004      	add	sp, #16
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr19swap_nonoverlapping17h38853e3d9cbf6e88E:

00000000 <_ZN4core3ptr19swap_nonoverlapping17h38853e3d9cbf6e88E>:
_ZN4core3ptr19swap_nonoverlapping17h38853e3d9cbf6e88E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:347
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:348
  10:	9804      	ldr	r0, [sp, #16]
  12:	9007      	str	r0, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:349
  14:	9805      	ldr	r0, [sp, #20]
  16:	9008      	str	r0, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:350
  18:	9303      	str	r3, [sp, #12]
  1a:	f8cd c008 	str.w	ip, [sp, #8]
  1e:	f8cd e004 	str.w	lr, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h197221bd69195ad4E>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core3ptr19swap_nonoverlapping17h38853e3d9cbf6e88E+0x2a>
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	4348      	muls	r0, r1
  30:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:351
  32:	9807      	ldr	r0, [sp, #28]
  34:	9908      	ldr	r1, [sp, #32]
  36:	9a09      	ldr	r2, [sp, #36]	; 0x24
  38:	f7ff fffe 	bl	0 <_ZN4core3ptr19swap_nonoverlapping17h38853e3d9cbf6e88E>
  3c:	e7ff      	b.n	3e <_ZN4core3ptr19swap_nonoverlapping17h38853e3d9cbf6e88E+0x3e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:352
  3e:	b00a      	add	sp, #40	; 0x28
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE:

00000000 <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE>:
_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:355
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:358
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h197221bd69195ad4E>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE+0x18>
  18:	9800      	ldr	r0, [sp, #0]
  1a:	281f      	cmp	r0, #31
  1c:	d805      	bhi.n	2a <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE+0x2a>
  1e:	e7ff      	b.n	20 <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE+0x20>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:359
  20:	9803      	ldr	r0, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE>
  26:	9005      	str	r0, [sp, #20]
  28:	e005      	b.n	36 <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE+0x36>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:363
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	9904      	ldr	r1, [sp, #16]
  2e:	2201      	movs	r2, #1
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE>
  34:	e00b      	b.n	4e <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE+0x4e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:360
  36:	9804      	ldr	r0, [sp, #16]
  38:	9903      	ldr	r1, [sp, #12]
  3a:	2201      	movs	r2, #1
  3c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h155a22c80b423410E>
  40:	e7ff      	b.n	42 <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE+0x42>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:361
  42:	9804      	ldr	r0, [sp, #16]
  44:	9905      	ldr	r1, [sp, #20]
  46:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE>
  4a:	e7ff      	b.n	4c <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE+0x4c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:358
  4c:	e000      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE+0x50>
  4e:	e7ff      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17h4bedbb3d8b85888eE+0x50>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:365
  50:	b006      	add	sp, #24
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E:

00000000 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E>:
_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:368
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b0ac      	sub	sp, #176	; 0xb0
   6:	466c      	mov	r4, sp
   8:	f36f 0404 	bfc	r4, #0, #5
   c:	46a5      	mov	sp, r4
   e:	4613      	mov	r3, r2
  10:	468c      	mov	ip, r1
  12:	4686      	mov	lr, r0
  14:	900b      	str	r0, [sp, #44]	; 0x2c
  16:	910c      	str	r1, [sp, #48]	; 0x30
  18:	920d      	str	r2, [sp, #52]	; 0x34
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:382
  1a:	930a      	str	r3, [sp, #40]	; 0x28
  1c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  20:	f8cd e020 	str.w	lr, [sp, #32]
  24:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17ha15ea9d6066e9603E>
  28:	900e      	str	r0, [sp, #56]	; 0x38
  2a:	e7ff      	b.n	2c <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x2c>
  2c:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:387
  2e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:388
  30:	e7ff      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x32>
  32:	980f      	ldr	r0, [sp, #60]	; 0x3c
  34:	990e      	ldr	r1, [sp, #56]	; 0x38
  36:	4408      	add	r0, r1
  38:	990d      	ldr	r1, [sp, #52]	; 0x34
  3a:	4288      	cmp	r0, r1
  3c:	d905      	bls.n	4a <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x4a>
  3e:	e7ff      	b.n	40 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x40>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:404
  40:	980f      	ldr	r0, [sp, #60]	; 0x3c
  42:	990d      	ldr	r1, [sp, #52]	; 0x34
  44:	4288      	cmp	r0, r1
  46:	d32d      	bcc.n	a4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0xa4>
  48:	e059      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0xfe>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:391
  4a:	e7ff      	b.n	4c <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x4c>
  4c:	a810      	add	r0, sp, #64	; 0x40
  4e:	9028      	str	r0, [sp, #160]	; 0xa0
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h80a29e1f0f40b5c2E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1305
  50:	9828      	ldr	r0, [sp, #160]	; 0xa0
  52:	9029      	str	r0, [sp, #164]	; 0xa4
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h655688eb768ad191E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1042
  54:	9829      	ldr	r0, [sp, #164]	; 0xa4
_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:392
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x5a>
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:393
  5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E>
  66:	901a      	str	r0, [sp, #104]	; 0x68
  68:	e7ff      	b.n	6a <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:394
  6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  6e:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E>
  72:	901b      	str	r0, [sp, #108]	; 0x6c
  74:	e7ff      	b.n	76 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x76>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:398
  76:	981a      	ldr	r0, [sp, #104]	; 0x68
  78:	9919      	ldr	r1, [sp, #100]	; 0x64
  7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  7c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E>
  80:	e7ff      	b.n	82 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x82>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:399
  82:	981b      	ldr	r0, [sp, #108]	; 0x6c
  84:	991a      	ldr	r1, [sp, #104]	; 0x68
  86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  88:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E>
  8c:	e7ff      	b.n	8e <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x8e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:400
  8e:	9819      	ldr	r0, [sp, #100]	; 0x64
  90:	991b      	ldr	r1, [sp, #108]	; 0x6c
  92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  94:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E>
  98:	e7ff      	b.n	9a <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x9a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:401
  9a:	980e      	ldr	r0, [sp, #56]	; 0x38
  9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  9e:	4408      	add	r0, r1
  a0:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:388
  a2:	e7c6      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0x32>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:406
  a4:	e7ff      	b.n	a6 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0xa6>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:407
  a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  aa:	1a40      	subs	r0, r0, r1
  ac:	9024      	str	r0, [sp, #144]	; 0x90
  ae:	a81c      	add	r0, sp, #112	; 0x70
  b0:	902a      	str	r0, [sp, #168]	; 0xa8
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h34415f410b6af8a9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1305
  b2:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b4:	902b      	str	r0, [sp, #172]	; 0xac
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h9e11874f8256b604E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1042
  b6:	982b      	ldr	r0, [sp, #172]	; 0xac
_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:409
  b8:	9006      	str	r0, [sp, #24]
  ba:	e7ff      	b.n	bc <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0xbc>
  bc:	9806      	ldr	r0, [sp, #24]
  be:	9025      	str	r0, [sp, #148]	; 0x94
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:410
  c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c4:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E>
  c8:	9026      	str	r0, [sp, #152]	; 0x98
  ca:	e7ff      	b.n	cc <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0xcc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:411
  cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d0:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E>
  d4:	9027      	str	r0, [sp, #156]	; 0x9c
  d6:	e7ff      	b.n	d8 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0xd8>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:413
  d8:	9826      	ldr	r0, [sp, #152]	; 0x98
  da:	9925      	ldr	r1, [sp, #148]	; 0x94
  dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  de:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E>
  e2:	e7ff      	b.n	e4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0xe4>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:414
  e4:	9827      	ldr	r0, [sp, #156]	; 0x9c
  e6:	9926      	ldr	r1, [sp, #152]	; 0x98
  e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  ea:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E>
  ee:	e7ff      	b.n	f0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0xf0>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:415
  f0:	9825      	ldr	r0, [sp, #148]	; 0x94
  f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  f6:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h53eb5e8dfc20bd78E>
  fa:	e7ff      	b.n	fc <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0xfc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:404
  fc:	e7ff      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h2cc1da9da3e72b51E+0xfe>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:417
  fe:	f1a7 0408 	sub.w	r4, r7, #8
 102:	46a5      	mov	sp, r4
 104:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1932
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1935
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1936
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h123b24a9826e0e25E:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h123b24a9826e0e25E>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h123b24a9826e0e25E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1696
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1697
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h123b24a9826e0e25E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1698
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17haa1f3003b84f863bE+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1078
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hde0d953f7809745bE:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hde0d953f7809745bE>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hde0d953f7809745bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  12:	9005      	str	r0, [sp, #20]
  14:	9805      	ldr	r0, [sp, #20]
  16:	9202      	str	r2, [sp, #8]
  18:	9301      	str	r3, [sp, #4]
  1a:	9000      	str	r0, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hde0d953f7809745bE+0x1e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1078
  1e:	9800      	ldr	r0, [sp, #0]
  20:	b006      	add	sp, #24
  22:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr4read17hb4e6657befb40af5E:

00000000 <_ZN4core3ptr4read17hb4e6657befb40af5E>:
_ZN4core3ptr4read17hb4e6657befb40af5E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:573
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h6a09b2bb726f4229E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1153
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17hb4e6657befb40af5E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:574
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <_ZN4core3ptr4read17hb4e6657befb40af5E+0x10>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:575
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17hcfc45f1960b92f4cE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1305
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17hdcd45fbbceaf4898E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1042
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17hb4e6657befb40af5E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:575
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <_ZN4core3ptr4read17hb4e6657befb40af5E+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h926f9dddeec227d6E>
  2c:	e7ff      	b.n	2e <_ZN4core3ptr4read17hb4e6657befb40af5E+0x2e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:576
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17h1cd77b28d16187e1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1346
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17h434acc66ca8bf8a9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:983
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17hb4e6657befb40af5E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:576
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <_ZN4core3ptr4read17hb4e6657befb40af5E+0x3c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:577
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4read17hc08da777ed06c7e1E:

00000000 <_ZN4core3ptr4read17hc08da777ed06c7e1E>:
_ZN4core3ptr4read17hc08da777ed06c7e1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:573
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17headb7a3274c765c8E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1153
   8:	f8bd 001a 	ldrh.w	r0, [sp, #26]
_ZN4core3ptr4read17hc08da777ed06c7e1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:574
   c:	f8ad 0018 	strh.w	r0, [sp, #24]
  10:	9104      	str	r1, [sp, #16]
  12:	e7ff      	b.n	14 <_ZN4core3ptr4read17hc08da777ed06c7e1E+0x14>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:575
  14:	9805      	ldr	r0, [sp, #20]
  16:	a906      	add	r1, sp, #24
  18:	9108      	str	r1, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17hffc87540dc599711E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1305
  1a:	9908      	ldr	r1, [sp, #32]
  1c:	9109      	str	r1, [sp, #36]	; 0x24
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h90b082daf641ea2fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1042
  1e:	9909      	ldr	r1, [sp, #36]	; 0x24
_ZN4core3ptr4read17hc08da777ed06c7e1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:575
  20:	9003      	str	r0, [sp, #12]
  22:	9102      	str	r1, [sp, #8]
  24:	e7ff      	b.n	26 <_ZN4core3ptr4read17hc08da777ed06c7e1E+0x26>
  26:	2201      	movs	r2, #1
  28:	9803      	ldr	r0, [sp, #12]
  2a:	9902      	ldr	r1, [sp, #8]
  2c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h0340d058ab0cfba4E>
  30:	e7ff      	b.n	32 <_ZN4core3ptr4read17hc08da777ed06c7e1E+0x32>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:576
  32:	f8bd 0018 	ldrh.w	r0, [sp, #24]
  36:	f8ad 001c 	strh.w	r0, [sp, #28]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17h3ed50f4fe34122c8E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1346
  3a:	f8bd 001c 	ldrh.w	r0, [sp, #28]
  3e:	f8ad 001e 	strh.w	r0, [sp, #30]
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17h9bede5cb9eb7d301E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:983
  42:	f8bd 001e 	ldrh.w	r0, [sp, #30]
_ZN4core3ptr4read17hc08da777ed06c7e1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:576
  46:	9001      	str	r0, [sp, #4]
  48:	e7ff      	b.n	4a <_ZN4core3ptr4read17hc08da777ed06c7e1E+0x4a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:577
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4read17hedc6a71e42bc8998E:

00000000 <_ZN4core3ptr4read17hedc6a71e42bc8998E>:
_ZN4core3ptr4read17hedc6a71e42bc8998E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:573
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h62b2e87ef784ce3dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1153
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17hedc6a71e42bc8998E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:574
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <_ZN4core3ptr4read17hedc6a71e42bc8998E+0x10>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:575
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17hc9690fe1b459125dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1305
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h7593d795d1348f07E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1042
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17hedc6a71e42bc8998E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:575
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <_ZN4core3ptr4read17hedc6a71e42bc8998E+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h155a22c80b423410E>
  2c:	e7ff      	b.n	2e <_ZN4core3ptr4read17hedc6a71e42bc8998E+0x2e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:576
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17h4fe339215e118608E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1346
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17h6ca71426df0756c5E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:983
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17hedc6a71e42bc8998E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:576
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <_ZN4core3ptr4read17hedc6a71e42bc8998E+0x3c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:577
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr5write17hefadfd9cd18bcd6cE:

00000000 <_ZN4core3ptr5write17hefadfd9cd18bcd6cE>:
_ZN4core3ptr5write17hefadfd9cd18bcd6cE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:734
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:735
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:736
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.6
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
00000212 l       .debug_str	00000000 
00000260 l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
00000279 l       .debug_str	00000000 
000002ce l       .debug_str	00000000 
000002ea l       .debug_str	00000000 
000002f2 l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
000002fc l       .debug_str	00000000 
00000300 l       .debug_str	00000000 
00000304 l       .debug_str	00000000 
00000313 l       .debug_str	00000000 
00000368 l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003e5 l       .debug_str	00000000 
000003ed l       .debug_str	00000000 
00000433 l       .debug_str	00000000 
0000043c l       .debug_str	00000000 
00000485 l       .debug_str	00000000 
00000490 l       .debug_str	00000000 
000004d9 l       .debug_str	00000000 
000004e5 l       .debug_str	00000000 
00000530 l       .debug_str	00000000 
0000053d l       .debug_str	00000000 
00000542 l       .debug_str	00000000 
000005b3 l       .debug_str	00000000 
000005c9 l       .debug_str	00000000 
000005ce l       .debug_str	00000000 
000005d2 l       .debug_str	00000000 
000005d7 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core5slice14from_raw_parts17h4c7eaefd1566131aE	00000000 .text._ZN4core5slice14from_raw_parts17h4c7eaefd1566131aE
00000000 l    d  .text._ZN4core5slice14from_raw_parts17hace70d0c5fd44b0fE	00000000 .text._ZN4core5slice14from_raw_parts17hace70d0c5fd44b0fE
00000000 l    d  .text._ZN4core5slice18from_raw_parts_mut17hdd92729d992afa9aE	00000000 .text._ZN4core5slice18from_raw_parts_mut17hdd92729d992afa9aE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h74090383efea0c74E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h74090383efea0c74E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hfbe412a11615c381E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hfbe412a11615c381E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hb9d1ec3464eb45d9E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hb9d1ec3464eb45d9E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbe63068321bd7afaE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbe63068321bd7afaE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd77ff212909b2b9eE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd77ff212909b2b9eE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hb9011d359c580903E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hb9011d359c580903E
00000000 l    d  .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h11444afc013e29c1E	00000000 .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h11444afc013e29c1E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h63db1edc7db096e6E
00000000         *UND*	00000000 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E
00000000 g     F .text._ZN4core5slice14from_raw_parts17h4c7eaefd1566131aE	00000026 _ZN4core5slice14from_raw_parts17h4c7eaefd1566131aE
00000000 g     F .text._ZN4core5slice14from_raw_parts17hace70d0c5fd44b0fE	00000026 _ZN4core5slice14from_raw_parts17hace70d0c5fd44b0fE
00000000 g     F .text._ZN4core5slice18from_raw_parts_mut17hdd92729d992afa9aE	00000026 _ZN4core5slice18from_raw_parts_mut17hdd92729d992afa9aE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h74090383efea0c74E	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h74090383efea0c74E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E	0000002e _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hfbe412a11615c381E	00000032 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hfbe412a11615c381E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE	0000001c _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hb9d1ec3464eb45d9E	0000001c _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hb9d1ec3464eb45d9E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbe63068321bd7afaE	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbe63068321bd7afaE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd77ff212909b2b9eE	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd77ff212909b2b9eE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hb9011d359c580903E	00000028 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hb9011d359c580903E
00000000 g     F .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h11444afc013e29c1E	00000038 _ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h11444afc013e29c1E



Disassembly of section .text._ZN4core5slice14from_raw_parts17h4c7eaefd1566131aE:

00000000 <_ZN4core5slice14from_raw_parts17h4c7eaefd1566131aE>:
_ZN4core5slice14from_raw_parts17h4c7eaefd1566131aE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5083
   0:	b088      	sub	sp, #32
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5087
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9107      	str	r1, [sp, #28]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9907      	ldr	r1, [sp, #28]
  16:	9004      	str	r0, [sp, #16]
  18:	9105      	str	r1, [sp, #20]
  1a:	9804      	ldr	r0, [sp, #16]
  1c:	9905      	ldr	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5088
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b008      	add	sp, #32
  24:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice14from_raw_parts17hace70d0c5fd44b0fE:

00000000 <_ZN4core5slice14from_raw_parts17hace70d0c5fd44b0fE>:
_ZN4core5slice14from_raw_parts17hace70d0c5fd44b0fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5083
   0:	b088      	sub	sp, #32
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5087
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9107      	str	r1, [sp, #28]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9907      	ldr	r1, [sp, #28]
  16:	9004      	str	r0, [sp, #16]
  18:	9105      	str	r1, [sp, #20]
  1a:	9804      	ldr	r0, [sp, #16]
  1c:	9905      	ldr	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5088
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b008      	add	sp, #32
  24:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice18from_raw_parts_mut17hdd92729d992afa9aE:

00000000 <_ZN4core5slice18from_raw_parts_mut17hdd92729d992afa9aE>:
_ZN4core5slice18from_raw_parts_mut17hdd92729d992afa9aE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5104
   0:	b088      	sub	sp, #32
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5108
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9107      	str	r1, [sp, #28]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9907      	ldr	r1, [sp, #28]
  16:	9004      	str	r0, [sp, #16]
  18:	9105      	str	r1, [sp, #20]
  1a:	9804      	ldr	r0, [sp, #16]
  1c:	9905      	ldr	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5109
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b008      	add	sp, #32
  24:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h74090383efea0c74E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h74090383efea0c74E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h74090383efea0c74E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:404
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:405
   a:	9802      	ldr	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:406
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:349
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:352
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17h752309ecaade2190E+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:353
  28:	9801      	ldr	r0, [sp, #4]
  2a:	b008      	add	sp, #32
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hfbe412a11615c381E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hfbe412a11615c381E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hfbe412a11615c381E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:349
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:352
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h63db1edc7db096e6E>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$17get_unchecked_mut17hfbe412a11615c381E+0x2a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:353
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h80dbcaa6668013ceE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:77
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:79
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:81
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hb9d1ec3464eb45d9E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hb9d1ec3464eb45d9E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hb9d1ec3464eb45d9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:77
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:79
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:81
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbe63068321bd7afaE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbe63068321bd7afaE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hbe63068321bd7afaE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:377
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:378
   a:	9802      	ldr	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:379
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd77ff212909b2b9eE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd77ff212909b2b9eE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hd77ff212909b2b9eE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:377
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:378
   a:	9802      	ldr	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:379
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hb9011d359c580903E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hb9011d359c580903E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hb9011d359c580903E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:94
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:95
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hb9011d359c580903E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17hb9011d359c580903E+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	fab0 f180 	clz	r1, r0
  22:	0948      	lsrs	r0, r1, #5
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:96
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h11444afc013e29c1E:

00000000 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h11444afc013e29c1E>:
_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h11444afc013e29c1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2679
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2680
  10:	9806      	ldr	r0, [sp, #24]
  12:	9907      	ldr	r1, [sp, #28]
  14:	9304      	str	r3, [sp, #16]
  16:	f8cd c00c 	str.w	ip, [sp, #12]
  1a:	f8cd e008 	str.w	lr, [sp, #8]
  1e:	f7ff fffe 	bl	0 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h11444afc013e29c1E>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h11444afc013e29c1E+0x26>
  26:	9905      	ldr	r1, [sp, #20]
  28:	9801      	ldr	r0, [sp, #4]
  2a:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E>
  2e:	9000      	str	r0, [sp, #0]
  30:	e7ff      	b.n	32 <_ZN68_$LT$usize$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h11444afc013e29c1E+0x32>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2681
  32:	9800      	ldr	r0, [sp, #0]
  34:	b008      	add	sp, #32
  36:	bd80      	pop	{r7, pc}

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.7
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
00000204 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
0000027e l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
000002f1 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000321 l       .debug_str	00000000 
0000032b l       .debug_str	00000000 
00000331 l       .debug_str	00000000 
0000033c l       .debug_str	00000000 
0000033e l       .debug_str	00000000 
00000344 l       .debug_str	00000000 
00000348 l       .debug_str	00000000 
0000034d l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
00000358 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
00000365 l       .debug_str	00000000 
0000036a l       .debug_str	00000000 
00000370 l       .debug_str	00000000 
00000372 l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
0000037b l       .debug_str	00000000 
00000389 l       .debug_str	00000000 
00000393 l       .debug_str	00000000 
00000397 l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003a7 l       .debug_str	00000000 
000003ae l       .debug_str	00000000 
000003c2 l       .debug_str	00000000 
000003ce l       .debug_str	00000000 
000003d9 l       .debug_str	00000000 
000003e0 l       .debug_str	00000000 
000003e6 l       .debug_str	00000000 
000003ea l       .debug_str	00000000 
000003f0 l       .debug_str	00000000 
000003f6 l       .debug_str	00000000 
000003f9 l       .debug_str	00000000 
00000408 l       .debug_str	00000000 
0000040f l       .debug_str	00000000 
00000413 l       .debug_str	00000000 
0000041c l       .debug_str	00000000 
00000428 l       .debug_str	00000000 
00000441 l       .debug_str	00000000 
00000446 l       .debug_str	00000000 
00000457 l       .debug_str	00000000 
00000461 l       .debug_str	00000000 
000004bf l       .debug_str	00000000 
000004ca l       .debug_str	00000000 
000004e7 l       .debug_str	00000000 
000004eb l       .debug_str	00000000 
000004f3 l       .debug_str	00000000 
0000050a l       .debug_str	00000000 
0000052e l       .debug_str	00000000 
0000054a l       .debug_str	00000000 
0000054f l       .debug_str	00000000 
00000558 l       .debug_str	00000000 
0000055f l       .debug_str	00000000 
00000578 l       .debug_str	00000000 
00000582 l       .debug_str	00000000 
0000059c l       .debug_str	00000000 
000005b0 l       .debug_str	00000000 
000005b9 l       .debug_str	00000000 
000005c0 l       .debug_str	00000000 
000005cb l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.a974026d03e48bd9c327ccdcbf0af599.0	00000001 .Lanon.a974026d03e48bd9c327ccdcbf0af599.0
00000000 l     O .rodata..Lanon.a974026d03e48bd9c327ccdcbf0af599.1	00000001 .Lanon.a974026d03e48bd9c327ccdcbf0af599.1
00000000 l     O .rodata.cst8	00000008 .Lanon.a974026d03e48bd9c327ccdcbf0af599.2
00000000 l     O .rodata..Lanon.a974026d03e48bd9c327ccdcbf0af599.3	00000006 .Lanon.a974026d03e48bd9c327ccdcbf0af599.3
00000000 l     F .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E	00000068 _ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E
00000000 l    d  .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h3050b5e8b8e8dacaE	00000000 .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h3050b5e8b8e8dacaE
00000000 l    d  .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h26be64352e2854c4E	00000000 .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h26be64352e2854c4E
00000000 l    d  .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E	00000000 .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E
00000000 l    d  .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E	00000000 .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000 g     F .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E	00000078 _ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E
00000000 g     F .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h26be64352e2854c4E	00000028 _ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h26be64352e2854c4E
00000000 g     F .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h3050b5e8b8e8dacaE	00000028 _ZN8cortex_m8register9faultmask9Faultmask9is_active17h3050b5e8b8e8dacaE



Disassembly of section .text._ZN8cortex_m8register9faultmask9Faultmask9is_active17h3050b5e8b8e8dacaE:

00000000 <_ZN8cortex_m8register9faultmask9Faultmask9is_active17h3050b5e8b8e8dacaE>:
_ZN8cortex_m8register9faultmask9Faultmask9is_active17h3050b5e8b8e8dacaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:14
    Inactive,
}

impl Faultmask {
    /// All exceptions are active
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:15
        *self == Faultmask::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register9faultmask9Faultmask9is_active17h3050b5e8b8e8dacaE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register9faultmask9Faultmask9is_active17h3050b5e8b8e8dacaE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:16
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h26be64352e2854c4E:

00000000 <_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h26be64352e2854c4E>:
_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h26be64352e2854c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:19

    /// All exceptions, except for NMI, are inactive
    pub fn is_inactive(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:20
        *self == Faultmask::Inactive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h26be64352e2854c4E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register9faultmask9Faultmask11is_inactive17h26be64352e2854c4E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:21
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E:

00000000 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E>:
_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:4
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E+0x58>
  46:	e7ff      	b.n	48 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN81_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hc0bcef78a9d64c37E+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E:

00000000 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E>:
_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/faultmask.rs:4
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E+0x2c>
  20:	e7ff      	b.n	22 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E+0x4e>
  28:	e7ff      	b.n	2a <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  3e:	e7ff      	b.n	40 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E+0x4c>
  4c:	e010      	b.n	70 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  60:	e7ff      	b.n	62 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E+0x6e>
  6e:	e7ff      	b.n	70 <_ZN77_$LT$cortex_m..register..faultmask..Faultmask$u20$as$u20$core..fmt..Debug$GT$3fmt17h8df64d5bf069d323E+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.8
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
00000204 l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002dd l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
00000309 l       .debug_str	00000000 
00000313 l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
00000324 l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
0000032c l       .debug_str	00000000 
00000330 l       .debug_str	00000000 
00000335 l       .debug_str	00000000 
0000033a l       .debug_str	00000000 
00000340 l       .debug_str	00000000 
00000346 l       .debug_str	00000000 
0000034d l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
00000358 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
0000035f l       .debug_str	00000000 
00000363 l       .debug_str	00000000 
00000371 l       .debug_str	00000000 
0000037b l       .debug_str	00000000 
0000037f l       .debug_str	00000000 
00000387 l       .debug_str	00000000 
0000038f l       .debug_str	00000000 
00000396 l       .debug_str	00000000 
000003aa l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003c1 l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
000003ce l       .debug_str	00000000 
000003d2 l       .debug_str	00000000 
000003d8 l       .debug_str	00000000 
000003de l       .debug_str	00000000 
000003e1 l       .debug_str	00000000 
000003f0 l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
00000404 l       .debug_str	00000000 
00000410 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
0000042e l       .debug_str	00000000 
0000043f l       .debug_str	00000000 
00000449 l       .debug_str	00000000 
000004a7 l       .debug_str	00000000 
000004b2 l       .debug_str	00000000 
000004cf l       .debug_str	00000000 
000004d3 l       .debug_str	00000000 
000004db l       .debug_str	00000000 
000004f2 l       .debug_str	00000000 
00000516 l       .debug_str	00000000 
00000532 l       .debug_str	00000000 
00000537 l       .debug_str	00000000 
00000540 l       .debug_str	00000000 
00000547 l       .debug_str	00000000 
00000560 l       .debug_str	00000000 
0000056a l       .debug_str	00000000 
00000584 l       .debug_str	00000000 
00000598 l       .debug_str	00000000 
000005a1 l       .debug_str	00000000 
000005a8 l       .debug_str	00000000 
000005b3 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.17d89f9949de8e86d7093d76bbce6973.0	00000001 .Lanon.17d89f9949de8e86d7093d76bbce6973.0
00000000 l     O .rodata..Lanon.17d89f9949de8e86d7093d76bbce6973.1	00000001 .Lanon.17d89f9949de8e86d7093d76bbce6973.1
00000000 l     O .rodata.cst8	00000008 .Lanon.17d89f9949de8e86d7093d76bbce6973.2
00000000 l     O .rodata..Lanon.17d89f9949de8e86d7093d76bbce6973.3	00000006 .Lanon.17d89f9949de8e86d7093d76bbce6973.3
00000000 l     F .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE	00000068 _ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE
00000000 l    d  .text._ZN8cortex_m8register7primask7Primask9is_active17h4be82b9033de412fE	00000000 .text._ZN8cortex_m8register7primask7Primask9is_active17h4be82b9033de412fE
00000000 l    d  .text._ZN8cortex_m8register7primask7Primask11is_inactive17h993227a015ed6277E	00000000 .text._ZN8cortex_m8register7primask7Primask11is_inactive17h993227a015ed6277E
00000000 l    d  .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE	00000000 .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE
00000000 l    d  .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE	00000000 .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000 g     F .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE	00000078 _ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE
00000000 g     F .text._ZN8cortex_m8register7primask7Primask11is_inactive17h993227a015ed6277E	00000028 _ZN8cortex_m8register7primask7Primask11is_inactive17h993227a015ed6277E
00000000 g     F .text._ZN8cortex_m8register7primask7Primask9is_active17h4be82b9033de412fE	00000028 _ZN8cortex_m8register7primask7Primask9is_active17h4be82b9033de412fE



Disassembly of section .text._ZN8cortex_m8register7primask7Primask9is_active17h4be82b9033de412fE:

00000000 <_ZN8cortex_m8register7primask7Primask9is_active17h4be82b9033de412fE>:
_ZN8cortex_m8register7primask7Primask9is_active17h4be82b9033de412fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:14
    Inactive,
}

impl Primask {
    /// All exceptions with configurable priority are active
    pub fn is_active(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:15
        *self == Primask::Active
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7primask7Primask9is_active17h4be82b9033de412fE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7primask7Primask9is_active17h4be82b9033de412fE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:16
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN8cortex_m8register7primask7Primask11is_inactive17h993227a015ed6277E:

00000000 <_ZN8cortex_m8register7primask7Primask11is_inactive17h993227a015ed6277E>:
_ZN8cortex_m8register7primask7Primask11is_inactive17h993227a015ed6277E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:19

    /// All exceptions with configurable priority are inactive
    pub fn is_inactive(&self) -> bool {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:20
        *self == Primask::Inactive
   8:	9803      	ldr	r0, [sp, #12]
   a:	f240 0200 	movw	r2, #0
   e:	f2c0 0200 	movt	r2, #0
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN8cortex_m8register7primask7Primask11is_inactive17h993227a015ed6277E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN8cortex_m8register7primask7Primask11is_inactive17h993227a015ed6277E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:21
    }
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE:

00000000 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE>:
_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:4
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
   0:	b092      	sub	sp, #72	; 0x48
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9007      	str	r0, [sp, #28]
   8:	9108      	str	r1, [sp, #32]
   a:	9807      	ldr	r0, [sp, #28]
   c:	7800      	ldrb	r0, [r0, #0]
   e:	2100      	movs	r1, #0
  10:	910f      	str	r1, [sp, #60]	; 0x3c
  12:	900e      	str	r0, [sp, #56]	; 0x38
  14:	980e      	ldr	r0, [sp, #56]	; 0x38
  16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  18:	9206      	str	r2, [sp, #24]
  1a:	9305      	str	r3, [sp, #20]
  1c:	9004      	str	r0, [sp, #16]
  1e:	9103      	str	r1, [sp, #12]
  20:	e7ff      	b.n	22 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE+0x22>
  22:	9804      	ldr	r0, [sp, #16]
  24:	900a      	str	r0, [sp, #40]	; 0x28
  26:	9908      	ldr	r1, [sp, #32]
  28:	7809      	ldrb	r1, [r1, #0]
  2a:	2200      	movs	r2, #0
  2c:	9211      	str	r2, [sp, #68]	; 0x44
  2e:	9110      	str	r1, [sp, #64]	; 0x40
  30:	9910      	ldr	r1, [sp, #64]	; 0x40
  32:	9a11      	ldr	r2, [sp, #68]	; 0x44
  34:	9102      	str	r1, [sp, #8]
  36:	9201      	str	r2, [sp, #4]
  38:	e7ff      	b.n	3a <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE+0x3a>
  3a:	9802      	ldr	r0, [sp, #8]
  3c:	900b      	str	r0, [sp, #44]	; 0x2c
  3e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  42:	4291      	cmp	r1, r2
  44:	d108      	bne.n	58 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE+0x58>
  46:	e7ff      	b.n	48 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE+0x48>
  48:	9807      	ldr	r0, [sp, #28]
  4a:	9908      	ldr	r1, [sp, #32]
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	910d      	str	r1, [sp, #52]	; 0x34
  50:	2001      	movs	r0, #1
  52:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  56:	e003      	b.n	60 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE+0x60>
  58:	2000      	movs	r0, #0
  5a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  5e:	e7ff      	b.n	60 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17he49ebaf2ba10ef2dE+0x60>
  60:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  64:	b012      	add	sp, #72	; 0x48
  66:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE:

00000000 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE>:
_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/register/primask.rs:4
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	7800      	ldrb	r0, [r0, #0]
  14:	07c1      	lsls	r1, r0, #31
  16:	2900      	cmp	r1, #0
  18:	9203      	str	r2, [sp, #12]
  1a:	9302      	str	r3, [sp, #8]
  1c:	9001      	str	r0, [sp, #4]
  1e:	d005      	beq.n	2c <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE+0x2c>
  20:	e7ff      	b.n	22 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE+0x22>
  22:	9801      	ldr	r0, [sp, #4]
  24:	2801      	cmp	r0, #1
  26:	d012      	beq.n	4e <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE+0x4e>
  28:	e7ff      	b.n	2a <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE+0x2a>
  2a:	defe      	udf	#254	; 0xfe
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f240 0200 	movw	r2, #0
  32:	f2c0 0200 	movt	r2, #0
  36:	a808      	add	r0, sp, #32
  38:	2306      	movs	r3, #6
  3a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  3e:	e7ff      	b.n	40 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE+0x40>
  40:	a808      	add	r0, sp, #32
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  46:	f88d 001b 	strb.w	r0, [sp, #27]
  4a:	e7ff      	b.n	4c <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE+0x4c>
  4c:	e010      	b.n	70 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE+0x70>
  4e:	9905      	ldr	r1, [sp, #20]
  50:	f240 0200 	movw	r2, #0
  54:	f2c0 0200 	movt	r2, #0
  58:	a80b      	add	r0, sp, #44	; 0x2c
  5a:	2308      	movs	r3, #8
  5c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  60:	e7ff      	b.n	62 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE+0x62>
  62:	a80b      	add	r0, sp, #44	; 0x2c
  64:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  68:	f88d 001b 	strb.w	r0, [sp, #27]
  6c:	e7ff      	b.n	6e <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE+0x6e>
  6e:	e7ff      	b.n	70 <_ZN73_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..fmt..Debug$GT$3fmt17h908e5e8be262757fE+0x70>
  70:	f89d 001b 	ldrb.w	r0, [sp, #27]
  74:	b00e      	add	sp, #56	; 0x38
  76:	bd80      	pop	{r7, pc}

cortex_m-fbaa31815bf0bdee.cortex_m.33onss20-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cortex_m.33onss20-cgu.9
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
00000281 l       .debug_str	00000000 
00000288 l       .debug_str	00000000 
0000028c l       .debug_str	00000000 
00000291 l       .debug_str	00000000 
00000296 l       .debug_str	00000000 
0000029a l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
000002ac l       .debug_str	00000000 
000002b2 l       .debug_str	00000000 
000002b6 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
000002c7 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
0000032c l       .debug_str	00000000 
00000356 l       .debug_str	00000000 
000003e6 l       .debug_str	00000000 
000003eb l       .debug_str	00000000 
000003fa l       .debug_str	00000000 
0000041e l       .debug_str	00000000 
00000000 l    d  .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h63db1edc7db096e6E	00000000 .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h63db1edc7db096e6E
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3bc45f03ad2660ecE	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3bc45f03ad2660ecE
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17hfc005105d4cb4814E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17hfc005105d4cb4814E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h63db1edc7db096e6E	00000046 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h63db1edc7db096e6E
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0cad395fd4fddffaE
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h98140ccbd55319f8E
00000000         *UND*	00000000 _ZN4core3mem4swap17h8d34f7a2efc9c8d0E
00000000         *UND*	00000000 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E	0000009a _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E
00000000         *UND*	00000000 _ZN4core5slice18from_raw_parts_mut17hdd92729d992afa9aE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h74090383efea0c74E
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3bc45f03ad2660ecE	00000016 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3bc45f03ad2660ecE
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17hfc005105d4cb4814E	00000052 _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17hfc005105d4cb4814E



Disassembly of section .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h63db1edc7db096e6E:

00000000 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h63db1edc7db096e6E>:
_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h63db1edc7db096e6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2777
   0:	b510      	push	{r4, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2778
  10:	9807      	ldr	r0, [sp, #28]
  12:	2100      	movs	r1, #0
  14:	910a      	str	r1, [sp, #40]	; 0x28
  16:	900b      	str	r0, [sp, #44]	; 0x2c
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9809      	ldr	r0, [sp, #36]	; 0x24
  1c:	990a      	ldr	r1, [sp, #40]	; 0x28
  1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4621      	mov	r1, r4
  26:	9c06      	ldr	r4, [sp, #24]
  28:	9305      	str	r3, [sp, #20]
  2a:	4623      	mov	r3, r4
  2c:	f8cd c010 	str.w	ip, [sp, #16]
  30:	f8cd e00c 	str.w	lr, [sp, #12]
  34:	f7ff fffe 	bl	0 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h63db1edc7db096e6E>
  38:	9002      	str	r0, [sp, #8]
  3a:	9101      	str	r1, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17h63db1edc7db096e6E+0x3e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2779
  3e:	9802      	ldr	r0, [sp, #8]
  40:	9901      	ldr	r1, [sp, #4]
  42:	b00c      	add	sp, #48	; 0x30
  44:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E:

00000000 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:170
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:171
   a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
   e:	9803      	ldr	r0, [sp, #12]
  10:	1d02      	adds	r2, r0, #4
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h98140ccbd55319f8E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	07c1      	lsls	r1, r0, #31
  22:	2900      	cmp	r1, #0
  24:	d009      	beq.n	3a <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x3a>
  26:	e7ff      	b.n	28 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  28:	9803      	ldr	r0, [sp, #12]
  2a:	2101      	movs	r1, #1
  2c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  30:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h0cad395fd4fddffaE>
  34:	9107      	str	r1, [sp, #28]
  36:	9006      	str	r0, [sp, #24]
  38:	e002      	b.n	40 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x40>
  3a:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:183
  3c:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:171
  3e:	e019      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x74>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  40:	9806      	ldr	r0, [sp, #24]
  42:	2801      	cmp	r0, #1
  44:	d10f      	bne.n	66 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x66>
  46:	e7ff      	b.n	48 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x48>
  48:	2000      	movs	r0, #0
  4a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  4e:	9807      	ldr	r0, [sp, #28]
  50:	9008      	str	r0, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:177
  52:	9903      	ldr	r1, [sp, #12]
  54:	a808      	add	r0, sp, #32
  56:	f7ff fffe 	bl	0 <_ZN4core3mem4swap17h8d34f7a2efc9c8d0E>
  5a:	e7ff      	b.n	5c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x5c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:178
  5c:	9808      	ldr	r0, [sp, #32]
  5e:	9005      	str	r0, [sp, #20]
  60:	2001      	movs	r0, #1
  62:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  64:	e002      	b.n	6c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x6c>
  66:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:180
  68:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  6a:	e7ff      	b.n	6c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x6c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:182
  6c:	9806      	ldr	r0, [sp, #24]
  6e:	2801      	cmp	r0, #1
  70:	d008      	beq.n	84 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x84>
  72:	e011      	b.n	98 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x98>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:185
  74:	9804      	ldr	r0, [sp, #16]
  76:	9905      	ldr	r1, [sp, #20]
  78:	b00a      	add	sp, #40	; 0x28
  7a:	bd80      	pop	{r7, pc}
  7c:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:182
  7e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:171
  82:	e7f7      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x74>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:182
  84:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  88:	07c0      	lsls	r0, r0, #31
  8a:	2800      	cmp	r0, #0
  8c:	d0f6      	beq.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x7c>
  8e:	e7ff      	b.n	90 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x90>
  90:	2000      	movs	r0, #0
  92:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  96:	e7f1      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x7c>
  98:	e7f0      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h667367dcb571bb56E+0x7c>

Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3bc45f03ad2660ecE:

00000000 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3bc45f03ad2660ecE>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h3bc45f03ad2660ecE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:245
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:246
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:247
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17hfc005105d4cb4814E:

00000000 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17hfc005105d4cb4814E>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17hfc005105d4cb4814E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2728
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2729
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$10as_mut_ptr17h74090383efea0c74E>
  28:	9003      	str	r0, [sp, #12]
  2a:	e7ff      	b.n	2c <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17hfc005105d4cb4814E+0x2c>
  2c:	9908      	ldr	r1, [sp, #32]
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h8fe35397e8b1b1b0E>
  34:	9002      	str	r0, [sp, #8]
  36:	e7ff      	b.n	38 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17hfc005105d4cb4814E+0x38>
  38:	9808      	ldr	r0, [sp, #32]
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	1a09      	subs	r1, r1, r0
  3e:	9802      	ldr	r0, [sp, #8]
  40:	f7ff fffe 	bl	0 <_ZN4core5slice18from_raw_parts_mut17hdd92729d992afa9aE>
  44:	9001      	str	r0, [sp, #4]
  46:	9100      	str	r1, [sp, #0]
  48:	e7ff      	b.n	4a <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$17get_unchecked_mut17hfc005105d4cb4814E+0x4a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2730
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	9900      	ldr	r1, [sp, #0]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	bdb0      	pop	{r4, r5, r7, pc}

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.0
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
00000223 l       .debug_str	00000000 
0000026b l       .debug_str	00000000 
00000295 l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
0000029f l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002ab l       .debug_str	00000000 
00000337 l       .debug_str	00000000 
00000350 l       .debug_str	00000000 
00000356 l       .debug_str	00000000 
0000035c l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
00000366 l       .debug_str	00000000 
0000036a l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
0000037c l       .debug_str	00000000 
0000038a l       .debug_str	00000000 
000003b3 l       .debug_str	00000000 
000003ba l       .debug_str	00000000 
00000401 l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
0000046e l       .debug_str	00000000 
000004c0 l       .debug_str	00000000 
00000530 l       .debug_str	00000000 
0000053c l       .debug_str	00000000 
0000059c l       .debug_str	00000000 
000005a4 l       .debug_str	00000000 
000005b5 l       .debug_str	00000000 
0000061a l       .debug_str	00000000 
0000064a l       .debug_str	00000000 
00000653 l       .debug_str	00000000 
0000068f l       .debug_str	00000000 
000006a3 l       .debug_str	00000000 
000006a5 l       .debug_str	00000000 
000006e0 l       .debug_str	00000000 
00000726 l       .debug_str	00000000 
00000744 l       .debug_str	00000000 
00000774 l       .debug_str	00000000 
0000077d l       .debug_str	00000000 
00000786 l       .debug_str	00000000 
00000790 l       .debug_str	00000000 
00000797 l       .debug_str	00000000 
0000079d l       .debug_str	00000000 
000007d7 l       .debug_str	00000000 
000007e9 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
0000081e l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
00000827 l       .debug_str	00000000 
00000833 l       .debug_str	00000000 
0000083d l       .debug_str	00000000 
00000844 l       .debug_str	00000000 
00000849 l       .debug_str	00000000 
0000084e l       .debug_str	00000000 
00000859 l       .debug_str	00000000 
00000863 l       .debug_str	00000000 
00000886 l       .debug_str	00000000 
000008db l       .debug_str	00000000 
000008de l       .debug_str	00000000 
000008e3 l       .debug_str	00000000 
00000943 l       .debug_str	00000000 
0000094f l       .debug_str	00000000 
0000096b l       .debug_str	00000000 
000009bb l       .debug_str	00000000 
00000a1e l       .debug_str	00000000 
00000a85 l       .debug_str	00000000 
00000a8a l       .debug_str	00000000 
00000ab1 l       .debug_str	00000000 
00000ab3 l       .debug_str	00000000 
00000ab9 l       .debug_str	00000000 
00000abe l       .debug_str	00000000 
00000ac3 l       .debug_str	00000000 
00000ac9 l       .debug_str	00000000 
00000acf l       .debug_str	00000000 
00000add l       .debug_str	00000000 
00000ae7 l       .debug_str	00000000 
00000aeb l       .debug_str	00000000 
00000af3 l       .debug_str	00000000 
00000afb l       .debug_str	00000000 
00000b07 l       .debug_str	00000000 
00000b12 l       .debug_str	00000000 
00000b19 l       .debug_str	00000000 
00000b1f l       .debug_str	00000000 
00000b23 l       .debug_str	00000000 
00000b29 l       .debug_str	00000000 
00000b2f l       .debug_str	00000000 
00000b32 l       .debug_str	00000000 
00000b41 l       .debug_str	00000000 
00000b48 l       .debug_str	00000000 
00000b54 l       .debug_str	00000000 
00000b6d l       .debug_str	00000000 
00000b72 l       .debug_str	00000000 
00000b83 l       .debug_str	00000000 
00000b8d l       .debug_str	00000000 
00000beb l       .debug_str	00000000 
00000bf6 l       .debug_str	00000000 
00000c13 l       .debug_str	00000000 
00000c1b l       .debug_str	00000000 
00000c32 l       .debug_str	00000000 
00000c56 l       .debug_str	00000000 
00000c72 l       .debug_str	00000000 
00000c77 l       .debug_str	00000000 
00000c90 l       .debug_str	00000000 
00000c9a l       .debug_str	00000000 
00000cb4 l       .debug_str	00000000 
00000cc1 l       .debug_str	00000000 
00000cc3 l       .debug_str	00000000 
00000cc5 l       .debug_str	00000000 
00000cc9 l       .debug_str	00000000 
00000ccd l       .debug_str	00000000 
00000cd3 l       .debug_str	00000000 
00000cd8 l       .debug_str	00000000 
00000ce1 l       .debug_str	00000000 
00000ce9 l       .debug_str	00000000 
00000cfa l       .debug_str	00000000 
00000d03 l       .debug_str	00000000 
00000d05 l       .debug_str	00000000 
00000d29 l       .debug_str	00000000 
00000d33 l       .debug_str	00000000 
00000d5b l       .debug_str	00000000 
00000d64 l       .debug_str	00000000 
00000d66 l       .debug_str	00000000 
00000dd0 l       .debug_str	00000000 
00000e19 l       .debug_str	00000000 
00000e20 l       .debug_str	00000000 
00000e24 l       .debug_str	00000000 
00000e29 l       .debug_str	00000000 
00000e2b l       .debug_str	00000000 
00000e4d l       .debug_str	00000000 
00000e52 l       .debug_str	00000000 
00000e56 l       .debug_str	00000000 
00000e5c l       .debug_str	00000000 
00000e64 l       .debug_str	00000000 
00000e6a l       .debug_str	00000000 
00000e75 l       .debug_str	00000000 
00000e89 l       .debug_str	00000000 
00000e92 l       .debug_str	00000000 
00000e9d l       .debug_str	00000000 
00000ea9 l       .debug_str	00000000 
00000eb2 l       .debug_str	00000000 
00000eb9 l       .debug_str	00000000 
00000ec4 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.0	00000018 .Lanon.102da31bc6b727157abb03cbab108dad.0
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.10	00000018 .Lanon.102da31bc6b727157abb03cbab108dad.10
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.11	00000018 .Lanon.102da31bc6b727157abb03cbab108dad.11
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.12	00000015 .Lanon.102da31bc6b727157abb03cbab108dad.12
00000000 l     O .rodata.cst4	00000004 .Lanon.102da31bc6b727157abb03cbab108dad.13
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.14	00000010 .Lanon.102da31bc6b727157abb03cbab108dad.14
00000000 l     O .rodata.cst16	00000010 .Lanon.102da31bc6b727157abb03cbab108dad.15
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.16	0000000b .Lanon.102da31bc6b727157abb03cbab108dad.16
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.17	00000010 .Lanon.102da31bc6b727157abb03cbab108dad.17
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.2	00000008 .Lanon.102da31bc6b727157abb03cbab108dad.2
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.3	00000000 .Lanon.102da31bc6b727157abb03cbab108dad.3
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.4	00000001 .Lanon.102da31bc6b727157abb03cbab108dad.4
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.5	00000023 .Lanon.102da31bc6b727157abb03cbab108dad.5
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.6	0000002b .Lanon.102da31bc6b727157abb03cbab108dad.6
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.8	00000008 .Lanon.102da31bc6b727157abb03cbab108dad.8
00000000 l     O .rodata..Lanon.102da31bc6b727157abb03cbab108dad.9	00000018 .Lanon.102da31bc6b727157abb03cbab108dad.9
00000000 l     F .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h42663cdf4b28fc15E	0000002e _ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h42663cdf4b28fc15E
00000000 l     F .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hed78a963f5feb2b3E	00000022 _ZN9cstr_core21FromBytesWithNulError12interior_nul17hed78a963f5feb2b3E
00000000 l     F .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h0500497db7c3e563E	00000016 _ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h0500497db7c3e563E
00000000 l     F .text._ZN9cstr_core4CStr17to_bytes_with_nul17h8f3c4303ee617c99E	00000016 _ZN9cstr_core4CStr17to_bytes_with_nul17h8f3c4303ee617c99E
00000000 l     F .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1e21f544569461cbE	00000016 _ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1e21f544569461cbE
00000000 l     F .text._ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE	00000064 _ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE
00000000 l     F .text._ZN9cstr_core6strlen17h0500bbac7a96c4e9E	0000004e _ZN9cstr_core6strlen17h0500bbac7a96c4e9E
00000000 l     O .rodata.str.0	00000055 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9463c6bae0e25d27E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9463c6bae0e25d27E
00000000 l    d  .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h9bcec1fd68c8394fE	00000000 .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h9bcec1fd68c8394fE
00000000 l    d  .text._ZN9cstr_core6strlen17h0500bbac7a96c4e9E	00000000 .text._ZN9cstr_core6strlen17h0500bbac7a96c4e9E
00000000 l    d  .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hed78a963f5feb2b3E	00000000 .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hed78a963f5feb2b3E
00000000 l    d  .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h0500497db7c3e563E	00000000 .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h0500497db7c3e563E
00000000 l    d  .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E	00000000 .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E
00000000 l    d  .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h42663cdf4b28fc15E	00000000 .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h42663cdf4b28fc15E
00000000 l    d  .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h0b3939c2b3378c1dE	00000000 .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h0b3939c2b3378c1dE
00000000 l    d  .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE	00000000 .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE
00000000 l    d  .text._ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E	00000000 .text._ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E
00000000 l    d  .text._ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E	00000000 .text._ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E
00000000 l    d  .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1e21f544569461cbE	00000000 .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1e21f544569461cbE
00000000 l    d  .text._ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE	00000000 .text._ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE
00000000 l    d  .text._ZN9cstr_core4CStr17to_bytes_with_nul17h8f3c4303ee617c99E	00000000 .text._ZN9cstr_core4CStr17to_bytes_with_nul17h8f3c4303ee617c99E
00000000 l    d  .text._ZN9cstr_core4CStr6to_str17h3eead6ff1fa2dcd3E	00000000 .text._ZN9cstr_core4CStr6to_str17h3eead6ff1fa2dcd3E
00000000 l    d  .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE	00000000 .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE
00000000 l    d  .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E	00000000 .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E
00000000 l    d  .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E	00000000 .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E
00000000 l    d  .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9afaae9a30358544E	00000000 .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9afaae9a30358544E
00000000 l    d  .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE	00000000 .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.102da31bc6b727157abb03cbab108dad.1	00000000 .rodata..Lanon.102da31bc6b727157abb03cbab108dad.1
00000000 l    d  .rodata..Lanon.102da31bc6b727157abb03cbab108dad.7	00000000 .rodata..Lanon.102da31bc6b727157abb03cbab108dad.7
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata..Lanon.102da31bc6b727157abb03cbab108dad.14	00000000 .rodata..Lanon.102da31bc6b727157abb03cbab108dad.14
00000000 l    d  .rodata..Lanon.102da31bc6b727157abb03cbab108dad.17	00000000 .rodata..Lanon.102da31bc6b727157abb03cbab108dad.17
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h01bb72b3859f0b8fE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a16f9323d15c23eE
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9463c6bae0e25d27E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9463c6bae0e25d27E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h8d181028f16acb87E
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7745c70378224f37E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple5field17h05e66ec8624ae3abE
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct5field17hacf151cacb1b75b6E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct6finish17hd52cb9c1b65fe32eE
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h3cdd3af16d67e3cbE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter12debug_struct17h40f54b18c56eee47E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter9write_fmt17h79d3d3b19d18f8e3E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter9write_str17h46a1ef9c0453d3bdE
00000000 g     F .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h9bcec1fd68c8394fE	00000026 _ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h9bcec1fd68c8394fE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h1b5427c2b91d5548E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h7cf1d43cbf919a6fE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17hc5db0c021d424935E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E
00000000         *UND*	00000000 _ZN4core3str9from_utf817hf827b8ec71066530E
00000000         *UND*	00000000 _ZN4core4iter6traits8iterator8Iterator8flat_map17h27187bd81c5ddee8E
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17h94102305f9a42bd0E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E
00000000         *UND*	00000000 _ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hfcb1d5eb4f17bdc2E
00000000         *UND*	00000000 _ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf5198998074169dcE
00000000         *UND*	00000000 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5547516f93c1d428E
00000000         *UND*	00000000 _ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h4567bb728ff33767E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000         *UND*	00000000 _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE
00000000 g     F .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E	00000052 _ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E
00000000 g     F .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E	000001b0 _ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E
00000000 g     F .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE	00000056 _ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE
00000000         *UND*	00000000 _ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h00898b2c5dba6337E
00000000 g     F .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E	00000052 _ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E
00000000 g     F .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h0b3939c2b3378c1dE	0000002a _ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h0b3939c2b3378c1dE
00000000         *UND*	00000000 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h951b66cf01bd0742E
00000000 g     F .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9afaae9a30358544E	00000072 _ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9afaae9a30358544E
00000000         *UND*	00000000 .hidden _ZN6memchr6memchr17h2e0fad045f52561fE
00000000 g     F .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE	00000174 _ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE
00000000         *UND*	00000000 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E
00000000         *UND*	00000000 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE
00000000 g     F .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE	00000094 _ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE
00000000 g     F .text._ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E	000000c0 _ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E
00000000 g     F .text._ZN9cstr_core4CStr6to_str17h3eead6ff1fa2dcd3E	00000036 _ZN9cstr_core4CStr6to_str17h3eead6ff1fa2dcd3E
00000000 g     F .text._ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E	0000005c _ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E
00000000         *UND*	00000000 .hidden _ZN9cstr_core5ascii14escape_default17h80f078096befb763E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9463c6bae0e25d27E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9463c6bae0e25d27E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9463c6bae0e25d27E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9463c6bae0e25d27E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9463c6bae0e25d27E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h9bcec1fd68c8394fE:

00000000 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h9bcec1fd68c8394fE>:
_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h9bcec1fd68c8394fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ops/function.rs:278
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9104      	str	r1, [sp, #16]
   c:	9205      	str	r2, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ops/function.rs:279
   e:	9904      	ldr	r1, [sp, #16]
  10:	9a05      	ldr	r2, [sp, #20]
  12:	9303      	str	r3, [sp, #12]
  14:	f8cd c008 	str.w	ip, [sp, #8]
  18:	f8cd e004 	str.w	lr, [sp, #4]
  1c:	f7ff fffe 	bl	0 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h9bcec1fd68c8394fE>
  20:	e7ff      	b.n	22 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h9bcec1fd68c8394fE+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ops/function.rs:280
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core6strlen17h0500bbac7a96c4e9E:

00000000 <_ZN9cstr_core6strlen17h0500bbac7a96c4e9E>:
_ZN9cstr_core6strlen17h0500bbac7a96c4e9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:47

/// Re-export c_char
pub use cty::c_char;

#[inline]
unsafe fn strlen(p: *const c_char) -> usize {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
   8:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:48
    let mut n = 0;
   a:	9005      	str	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
   c:	9103      	str	r1, [sp, #12]
   e:	e7ff      	b.n	10 <_ZN9cstr_core6strlen17h0500bbac7a96c4e9E+0x10>
  10:	9804      	ldr	r0, [sp, #16]
  12:	9905      	ldr	r1, [sp, #20]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
  18:	9002      	str	r0, [sp, #8]
  1a:	e002      	b.n	22 <_ZN9cstr_core6strlen17h0500bbac7a96c4e9E+0x22>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:52
        n += 1;
    }
    n
  1c:	9805      	ldr	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:53
}
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
  22:	9802      	ldr	r0, [sp, #8]
  24:	7801      	ldrb	r1, [r0, #0]
  26:	2900      	cmp	r1, #0
  28:	d0f8      	beq.n	1c <_ZN9cstr_core6strlen17h0500bbac7a96c4e9E+0x1c>
  2a:	e7ff      	b.n	2c <_ZN9cstr_core6strlen17h0500bbac7a96c4e9E+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:50
        n += 1;
  2c:	9805      	ldr	r0, [sp, #20]
  2e:	1c41      	adds	r1, r0, #1
  30:	460a      	mov	r2, r1
  32:	4281      	cmp	r1, r0
  34:	9201      	str	r2, [sp, #4]
  36:	d303      	bcc.n	40 <_ZN9cstr_core6strlen17h0500bbac7a96c4e9E+0x40>
  38:	e7ff      	b.n	3a <_ZN9cstr_core6strlen17h0500bbac7a96c4e9E+0x3a>
  3a:	9801      	ldr	r0, [sp, #4]
  3c:	9005      	str	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
  3e:	e7e7      	b.n	10 <_ZN9cstr_core6strlen17h0500bbac7a96c4e9E+0x10>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:50
        n += 1;
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  4c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17hed78a963f5feb2b3E:

00000000 <_ZN9cstr_core21FromBytesWithNulError12interior_nul17hed78a963f5feb2b3E>:
_ZN9cstr_core21FromBytesWithNulError12interior_nul17hed78a963f5feb2b3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:332
    InteriorNul(usize),
    NotNulTerminated,
}

impl FromBytesWithNulError {
    fn interior_nul(pos: usize) -> FromBytesWithNulError {
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:334
        FromBytesWithNulError {
            kind: FromBytesWithNulErrorKind::InteriorNul(pos),
   6:	9801      	ldr	r0, [sp, #4]
   8:	9005      	str	r0, [sp, #20]
   a:	2000      	movs	r0, #0
   c:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:333
        FromBytesWithNulError {
   e:	9804      	ldr	r0, [sp, #16]
  10:	9a05      	ldr	r2, [sp, #20]
  12:	9002      	str	r0, [sp, #8]
  14:	9203      	str	r2, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:336
        }
    }
  16:	9802      	ldr	r0, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9100      	str	r1, [sp, #0]
  1c:	4611      	mov	r1, r2
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h0500497db7c3e563E:

00000000 <_ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h0500497db7c3e563E>:
_ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17h0500497db7c3e563E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:337
    fn not_nul_terminated() -> FromBytesWithNulError {
   0:	b084      	sub	sp, #16
   2:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:339
        FromBytesWithNulError {
            kind: FromBytesWithNulErrorKind::NotNulTerminated,
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:338
        FromBytesWithNulError {
   6:	9802      	ldr	r0, [sp, #8]
   8:	9903      	ldr	r1, [sp, #12]
   a:	9000      	str	r0, [sp, #0]
   c:	9101      	str	r1, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:341
        }
    }
   e:	9800      	ldr	r0, [sp, #0]
  10:	9901      	ldr	r1, [sp, #4]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E:

00000000 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E>:
_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:670
        s.into_bytes()
    }
}

impl fmt::Debug for CStr {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0c8      	sub	sp, #288	; 0x120
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9011      	str	r0, [sp, #68]	; 0x44
   c:	9112      	str	r1, [sp, #72]	; 0x48
   e:	9213      	str	r2, [sp, #76]	; 0x4c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:671
        write!(f, "\"")?;
  10:	9813      	ldr	r0, [sp, #76]	; 0x4c
  12:	4669      	mov	r1, sp
  14:	2200      	movs	r2, #0
  16:	600a      	str	r2, [r1, #0]
  18:	f240 0100 	movw	r1, #0
  1c:	f2c0 0100 	movt	r1, #0
  20:	f240 0200 	movw	r2, #0
  24:	f2c0 0200 	movt	r2, #0
  28:	ac15      	add	r4, sp, #84	; 0x54
  2a:	2501      	movs	r5, #1
  2c:	9010      	str	r0, [sp, #64]	; 0x40
  2e:	4620      	mov	r0, r4
  30:	920f      	str	r2, [sp, #60]	; 0x3c
  32:	462a      	mov	r2, r5
  34:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  36:	930e      	str	r3, [sp, #56]	; 0x38
  38:	4623      	mov	r3, r4
  3a:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
  3e:	f8cd e030 	str.w	lr, [sp, #48]	; 0x30
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h3cdd3af16d67e3cbE>
  46:	e7ff      	b.n	48 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x48>
  48:	a915      	add	r1, sp, #84	; 0x54
  4a:	9810      	ldr	r0, [sp, #64]	; 0x40
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h79d3d3b19d18f8e3E>
  50:	900b      	str	r0, [sp, #44]	; 0x2c
  52:	e7ff      	b.n	54 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x54>
  54:	980b      	ldr	r0, [sp, #44]	; 0x2c
  56:	f000 0001 	and.w	r0, r0, #1
  5a:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE>
  5e:	f88d 0053 	strb.w	r0, [sp, #83]	; 0x53
  62:	e7ff      	b.n	64 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x64>
  64:	f89d 0053 	ldrb.w	r0, [sp, #83]	; 0x53
  68:	07c1      	lsls	r1, r0, #31
  6a:	2900      	cmp	r1, #0
  6c:	900a      	str	r0, [sp, #40]	; 0x28
  6e:	d012      	beq.n	96 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x96>
  70:	e7ff      	b.n	72 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x72>
  72:	980a      	ldr	r0, [sp, #40]	; 0x28
  74:	2801      	cmp	r0, #1
  76:	d001      	beq.n	7c <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x7c>
  78:	e7ff      	b.n	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x7a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
            .flat_map(|&b| ascii::escape_default(b))
        {
            f.write_char(byte as char)?;
        }
        write!(f, "\"")
    }
  7a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:671
        write!(f, "\"")?;
  7c:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE>
  80:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E+0x2>
  82:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E>
  86:	f88d 0052 	strb.w	r0, [sp, #82]	; 0x52
  8a:	e7ff      	b.n	8c <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x8c>
  8c:	e7ff      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x8e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
    }
  8e:	f89d 0052 	ldrb.w	r0, [sp, #82]	; 0x52
  92:	b048      	add	sp, #288	; 0x120
  94:	bdb0      	pop	{r4, r5, r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:672
        for byte in self.to_bytes()
  96:	9811      	ldr	r0, [sp, #68]	; 0x44
  98:	9912      	ldr	r1, [sp, #72]	; 0x48
  9a:	f7ff fffe 	bl	0 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E>
  9e:	9009      	str	r0, [sp, #36]	; 0x24
  a0:	9108      	str	r1, [sp, #32]
  a2:	e7ff      	b.n	a4 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0xa4>
  a4:	9809      	ldr	r0, [sp, #36]	; 0x24
  a6:	9908      	ldr	r1, [sp, #32]
  a8:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E>
  ac:	9007      	str	r0, [sp, #28]
  ae:	9106      	str	r1, [sp, #24]
  b0:	e7ff      	b.n	b2 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0xb2>
  b2:	a828      	add	r0, sp, #160	; 0xa0
  b4:	9907      	ldr	r1, [sp, #28]
  b6:	9a06      	ldr	r2, [sp, #24]
  b8:	f7ff fffe 	bl	0 <_ZN4core4iter6traits8iterator8Iterator8flat_map17h27187bd81c5ddee8E>
  bc:	e7ff      	b.n	be <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0xbe>
  be:	a81e      	add	r0, sp, #120	; 0x78
  c0:	a928      	add	r1, sp, #160	; 0xa0
  c2:	f7ff fffe 	bl	0 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h951b66cf01bd0742E>
  c6:	e7ff      	b.n	c8 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0xc8>
  c8:	a81e      	add	r0, sp, #120	; 0x78
  ca:	a933      	add	r1, sp, #204	; 0xcc
  cc:	e8b0 501c 	ldmia.w	r0!, {r2, r3, r4, ip, lr}
  d0:	e8a1 501c 	stmia.w	r1!, {r2, r3, r4, ip, lr}
  d4:	e890 501c 	ldmia.w	r0, {r2, r3, r4, ip, lr}
  d8:	e881 501c 	stmia.w	r1, {r2, r3, r4, ip, lr}
  dc:	e7ff      	b.n	de <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0xde>
  de:	a833      	add	r0, sp, #204	; 0xcc
  e0:	f7ff fffe 	bl	0 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h01bb72b3859f0b8fE>
  e4:	f88d 10f9 	strb.w	r1, [sp, #249]	; 0xf9
  e8:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
  ec:	e7ff      	b.n	ee <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0xee>
  ee:	f89d 00f8 	ldrb.w	r0, [sp, #248]	; 0xf8
  f2:	07c1      	lsls	r1, r0, #31
  f4:	2900      	cmp	r1, #0
  f6:	9005      	str	r0, [sp, #20]
  f8:	d017      	beq.n	12a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x12a>
  fa:	e7ff      	b.n	fc <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0xfc>
  fc:	9805      	ldr	r0, [sp, #20]
  fe:	2801      	cmp	r0, #1
 100:	d1bb      	bne.n	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x7a>
 102:	e7ff      	b.n	104 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x104>
 104:	f89d 00f9 	ldrb.w	r0, [sp, #249]	; 0xf9
 108:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 10c:	f89d 00fd 	ldrb.w	r0, [sp, #253]	; 0xfd
 110:	f88d 00f7 	strb.w	r0, [sp, #247]	; 0xf7
 114:	f89d 00f7 	ldrb.w	r0, [sp, #247]	; 0xf7
 118:	f88d 00fe 	strb.w	r0, [sp, #254]	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 11c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 11e:	f89d 10fe 	ldrb.w	r1, [sp, #254]	; 0xfe
 122:	f7ff fffe 	bl	0 <_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h00898b2c5dba6337E>
 126:	9004      	str	r0, [sp, #16]
 128:	e003      	b.n	132 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x132>
 12a:	a833      	add	r0, sp, #204	; 0xcc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
 12c:	f7ff fffe 	bl	0 <_ZN4core3ptr18real_drop_in_place17h7cf1d43cbf919a6fE>
 130:	e021      	b.n	176 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x176>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 132:	9804      	ldr	r0, [sp, #16]
 134:	f000 0001 	and.w	r0, r0, #1
 138:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE>
 13c:	f88d 00ff 	strb.w	r0, [sp, #255]	; 0xff
 140:	e7ff      	b.n	142 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x142>
 142:	f89d 00ff 	ldrb.w	r0, [sp, #255]	; 0xff
 146:	07c1      	lsls	r1, r0, #31
 148:	2900      	cmp	r1, #0
 14a:	9003      	str	r0, [sp, #12]
 14c:	d012      	beq.n	174 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x174>
 14e:	e7ff      	b.n	150 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x150>
 150:	9803      	ldr	r0, [sp, #12]
 152:	2801      	cmp	r0, #1
 154:	f47f af91 	bne.w	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x7a>
 158:	e7ff      	b.n	2 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE+0x2>
 15a:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE>
 15e:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E+0x2>
 160:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E>
 164:	f88d 0052 	strb.w	r0, [sp, #82]	; 0x52
 168:	e7ff      	b.n	16a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x16a>
 16a:	a833      	add	r0, sp, #204	; 0xcc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
 16c:	f7ff fffe 	bl	0 <_ZN4core3ptr18real_drop_in_place17h7cf1d43cbf919a6fE>
 170:	e7ff      	b.n	172 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x172>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 172:	e78c      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x8e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:672
        for byte in self.to_bytes()
 174:	e7b3      	b.n	de <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0xde>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:678
        write!(f, "\"")
 176:	9813      	ldr	r0, [sp, #76]	; 0x4c
 178:	4669      	mov	r1, sp
 17a:	2200      	movs	r2, #0
 17c:	600a      	str	r2, [r1, #0]
 17e:	f240 0100 	movw	r1, #0
 182:	f2c0 0100 	movt	r1, #0
 186:	f240 0300 	movw	r3, #0
 18a:	f2c0 0300 	movt	r3, #0
 18e:	aa42      	add	r2, sp, #264	; 0x108
 190:	f04f 0c01 	mov.w	ip, #1
 194:	9002      	str	r0, [sp, #8]
 196:	4610      	mov	r0, r2
 198:	4662      	mov	r2, ip
 19a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h3cdd3af16d67e3cbE>
 19e:	e7ff      	b.n	1a0 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x1a0>
 1a0:	a942      	add	r1, sp, #264	; 0x108
 1a2:	9802      	ldr	r0, [sp, #8]
 1a4:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h79d3d3b19d18f8e3E>
 1a8:	f88d 0052 	strb.w	r0, [sp, #82]	; 0x52
 1ac:	e7ff      	b.n	1ae <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x1ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
    }
 1ae:	e76e      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60b71e968c2b5da5E+0x8e>

Disassembly of section .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h42663cdf4b28fc15E:

00000000 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h42663cdf4b28fc15E>:
_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h42663cdf4b28fc15E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
   e:	9904      	ldr	r1, [sp, #16]
  10:	7809      	ldrb	r1, [r1, #0]
  12:	f88d 1017 	strb.w	r1, [sp, #23]
  16:	f89d 1017 	ldrb.w	r1, [sp, #23]
  1a:	9302      	str	r3, [sp, #8]
  1c:	f8cd c004 	str.w	ip, [sp, #4]
  20:	f8cd e000 	str.w	lr, [sp]
  24:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E>
  28:	e7ff      	b.n	2a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h42663cdf4b28fc15E+0x2a>
  2a:	b006      	add	sp, #24
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h0b3939c2b3378c1dE:

00000000 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h0b3939c2b3378c1dE>:
_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h0b3939c2b3378c1dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:683
}

impl<'a> Default for &'a CStr {
    fn default() -> &'a CStr {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:685
        const SLICE: &'static [c_char] = &[0];
        unsafe { CStr::from_ptr(SLICE.as_ptr()) }
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	2101      	movs	r1, #1
   e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  12:	9003      	str	r0, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h0b3939c2b3378c1dE+0x16>
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h0b3939c2b3378c1dE>
  1c:	9002      	str	r0, [sp, #8]
  1e:	9101      	str	r1, [sp, #4]
  20:	e7ff      	b.n	22 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h0b3939c2b3378c1dE+0x22>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:686
    }
  22:	9802      	ldr	r0, [sp, #8]
  24:	9901      	ldr	r1, [sp, #4]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE:

00000000 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE>:
_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:820
        write!(f, "nul byte found in provided data at position: {}", self.0)
    }
}

impl fmt::Display for FromBytesWithNulError {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
   0:	b580      	push	{r7, lr}
   2:	b0a6      	sub	sp, #152	; 0x98
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	900f      	str	r0, [sp, #60]	; 0x3c
   a:	9110      	str	r1, [sp, #64]	; 0x40
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:822
        match self.kind {
            FromBytesWithNulErrorKind::InteriorNul(..) => {
   c:	980f      	ldr	r0, [sp, #60]	; 0x3c
   e:	6800      	ldr	r0, [r0, #0]
  10:	2800      	cmp	r0, #0
  12:	920e      	str	r2, [sp, #56]	; 0x38
  14:	930d      	str	r3, [sp, #52]	; 0x34
  16:	900c      	str	r0, [sp, #48]	; 0x30
  18:	d005      	beq.n	26 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x26>
  1a:	e7ff      	b.n	1c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x1c>
  1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  1e:	2801      	cmp	r0, #1
  20:	d02c      	beq.n	7c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x7c>
  22:	e7ff      	b.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x24>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
        }
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
            write!(f, " at byte pos {}", pos)?;
        }
        Ok(())
    }
  24:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:823
                f.write_str("data provided contains an interior nul byte")?
  26:	9810      	ldr	r0, [sp, #64]	; 0x40
  28:	f240 0100 	movw	r1, #0
  2c:	f2c0 0100 	movt	r1, #0
  30:	222b      	movs	r2, #43	; 0x2b
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_str17h46a1ef9c0453d3bdE>
  36:	900b      	str	r0, [sp, #44]	; 0x2c
  38:	e7ff      	b.n	3a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x3a>
  3a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  3c:	f000 0001 	and.w	r0, r0, #1
  40:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE>
  44:	f88d 004b 	strb.w	r0, [sp, #75]	; 0x4b
  48:	e7ff      	b.n	4a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x4a>
  4a:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
  4e:	07c1      	lsls	r1, r0, #31
  50:	2900      	cmp	r1, #0
  52:	900a      	str	r0, [sp, #40]	; 0x28
  54:	d011      	beq.n	7a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x7a>
  56:	e7ff      	b.n	58 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x58>
  58:	980a      	ldr	r0, [sp, #40]	; 0x28
  5a:	2801      	cmp	r0, #1
  5c:	d1e2      	bne.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x24>
  5e:	e7ff      	b.n	60 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x60>
  60:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE>
  64:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E+0x2>
  66:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E>
  6a:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  6e:	e7ff      	b.n	70 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x70>
  70:	e7ff      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
    }
  72:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  76:	b026      	add	sp, #152	; 0x98
  78:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:821
        match self.kind {
  7a:	e026      	b.n	ca <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0xca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:826
                f.write_str("data provided is not nul terminated")?
  7c:	9810      	ldr	r0, [sp, #64]	; 0x40
  7e:	f240 0100 	movw	r1, #0
  82:	f2c0 0100 	movt	r1, #0
  86:	2223      	movs	r2, #35	; 0x23
  88:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_str17h46a1ef9c0453d3bdE>
  8c:	9009      	str	r0, [sp, #36]	; 0x24
  8e:	e7ff      	b.n	90 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x90>
  90:	9809      	ldr	r0, [sp, #36]	; 0x24
  92:	f000 0001 	and.w	r0, r0, #1
  96:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE>
  9a:	f88d 0053 	strb.w	r0, [sp, #83]	; 0x53
  9e:	e7ff      	b.n	a0 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0xa0>
  a0:	f89d 0053 	ldrb.w	r0, [sp, #83]	; 0x53
  a4:	07c1      	lsls	r1, r0, #31
  a6:	2900      	cmp	r1, #0
  a8:	9008      	str	r0, [sp, #32]
  aa:	d00d      	beq.n	c8 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0xc8>
  ac:	e7ff      	b.n	ae <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0xae>
  ae:	9808      	ldr	r0, [sp, #32]
  b0:	2801      	cmp	r0, #1
  b2:	d1b7      	bne.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x24>
  b4:	e7ff      	b.n	b6 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0xb6>
  b6:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE>
  ba:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E+0x2>
  bc:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E>
  c0:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  c4:	e7ff      	b.n	c6 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0xc6>
  c6:	e7d4      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:821
        match self.kind {
  c8:	e7ff      	b.n	ca <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0xca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:829
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
  ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
  cc:	6800      	ldr	r0, [r0, #0]
  ce:	2800      	cmp	r0, #0
  d0:	d14c      	bne.n	16c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x16c>
  d2:	e7ff      	b.n	d4 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0xd4>
  d4:	980f      	ldr	r0, [sp, #60]	; 0x3c
  d6:	6840      	ldr	r0, [r0, #4]
  d8:	9017      	str	r0, [sp, #92]	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:830
            write!(f, " at byte pos {}", pos)?;
  da:	9810      	ldr	r0, [sp, #64]	; 0x40
  dc:	a917      	add	r1, sp, #92	; 0x5c
  de:	9121      	str	r1, [sp, #132]	; 0x84
  e0:	9921      	ldr	r1, [sp, #132]	; 0x84
  e2:	9122      	str	r1, [sp, #136]	; 0x88
  e4:	9922      	ldr	r1, [sp, #136]	; 0x88
  e6:	f240 0200 	movw	r2, #0
  ea:	f2c0 0200 	movt	r2, #0
  ee:	9007      	str	r0, [sp, #28]
  f0:	4608      	mov	r0, r1
  f2:	4611      	mov	r1, r2
  f4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h8d181028f16acb87E>
  f8:	9006      	str	r0, [sp, #24]
  fa:	9105      	str	r1, [sp, #20]
  fc:	e7ff      	b.n	fe <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0xfe>
  fe:	9806      	ldr	r0, [sp, #24]
 100:	901f      	str	r0, [sp, #124]	; 0x7c
 102:	9905      	ldr	r1, [sp, #20]
 104:	9120      	str	r1, [sp, #128]	; 0x80
 106:	466a      	mov	r2, sp
 108:	2301      	movs	r3, #1
 10a:	6013      	str	r3, [r2, #0]
 10c:	f240 0100 	movw	r1, #0
 110:	f2c0 0100 	movt	r1, #0
 114:	a819      	add	r0, sp, #100	; 0x64
 116:	aa1f      	add	r2, sp, #124	; 0x7c
 118:	9204      	str	r2, [sp, #16]
 11a:	461a      	mov	r2, r3
 11c:	9b04      	ldr	r3, [sp, #16]
 11e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h3cdd3af16d67e3cbE>
 122:	e7ff      	b.n	124 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x124>
 124:	a919      	add	r1, sp, #100	; 0x64
 126:	9807      	ldr	r0, [sp, #28]
 128:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h79d3d3b19d18f8e3E>
 12c:	9003      	str	r0, [sp, #12]
 12e:	e7ff      	b.n	130 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x130>
 130:	9803      	ldr	r0, [sp, #12]
 132:	f000 0001 	and.w	r0, r0, #1
 136:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE>
 13a:	f88d 0063 	strb.w	r0, [sp, #99]	; 0x63
 13e:	e7ff      	b.n	140 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x140>
 140:	f89d 0063 	ldrb.w	r0, [sp, #99]	; 0x63
 144:	07c1      	lsls	r1, r0, #31
 146:	2900      	cmp	r1, #0
 148:	9002      	str	r0, [sp, #8]
 14a:	d00e      	beq.n	16a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x16a>
 14c:	e7ff      	b.n	14e <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x14e>
 14e:	9802      	ldr	r0, [sp, #8]
 150:	2801      	cmp	r0, #1
 152:	f47f af67 	bne.w	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x24>
 156:	e7ff      	b.n	2 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE+0x2>
 158:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE>
 15c:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E+0x2>
 15e:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E>
 162:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
 166:	e7ff      	b.n	168 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x168>
 168:	e783      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:829
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
 16a:	e7ff      	b.n	16c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x16c>
 16c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:832
        Ok(())
 16e:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
    }
 172:	e77e      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h584ad87c56aa65baE+0x72>

Disassembly of section .text._ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E:

00000000 <_ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E>:
_ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:895
    ///     let slice = CStr::from_ptr(my_string());
    ///     println!("string returned: {}", slice.to_str().unwrap());
    /// }
    /// # }
    /// ```
    pub unsafe fn from_ptr<'a>(ptr: *const c_char) -> &'a CStr {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9007      	str	r0, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:896
        let len = strlen(ptr);
   8:	9807      	ldr	r0, [sp, #28]
   a:	9106      	str	r1, [sp, #24]
   c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E>
  10:	9008      	str	r0, [sp, #32]
  12:	e7ff      	b.n	14 <_ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E+0x14>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:897
        let ptr = ptr as *const u8;
  14:	9807      	ldr	r0, [sp, #28]
  16:	9009      	str	r0, [sp, #36]	; 0x24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:898
        CStr::from_bytes_with_nul_unchecked(slice::from_raw_parts(ptr, len as usize + 1))
  18:	9809      	ldr	r0, [sp, #36]	; 0x24
  1a:	9908      	ldr	r1, [sp, #32]
  1c:	1c4a      	adds	r2, r1, #1
  1e:	4613      	mov	r3, r2
  20:	428a      	cmp	r2, r1
  22:	9005      	str	r0, [sp, #20]
  24:	9304      	str	r3, [sp, #16]
  26:	d312      	bcc.n	4e <_ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E+0x4e>
  28:	e7ff      	b.n	2a <_ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E+0x2a>
  2a:	9805      	ldr	r0, [sp, #20]
  2c:	9904      	ldr	r1, [sp, #16]
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17h94102305f9a42bd0E>
  32:	9003      	str	r0, [sp, #12]
  34:	9102      	str	r1, [sp, #8]
  36:	e7ff      	b.n	38 <_ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E+0x38>
  38:	9803      	ldr	r0, [sp, #12]
  3a:	9902      	ldr	r1, [sp, #8]
  3c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E>
  40:	9001      	str	r0, [sp, #4]
  42:	9100      	str	r1, [sp, #0]
  44:	e7ff      	b.n	46 <_ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E+0x46>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:899
    }
  46:	9801      	ldr	r0, [sp, #4]
  48:	9900      	ldr	r1, [sp, #0]
  4a:	b00a      	add	sp, #40	; 0x28
  4c:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:898
        CStr::from_bytes_with_nul_unchecked(slice::from_raw_parts(ptr, len as usize + 1))
  4e:	f240 0000 	movw	r0, #0
  52:	f2c0 0000 	movt	r0, #0
  56:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  5a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E:

00000000 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E>:
_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:933
    /// use cstr_core::CStr;
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"he\0llo\0");
    /// assert!(c_str.is_err());
    /// ```
    pub fn from_bytes_with_nul(bytes: &[u8]) -> Result<&CStr, FromBytesWithNulError> {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	910b      	str	r1, [sp, #44]	; 0x2c
   a:	920c      	str	r2, [sp, #48]	; 0x30
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:934
        let nul_pos = memchr::memchr(0, bytes);
   c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  10:	f04f 0e00 	mov.w	lr, #0
  14:	900a      	str	r0, [sp, #40]	; 0x28
  16:	4670      	mov	r0, lr
  18:	9309      	str	r3, [sp, #36]	; 0x24
  1a:	f8cd c020 	str.w	ip, [sp, #32]
  1e:	f7ff fffe 	bl	0 <_ZN6memchr6memchr17h2e0fad045f52561fE>
  22:	910e      	str	r1, [sp, #56]	; 0x38
  24:	900d      	str	r0, [sp, #52]	; 0x34
  26:	e7ff      	b.n	28 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0x28>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  28:	980d      	ldr	r0, [sp, #52]	; 0x34
  2a:	2801      	cmp	r0, #1
  2c:	d133      	bne.n	96 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0x96>
  2e:	e7ff      	b.n	30 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0x30>
  30:	980e      	ldr	r0, [sp, #56]	; 0x38
  32:	900f      	str	r0, [sp, #60]	; 0x3c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:936
            if nul_pos + 1 != bytes.len() {
  34:	980f      	ldr	r0, [sp, #60]	; 0x3c
  36:	1c41      	adds	r1, r0, #1
  38:	460a      	mov	r2, r1
  3a:	4281      	cmp	r1, r0
  3c:	9207      	str	r2, [sp, #28]
  3e:	d338      	bcc.n	b2 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0xb2>
  40:	e7ff      	b.n	42 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0x42>
  42:	980b      	ldr	r0, [sp, #44]	; 0x2c
  44:	990c      	ldr	r1, [sp, #48]	; 0x30
  46:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  4a:	9006      	str	r0, [sp, #24]
  4c:	e7ff      	b.n	4e <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0x4e>
  4e:	9807      	ldr	r0, [sp, #28]
  50:	9906      	ldr	r1, [sp, #24]
  52:	4288      	cmp	r0, r1
  54:	d006      	beq.n	64 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0x64>
  56:	e7ff      	b.n	58 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0x58>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:937
                return Err(FromBytesWithNulError::interior_nul(nul_pos));
  58:	980f      	ldr	r0, [sp, #60]	; 0x3c
  5a:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E>
  5e:	9005      	str	r0, [sp, #20]
  60:	9104      	str	r1, [sp, #16]
  62:	e006      	b.n	72 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:939
            }
            Ok(unsafe { CStr::from_bytes_with_nul_unchecked(bytes) })
  64:	980b      	ldr	r0, [sp, #44]	; 0x2c
  66:	990c      	ldr	r1, [sp, #48]	; 0x30
  68:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E>
  6c:	9003      	str	r0, [sp, #12]
  6e:	9102      	str	r1, [sp, #8]
  70:	e009      	b.n	86 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0x86>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:937
                return Err(FromBytesWithNulError::interior_nul(nul_pos));
  72:	9805      	ldr	r0, [sp, #20]
  74:	990a      	ldr	r1, [sp, #40]	; 0x28
  76:	6048      	str	r0, [r1, #4]
  78:	9a04      	ldr	r2, [sp, #16]
  7a:	608a      	str	r2, [r1, #8]
  7c:	2301      	movs	r3, #1
  7e:	600b      	str	r3, [r1, #0]
  80:	e7ff      	b.n	82 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0x82>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:943
        } else {
            Err(FromBytesWithNulError::not_nul_terminated())
        }
    }
  82:	b010      	add	sp, #64	; 0x40
  84:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:939
            Ok(unsafe { CStr::from_bytes_with_nul_unchecked(bytes) })
  86:	9803      	ldr	r0, [sp, #12]
  88:	990a      	ldr	r1, [sp, #40]	; 0x28
  8a:	6048      	str	r0, [r1, #4]
  8c:	9a02      	ldr	r2, [sp, #8]
  8e:	608a      	str	r2, [r1, #8]
  90:	2300      	movs	r3, #0
  92:	600b      	str	r3, [r1, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  94:	e00c      	b.n	b0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0xb0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:941
            Err(FromBytesWithNulError::not_nul_terminated())
  96:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E>
  9a:	9001      	str	r0, [sp, #4]
  9c:	9100      	str	r1, [sp, #0]
  9e:	e7ff      	b.n	a0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0xa0>
  a0:	9801      	ldr	r0, [sp, #4]
  a2:	990a      	ldr	r1, [sp, #40]	; 0x28
  a4:	6048      	str	r0, [r1, #4]
  a6:	9a00      	ldr	r2, [sp, #0]
  a8:	608a      	str	r2, [r1, #8]
  aa:	2301      	movs	r3, #1
  ac:	600b      	str	r3, [r1, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  ae:	e7ff      	b.n	b0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0xb0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:943
    }
  b0:	e7e7      	b.n	82 <_ZN9cstr_core4CStr19from_bytes_with_nul17h1c570474cbb204c9E+0x82>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:936
            if nul_pos + 1 != bytes.len() {
  b2:	f240 0000 	movw	r0, #0
  b6:	f2c0 0000 	movt	r0, #0
  ba:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  be:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1e21f544569461cbE:

00000000 <_ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1e21f544569461cbE>:
_ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1e21f544569461cbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:963
    ///     let cstr = CStr::from_bytes_with_nul_unchecked(cstring.to_bytes_with_nul());
    ///     assert_eq!(cstr, &*cstring);
    /// }
    /// ```
    #[inline]
    pub unsafe fn from_bytes_with_nul_unchecked(bytes: &[u8]) -> &CStr {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:964
        &*(bytes as *const [u8] as *const CStr)
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:965
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE:

00000000 <_ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE>:
_ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1031
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes(), b"foo");
    /// ```
    #[inline]
    pub fn to_bytes(&self) -> &[u8] {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1032
        let bytes = self.to_bytes_with_nul();
   c:	9809      	ldr	r0, [sp, #36]	; 0x24
   e:	990a      	ldr	r1, [sp, #40]	; 0x28
  10:	9208      	str	r2, [sp, #32]
  12:	9307      	str	r3, [sp, #28]
  14:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE>
  18:	910c      	str	r1, [sp, #48]	; 0x30
  1a:	900b      	str	r0, [sp, #44]	; 0x2c
  1c:	e7ff      	b.n	1e <_ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  1e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  20:	990c      	ldr	r1, [sp, #48]	; 0x30
  22:	9006      	str	r0, [sp, #24]
  24:	9105      	str	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  2a:	9004      	str	r0, [sp, #16]
  2c:	e7ff      	b.n	2e <_ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE+0x2e>
  2e:	9804      	ldr	r0, [sp, #16]
  30:	1e41      	subs	r1, r0, #1
  32:	2801      	cmp	r0, #1
  34:	9103      	str	r1, [sp, #12]
  36:	d30e      	bcc.n	56 <_ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE+0x56>
  38:	e7ff      	b.n	3a <_ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	900d      	str	r0, [sp, #52]	; 0x34
  3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40:	9806      	ldr	r0, [sp, #24]
  42:	9905      	ldr	r1, [sp, #20]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5547516f93c1d428E>
  48:	9002      	str	r0, [sp, #8]
  4a:	9101      	str	r1, [sp, #4]
  4c:	e7ff      	b.n	4e <_ZN9cstr_core4CStr8to_bytes17h52ce69e0f237e69fE+0x4e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1034
    }
  4e:	9802      	ldr	r0, [sp, #8]
  50:	9901      	ldr	r1, [sp, #4]
  52:	b00e      	add	sp, #56	; 0x38
  54:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  56:	f240 0000 	movw	r0, #0
  5a:	f2c0 0000 	movt	r0, #0
  5e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  62:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr17to_bytes_with_nul17h8f3c4303ee617c99E:

00000000 <_ZN9cstr_core4CStr17to_bytes_with_nul17h8f3c4303ee617c99E>:
_ZN9cstr_core4CStr17to_bytes_with_nul17h8f3c4303ee617c99E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1056
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes_with_nul(), b"foo\0");
    /// ```
    #[inline]
    pub fn to_bytes_with_nul(&self) -> &[u8] {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1057
        unsafe { &*(&self.inner as *const [c_char] as *const [u8]) }
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1058
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core4CStr6to_str17h3eead6ff1fa2dcd3E:

00000000 <_ZN9cstr_core4CStr6to_str17h3eead6ff1fa2dcd3E>:
_ZN9cstr_core4CStr6to_str17h3eead6ff1fa2dcd3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1080
    /// use cstr_core::CStr;
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_str(), Ok("foo"));
    /// ```
    pub fn to_str(&self) -> Result<&str, Utf8Error> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9106      	str	r1, [sp, #24]
   a:	9207      	str	r2, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1085
        // NB: When CStr is changed to perform the length check in .to_bytes()
        // instead of in from_ptr(), it may be worth considering if this should
        // be rewritten to do the UTF-8 check inline with the length calculation
        // instead of doing it afterwards.
        str::from_utf8(self.to_bytes())
   c:	9906      	ldr	r1, [sp, #24]
   e:	9a07      	ldr	r2, [sp, #28]
  10:	9005      	str	r0, [sp, #20]
  12:	4608      	mov	r0, r1
  14:	4611      	mov	r1, r2
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr6to_str17h3eead6ff1fa2dcd3E>
  20:	9002      	str	r0, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN9cstr_core4CStr6to_str17h3eead6ff1fa2dcd3E+0x26>
  26:	9805      	ldr	r0, [sp, #20]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core3str9from_utf817hf827b8ec71066530E>
  30:	e7ff      	b.n	32 <_ZN9cstr_core4CStr6to_str17h3eead6ff1fa2dcd3E+0x32>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1086
    }
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE:

00000000 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE>:
_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1156
        }
    }
}

impl PartialEq for CStr {
    fn eq(&self, other: &CStr) -> bool {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1157
        self.to_bytes().eq(other.to_bytes())
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1c:	f8cd e020 	str.w	lr, [sp, #32]
  20:	9407      	str	r4, [sp, #28]
  22:	9506      	str	r5, [sp, #24]
  24:	f7ff fffe 	bl	0 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE>
  28:	9005      	str	r0, [sp, #20]
  2a:	9104      	str	r1, [sp, #16]
  2c:	e7ff      	b.n	2e <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE+0x2e>
  2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  30:	990d      	ldr	r1, [sp, #52]	; 0x34
  32:	f7ff fffe 	bl	0 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE>
  36:	9003      	str	r0, [sp, #12]
  38:	9102      	str	r1, [sp, #8]
  3a:	e7ff      	b.n	3c <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE+0x3c>
  3c:	9805      	ldr	r0, [sp, #20]
  3e:	9904      	ldr	r1, [sp, #16]
  40:	9a03      	ldr	r2, [sp, #12]
  42:	9b02      	ldr	r3, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h4567bb728ff33767E>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hff5e80e6f4eab86eE+0x4c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1158
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	f000 0001 	and.w	r0, r0, #1
  52:	b00e      	add	sp, #56	; 0x38
  54:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E:

00000000 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E>:
_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1162
}
impl Eq for CStr {}
impl PartialOrd for CStr {
    fn partial_cmp(&self, other: &CStr) -> Option<Ordering> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1163
        self.to_bytes().partial_cmp(&other.to_bytes())
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E>
  28:	9003      	str	r0, [sp, #12]
  2a:	9102      	str	r1, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E+0x2e>
  2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  32:	f7ff fffe 	bl	0 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E>
  36:	910d      	str	r1, [sp, #52]	; 0x34
  38:	900c      	str	r0, [sp, #48]	; 0x30
  3a:	e7ff      	b.n	3c <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E+0x3c>
  3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40:	9803      	ldr	r0, [sp, #12]
  42:	9902      	ldr	r1, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf5198998074169dcE>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h390f146234675c93E+0x4c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1164
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	b00e      	add	sp, #56	; 0x38
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E:

00000000 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E>:
_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1167
}
impl Ord for CStr {
    fn cmp(&self, other: &CStr) -> Ordering {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1168
        self.to_bytes().cmp(&other.to_bytes())
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E>
  28:	9003      	str	r0, [sp, #12]
  2a:	9102      	str	r1, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E+0x2e>
  2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  32:	f7ff fffe 	bl	0 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E>
  36:	910d      	str	r1, [sp, #52]	; 0x34
  38:	900c      	str	r0, [sp, #48]	; 0x30
  3a:	e7ff      	b.n	3c <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E+0x3c>
  3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40:	9803      	ldr	r0, [sp, #12]
  42:	9902      	ldr	r1, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hfcb1d5eb4f17bdc2E>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h138c887f0150b296E+0x4c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1169
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	b00e      	add	sp, #56	; 0x38
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9afaae9a30358544E:

00000000 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9afaae9a30358544E>:
_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9afaae9a30358544E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:322
    kind: FromBytesWithNulErrorKind,
   c:	9806      	ldr	r0, [sp, #24]
   e:	9008      	str	r0, [sp, #32]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
  10:	9907      	ldr	r1, [sp, #28]
  12:	f240 0000 	movw	r0, #0
  16:	f2c0 0000 	movt	r0, #0
  1a:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1e:	f04f 0e15 	mov.w	lr, #21
  22:	9005      	str	r0, [sp, #20]
  24:	4660      	mov	r0, ip
  26:	f8dd c014 	ldr.w	ip, [sp, #20]
  2a:	9204      	str	r2, [sp, #16]
  2c:	4662      	mov	r2, ip
  2e:	9303      	str	r3, [sp, #12]
  30:	4673      	mov	r3, lr
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h40f54b18c56eee47E>
  36:	e7ff      	b.n	38 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9afaae9a30358544E+0x38>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:322
    kind: FromBytesWithNulErrorKind,
  38:	9808      	ldr	r0, [sp, #32]
  3a:	900b      	str	r0, [sp, #44]	; 0x2c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	4669      	mov	r1, sp
  46:	6008      	str	r0, [r1, #0]
  48:	f240 0100 	movw	r1, #0
  4c:	f2c0 0100 	movt	r1, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	2204      	movs	r2, #4
  54:	ab0b      	add	r3, sp, #44	; 0x2c
  56:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17hacf151cacb1b75b6E>
  5a:	9002      	str	r0, [sp, #8]
  5c:	e7ff      	b.n	5e <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9afaae9a30358544E+0x5e>
  5e:	a809      	add	r0, sp, #36	; 0x24
  60:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17hd52cb9c1b65fe32eE>
  64:	9001      	str	r0, [sp, #4]
  66:	e7ff      	b.n	68 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9afaae9a30358544E+0x68>
  68:	9801      	ldr	r0, [sp, #4]
  6a:	f000 0001 	and.w	r0, r0, #1
  6e:	b00c      	add	sp, #48	; 0x30
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE:

00000000 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE>:
_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	9203      	str	r2, [sp, #12]
  18:	9302      	str	r3, [sp, #8]
  1a:	9001      	str	r0, [sp, #4]
  1c:	d005      	beq.n	2a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE+0x2a>
  1e:	e7ff      	b.n	20 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	2801      	cmp	r0, #1
  24:	d021      	beq.n	6a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE+0x6a>
  26:	e7ff      	b.n	28 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE+0x28>
  28:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:327
    InteriorNul(usize),
  2a:	9807      	ldr	r0, [sp, #28]
  2c:	3004      	adds	r0, #4
  2e:	9008      	str	r0, [sp, #32]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
  30:	9905      	ldr	r1, [sp, #20]
  32:	f240 0200 	movw	r2, #0
  36:	f2c0 0200 	movt	r2, #0
  3a:	a809      	add	r0, sp, #36	; 0x24
  3c:	230b      	movs	r3, #11
  3e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  42:	e7ff      	b.n	44 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:327
    InteriorNul(usize),
  44:	9808      	ldr	r0, [sp, #32]
  46:	900c      	str	r0, [sp, #48]	; 0x30
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
  48:	f240 0200 	movw	r2, #0
  4c:	f2c0 0200 	movt	r2, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	a90c      	add	r1, sp, #48	; 0x30
  54:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h05e66ec8624ae3abE>
  58:	9000      	str	r0, [sp, #0]
  5a:	e7ff      	b.n	5c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE+0x5c>
  5c:	a809      	add	r0, sp, #36	; 0x24
  5e:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  62:	f88d 001b 	strb.w	r0, [sp, #27]
  66:	e7ff      	b.n	68 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE+0x68>
  68:	e010      	b.n	8c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE+0x8c>
  6a:	9905      	ldr	r1, [sp, #20]
  6c:	f240 0200 	movw	r2, #0
  70:	f2c0 0200 	movt	r2, #0
  74:	a80d      	add	r0, sp, #52	; 0x34
  76:	2310      	movs	r3, #16
  78:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  7c:	e7ff      	b.n	7e <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE+0x7e>
  7e:	a80d      	add	r0, sp, #52	; 0x34
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  84:	f88d 001b 	strb.w	r0, [sp, #27]
  88:	e7ff      	b.n	8a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE+0x8a>
  8a:	e7ff      	b.n	8c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc31a8eaa944972dE+0x8c>
  8c:	f89d 001b 	ldrb.w	r0, [sp, #27]
  90:	b010      	add	sp, #64	; 0x40
  92:	bd80      	pop	{r7, pc}

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.1
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
0000024c l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
0000029a l       .debug_str	00000000 
000002a3 l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
0000034d l       .debug_str	00000000 
0000037e l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
0000041a l       .debug_str	00000000 
0000045c l       .debug_str	00000000 
0000049f l       .debug_str	00000000 
000004e0 l       .debug_str	00000000 
0000051a l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
000005df l       .debug_str	00000000 
0000061f l       .debug_str	00000000 
00000659 l       .debug_str	00000000 
000006ac l       .debug_str	00000000 
000006b2 l       .debug_str	00000000 
000006c6 l       .debug_str	00000000 
000006d9 l       .debug_str	00000000 
00000717 l       .debug_str	00000000 
00000725 l       .debug_str	00000000 
00000768 l       .debug_str	00000000 
0000077a l       .debug_str	00000000 
00000785 l       .debug_str	00000000 
000007a8 l       .debug_str	00000000 
0000081b l       .debug_str	00000000 
0000082c l       .debug_str	00000000 
00000837 l       .debug_str	00000000 
0000085b l       .debug_str	00000000 
0000089f l       .debug_str	00000000 
000008b2 l       .debug_str	00000000 
000008f6 l       .debug_str	00000000 
00000908 l       .debug_str	00000000 
0000090d l       .debug_str	00000000 
00000943 l       .debug_str	00000000 
0000095e l       .debug_str	00000000 
00000998 l       .debug_str	00000000 
000009b7 l       .debug_str	00000000 
000009f3 l       .debug_str	00000000 
000009f6 l       .debug_str	00000000 
00000a3c l       .debug_str	00000000 
00000a44 l       .debug_str	00000000 
00000a4c l       .debug_str	00000000 
00000a95 l       .debug_str	00000000 
00000aa0 l       .debug_str	00000000 
00000af2 l       .debug_str	00000000 
00000b03 l       .debug_str	00000000 
00000b0d l       .debug_str	00000000 
00000b62 l       .debug_str	00000000 
00000b76 l       .debug_str	00000000 
00000bc2 l       .debug_str	00000000 
00000bce l       .debug_str	00000000 
00000bd3 l       .debug_str	00000000 
00000bf9 l       .debug_str	00000000 
00000c02 l       .debug_str	00000000 
00000c28 l       .debug_str	00000000 
00000c34 l       .debug_str	00000000 
00000c5b l       .debug_str	00000000 
00000c68 l       .debug_str	00000000 
00000c6a l       .debug_str	00000000 
00000c6c l       .debug_str	00000000 
00000c72 l       .debug_str	00000000 
00000c76 l       .debug_str	00000000 
00000c78 l       .debug_str	00000000 
00000c83 l       .debug_str	00000000 
00000c85 l       .debug_str	00000000 
00000c87 l       .debug_str	00000000 
00000c8b l       .debug_str	00000000 
00000c91 l       .debug_str	00000000 
00000c95 l       .debug_str	00000000 
00000ca2 l       .debug_str	00000000 
00000ca6 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE	00000106 _ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE
00000000 l    d  .text._ZN4core3ptr19swap_nonoverlapping17h02eb3b7a19a067cbE	00000000 .text._ZN4core3ptr19swap_nonoverlapping17h02eb3b7a19a067cbE
00000000 l    d  .text._ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E	00000000 .text._ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E
00000000 l    d  .text._ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE	00000000 .text._ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hd5a85d4eae18260dE	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hd5a85d4eae18260dE
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hcac2d323dffed070E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hcac2d323dffed070E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h47b1b172a0d77546E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h47b1b172a0d77546E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hcc4b4ac65ebe92b4E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hcc4b4ac65ebe92b4E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E
00000000 l    d  .text._ZN4core3ptr4null17h65de3624e93382a5E	00000000 .text._ZN4core3ptr4null17h65de3624e93382a5E
00000000 l    d  .text._ZN4core3ptr4read17hd252303e809fd0fbE	00000000 .text._ZN4core3ptr4read17hd252303e809fd0fbE
00000000 l    d  .text._ZN4core3ptr5write17hfdc2eb7fa9a7eb63E	00000000 .text._ZN4core3ptr5write17hfdc2eb7fa9a7eb63E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h7859ca10343eb52bE
00000000         *UND*	00000000 _ZN4core3mem7size_of17h0ac9eb7bbf05a77cE
00000000         *UND*	00000000 _ZN4core3mem7size_of17hca3f617610c8f3e1E
00000000 g     F .text._ZN4core3ptr19swap_nonoverlapping17h02eb3b7a19a067cbE	00000042 _ZN4core3ptr19swap_nonoverlapping17h02eb3b7a19a067cbE
00000000 g     F .text._ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E	00000054 _ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hd5a85d4eae18260dE	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hd5a85d4eae18260dE
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hcac2d323dffed070E	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hcac2d323dffed070E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h47b1b172a0d77546E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h47b1b172a0d77546E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hcc4b4ac65ebe92b4E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hcc4b4ac65ebe92b4E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E	00000026 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E
00000000 g     F .text._ZN4core3ptr4null17h65de3624e93382a5E	00000004 _ZN4core3ptr4null17h65de3624e93382a5E
00000000 g     F .text._ZN4core3ptr4read17hd252303e809fd0fbE	00000042 _ZN4core3ptr4read17hd252303e809fd0fbE
00000000 g     F .text._ZN4core3ptr5write17hfdc2eb7fa9a7eb63E	00000018 _ZN4core3ptr5write17hfdc2eb7fa9a7eb63E



Disassembly of section .text._ZN4core3ptr19swap_nonoverlapping17h02eb3b7a19a067cbE:

00000000 <_ZN4core3ptr19swap_nonoverlapping17h02eb3b7a19a067cbE>:
_ZN4core3ptr19swap_nonoverlapping17h02eb3b7a19a067cbE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:347
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:348
  10:	9804      	ldr	r0, [sp, #16]
  12:	9007      	str	r0, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:349
  14:	9805      	ldr	r0, [sp, #20]
  16:	9008      	str	r0, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:350
  18:	9303      	str	r3, [sp, #12]
  1a:	f8cd c008 	str.w	ip, [sp, #8]
  1e:	f8cd e004 	str.w	lr, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h0ac9eb7bbf05a77cE>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core3ptr19swap_nonoverlapping17h02eb3b7a19a067cbE+0x2a>
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	4348      	muls	r0, r1
  30:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:351
  32:	9807      	ldr	r0, [sp, #28]
  34:	9908      	ldr	r1, [sp, #32]
  36:	9a09      	ldr	r2, [sp, #36]	; 0x24
  38:	f7ff fffe 	bl	0 <_ZN4core3ptr19swap_nonoverlapping17h02eb3b7a19a067cbE>
  3c:	e7ff      	b.n	3e <_ZN4core3ptr19swap_nonoverlapping17h02eb3b7a19a067cbE+0x3e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:352
  3e:	b00a      	add	sp, #40	; 0x28
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E:

00000000 <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E>:
_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:355
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:358
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h0ac9eb7bbf05a77cE>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E+0x18>
  18:	9800      	ldr	r0, [sp, #0]
  1a:	281f      	cmp	r0, #31
  1c:	d805      	bhi.n	2a <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E+0x2a>
  1e:	e7ff      	b.n	20 <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E+0x20>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:359
  20:	9803      	ldr	r0, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E>
  26:	9005      	str	r0, [sp, #20]
  28:	e005      	b.n	36 <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E+0x36>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:363
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	9904      	ldr	r1, [sp, #16]
  2e:	2201      	movs	r2, #1
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E>
  34:	e00b      	b.n	4e <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E+0x4e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:360
  36:	9804      	ldr	r0, [sp, #16]
  38:	9903      	ldr	r1, [sp, #12]
  3a:	2201      	movs	r2, #1
  3c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h7859ca10343eb52bE>
  40:	e7ff      	b.n	42 <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E+0x42>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:361
  42:	9804      	ldr	r0, [sp, #16]
  44:	9905      	ldr	r1, [sp, #20]
  46:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E>
  4a:	e7ff      	b.n	4c <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E+0x4c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:358
  4c:	e000      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E+0x50>
  4e:	e7ff      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E+0x50>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:365
  50:	b006      	add	sp, #24
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE:

00000000 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE>:
_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:368
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b0ac      	sub	sp, #176	; 0xb0
   6:	466c      	mov	r4, sp
   8:	f36f 0404 	bfc	r4, #0, #5
   c:	46a5      	mov	sp, r4
   e:	4613      	mov	r3, r2
  10:	468c      	mov	ip, r1
  12:	4686      	mov	lr, r0
  14:	900b      	str	r0, [sp, #44]	; 0x2c
  16:	910c      	str	r1, [sp, #48]	; 0x30
  18:	920d      	str	r2, [sp, #52]	; 0x34
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:382
  1a:	930a      	str	r3, [sp, #40]	; 0x28
  1c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  20:	f8cd e020 	str.w	lr, [sp, #32]
  24:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17hca3f617610c8f3e1E>
  28:	900e      	str	r0, [sp, #56]	; 0x38
  2a:	e7ff      	b.n	2c <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x2c>
  2c:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:387
  2e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:388
  30:	e7ff      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x32>
  32:	980f      	ldr	r0, [sp, #60]	; 0x3c
  34:	990e      	ldr	r1, [sp, #56]	; 0x38
  36:	4408      	add	r0, r1
  38:	990d      	ldr	r1, [sp, #52]	; 0x34
  3a:	4288      	cmp	r0, r1
  3c:	d905      	bls.n	4a <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x4a>
  3e:	e7ff      	b.n	40 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x40>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:404
  40:	980f      	ldr	r0, [sp, #60]	; 0x3c
  42:	990d      	ldr	r1, [sp, #52]	; 0x34
  44:	4288      	cmp	r0, r1
  46:	d32d      	bcc.n	a4 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0xa4>
  48:	e059      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0xfe>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:391
  4a:	e7ff      	b.n	4c <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x4c>
  4c:	a810      	add	r0, sp, #64	; 0x40
  4e:	9028      	str	r0, [sp, #160]	; 0xa0
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h0744e6eff4c89040E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1305
  50:	9828      	ldr	r0, [sp, #160]	; 0xa0
  52:	9029      	str	r0, [sp, #164]	; 0xa4
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h9fb0e309d83e7406E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1042
  54:	9829      	ldr	r0, [sp, #164]	; 0xa4
_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:392
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x5a>
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:393
  5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE>
  66:	901a      	str	r0, [sp, #104]	; 0x68
  68:	e7ff      	b.n	6a <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:394
  6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  6e:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE>
  72:	901b      	str	r0, [sp, #108]	; 0x6c
  74:	e7ff      	b.n	76 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x76>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:398
  76:	981a      	ldr	r0, [sp, #104]	; 0x68
  78:	9919      	ldr	r1, [sp, #100]	; 0x64
  7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  7c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E>
  80:	e7ff      	b.n	82 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x82>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:399
  82:	981b      	ldr	r0, [sp, #108]	; 0x6c
  84:	991a      	ldr	r1, [sp, #104]	; 0x68
  86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  88:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E>
  8c:	e7ff      	b.n	8e <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x8e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:400
  8e:	9819      	ldr	r0, [sp, #100]	; 0x64
  90:	991b      	ldr	r1, [sp, #108]	; 0x6c
  92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  94:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E>
  98:	e7ff      	b.n	9a <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x9a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:401
  9a:	980e      	ldr	r0, [sp, #56]	; 0x38
  9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  9e:	4408      	add	r0, r1
  a0:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:388
  a2:	e7c6      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0x32>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:406
  a4:	e7ff      	b.n	a6 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0xa6>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:407
  a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  aa:	1a40      	subs	r0, r0, r1
  ac:	9024      	str	r0, [sp, #144]	; 0x90
  ae:	a81c      	add	r0, sp, #112	; 0x70
  b0:	902a      	str	r0, [sp, #168]	; 0xa8
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h66995b540a886b2aE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1305
  b2:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b4:	902b      	str	r0, [sp, #172]	; 0xac
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h67c85f0af9cfe51eE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1042
  b6:	982b      	ldr	r0, [sp, #172]	; 0xac
_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:409
  b8:	9006      	str	r0, [sp, #24]
  ba:	e7ff      	b.n	bc <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0xbc>
  bc:	9806      	ldr	r0, [sp, #24]
  be:	9025      	str	r0, [sp, #148]	; 0x94
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:410
  c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c4:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE>
  c8:	9026      	str	r0, [sp, #152]	; 0x98
  ca:	e7ff      	b.n	cc <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0xcc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:411
  cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d0:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE>
  d4:	9027      	str	r0, [sp, #156]	; 0x9c
  d6:	e7ff      	b.n	d8 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0xd8>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:413
  d8:	9826      	ldr	r0, [sp, #152]	; 0x98
  da:	9925      	ldr	r1, [sp, #148]	; 0x94
  dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  de:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E>
  e2:	e7ff      	b.n	e4 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0xe4>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:414
  e4:	9827      	ldr	r0, [sp, #156]	; 0x9c
  e6:	9926      	ldr	r1, [sp, #152]	; 0x98
  e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  ea:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E>
  ee:	e7ff      	b.n	f0 <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0xf0>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:415
  f0:	9825      	ldr	r0, [sp, #148]	; 0x94
  f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  f6:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E>
  fa:	e7ff      	b.n	fc <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0xfc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:404
  fc:	e7ff      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17hde796c7aa70853eaE+0xfe>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:417
  fe:	f1a7 0408 	sub.w	r4, r7, #8
 102:	46a5      	mov	sp, r4
 104:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hd5a85d4eae18260dE:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hd5a85d4eae18260dE>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hd5a85d4eae18260dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1932
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1935
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hd5a85d4eae18260dE>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hd5a85d4eae18260dE+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1936
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hcac2d323dffed070E:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hcac2d323dffed070E>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hcac2d323dffed070E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1696
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1697
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hcac2d323dffed070E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1698
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h47b1b172a0d77546E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h47b1b172a0d77546E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h47b1b172a0d77546E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1392
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1395
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h47b1b172a0d77546E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h47b1b172a0d77546E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1396
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hcc4b4ac65ebe92b4E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hcc4b4ac65ebe92b4E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hcc4b4ac65ebe92b4E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1120
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1122
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hcc4b4ac65ebe92b4E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1124
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:969
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:972
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E>
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	9900      	ldr	r1, [sp, #0]
  1a:	1a42      	subs	r2, r0, r1
  1c:	fab2 f282 	clz	r2, r2
  20:	0950      	lsrs	r0, r2, #5
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:973
  22:	b004      	add	sp, #16
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4null17h65de3624e93382a5E:

00000000 <_ZN4core3ptr4null17h65de3624e93382a5E>:
_ZN4core3ptr4null17h65de3624e93382a5E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:212
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr4read17hd252303e809fd0fbE:

00000000 <_ZN4core3ptr4read17hd252303e809fd0fbE>:
_ZN4core3ptr4read17hd252303e809fd0fbE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:573
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17h5233003aab3fd2d6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1153
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17hd252303e809fd0fbE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:574
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <_ZN4core3ptr4read17hd252303e809fd0fbE+0x10>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:575
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h4a83c53f0767932dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1305
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h878d7387270ba9c6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1042
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17hd252303e809fd0fbE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:575
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <_ZN4core3ptr4read17hd252303e809fd0fbE+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h7859ca10343eb52bE>
  2c:	e7ff      	b.n	2e <_ZN4core3ptr4read17hd252303e809fd0fbE+0x2e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:576
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17h6a9acc827b8f5d08E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1346
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17h9e4bcf7b8827e8c3E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:983
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17hd252303e809fd0fbE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:576
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <_ZN4core3ptr4read17hd252303e809fd0fbE+0x3c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:577
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr5write17hfdc2eb7fa9a7eb63E:

00000000 <_ZN4core3ptr5write17hfdc2eb7fa9a7eb63E>:
_ZN4core3ptr5write17hfdc2eb7fa9a7eb63E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:734
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:735
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:736
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.10
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
00000248 l       .debug_str	00000000 
00000265 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
00000288 l       .debug_str	00000000 
000002ac l       .debug_str	00000000 
000002c8 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002d6 l       .debug_str	00000000 
000002dd l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
00000300 l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000378 l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
0000038a l       .debug_str	00000000 
00000394 l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003be l       .debug_str	00000000 
000003c7 l       .debug_str	00000000 
000003ce l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
000003e1 l       .debug_str	00000000 
000003e9 l       .debug_str	00000000 
000003ef l       .debug_str	00000000 
000003fa l       .debug_str	00000000 
00000403 l       .debug_str	00000000 
00000426 l       .debug_str	00000000 
00000445 l       .debug_str	00000000 
0000046c l       .debug_str	00000000 
00000476 l       .debug_str	00000000 
0000047e l       .debug_str	00000000 
00000487 l       .debug_str	00000000 
000004b8 l       .debug_str	00000000 
000004c3 l       .debug_str	00000000 
000004f5 l       .debug_str	00000000 
000004fc l       .debug_str	00000000 
00000502 l       .debug_str	00000000 
00000553 l       .debug_str	00000000 
0000056a l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
00000573 l       .debug_str	00000000 
00000575 l       .debug_str	00000000 
000005c9 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h8d181028f16acb87E	00000000 .text._ZN4core3fmt10ArgumentV13new17h8d181028f16acb87E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h3cdd3af16d67e3cbE	00000000 .text._ZN4core3fmt9Arguments6new_v117h3cdd3af16d67e3cbE
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h8d181028f16acb87E	00000032 _ZN4core3fmt10ArgumentV13new17h8d181028f16acb87E
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h3cdd3af16d67e3cbE	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h3cdd3af16d67e3cbE
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE	00000006 _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE



Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h8d181028f16acb87E:

00000000 <_ZN4core3fmt10ArgumentV13new17h8d181028f16acb87E>:
_ZN4core3fmt10ArgumentV13new17h8d181028f16acb87E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h8d181028f16acb87E+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h8d181028f16acb87E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h3cdd3af16d67e3cbE:

00000000 <_ZN4core3fmt9Arguments6new_v117h3cdd3af16d67e3cbE>:
_ZN4core3fmt9Arguments6new_v117h3cdd3af16d67e3cbE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h46b605bb548fa6ffE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:547
   0:	b081      	sub	sp, #4
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.11
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
00000249 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002fa l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE	00000064 _ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E	00000010 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE	00000012 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE



Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE:

00000000 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE>:
_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:334
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:336
   8:	f88d 0017 	strb.w	r0, [sp, #23]
   c:	2001      	movs	r0, #1
   e:	f88d 0017 	strb.w	r0, [sp, #23]
  12:	2800      	cmp	r0, #0
  14:	9100      	str	r1, [sp, #0]
  16:	d105      	bne.n	24 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x24>
  18:	e7ff      	b.n	1a <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x1a>
  1a:	2000      	movs	r0, #0
  1c:	2800      	cmp	r0, #0
  1e:	d10b      	bne.n	38 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x38>
  20:	e7ff      	b.n	22 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:339
  22:	defe      	udf	#254	; 0xfe
  24:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:336
  26:	f88d 0017 	strb.w	r0, [sp, #23]
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9004      	str	r0, [sp, #16]
  2e:	9804      	ldr	r0, [sp, #16]
  30:	9003      	str	r0, [sp, #12]
  32:	2001      	movs	r0, #1
  34:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:335
  36:	e002      	b.n	3e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x3e>
  38:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:337
  3a:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:335
  3c:	e7ff      	b.n	3e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x3e>
  3e:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:339
  40:	2800      	cmp	r0, #0
  42:	d104      	bne.n	4e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x4e>
  44:	e00d      	b.n	62 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x62>
  46:	9802      	ldr	r0, [sp, #8]
  48:	9903      	ldr	r1, [sp, #12]
  4a:	b006      	add	sp, #24
  4c:	4770      	bx	lr
  4e:	f89d 0017 	ldrb.w	r0, [sp, #23]
  52:	07c0      	lsls	r0, r0, #31
  54:	2800      	cmp	r0, #0
  56:	d0f6      	beq.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x46>
  58:	e7ff      	b.n	5a <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x5a>
  5a:	2000      	movs	r0, #0
  5c:	f88d 0017 	strb.w	r0, [sp, #23]
  60:	e7f1      	b.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x46>
  62:	e7f0      	b.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE+0x46>

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E:

00000000 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h2d169a53d1245485E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1290
   0:	b081      	sub	sp, #4
   2:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1291
   4:	f88d 0003 	strb.w	r0, [sp, #3]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1292
   8:	f89d 0003 	ldrb.w	r0, [sp, #3]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE:

00000000 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h44085857f7569bcbE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1280
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1281
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1282
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.12.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.12
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000219 l       .debug_str	00000000 
00000242 l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
00000284 l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
00000295 l       .debug_str	00000000 
0000029b l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3mem11size_of_val17h501244a436071240E	00000000 .text._ZN4core3mem11size_of_val17h501244a436071240E
00000000 l    d  .text._ZN4core3mem4swap17hef8e09dcea69de35E	00000000 .text._ZN4core3mem4swap17hef8e09dcea69de35E
00000000 l    d  .text._ZN4core3mem7size_of17h0ac9eb7bbf05a77cE	00000000 .text._ZN4core3mem7size_of17h0ac9eb7bbf05a77cE
00000000 l    d  .text._ZN4core3mem7size_of17h29c81d15fc7a5c91E	00000000 .text._ZN4core3mem7size_of17h29c81d15fc7a5c91E
00000000 l    d  .text._ZN4core3mem7size_of17hca3f617610c8f3e1E	00000000 .text._ZN4core3mem7size_of17hca3f617610c8f3e1E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3mem11size_of_val17h501244a436071240E	0000001e _ZN4core3mem11size_of_val17h501244a436071240E
00000000 g     F .text._ZN4core3mem4swap17hef8e09dcea69de35E	0000001e _ZN4core3mem4swap17hef8e09dcea69de35E
00000000 g     F .text._ZN4core3mem7size_of17h0ac9eb7bbf05a77cE	00000012 _ZN4core3mem7size_of17h0ac9eb7bbf05a77cE
00000000 g     F .text._ZN4core3mem7size_of17h29c81d15fc7a5c91E	00000012 _ZN4core3mem7size_of17h29c81d15fc7a5c91E
00000000 g     F .text._ZN4core3mem7size_of17hca3f617610c8f3e1E	00000012 _ZN4core3mem7size_of17hca3f617610c8f3e1E
00000000         *UND*	00000000 _ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E



Disassembly of section .text._ZN4core3mem11size_of_val17h501244a436071240E:

00000000 <_ZN4core3mem11size_of_val17h501244a436071240E>:
_ZN4core3mem11size_of_val17h501244a436071240E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:317
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:318
   a:	9804      	ldr	r0, [sp, #16]
   c:	9005      	str	r0, [sp, #20]
   e:	9805      	ldr	r0, [sp, #20]
  10:	9202      	str	r2, [sp, #8]
  12:	9301      	str	r3, [sp, #4]
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3mem11size_of_val17h501244a436071240E+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:319
  18:	9800      	ldr	r0, [sp, #0]
  1a:	b006      	add	sp, #24
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem4swap17hef8e09dcea69de35E:

00000000 <_ZN4core3mem4swap17hef8e09dcea69de35E>:
_ZN4core3mem4swap17hef8e09dcea69de35E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:649
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9002      	str	r0, [sp, #8]
   a:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:651
   c:	9802      	ldr	r0, [sp, #8]
   e:	9903      	ldr	r1, [sp, #12]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17h3f4cb1d26a8e3af5E>
  18:	e7ff      	b.n	1a <_ZN4core3mem4swap17hef8e09dcea69de35E+0x1a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:653
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem7size_of17h0ac9eb7bbf05a77cE:

00000000 <_ZN4core3mem7size_of17h0ac9eb7bbf05a77cE>:
_ZN4core3mem7size_of17h0ac9eb7bbf05a77cE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:291
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:292
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h0ac9eb7bbf05a77cE+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:293
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17h29c81d15fc7a5c91E:

00000000 <_ZN4core3mem7size_of17h29c81d15fc7a5c91E>:
_ZN4core3mem7size_of17h29c81d15fc7a5c91E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:291
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:292
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h29c81d15fc7a5c91E+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:293
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17hca3f617610c8f3e1E:

00000000 <_ZN4core3mem7size_of17hca3f617610c8f3e1E>:
_ZN4core3mem7size_of17hca3f617610c8f3e1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:291
   0:	b082      	sub	sp, #8
   2:	2020      	movs	r0, #32
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:292
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17hca3f617610c8f3e1E+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:293
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.13.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.13
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
000001a4 l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
000002ab l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002b9 l       .debug_str	00000000 
000002bf l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002cc l       .debug_str	00000000 
000002d0 l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002df l       .debug_str	00000000 
000002e3 l       .debug_str	00000000 
000002f4 l       .debug_str	00000000 
000002fd l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000307 l       .debug_str	00000000 
00000309 l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
0000032f l       .debug_str	00000000 
00000339 l       .debug_str	00000000 
00000340 l       .debug_str	00000000 
00000345 l       .debug_str	00000000 
0000034b l       .debug_str	00000000 
00000351 l       .debug_str	00000000 
00000357 l       .debug_str	00000000 
0000035b l       .debug_str	00000000 
00000368 l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
00000381 l       .debug_str	00000000 
0000038f l       .debug_str	00000000 
00000394 l       .debug_str	00000000 
000003bc l       .debug_str	00000000 
000003c5 l       .debug_str	00000000 
000003c7 l       .debug_str	00000000 
00000431 l       .debug_str	00000000 
0000047a l       .debug_str	00000000 
000004af l       .debug_str	00000000 
0000052b l       .debug_str	00000000 
00000532 l       .debug_str	00000000 
00000567 l       .debug_str	00000000 
00000582 l       .debug_str	00000000 
000005e9 l       .debug_str	00000000 
000005ee l       .debug_str	00000000 
000005f4 l       .debug_str	00000000 
000005f8 l       .debug_str	00000000 
00000605 l       .debug_str	00000000 
00000609 l       .debug_str	00000000 
00000614 l       .debug_str	00000000 
0000061a l       .debug_str	00000000 
00000645 l       .debug_str	00000000 
000006b2 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.3d798ce19bd1deaac424d5450702a8d7.0	00000018 .Lanon.3d798ce19bd1deaac424d5450702a8d7.0
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0befa2fb92f64c4bE	00000000 .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0befa2fb92f64c4bE
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h7859ca10343eb52bE	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h7859ca10343eb52bE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h1b5427c2b91d5548E	00000000 .text._ZN4core3ptr18real_drop_in_place17h1b5427c2b91d5548E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h7cf1d43cbf919a6fE	00000000 .text._ZN4core3ptr18real_drop_in_place17h7cf1d43cbf919a6fE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17hc5db0c021d424935E	00000000 .text._ZN4core3ptr18real_drop_in_place17hc5db0c021d424935E
00000000 l    d  .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h84fed29aded471a6E	00000000 .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h84fed29aded471a6E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0befa2fb92f64c4bE	00000034 .hidden _ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0befa2fb92f64c4bE
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h7859ca10343eb52bE	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h7859ca10343eb52bE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h1b5427c2b91d5548E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h1b5427c2b91d5548E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h7cf1d43cbf919a6fE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h7cf1d43cbf919a6fE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17hc5db0c021d424935E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17hc5db0c021d424935E
00000000 g     F .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h84fed29aded471a6E	00000010 .hidden _ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h84fed29aded471a6E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000         *UND*	00000000 __aeabi_memcpy4



Disassembly of section .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0befa2fb92f64c4bE:

00000000 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0befa2fb92f64c4bE>:
_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0befa2fb92f64c4bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ops/arith.rs:198
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	eba0 0c01 	sub.w	ip, r0, r1
  12:	4288      	cmp	r0, r1
  14:	9203      	str	r2, [sp, #12]
  16:	9302      	str	r3, [sp, #8]
  18:	f8cd c004 	str.w	ip, [sp, #4]
  1c:	d303      	bcc.n	26 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0befa2fb92f64c4bE+0x26>
  1e:	e7ff      	b.n	20 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0befa2fb92f64c4bE+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  32:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h7859ca10343eb52bE:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h7859ca10343eb52bE>:
_ZN4core10intrinsics19copy_nonoverlapping17h7859ca10343eb52bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1421
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1422
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h7859ca10343eb52bE+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1423
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h1b5427c2b91d5548E:

00000000 <_ZN4core3ptr18real_drop_in_place17h1b5427c2b91d5548E>:
_ZN4core3ptr18real_drop_in_place17h1b5427c2b91d5548E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:193
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h7cf1d43cbf919a6fE:

00000000 <_ZN4core3ptr18real_drop_in_place17h7cf1d43cbf919a6fE>:
_ZN4core3ptr18real_drop_in_place17h7cf1d43cbf919a6fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:193
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17hc5db0c021d424935E:

00000000 <_ZN4core3ptr18real_drop_in_place17hc5db0c021d424935E>:
_ZN4core3ptr18real_drop_in_place17hc5db0c021d424935E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:193
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h84fed29aded471a6E:

00000000 <_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h84fed29aded471a6E>:
_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h84fed29aded471a6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/clone.rs:167
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/clone.rs:168
   6:	9801      	ldr	r0, [sp, #4]
   8:	6800      	ldr	r0, [r0, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/clone.rs:169
   a:	9100      	str	r1, [sp, #0]
   c:	b002      	add	sp, #8
   e:	4770      	bx	lr

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.14.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.14
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fc l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000212 l       .debug_str	00000000 
00000226 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
000002b6 l       .debug_str	00000000 
000002fa l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000305 l       .debug_str	00000000 
0000030a l       .debug_str	00000000 
0000030f l       .debug_str	00000000 
00000313 l       .debug_str	00000000 
0000033b l       .debug_str	00000000 
00000340 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h9697addf49e6e0f9E	00000000 .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h9697addf49e6e0f9E
00000000 l    d  .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hec99c4ec957b36f2E	00000000 .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hec99c4ec957b36f2E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h9697addf49e6e0f9E	0000001e _ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h9697addf49e6e0f9E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E
00000000         *UND*	00000000 _ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE
00000000 g     F .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hec99c4ec957b36f2E	00000028 _ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hec99c4ec957b36f2E



Disassembly of section .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h9697addf49e6e0f9E:

00000000 <_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h9697addf49e6e0f9E>:
_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h9697addf49e6e0f9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:548
   0:	b087      	sub	sp, #28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:549
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9005      	str	r0, [sp, #20]
  10:	9106      	str	r1, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:550
  12:	9805      	ldr	r0, [sp, #20]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9201      	str	r2, [sp, #4]
  18:	9300      	str	r3, [sp, #0]
  1a:	b007      	add	sp, #28
  1c:	4770      	bx	lr

Disassembly of section .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hec99c4ec957b36f2E:

00000000 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hec99c4ec957b36f2E>:
_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hec99c4ec957b36f2E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:567
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:568
   8:	9903      	ldr	r1, [sp, #12]
   a:	9002      	str	r0, [sp, #8]
   c:	4608      	mov	r0, r1
   e:	9201      	str	r2, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hec99c4ec957b36f2E+0x18>
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	9900      	ldr	r1, [sp, #0]
  1e:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E>
  22:	e7ff      	b.n	24 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hec99c4ec957b36f2E+0x24>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:569
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.15.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.15
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
000002bd l       .debug_str	00000000 
000002c8 l       .debug_str	00000000 
000002ca l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h99656aad048ddc8dE	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h99656aad048ddc8dE
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h253a8ecdd832f3e7E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h253a8ecdd832f3e7E
00000000 l    d  .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E	00000000 .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E
00000000 l    d  .text._ZN6memchr6memchr17h2e0fad045f52561fE	00000000 .text._ZN6memchr6memchr17h2e0fad045f52561fE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2e2de15aa8b159eeE
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h99656aad048ddc8dE	0000000e _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h99656aad048ddc8dE
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h253a8ecdd832f3e7E	0000001a _ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h253a8ecdd832f3e7E
00000000 g     F .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E	0000001e _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E
00000000 g     F .text._ZN6memchr6memchr17h2e0fad045f52561fE	00000064 .hidden _ZN6memchr6memchr17h2e0fad045f52561fE
00000000         *UND*	00000000 _ZN6memchr8fallback6memchr17ha813d78258374bf9E



Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h99656aad048ddc8dE:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h99656aad048ddc8dE>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h99656aad048ddc8dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:547
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h253a8ecdd832f3e7E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h253a8ecdd832f3e7E>:
_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h253a8ecdd832f3e7E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:539
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:540
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h253a8ecdd832f3e7E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h253a8ecdd832f3e7E+0x14>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:541
  14:	9801      	ldr	r0, [sp, #4]
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E:

00000000 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E>:
_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:568
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:569
   8:	9802      	ldr	r0, [sp, #8]
   a:	9101      	str	r1, [sp, #4]
   c:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E>
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:570
  18:	9803      	ldr	r0, [sp, #12]
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr6memchr17h2e0fad045f52561fE:

00000000 <_ZN6memchr6memchr17h2e0fad045f52561fE>:
_ZN6memchr6memchr17h2e0fad045f52561fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:131
///
/// let haystack = b"the quick brown fox";
/// assert_eq!(memchr(b'k', haystack), Some(8));
/// ```
#[inline]
pub fn memchr(needle: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 0013 	strb.w	r0, [sp, #19]
   e:	9105      	str	r1, [sp, #20]
  10:	9206      	str	r2, [sp, #24]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    #[inline(always)]
    fn imp(n1: u8, haystack: &[u8]) -> Option<usize> {
        fallback::memchr(n1, haystack)
    }

    if haystack.is_empty() {
  12:	9805      	ldr	r0, [sp, #20]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9303      	str	r3, [sp, #12]
  18:	f8cd c008 	str.w	ip, [sp, #8]
  1c:	f8cd e004 	str.w	lr, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2e2de15aa8b159eeE>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <_ZN6memchr6memchr17h2e0fad045f52561fE+0x28>
  28:	9800      	ldr	r0, [sp, #0]
  2a:	07c1      	lsls	r1, r0, #31
  2c:	2900      	cmp	r1, #0
  2e:	d003      	beq.n	38 <_ZN6memchr6memchr17h2e0fad045f52561fE+0x38>
  30:	e7ff      	b.n	32 <_ZN6memchr6memchr17h2e0fad045f52561fE+0x32>
  32:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:157
        None
  34:	9007      	str	r0, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    if haystack.is_empty() {
  36:	e011      	b.n	5c <_ZN6memchr6memchr17h2e0fad045f52561fE+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:159
    } else {
        imp(needle, haystack)
  38:	f89d 0013 	ldrb.w	r0, [sp, #19]
  3c:	9905      	ldr	r1, [sp, #20]
  3e:	9a06      	ldr	r2, [sp, #24]
  40:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  44:	910a      	str	r1, [sp, #40]	; 0x28
  46:	920b      	str	r2, [sp, #44]	; 0x2c
_ZN6memchr6memchr3imp17h62fc93d95d902e68E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:153
        fallback::memchr(n1, haystack)
  48:	990a      	ldr	r1, [sp, #40]	; 0x28
  4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4c:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  50:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
_ZN6memchr6memchr17h2e0fad045f52561fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:159
        imp(needle, haystack)
  54:	9108      	str	r1, [sp, #32]
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <_ZN6memchr6memchr17h2e0fad045f52561fE+0x5a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    if haystack.is_empty() {
  5a:	e7ff      	b.n	5c <_ZN6memchr6memchr17h2e0fad045f52561fE+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:161
    }
}
  5c:	9807      	ldr	r0, [sp, #28]
  5e:	9908      	ldr	r1, [sp, #32]
  60:	b00c      	add	sp, #48	; 0x30
  62:	bd80      	pop	{r7, pc}

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.2
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000126 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
0000024e l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
000002a7 l       .debug_str	00000000 
000002ea l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
000002f5 l       .debug_str	00000000 
000002f7 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
0000031d l       .debug_str	00000000 
00000361 l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003b7 l       .debug_str	00000000 
000003c1 l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
000003cc l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003d6 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
00000402 l       .debug_str	00000000 
0000040b l       .debug_str	00000000 
00000475 l       .debug_str	00000000 
000004be l       .debug_str	00000000 
00000505 l       .debug_str	00000000 
0000050e l       .debug_str	00000000 
00000559 l       .debug_str	00000000 
00000566 l       .debug_str	00000000 
0000056b l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
00000645 l       .debug_str	00000000 
00000655 l       .debug_str	00000000 
00000671 l       .debug_str	00000000 
00000680 l       .debug_str	00000000 
000006f5 l       .debug_str	00000000 
00000720 l       .debug_str	00000000 
00000729 l       .debug_str	00000000 
00000730 l       .debug_str	00000000 
00000736 l       .debug_str	00000000 
00000738 l       .debug_str	00000000 
000007b1 l       .debug_str	00000000 
000007bb l       .debug_str	00000000 
0000081d l       .debug_str	00000000 
00000825 l       .debug_str	00000000 
00000889 l       .debug_str	00000000 
00000893 l       .debug_str	00000000 
00000903 l       .debug_str	00000000 
00000917 l       .debug_str	00000000 
0000098b l       .debug_str	00000000 
00000994 l       .debug_str	00000000 
000009a0 l       .debug_str	00000000 
000009a6 l       .debug_str	00000000 
000009ac l       .debug_str	00000000 
000009b2 l       .debug_str	00000000 
000009b6 l       .debug_str	00000000 
00000000 l     F .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE	000000bc _ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE
00000000 l    d  .text._ZN4core4iter6traits8iterator8Iterator3map17h4ec95bf0890117d4E	00000000 .text._ZN4core4iter6traits8iterator8Iterator3map17h4ec95bf0890117d4E
00000000 l    d  .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h27187bd81c5ddee8E	00000000 .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h27187bd81c5ddee8E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2e2de15aa8b159eeE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2e2de15aa8b159eeE
00000000 l    d  .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hfcb1d5eb4f17bdc2E	00000000 .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hfcb1d5eb4f17bdc2E
00000000 l    d  .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf5198998074169dcE	00000000 .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf5198998074169dcE
00000000 l    d  .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5547516f93c1d428E	00000000 .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5547516f93c1d428E
00000000 l    d  .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h4567bb728ff33767E	00000000 .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h4567bb728ff33767E
00000000 l    d  .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE	00000000 .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE
00000000 l    d  .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E	00000000 .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E
00000000 l    d  .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hd395a10834a89ce9E	00000000 .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hd395a10834a89ce9E
00000000 l    d  .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE	00000000 .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hdf23c9af19afd403E
00000000         *UND*	00000000 _ZN4core3cmp3min17hc80f1c80276aeca7E
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E
00000000         *UND*	00000000 _ZN4core3mem11size_of_val17h501244a436071240E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h29c81d15fc7a5c91E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h47b1b172a0d77546E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hcc4b4ac65ebe92b4E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E
00000000 g     F .text._ZN4core4iter6traits8iterator8Iterator3map17h4ec95bf0890117d4E	00000026 _ZN4core4iter6traits8iterator8Iterator3map17h4ec95bf0890117d4E
00000000 g     F .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h27187bd81c5ddee8E	00000026 _ZN4core4iter6traits8iterator8Iterator8flat_map17h27187bd81c5ddee8E
00000000         *UND*	00000000 _ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h9697addf49e6e0f9E
00000000         *UND*	00000000 _ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E	00000090 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2e2de15aa8b159eeE	00000028 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2e2de15aa8b159eeE
00000000 g     F .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hfcb1d5eb4f17bdc2E	00000036 _ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hfcb1d5eb4f17bdc2E
00000000 g     F .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf5198998074169dcE	00000036 _ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf5198998074169dcE
00000000 g     F .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5547516f93c1d428E	00000032 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5547516f93c1d428E
00000000 g     F .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h4567bb728ff33767E	0000003a _ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h4567bb728ff33767E
00000000 g     F .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E	000000bc _ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E
00000000 g     F .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hd395a10834a89ce9E	0000003e _ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hd395a10834a89ce9E
00000000 g     F .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE	000000a0 _ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE
00000000         *UND*	00000000 memcmp



Disassembly of section .text._ZN4core4iter6traits8iterator8Iterator3map17h4ec95bf0890117d4E:

00000000 <_ZN4core4iter6traits8iterator8Iterator3map17h4ec95bf0890117d4E>:
_ZN4core4iter6traits8iterator8Iterator3map17h4ec95bf0890117d4E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:558
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:561
   c:	9805      	ldr	r0, [sp, #20]
   e:	9906      	ldr	r1, [sp, #24]
  10:	9204      	str	r2, [sp, #16]
  12:	9303      	str	r3, [sp, #12]
  14:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h9697addf49e6e0f9E>
  18:	9002      	str	r0, [sp, #8]
  1a:	9101      	str	r1, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN4core4iter6traits8iterator8Iterator3map17h4ec95bf0890117d4E+0x1e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:562
  1e:	9802      	ldr	r0, [sp, #8]
  20:	9901      	ldr	r1, [sp, #4]
  22:	b008      	add	sp, #32
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter6traits8iterator8Iterator8flat_map17h27187bd81c5ddee8E:

00000000 <_ZN4core4iter6traits8iterator8Iterator8flat_map17h27187bd81c5ddee8E>:
_ZN4core4iter6traits8iterator8Iterator8flat_map17h27187bd81c5ddee8E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:1095
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:1098
   e:	9903      	ldr	r1, [sp, #12]
  10:	9a04      	ldr	r2, [sp, #16]
  12:	9302      	str	r3, [sp, #8]
  14:	f8cd c004 	str.w	ip, [sp, #4]
  18:	f8cd e000 	str.w	lr, [sp]
  1c:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE>
  20:	e7ff      	b.n	22 <_ZN4core4iter6traits8iterator8Iterator8flat_map17h27187bd81c5ddee8E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:1099
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:527
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:529
   c:	9809      	ldr	r0, [sp, #36]	; 0x24
   e:	990a      	ldr	r1, [sp, #40]	; 0x28
  10:	9208      	str	r2, [sp, #32]
  12:	9307      	str	r3, [sp, #28]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  18:	900d      	str	r0, [sp, #52]	; 0x34
  1a:	e7ff      	b.n	1c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:530
  1c:	980d      	ldr	r0, [sp, #52]	; 0x34
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E>
  22:	9006      	str	r0, [sp, #24]
  24:	e7ff      	b.n	26 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x26>
  26:	e7ff      	b.n	28 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:532
  28:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h29c81d15fc7a5c91E>
  2c:	9005      	str	r0, [sp, #20]
  2e:	e7ff      	b.n	30 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x30>
  30:	9805      	ldr	r0, [sp, #20]
  32:	2800      	cmp	r0, #0
  34:	d10a      	bne.n	4c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x4c>
  36:	e7ff      	b.n	38 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x38>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:533
  38:	980d      	ldr	r0, [sp, #52]	; 0x34
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  3e:	9004      	str	r0, [sp, #16]
  40:	4608      	mov	r0, r1
  42:	4611      	mov	r1, r2
  44:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  48:	9003      	str	r0, [sp, #12]
  4a:	e009      	b.n	60 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x60>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:535
  4c:	980d      	ldr	r0, [sp, #52]	; 0x34
  4e:	9909      	ldr	r1, [sp, #36]	; 0x24
  50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  52:	9002      	str	r0, [sp, #8]
  54:	4608      	mov	r0, r1
  56:	4611      	mov	r1, r2
  58:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  5c:	9001      	str	r0, [sp, #4]
  5e:	e008      	b.n	72 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x72>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:533
  60:	9804      	ldr	r0, [sp, #16]
  62:	9903      	ldr	r1, [sp, #12]
  64:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h47b1b172a0d77546E>
  68:	9000      	str	r0, [sp, #0]
  6a:	e7ff      	b.n	6c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x6c>
  6c:	9800      	ldr	r0, [sp, #0]
  6e:	900e      	str	r0, [sp, #56]	; 0x38
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:532
  70:	e006      	b.n	80 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x80>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:535
  72:	9802      	ldr	r0, [sp, #8]
  74:	9901      	ldr	r1, [sp, #4]
  76:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E>
  7a:	900e      	str	r0, [sp, #56]	; 0x38
  7c:	e7ff      	b.n	7e <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x7e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:532
  7e:	e7ff      	b.n	80 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h520b0cd2bfde08f4E+0x80>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:539
  80:	980d      	ldr	r0, [sp, #52]	; 0x34
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:540
  82:	990e      	ldr	r1, [sp, #56]	; 0x38
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:538
  84:	900b      	str	r0, [sp, #44]	; 0x2c
  86:	910c      	str	r1, [sp, #48]	; 0x30
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:544
  88:	980b      	ldr	r0, [sp, #44]	; 0x2c
  8a:	990c      	ldr	r1, [sp, #48]	; 0x30
  8c:	b010      	add	sp, #64	; 0x40
  8e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2e2de15aa8b159eeE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2e2de15aa8b159eeE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2e2de15aa8b159eeE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:94
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:95
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2e2de15aa8b159eeE+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	fab0 f180 	clz	r1, r0
  22:	0948      	lsrs	r0, r1, #5
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:96
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hfcb1d5eb4f17bdc2E:

00000000 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hfcb1d5eb4f17bdc2E>:
_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hfcb1d5eb4f17bdc2E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5168
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5169
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hfcb1d5eb4f17bdc2E>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17hfcb1d5eb4f17bdc2E+0x30>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5170
  30:	9801      	ldr	r0, [sp, #4]
  32:	b00a      	add	sp, #40	; 0x28
  34:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf5198998074169dcE:

00000000 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf5198998074169dcE>:
_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf5198998074169dcE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5176
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5177
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf5198998074169dcE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17hf5198998074169dcE+0x30>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5178
  30:	9801      	ldr	r0, [sp, #4]
  32:	b00a      	add	sp, #40	; 0x28
  34:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5547516f93c1d428E:

00000000 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5547516f93c1d428E>:
_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5547516f93c1d428E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2542
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2543
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hdf23c9af19afd403E>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5547516f93c1d428E+0x2a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2544
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h4567bb728ff33767E:

00000000 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h4567bb728ff33767E>:
_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h4567bb728ff33767E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5153
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5154
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h4567bb728ff33767E>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17h4567bb728ff33767E+0x30>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5155
  30:	9801      	ldr	r0, [sp, #4]
  32:	f000 0001 	and.w	r0, r0, #1
  36:	b00a      	add	sp, #40	; 0x28
  38:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE:

00000000 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE>:
_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5295
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5297
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1c:	f8cd e020 	str.w	lr, [sp, #32]
  20:	9407      	str	r4, [sp, #28]
  22:	9506      	str	r5, [sp, #24]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  28:	9005      	str	r0, [sp, #20]
  2a:	e7ff      	b.n	2c <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0x2c>
  2c:	980c      	ldr	r0, [sp, #48]	; 0x30
  2e:	990d      	ldr	r1, [sp, #52]	; 0x34
  30:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  34:	9004      	str	r0, [sp, #16]
  36:	e7ff      	b.n	38 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0x38>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5298
  38:	980a      	ldr	r0, [sp, #40]	; 0x28
  3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  40:	9003      	str	r0, [sp, #12]
  42:	e7ff      	b.n	44 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0x44>
  44:	980c      	ldr	r0, [sp, #48]	; 0x30
  46:	990d      	ldr	r1, [sp, #52]	; 0x34
  48:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  4c:	9002      	str	r0, [sp, #8]
  4e:	e7ff      	b.n	50 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0x50>
  50:	9803      	ldr	r0, [sp, #12]
  52:	9902      	ldr	r1, [sp, #8]
  54:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17hc80f1c80276aeca7E>
  58:	9001      	str	r0, [sp, #4]
  5a:	e7ff      	b.n	5c <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0x5c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5297
  5c:	9805      	ldr	r0, [sp, #20]
  5e:	9904      	ldr	r1, [sp, #16]
  60:	9a01      	ldr	r2, [sp, #4]
  62:	f7ff fffe 	bl	0 <memcmp>
  66:	900f      	str	r0, [sp, #60]	; 0x3c
  68:	e7ff      	b.n	6a <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5300
  6a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  6c:	2800      	cmp	r0, #0
  6e:	d106      	bne.n	7e <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0x7e>
  70:	e7ff      	b.n	72 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0x72>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5301
  72:	980a      	ldr	r0, [sp, #40]	; 0x28
  74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  76:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  7a:	9010      	str	r0, [sp, #64]	; 0x40
  7c:	e003      	b.n	86 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0x86>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5302
  7e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  80:	2800      	cmp	r0, #0
  82:	db0e      	blt.n	a2 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0xa2>
  84:	e011      	b.n	aa <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0xaa>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5301
  86:	980c      	ldr	r0, [sp, #48]	; 0x30
  88:	990d      	ldr	r1, [sp, #52]	; 0x34
  8a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  8e:	9011      	str	r0, [sp, #68]	; 0x44
  90:	e7ff      	b.n	92 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0x92>
  92:	a810      	add	r0, sp, #64	; 0x40
  94:	a911      	add	r1, sp, #68	; 0x44
  96:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E>
  9a:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
  9e:	e7ff      	b.n	a0 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0xa0>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5300
  a0:	e008      	b.n	b4 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0xb4>
  a2:	20ff      	movs	r0, #255	; 0xff
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5303
  a4:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5302
  a8:	e003      	b.n	b2 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0xb2>
  aa:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5305
  ac:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5302
  b0:	e7ff      	b.n	b2 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0xb2>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5300
  b2:	e7ff      	b.n	b4 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17h5019c00ac064553dE+0xb4>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5307
  b4:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
  b8:	b012      	add	sp, #72	; 0x48
  ba:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E:

00000000 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E>:
_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5212
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900c      	str	r0, [sp, #48]	; 0x30
   e:	910d      	str	r1, [sp, #52]	; 0x34
  10:	920e      	str	r2, [sp, #56]	; 0x38
  12:	930f      	str	r3, [sp, #60]	; 0x3c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5213
  14:	980c      	ldr	r0, [sp, #48]	; 0x30
  16:	990d      	ldr	r1, [sp, #52]	; 0x34
  18:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  1c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
  20:	9409      	str	r4, [sp, #36]	; 0x24
  22:	9508      	str	r5, [sp, #32]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  28:	9007      	str	r0, [sp, #28]
  2a:	e7ff      	b.n	2c <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x2c>
  2c:	980e      	ldr	r0, [sp, #56]	; 0x38
  2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  30:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  34:	9006      	str	r0, [sp, #24]
  36:	e7ff      	b.n	38 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x38>
  38:	9807      	ldr	r0, [sp, #28]
  3a:	9906      	ldr	r1, [sp, #24]
  3c:	4288      	cmp	r0, r1
  3e:	d004      	beq.n	4a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x4a>
  40:	e7ff      	b.n	42 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x42>
  42:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5214
  44:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  48:	e005      	b.n	56 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x56>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5216
  4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  4c:	990d      	ldr	r1, [sp, #52]	; 0x34
  4e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  52:	9005      	str	r0, [sp, #20]
  54:	e003      	b.n	5e <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x5e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5224
  56:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
  5a:	b012      	add	sp, #72	; 0x48
  5c:	bdb0      	pop	{r4, r5, r7, pc}
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5216
  5e:	980e      	ldr	r0, [sp, #56]	; 0x38
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  66:	9004      	str	r0, [sp, #16]
  68:	e7ff      	b.n	6a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x6a>
  6a:	9805      	ldr	r0, [sp, #20]
  6c:	9904      	ldr	r1, [sp, #16]
  6e:	4288      	cmp	r0, r1
  70:	d104      	bne.n	7c <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x7c>
  72:	e7ff      	b.n	74 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x74>
  74:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5217
  76:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  7a:	e7ec      	b.n	56 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x56>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5220
  7c:	980c      	ldr	r0, [sp, #48]	; 0x30
  7e:	990d      	ldr	r1, [sp, #52]	; 0x34
  80:	f7ff fffe 	bl	0 <_ZN4core3mem11size_of_val17h501244a436071240E>
  84:	9011      	str	r0, [sp, #68]	; 0x44
  86:	e7ff      	b.n	88 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x88>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5221
  88:	980c      	ldr	r0, [sp, #48]	; 0x30
  8a:	990d      	ldr	r1, [sp, #52]	; 0x34
  8c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  90:	9003      	str	r0, [sp, #12]
  92:	e7ff      	b.n	94 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x94>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5222
  94:	980e      	ldr	r0, [sp, #56]	; 0x38
  96:	990f      	ldr	r1, [sp, #60]	; 0x3c
  98:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  9c:	9002      	str	r0, [sp, #8]
  9e:	e7ff      	b.n	a0 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0xa0>
  a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5221
  a2:	9803      	ldr	r0, [sp, #12]
  a4:	9902      	ldr	r1, [sp, #8]
  a6:	f7ff fffe 	bl	0 <memcmp>
  aa:	9001      	str	r0, [sp, #4]
  ac:	e7ff      	b.n	ae <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0xae>
  ae:	9801      	ldr	r0, [sp, #4]
  b0:	fab0 f180 	clz	r1, r0
  b4:	0949      	lsrs	r1, r1, #5
  b6:	f88d 1043 	strb.w	r1, [sp, #67]	; 0x43
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5224
  ba:	e7cc      	b.n	56 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hbde43eb2846dab26E+0x56>

Disassembly of section .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hd395a10834a89ce9E:

00000000 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hd395a10834a89ce9E>:
_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hd395a10834a89ce9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5258
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9005      	str	r0, [sp, #20]
   e:	9106      	str	r1, [sp, #24]
  10:	9207      	str	r2, [sp, #28]
  12:	9308      	str	r3, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5259
  14:	9805      	ldr	r0, [sp, #20]
  16:	9906      	ldr	r1, [sp, #24]
  18:	9a07      	ldr	r2, [sp, #28]
  1a:	9b08      	ldr	r3, [sp, #32]
  1c:	f8cd c010 	str.w	ip, [sp, #16]
  20:	f8cd e00c 	str.w	lr, [sp, #12]
  24:	9402      	str	r4, [sp, #8]
  26:	9501      	str	r5, [sp, #4]
  28:	f7ff fffe 	bl	0 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hd395a10834a89ce9E>
  2c:	9000      	str	r0, [sp, #0]
  2e:	e7ff      	b.n	30 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17hd395a10834a89ce9E+0x30>
  30:	9800      	ldr	r0, [sp, #0]
  32:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5260
  36:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  3a:	b00a      	add	sp, #40	; 0x28
  3c:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE:

00000000 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE>:
_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3070
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3073
   8:	9806      	ldr	r0, [sp, #24]
   a:	6800      	ldr	r0, [r0, #0]
   c:	9105      	str	r1, [sp, #20]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E>
  12:	9004      	str	r0, [sp, #16]
  14:	e7ff      	b.n	16 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x16>
  16:	e7ff      	b.n	18 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3074
  18:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h29c81d15fc7a5c91E>
  1c:	9003      	str	r0, [sp, #12]
  1e:	e7ff      	b.n	20 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x20>
  20:	9803      	ldr	r0, [sp, #12]
  22:	2800      	cmp	r0, #0
  24:	d008      	beq.n	38 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x38>
  26:	e7ff      	b.n	28 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3075
  28:	9806      	ldr	r0, [sp, #24]
  2a:	6840      	ldr	r0, [r0, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h627c5b6f6043d846E>
  30:	9002      	str	r0, [sp, #8]
  32:	e7ff      	b.n	34 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x34>
  34:	e7ff      	b.n	36 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x36>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3074
  36:	e7ff      	b.n	38 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x38>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2987
  38:	9806      	ldr	r0, [sp, #24]
  3a:	6801      	ldr	r1, [r0, #0]
  3c:	6840      	ldr	r0, [r0, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3077
  3e:	4281      	cmp	r1, r0
  40:	d103      	bne.n	4a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x4a>
  42:	e7ff      	b.n	44 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x44>
  44:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3078
  46:	9007      	str	r0, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3077
  48:	e027      	b.n	9a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x9a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3080
  4a:	9806      	ldr	r0, [sp, #24]
  4c:	9008      	str	r0, [sp, #32]
  4e:	2001      	movs	r0, #1
  50:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core5slice13Iter$LT$T$GT$14post_inc_start17hc8566be97a33845fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3026
  52:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h29c81d15fc7a5c91E>
  56:	2800      	cmp	r0, #0
  58:	d10c      	bne.n	74 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x74>
  5a:	e7ff      	b.n	5c <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x5c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3028
  5c:	9808      	ldr	r0, [sp, #32]
  5e:	6840      	ldr	r0, [r0, #4]
  60:	9909      	ldr	r1, [sp, #36]	; 0x24
  62:	4249      	negs	r1, r1
  64:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hcc4b4ac65ebe92b4E>
  68:	9908      	ldr	r1, [sp, #32]
  6a:	6048      	str	r0, [r1, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3029
  6c:	9808      	ldr	r0, [sp, #32]
  6e:	6800      	ldr	r0, [r0, #0]
  70:	900a      	str	r0, [sp, #40]	; 0x28
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3026
  72:	e00c      	b.n	8e <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x8e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3031
  74:	9808      	ldr	r0, [sp, #32]
  76:	6800      	ldr	r0, [r0, #0]
  78:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3032
  7a:	9808      	ldr	r0, [sp, #32]
  7c:	6800      	ldr	r0, [r0, #0]
  7e:	9909      	ldr	r1, [sp, #36]	; 0x24
  80:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
  84:	9908      	ldr	r1, [sp, #32]
  86:	6008      	str	r0, [r1, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3033
  88:	980b      	ldr	r0, [sp, #44]	; 0x2c
  8a:	900a      	str	r0, [sp, #40]	; 0x28
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3026
  8c:	e7ff      	b.n	8e <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x8e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3035
  8e:	980a      	ldr	r0, [sp, #40]	; 0x28
_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3080
  90:	9001      	str	r0, [sp, #4]
  92:	e7ff      	b.n	94 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x94>
  94:	9801      	ldr	r0, [sp, #4]
  96:	9007      	str	r0, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3077
  98:	e7ff      	b.n	9a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h88d992d94cd68f3dE+0x9a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3083
  9a:	9807      	ldr	r0, [sp, #28]
  9c:	b00c      	add	sp, #48	; 0x30
  9e:	bd80      	pop	{r7, pc}

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.3
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
00000286 l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000312 l       .debug_str	00000000 
00000314 l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
0000031d l       .debug_str	00000000 
00000328 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003cb l       .debug_str	00000000 
00000449 l       .debug_str	00000000 
00000453 l       .debug_str	00000000 
00000457 l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
00000469 l       .debug_str	00000000 
0000048e l       .debug_str	00000000 
0000051c l       .debug_str	00000000 
000005c8 l       .debug_str	00000000 
000005cd l       .debug_str	00000000 
000005cf l       .debug_str	00000000 
000005d3 l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
000005fc l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.48002025b6cc23e70a332aa06da56390.0	00000018 .Lanon.48002025b6cc23e70a332aa06da56390.0
00000000 l     O .rodata..Lanon.48002025b6cc23e70a332aa06da56390.1	00000018 .Lanon.48002025b6cc23e70a332aa06da56390.1
00000000 l     O .rodata..Lanon.48002025b6cc23e70a332aa06da56390.2	00000018 .Lanon.48002025b6cc23e70a332aa06da56390.2
00000000 l     O .rodata..Lanon.48002025b6cc23e70a332aa06da56390.3	00000010 .Lanon.48002025b6cc23e70a332aa06da56390.3
00000000 l     O .rodata..Lanon.48002025b6cc23e70a332aa06da56390.4	00000010 .Lanon.48002025b6cc23e70a332aa06da56390.4
00000000 l     F .text._ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E	00000094 _ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E
00000000 l     O .rodata.str.0	00000055 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h26dbee278d9d761bE	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h26dbee278d9d761bE
00000000 l    d  .text._ZN9cstr_core5ascii14escape_default17h80f078096befb763E	00000000 .text._ZN9cstr_core5ascii14escape_default17h80f078096befb763E
00000000 l    d  .text._ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E	00000000 .text._ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h2e85074f48a6666eE	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h2e85074f48a6666eE
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hf8948da8a08624b5E	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hf8948da8a08624b5E
00000000 l    d  .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h0dce54eacf1ce55fE	00000000 .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h0dce54eacf1ce55fE
00000000 l    d  .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h543a17212b05cf3eE	00000000 .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h543a17212b05cf3eE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h0dce54eacf1ce55fE	00000036 _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h0dce54eacf1ce55fE
00000000 g     F .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h543a17212b05cf3eE	00000038 .hidden _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h543a17212b05cf3eE
00000000         *UND*	00000000 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE
00000000         *UND*	00000000 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE
00000000         *UND*	00000000 _ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E
00000000         *UND*	00000000 _ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h26dbee278d9d761bE	00000024 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h26dbee278d9d761bE
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E	00000036 _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h2e85074f48a6666eE	00000038 .hidden _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h2e85074f48a6666eE
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hf8948da8a08624b5E	0000001a _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hf8948da8a08624b5E
00000000 g     F .text._ZN9cstr_core5ascii14escape_default17h80f078096befb763E	000001ac .hidden _ZN9cstr_core5ascii14escape_default17h80f078096befb763E



Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h26dbee278d9d761bE:

00000000 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h26dbee278d9d761bE>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h26dbee278d9d761bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:245
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:246
   8:	f8d1 c000 	ldr.w	ip, [r1]
   c:	f8d1 e004 	ldr.w	lr, [r1, #4]
  10:	6889      	ldr	r1, [r1, #8]
  12:	6081      	str	r1, [r0, #8]
  14:	f8c0 e004 	str.w	lr, [r0, #4]
  18:	f8c0 c000 	str.w	ip, [r0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:247
  1c:	9201      	str	r2, [sp, #4]
  1e:	9300      	str	r3, [sp, #0]
  20:	b002      	add	sp, #8
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core5ascii14escape_default17h80f078096befb763E:

00000000 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E>:
_ZN9cstr_core5ascii14escape_default17h80f078096befb763E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:126
    /// assert_eq!(b'\\', escaped.next().unwrap());
    /// assert_eq!(b'x', escaped.next().unwrap());
    /// assert_eq!(b'9', escaped.next().unwrap());
    /// assert_eq!(b'd', escaped.next().unwrap());
    /// ```
    pub fn escape_default(c: u8) -> EscapeDefault {
   0:	b580      	push	{r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	460a      	mov	r2, r1
   6:	f88d 101b 	strb.w	r1, [sp, #27]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:128
        let (data, len) = match c {
            b'\t' => ([b'\\', b't', 0, 0], 2),
   a:	f89d 101b 	ldrb.w	r1, [sp, #27]
   e:	460b      	mov	r3, r1
  10:	2909      	cmp	r1, #9
  12:	9205      	str	r2, [sp, #20]
  14:	9004      	str	r0, [sp, #16]
  16:	9303      	str	r3, [sp, #12]
  18:	d038      	beq.n	8c <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x8c>
  1a:	e7ff      	b.n	1c <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x1c>
  1c:	9803      	ldr	r0, [sp, #12]
  1e:	b2c1      	uxtb	r1, r0
  20:	290a      	cmp	r1, #10
  22:	d053      	beq.n	cc <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0xcc>
  24:	e7ff      	b.n	26 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	b2c1      	uxtb	r1, r0
  2a:	290d      	cmp	r1, #13
  2c:	d03e      	beq.n	ac <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0xac>
  2e:	e7ff      	b.n	30 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x30>
  30:	9803      	ldr	r0, [sp, #12]
  32:	b2c1      	uxtb	r1, r0
  34:	2922      	cmp	r1, #34	; 0x22
  36:	d078      	beq.n	12a <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x12a>
  38:	e7ff      	b.n	3a <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	b2c1      	uxtb	r1, r0
  3e:	2927      	cmp	r1, #39	; 0x27
  40:	d063      	beq.n	10a <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x10a>
  42:	e7ff      	b.n	44 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x44>
  44:	9803      	ldr	r0, [sp, #12]
  46:	b2c1      	uxtb	r1, r0
  48:	295c      	cmp	r1, #92	; 0x5c
  4a:	d04f      	beq.n	ec <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0xec>
  4c:	e014      	b.n	78 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x78>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:134
            b'\r' => ([b'\\', b'r', 0, 0], 2),
            b'\n' => ([b'\\', b'n', 0, 0], 2),
            b'\\' => ([b'\\', b'\\', 0, 0], 2),
            b'\'' => ([b'\\', b'\'', 0, 0], 2),
            b'"' => ([b'\\', b'"', 0, 0], 2),
            b'\x20'...b'\x7e' => ([c, 0, 0, 0], 1),
  4e:	f89d 001b 	ldrb.w	r0, [sp, #27]
  52:	f88d 0044 	strb.w	r0, [sp, #68]	; 0x44
  56:	2000      	movs	r0, #0
  58:	f88d 0045 	strb.w	r0, [sp, #69]	; 0x45
  5c:	f88d 0046 	strb.w	r0, [sp, #70]	; 0x46
  60:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  64:	9811      	ldr	r0, [sp, #68]	; 0x44
  66:	9009      	str	r0, [sp, #36]	; 0x24
  68:	2001      	movs	r0, #1
  6a:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  6c:	e08b      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:135
            _ => ([b'\\', b'x', hexify(c >> 4), hexify(c & 0xf)], 4),
  6e:	f89d 001b 	ldrb.w	r0, [sp, #27]
  72:	0900      	lsrs	r0, r0, #4
  74:	9002      	str	r0, [sp, #8]
  76:	e068      	b.n	14a <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x14a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:134
            b'\x20'...b'\x7e' => ([c, 0, 0, 0], 1),
  78:	f89d 001b 	ldrb.w	r0, [sp, #27]
  7c:	2820      	cmp	r0, #32
  7e:	d3f6      	bcc.n	6e <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x6e>
  80:	e7ff      	b.n	82 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x82>
  82:	f89d 001b 	ldrb.w	r0, [sp, #27]
  86:	287f      	cmp	r0, #127	; 0x7f
  88:	d3e1      	bcc.n	4e <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x4e>
  8a:	e7f0      	b.n	6e <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x6e>
  8c:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:128
            b'\t' => ([b'\\', b't', 0, 0], 2),
  8e:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
  92:	2074      	movs	r0, #116	; 0x74
  94:	f88d 002d 	strb.w	r0, [sp, #45]	; 0x2d
  98:	2000      	movs	r0, #0
  9a:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  9e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
  a4:	9009      	str	r0, [sp, #36]	; 0x24
  a6:	2002      	movs	r0, #2
  a8:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  aa:	e06c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x186>
  ac:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:129
            b'\r' => ([b'\\', b'r', 0, 0], 2),
  ae:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
  b2:	2072      	movs	r0, #114	; 0x72
  b4:	f88d 0031 	strb.w	r0, [sp, #49]	; 0x31
  b8:	2000      	movs	r0, #0
  ba:	f88d 0032 	strb.w	r0, [sp, #50]	; 0x32
  be:	f88d 0033 	strb.w	r0, [sp, #51]	; 0x33
  c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  c4:	9009      	str	r0, [sp, #36]	; 0x24
  c6:	2002      	movs	r0, #2
  c8:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  ca:	e05c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x186>
  cc:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:130
            b'\n' => ([b'\\', b'n', 0, 0], 2),
  ce:	f88d 0034 	strb.w	r0, [sp, #52]	; 0x34
  d2:	206e      	movs	r0, #110	; 0x6e
  d4:	f88d 0035 	strb.w	r0, [sp, #53]	; 0x35
  d8:	2000      	movs	r0, #0
  da:	f88d 0036 	strb.w	r0, [sp, #54]	; 0x36
  de:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  e2:	980d      	ldr	r0, [sp, #52]	; 0x34
  e4:	9009      	str	r0, [sp, #36]	; 0x24
  e6:	2002      	movs	r0, #2
  e8:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  ea:	e04c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x186>
  ec:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:131
            b'\\' => ([b'\\', b'\\', 0, 0], 2),
  ee:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
  f2:	f88d 0039 	strb.w	r0, [sp, #57]	; 0x39
  f6:	2000      	movs	r0, #0
  f8:	f88d 003a 	strb.w	r0, [sp, #58]	; 0x3a
  fc:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
 100:	980e      	ldr	r0, [sp, #56]	; 0x38
 102:	9009      	str	r0, [sp, #36]	; 0x24
 104:	2002      	movs	r0, #2
 106:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 108:	e03d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x186>
 10a:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:132
            b'\'' => ([b'\\', b'\'', 0, 0], 2),
 10c:	f88d 003c 	strb.w	r0, [sp, #60]	; 0x3c
 110:	2027      	movs	r0, #39	; 0x27
 112:	f88d 003d 	strb.w	r0, [sp, #61]	; 0x3d
 116:	2000      	movs	r0, #0
 118:	f88d 003e 	strb.w	r0, [sp, #62]	; 0x3e
 11c:	f88d 003f 	strb.w	r0, [sp, #63]	; 0x3f
 120:	980f      	ldr	r0, [sp, #60]	; 0x3c
 122:	9009      	str	r0, [sp, #36]	; 0x24
 124:	2002      	movs	r0, #2
 126:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 128:	e02d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x186>
 12a:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:133
            b'"' => ([b'\\', b'"', 0, 0], 2),
 12c:	f88d 0040 	strb.w	r0, [sp, #64]	; 0x40
 130:	2022      	movs	r0, #34	; 0x22
 132:	f88d 0041 	strb.w	r0, [sp, #65]	; 0x41
 136:	2000      	movs	r0, #0
 138:	f88d 0042 	strb.w	r0, [sp, #66]	; 0x42
 13c:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 140:	9810      	ldr	r0, [sp, #64]	; 0x40
 142:	9009      	str	r0, [sp, #36]	; 0x24
 144:	2002      	movs	r0, #2
 146:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 148:	e01d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:135
            _ => ([b'\\', b'x', hexify(c >> 4), hexify(c & 0xf)], 4),
 14a:	9802      	ldr	r0, [sp, #8]
 14c:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E>
 150:	9001      	str	r0, [sp, #4]
 152:	e7ff      	b.n	154 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x154>
 154:	f89d 001b 	ldrb.w	r0, [sp, #27]
 158:	f000 000f 	and.w	r0, r0, #15
 15c:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E>
 160:	9000      	str	r0, [sp, #0]
 162:	e7ff      	b.n	164 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x164>
 164:	205c      	movs	r0, #92	; 0x5c
 166:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
 16a:	2078      	movs	r0, #120	; 0x78
 16c:	f88d 0049 	strb.w	r0, [sp, #73]	; 0x49
 170:	9801      	ldr	r0, [sp, #4]
 172:	f88d 004a 	strb.w	r0, [sp, #74]	; 0x4a
 176:	9900      	ldr	r1, [sp, #0]
 178:	f88d 104b 	strb.w	r1, [sp, #75]	; 0x4b
 17c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 17e:	9209      	str	r2, [sp, #36]	; 0x24
 180:	2204      	movs	r2, #4
 182:	920a      	str	r2, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 184:	e7ff      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h80f078096befb763E+0x186>
 186:	9809      	ldr	r0, [sp, #36]	; 0x24
 188:	9007      	str	r0, [sp, #28]
 18a:	980a      	ldr	r0, [sp, #40]	; 0x28
 18c:	9008      	str	r0, [sp, #32]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:139
        };

        return EscapeDefault {
            range: (0..len),
 18e:	9808      	ldr	r0, [sp, #32]
 190:	2100      	movs	r1, #0
 192:	9113      	str	r1, [sp, #76]	; 0x4c
 194:	9014      	str	r0, [sp, #80]	; 0x50
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:140
            data: data,
 196:	9807      	ldr	r0, [sp, #28]
 198:	9015      	str	r0, [sp, #84]	; 0x54
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:138
        return EscapeDefault {
 19a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 19c:	9914      	ldr	r1, [sp, #80]	; 0x50
 19e:	9a04      	ldr	r2, [sp, #16]
 1a0:	6010      	str	r0, [r2, #0]
 1a2:	6051      	str	r1, [r2, #4]
 1a4:	9815      	ldr	r0, [sp, #84]	; 0x54
 1a6:	6090      	str	r0, [r2, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:149
            match b {
                0...9 => b'0' + b,
                _ => b'a' + b - 10,
            }
        }
    }
 1a8:	b016      	add	sp, #88	; 0x58
 1aa:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E:

00000000 <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E>:
_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:143
        fn hexify(b: u8) -> u8 {
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	f88d 0016 	strb.w	r0, [sp, #22]
   8:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:145
                0...9 => b'0' + b,
   a:	2800      	cmp	r0, #0
   c:	9104      	str	r1, [sp, #16]
   e:	d109      	bne.n	24 <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x24>
  10:	e011      	b.n	36 <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x36>
  12:	f89d 0016 	ldrb.w	r0, [sp, #22]
  16:	3030      	adds	r0, #48	; 0x30
  18:	b2c1      	uxtb	r1, r0
  1a:	4602      	mov	r2, r0
  1c:	4281      	cmp	r1, r0
  1e:	9203      	str	r2, [sp, #12]
  20:	d123      	bne.n	6a <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x6a>
  22:	e004      	b.n	2e <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x2e>
  24:	f89d 0016 	ldrb.w	r0, [sp, #22]
  28:	280a      	cmp	r0, #10
  2a:	d3f2      	bcc.n	12 <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x12>
  2c:	e003      	b.n	36 <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x36>
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f88d 0017 	strb.w	r0, [sp, #23]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:144
            match b {
  34:	e015      	b.n	62 <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x62>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:146
                _ => b'a' + b - 10,
  36:	f89d 0016 	ldrb.w	r0, [sp, #22]
  3a:	3061      	adds	r0, #97	; 0x61
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9202      	str	r2, [sp, #8]
  44:	d118      	bne.n	78 <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x78>
  46:	e7ff      	b.n	48 <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x48>
  48:	9802      	ldr	r0, [sp, #8]
  4a:	b2c1      	uxtb	r1, r0
  4c:	390a      	subs	r1, #10
  4e:	b2ca      	uxtb	r2, r1
  50:	460b      	mov	r3, r1
  52:	428a      	cmp	r2, r1
  54:	9301      	str	r3, [sp, #4]
  56:	d116      	bne.n	86 <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x86>
  58:	e7ff      	b.n	5a <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x5a>
  5a:	9801      	ldr	r0, [sp, #4]
  5c:	f88d 0017 	strb.w	r0, [sp, #23]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:144
            match b {
  60:	e7ff      	b.n	62 <_ZN9cstr_core5ascii14escape_default6hexify17h2f8f6e914fdeb9a8E+0x62>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:148
        }
  62:	f89d 0017 	ldrb.w	r0, [sp, #23]
  66:	b006      	add	sp, #24
  68:	4770      	bx	lr
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:145
                0...9 => b'0' + b,
  6a:	f240 0000 	movw	r0, #0
  6e:	f2c0 0000 	movt	r0, #0
  72:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  76:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:146
                _ => b'a' + b - 10,
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  84:	defe      	udf	#254	; 0xfe
  86:	f240 0000 	movw	r0, #0
  8a:	f2c0 0000 	movt	r0, #0
  8e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  92:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:153

    impl Iterator for EscapeDefault {
        type Item = u8;
        fn next(&mut self) -> Option<u8> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:154
            self.range.next().map(|i| self.data[i])
   8:	9806      	ldr	r0, [sp, #24]
   a:	9105      	str	r1, [sp, #20]
   c:	f7ff fffe 	bl	0 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE>
  10:	9004      	str	r0, [sp, #16]
  12:	9103      	str	r1, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E+0x16>
  16:	a806      	add	r0, sp, #24
  18:	9007      	str	r0, [sp, #28]
  1a:	9a07      	ldr	r2, [sp, #28]
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9903      	ldr	r1, [sp, #12]
  20:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E>
  24:	9002      	str	r0, [sp, #8]
  26:	9101      	str	r1, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E+0x2a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:155
        }
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	9901      	ldr	r1, [sp, #4]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h2e85074f48a6666eE:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h2e85074f48a6666eE>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h2e85074f48a6666eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:154
            self.range.next().map(|i| self.data[i])
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9805      	ldr	r0, [sp, #20]
   c:	2803      	cmp	r0, #3
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	9001      	str	r0, [sp, #4]
  14:	d807      	bhi.n	26 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h2e85074f48a6666eE+0x26>
  16:	e7ff      	b.n	18 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h2e85074f48a6666eE+0x18>
  18:	9804      	ldr	r0, [sp, #16]
  1a:	6800      	ldr	r0, [r0, #0]
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	4408      	add	r0, r1
  20:	7a00      	ldrb	r0, [r0, #8]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	2204      	movs	r2, #4
  30:	9901      	ldr	r1, [sp, #4]
  32:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E>
  36:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hf8948da8a08624b5E:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hf8948da8a08624b5E>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hf8948da8a08624b5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:156
        fn size_hint(&self) -> (usize, Option<usize>) {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:157
            self.range.size_hint()
   a:	9903      	ldr	r1, [sp, #12]
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE>
  14:	e7ff      	b.n	16 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17hf8948da8a08624b5E+0x16>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:158
        }
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h0dce54eacf1ce55fE:

00000000 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h0dce54eacf1ce55fE>:
_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h0dce54eacf1ce55fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:161
    }
    impl DoubleEndedIterator for EscapeDefault {
        fn next_back(&mut self) -> Option<u8> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:162
            self.range.next_back().map(|i| self.data[i])
   8:	9806      	ldr	r0, [sp, #24]
   a:	9105      	str	r1, [sp, #20]
   c:	f7ff fffe 	bl	0 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E>
  10:	9004      	str	r0, [sp, #16]
  12:	9103      	str	r1, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h0dce54eacf1ce55fE+0x16>
  16:	a806      	add	r0, sp, #24
  18:	9007      	str	r0, [sp, #28]
  1a:	9a07      	ldr	r2, [sp, #28]
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9903      	ldr	r1, [sp, #12]
  20:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E>
  24:	9002      	str	r0, [sp, #8]
  26:	9101      	str	r1, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h0dce54eacf1ce55fE+0x2a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:163
        }
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	9901      	ldr	r1, [sp, #4]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h543a17212b05cf3eE:

00000000 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h543a17212b05cf3eE>:
_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h543a17212b05cf3eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:162
            self.range.next_back().map(|i| self.data[i])
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9805      	ldr	r0, [sp, #20]
   c:	2803      	cmp	r0, #3
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	9001      	str	r0, [sp, #4]
  14:	d807      	bhi.n	26 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h543a17212b05cf3eE+0x26>
  16:	e7ff      	b.n	18 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h543a17212b05cf3eE+0x18>
  18:	9804      	ldr	r0, [sp, #16]
  1a:	6800      	ldr	r0, [r0, #0]
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	4408      	add	r0, r1
  20:	7a00      	ldrb	r0, [r0, #8]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	2204      	movs	r2, #4
  30:	9901      	ldr	r1, [sp, #4]
  32:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E>
  36:	defe      	udf	#254	; 0xfe

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.4
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
0000021f l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
000002bc l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
00000302 l       .debug_str	00000000 
00000338 l       .debug_str	00000000 
00000374 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003da l       .debug_str	00000000 
00000414 l       .debug_str	00000000 
00000419 l       .debug_str	00000000 
0000041b l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E	00000000 .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E	00000000 .text._ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h543a17212b05cf3eE
00000000         *UND*	00000000 _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17heebba31d3f663848E
00000000         *UND*	00000000 _ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h9bcec1fd68c8394fE
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E	000000b4 _ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E	000000b4 _ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E	000000b4 _ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E	00000036 _ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E	000000a4 _ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E
00000000         *UND*	00000000 .hidden _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h2e85074f48a6666eE



Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E>:
_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:412
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
  10:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
  12:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  16:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  1a:	2001      	movs	r0, #1
  1c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  20:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  24:	9805      	ldr	r0, [sp, #20]
  26:	2800      	cmp	r0, #0
  28:	9304      	str	r3, [sp, #16]
  2a:	f8cd c00c 	str.w	ip, [sp, #12]
  2e:	f8cd e008 	str.w	lr, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	d01b      	beq.n	6e <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x6e>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x38>
  38:	9801      	ldr	r0, [sp, #4]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x40>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
  44:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  48:	9906      	ldr	r1, [sp, #24]
  4a:	9109      	str	r1, [sp, #36]	; 0x24
  4c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  50:	9807      	ldr	r0, [sp, #28]
  52:	9909      	ldr	r1, [sp, #36]	; 0x24
  54:	910a      	str	r1, [sp, #40]	; 0x28
  56:	990a      	ldr	r1, [sp, #40]	; 0x28
  58:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h2e85074f48a6666eE>
  5c:	9000      	str	r0, [sp, #0]
  5e:	e7ff      	b.n	60 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x60>
  60:	9800      	ldr	r0, [sp, #0]
  62:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  66:	2101      	movs	r1, #1
  68:	f88d 1020 	strb.w	r1, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  6c:	e003      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x76>
  6e:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:415
  70:	f88d 0020 	strb.w	r0, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  74:	e7ff      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x76>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  76:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  7a:	07c0      	lsls	r0, r0, #31
  7c:	2800      	cmp	r0, #0
  7e:	d104      	bne.n	8a <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x8a>
  80:	e7ff      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x82>
  82:	9805      	ldr	r0, [sp, #20]
  84:	2801      	cmp	r0, #1
  86:	d00a      	beq.n	9e <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x9e>
  88:	e013      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0xb2>
  8a:	2000      	movs	r0, #0
  8c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  90:	e7f7      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x82>
  92:	f89d 0020 	ldrb.w	r0, [sp, #32]
  96:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f4      	beq.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x92>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7ef      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x92>
  b2:	e7ee      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h2e0238f44992b559E+0x92>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E>:
_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:412
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
  10:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
  12:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  16:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  1a:	2001      	movs	r0, #1
  1c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  20:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  24:	9805      	ldr	r0, [sp, #20]
  26:	2800      	cmp	r0, #0
  28:	9304      	str	r3, [sp, #16]
  2a:	f8cd c00c 	str.w	ip, [sp, #12]
  2e:	f8cd e008 	str.w	lr, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	d01b      	beq.n	6e <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x6e>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x38>
  38:	9801      	ldr	r0, [sp, #4]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x40>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
  44:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  48:	9906      	ldr	r1, [sp, #24]
  4a:	9109      	str	r1, [sp, #36]	; 0x24
  4c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  50:	9807      	ldr	r0, [sp, #28]
  52:	9909      	ldr	r1, [sp, #36]	; 0x24
  54:	910a      	str	r1, [sp, #40]	; 0x28
  56:	990a      	ldr	r1, [sp, #40]	; 0x28
  58:	f7ff fffe 	bl	0 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h543a17212b05cf3eE>
  5c:	9000      	str	r0, [sp, #0]
  5e:	e7ff      	b.n	60 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x60>
  60:	9800      	ldr	r0, [sp, #0]
  62:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  66:	2101      	movs	r1, #1
  68:	f88d 1020 	strb.w	r1, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  6c:	e003      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x76>
  6e:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:415
  70:	f88d 0020 	strb.w	r0, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  74:	e7ff      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x76>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  76:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  7a:	07c0      	lsls	r0, r0, #31
  7c:	2800      	cmp	r0, #0
  7e:	d104      	bne.n	8a <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x8a>
  80:	e7ff      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x82>
  82:	9805      	ldr	r0, [sp, #20]
  84:	2801      	cmp	r0, #1
  86:	d00a      	beq.n	9e <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x9e>
  88:	e013      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0xb2>
  8a:	2000      	movs	r0, #0
  8c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  90:	e7f7      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x82>
  92:	f89d 0020 	ldrb.w	r0, [sp, #32]
  96:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f4      	beq.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x92>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7ef      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x92>
  b2:	e7ee      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h9a54270638c3a316E+0x92>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E>:
_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:412
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9104      	str	r1, [sp, #16]
   a:	9205      	str	r2, [sp, #20]
   c:	2100      	movs	r1, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
   e:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  12:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  16:	2101      	movs	r1, #1
  18:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  1c:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  20:	9904      	ldr	r1, [sp, #16]
  22:	2900      	cmp	r1, #0
  24:	460a      	mov	r2, r1
  26:	bf18      	it	ne
  28:	2201      	movne	r2, #1
  2a:	2900      	cmp	r1, #0
  2c:	9303      	str	r3, [sp, #12]
  2e:	f8cd c008 	str.w	ip, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	9200      	str	r2, [sp, #0]
  36:	d01e      	beq.n	76 <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x76>
  38:	e7ff      	b.n	3a <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x3a>
  3a:	9800      	ldr	r0, [sp, #0]
  3c:	2801      	cmp	r0, #1
  3e:	d001      	beq.n	44 <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x44>
  40:	e7ff      	b.n	42 <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x42>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  42:	defe      	udf	#254	; 0xfe
  44:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
  46:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	9106      	str	r1, [sp, #24]
  4e:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  52:	9905      	ldr	r1, [sp, #20]
  54:	9806      	ldr	r0, [sp, #24]
  56:	900a      	str	r0, [sp, #40]	; 0x28
  58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  5a:	a807      	add	r0, sp, #28
  5c:	f7ff fffe 	bl	0 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h9bcec1fd68c8394fE>
  60:	e7ff      	b.n	62 <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x62>
  62:	9807      	ldr	r0, [sp, #28]
  64:	9908      	ldr	r1, [sp, #32]
  66:	9a09      	ldr	r2, [sp, #36]	; 0x24
  68:	9b01      	ldr	r3, [sp, #4]
  6a:	60da      	str	r2, [r3, #12]
  6c:	6099      	str	r1, [r3, #8]
  6e:	6058      	str	r0, [r3, #4]
  70:	2001      	movs	r0, #1
  72:	6018      	str	r0, [r3, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  74:	e003      	b.n	7e <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x7e>
  76:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:415
  78:	9901      	ldr	r1, [sp, #4]
  7a:	6008      	str	r0, [r1, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  7c:	e7ff      	b.n	7e <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x7e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  7e:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  82:	07c0      	lsls	r0, r0, #31
  84:	2800      	cmp	r0, #0
  86:	d104      	bne.n	92 <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x92>
  88:	e7ff      	b.n	8a <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x8a>
  8a:	9804      	ldr	r0, [sp, #16]
  8c:	2800      	cmp	r0, #0
  8e:	d106      	bne.n	9e <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x9e>
  90:	e00f      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0xb2>
  92:	2000      	movs	r0, #0
  94:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  98:	e7f7      	b.n	8a <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x8a>
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f8      	beq.n	9a <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x9a>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7f3      	b.n	9a <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x9a>
  b2:	e7f2      	b.n	9a <_ZN4core6option15Option$LT$T$GT$3map17hd0d6c5613dae5dc9E+0x9a>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E:

00000000 <_ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E>:
_ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:256
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:258
   6:	9802      	ldr	r0, [sp, #8]
   8:	6800      	ldr	r0, [r0, #0]
   a:	2800      	cmp	r0, #0
   c:	9101      	str	r1, [sp, #4]
   e:	9000      	str	r0, [sp, #0]
  10:	d00b      	beq.n	2a <_ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E+0x2a>
  12:	e7ff      	b.n	14 <_ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	2801      	cmp	r0, #1
  18:	d001      	beq.n	1e <_ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E+0x1e>
  1a:	e7ff      	b.n	1c <_ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:261
  1c:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:258
  1e:	9802      	ldr	r0, [sp, #8]
  20:	3004      	adds	r0, #4
  22:	9004      	str	r0, [sp, #16]
  24:	9804      	ldr	r0, [sp, #16]
  26:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:257
  28:	e002      	b.n	30 <_ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E+0x30>
  2a:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:259
  2c:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:257
  2e:	e7ff      	b.n	30 <_ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E+0x30>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:261
  30:	9803      	ldr	r0, [sp, #12]
  32:	b005      	add	sp, #20
  34:	4770      	bx	lr

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E:

00000000 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E>:
_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:620
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
   8:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:622
   a:	f88d 001f 	strb.w	r0, [sp, #31]
   e:	f88d 001e 	strb.w	r0, [sp, #30]
  12:	2001      	movs	r0, #1
  14:	f88d 001f 	strb.w	r0, [sp, #31]
  18:	f88d 001e 	strb.w	r0, [sp, #30]
  1c:	9802      	ldr	r0, [sp, #8]
  1e:	2800      	cmp	r0, #0
  20:	4602      	mov	r2, r0
  22:	bf18      	it	ne
  24:	2201      	movne	r2, #1
  26:	2800      	cmp	r0, #0
  28:	9101      	str	r1, [sp, #4]
  2a:	9200      	str	r2, [sp, #0]
  2c:	d017      	beq.n	5e <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x5e>
  2e:	e7ff      	b.n	30 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x30>
  30:	9800      	ldr	r0, [sp, #0]
  32:	2801      	cmp	r0, #1
  34:	d001      	beq.n	3a <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x3a>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x38>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:625
  38:	defe      	udf	#254	; 0xfe
  3a:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:622
  3c:	f88d 001f 	strb.w	r0, [sp, #31]
  40:	9902      	ldr	r1, [sp, #8]
  42:	9105      	str	r1, [sp, #20]
  44:	f88d 001e 	strb.w	r0, [sp, #30]
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9006      	str	r0, [sp, #24]
  4c:	9806      	ldr	r0, [sp, #24]
  4e:	f7ff fffe 	bl	0 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17heebba31d3f663848E>
  52:	f88d 1011 	strb.w	r1, [sp, #17]
  56:	f88d 0010 	strb.w	r0, [sp, #16]
  5a:	e7ff      	b.n	5c <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x5c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:621
  5c:	e003      	b.n	66 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x66>
  5e:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:623
  60:	f88d 0010 	strb.w	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:621
  64:	e7ff      	b.n	66 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x66>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:625
  66:	f89d 001e 	ldrb.w	r0, [sp, #30]
  6a:	07c0      	lsls	r0, r0, #31
  6c:	2800      	cmp	r0, #0
  6e:	d104      	bne.n	7a <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x7a>
  70:	e7ff      	b.n	72 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x72>
  72:	9802      	ldr	r0, [sp, #8]
  74:	2800      	cmp	r0, #0
  76:	d10a      	bne.n	8e <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x8e>
  78:	e013      	b.n	a2 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0xa2>
  7a:	2000      	movs	r0, #0
  7c:	f88d 001e 	strb.w	r0, [sp, #30]
  80:	e7f7      	b.n	72 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x72>
  82:	f89d 0010 	ldrb.w	r0, [sp, #16]
  86:	f89d 1011 	ldrb.w	r1, [sp, #17]
  8a:	b008      	add	sp, #32
  8c:	bd80      	pop	{r7, pc}
  8e:	f89d 001f 	ldrb.w	r0, [sp, #31]
  92:	07c0      	lsls	r0, r0, #31
  94:	2800      	cmp	r0, #0
  96:	d0f4      	beq.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x82>
  98:	e7ff      	b.n	9a <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x9a>
  9a:	2000      	movs	r0, #0
  9c:	f88d 001f 	strb.w	r0, [sp, #31]
  a0:	e7ef      	b.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x82>
  a2:	e7ee      	b.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E+0x82>

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.5
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
00000267 l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
0000027e l       .debug_str	00000000 
00000318 l       .debug_str	00000000 
00000329 l       .debug_str	00000000 
0000032d l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
0000040c l       .debug_str	00000000 
00000411 l       .debug_str	00000000 
00000415 l       .debug_str	00000000 
00000419 l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
0000042c l       .debug_str	00000000 
00000432 l       .debug_str	00000000 
0000043f l       .debug_str	00000000 
00000463 l       .debug_str	00000000 
00000465 l       .debug_str	00000000 
00000485 l       .debug_str	00000000 
00000000 l    d  .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hdf23c9af19afd403E	00000000 .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hdf23c9af19afd403E
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE
00000000 l    d  .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E	00000000 .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hdf23c9af19afd403E	00000046 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hdf23c9af19afd403E
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h7cd092df61460d2dE
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h5d88042d69857093E
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h642974f66da407f8E
00000000         *UND*	00000000 _ZN4core3mem4swap17hef8e09dcea69de35E
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE	0000009a _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE	00000066 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE
00000000 g     F .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E	0000005a _ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E
00000000         *UND*	00000000 .hidden _ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h84fed29aded471a6E
00000000         *UND*	00000000 _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE



Disassembly of section .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hdf23c9af19afd403E:

00000000 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hdf23c9af19afd403E>:
_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hdf23c9af19afd403E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2782
   0:	b510      	push	{r4, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2783
  10:	9807      	ldr	r0, [sp, #28]
  12:	2100      	movs	r1, #0
  14:	910a      	str	r1, [sp, #40]	; 0x28
  16:	900b      	str	r0, [sp, #44]	; 0x2c
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9809      	ldr	r0, [sp, #36]	; 0x24
  1c:	990a      	ldr	r1, [sp, #40]	; 0x28
  1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4621      	mov	r1, r4
  26:	9c06      	ldr	r4, [sp, #24]
  28:	9305      	str	r3, [sp, #20]
  2a:	4623      	mov	r3, r4
  2c:	f8cd c010 	str.w	ip, [sp, #16]
  30:	f8cd e00c 	str.w	lr, [sp, #12]
  34:	f7ff fffe 	bl	0 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE>
  38:	9002      	str	r0, [sp, #8]
  3a:	9101      	str	r1, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hdf23c9af19afd403E+0x3e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2784
  3e:	9802      	ldr	r0, [sp, #8]
  40:	9901      	ldr	r1, [sp, #4]
  42:	b00c      	add	sp, #48	; 0x30
  44:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE:

00000000 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:170
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:171
   a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
   e:	9803      	ldr	r0, [sp, #12]
  10:	1d02      	adds	r2, r0, #4
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h642974f66da407f8E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	07c1      	lsls	r1, r0, #31
  22:	2900      	cmp	r1, #0
  24:	d009      	beq.n	3a <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x3a>
  26:	e7ff      	b.n	28 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  28:	9803      	ldr	r0, [sp, #12]
  2a:	2101      	movs	r1, #1
  2c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  30:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h5d88042d69857093E>
  34:	9107      	str	r1, [sp, #28]
  36:	9006      	str	r0, [sp, #24]
  38:	e002      	b.n	40 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x40>
  3a:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:183
  3c:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:171
  3e:	e019      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x74>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  40:	9806      	ldr	r0, [sp, #24]
  42:	2801      	cmp	r0, #1
  44:	d10f      	bne.n	66 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x66>
  46:	e7ff      	b.n	48 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x48>
  48:	2000      	movs	r0, #0
  4a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  4e:	9807      	ldr	r0, [sp, #28]
  50:	9008      	str	r0, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:177
  52:	9903      	ldr	r1, [sp, #12]
  54:	a808      	add	r0, sp, #32
  56:	f7ff fffe 	bl	0 <_ZN4core3mem4swap17hef8e09dcea69de35E>
  5a:	e7ff      	b.n	5c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x5c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:178
  5c:	9808      	ldr	r0, [sp, #32]
  5e:	9005      	str	r0, [sp, #20]
  60:	2001      	movs	r0, #1
  62:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  64:	e002      	b.n	6c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x6c>
  66:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:180
  68:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  6a:	e7ff      	b.n	6c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x6c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:182
  6c:	9806      	ldr	r0, [sp, #24]
  6e:	2801      	cmp	r0, #1
  70:	d008      	beq.n	84 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x84>
  72:	e011      	b.n	98 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x98>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:185
  74:	9804      	ldr	r0, [sp, #16]
  76:	9905      	ldr	r1, [sp, #20]
  78:	b00a      	add	sp, #40	; 0x28
  7a:	bd80      	pop	{r7, pc}
  7c:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:182
  7e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:171
  82:	e7f7      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x74>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:182
  84:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  88:	07c0      	lsls	r0, r0, #31
  8a:	2800      	cmp	r0, #0
  8c:	d0f6      	beq.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x7c>
  8e:	e7ff      	b.n	90 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x90>
  90:	2000      	movs	r0, #0
  92:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  96:	e7f1      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x7c>
  98:	e7f0      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17h8b82be6a6ed4d6bbE+0x7c>

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE:

00000000 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:188
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:189
   8:	9904      	ldr	r1, [sp, #16]
   a:	1d0b      	adds	r3, r1, #4
   c:	9003      	str	r0, [sp, #12]
   e:	4608      	mov	r0, r1
  10:	4619      	mov	r1, r3
  12:	9202      	str	r2, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE>
  18:	9106      	str	r1, [sp, #24]
  1a:	9005      	str	r0, [sp, #20]
  1c:	e7ff      	b.n	1e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE+0x1e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:190
  1e:	9805      	ldr	r0, [sp, #20]
  20:	2800      	cmp	r0, #0
  22:	9001      	str	r0, [sp, #4]
  24:	d012      	beq.n	4c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE+0x4c>
  26:	e7ff      	b.n	28 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d001      	beq.n	32 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE+0x32>
  2e:	e7ff      	b.n	30 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE+0x30>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:193
  30:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:190
  32:	9806      	ldr	r0, [sp, #24]
  34:	9007      	str	r0, [sp, #28]
  36:	9807      	ldr	r0, [sp, #28]
  38:	9009      	str	r0, [sp, #36]	; 0x24
  3a:	2101      	movs	r1, #1
  3c:	9108      	str	r1, [sp, #32]
  3e:	9903      	ldr	r1, [sp, #12]
  40:	6008      	str	r0, [r1, #0]
  42:	9808      	ldr	r0, [sp, #32]
  44:	9a09      	ldr	r2, [sp, #36]	; 0x24
  46:	6048      	str	r0, [r1, #4]
  48:	608a      	str	r2, [r1, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:189
  4a:	e00a      	b.n	62 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE+0x62>
  4c:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:191
  4e:	900a      	str	r0, [sp, #40]	; 0x28
  50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  54:	9903      	ldr	r1, [sp, #12]
  56:	6008      	str	r0, [r1, #0]
  58:	980a      	ldr	r0, [sp, #40]	; 0x28
  5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  5c:	6048      	str	r0, [r1, #4]
  5e:	608a      	str	r2, [r1, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:189
  60:	e7ff      	b.n	62 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17h654a286386b06e9dE+0x62>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:193
  62:	b00c      	add	sp, #48	; 0x30
  64:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E:

00000000 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E>:
_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:241
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:242
   8:	9804      	ldr	r0, [sp, #16]
   a:	1d02      	adds	r2, r0, #4
   c:	9103      	str	r1, [sp, #12]
   e:	4611      	mov	r1, r2
  10:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h642974f66da407f8E>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	07c1      	lsls	r1, r0, #31
  1c:	2900      	cmp	r1, #0
  1e:	d006      	beq.n	2e <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E+0x2e>
  20:	e7ff      	b.n	22 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:243
  22:	9804      	ldr	r0, [sp, #16]
  24:	3004      	adds	r0, #4
  26:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h7cd092df61460d2dE>
  2a:	9001      	str	r0, [sp, #4]
  2c:	e002      	b.n	34 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E+0x34>
  2e:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:246
  30:	9005      	str	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:242
  32:	e005      	b.n	40 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E+0x40>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:243
  34:	e008      	b.n	48 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:244
  36:	9807      	ldr	r0, [sp, #28]
  38:	9006      	str	r0, [sp, #24]
  3a:	2001      	movs	r0, #1
  3c:	9005      	str	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:242
  3e:	e7ff      	b.n	40 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E+0x40>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:248
  40:	9805      	ldr	r0, [sp, #20]
  42:	9906      	ldr	r1, [sp, #24]
  44:	b008      	add	sp, #32
  46:	bd80      	pop	{r7, pc}
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:243
  48:	9804      	ldr	r0, [sp, #16]
  4a:	9901      	ldr	r1, [sp, #4]
  4c:	6041      	str	r1, [r0, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:244
  4e:	9804      	ldr	r0, [sp, #16]
  50:	3004      	adds	r0, #4
  52:	f7ff fffe 	bl	0 <_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17h84fed29aded471a6E>
  56:	9007      	str	r0, [sp, #28]
  58:	e7ed      	b.n	36 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4b1961b7e2128719E+0x36>

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.6
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
000002a3 l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
0000038d l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003dc l       .debug_str	00000000 
00000470 l       .debug_str	00000000 
000004d0 l       .debug_str	00000000 
00000582 l       .debug_str	00000000 
000005e9 l       .debug_str	00000000 
0000063a l       .debug_str	00000000 
0000067d l       .debug_str	00000000 
000006d0 l       .debug_str	00000000 
0000072f l       .debug_str	00000000 
00000792 l       .debug_str	00000000 
00000805 l       .debug_str	00000000 
0000080a l       .debug_str	00000000 
00000877 l       .debug_str	00000000 
00000905 l       .debug_str	00000000 
0000092a l       .debug_str	00000000 
0000092e l       .debug_str	00000000 
00000000 l    d  .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h01bb72b3859f0b8fE	00000000 .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h01bb72b3859f0b8fE
00000000 l    d  .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E	00000000 .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E
00000000 l    d  .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17heebba31d3f663848E	00000000 .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17heebba31d3f663848E
00000000 l    d  .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE	00000000 .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE
00000000 l    d  .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hb509991214ada2c1E	00000000 .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hb509991214ada2c1E
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h951b66cf01bd0742E	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h951b66cf01bd0742E
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h01bb72b3859f0b8fE	00000022 _ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h01bb72b3859f0b8fE
00000000 g     F .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E	000000fe _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E
00000000 g     F .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17heebba31d3f663848E	00000022 _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17heebba31d3f663848E
00000000         *UND*	00000000 _ZN4core4iter6traits8iterator8Iterator3map17h4ec95bf0890117d4E
00000000 g     F .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE	0000004a _ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE
00000000 g     F .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hb509991214ada2c1E	0000004a _ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hb509991214ada2c1E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E
00000000         *UND*	00000000 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h26dbee278d9d761bE
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h951b66cf01bd0742E	00000020 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h951b66cf01bd0742E
00000000         *UND*	00000000 _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E
00000000         *UND*	00000000 _ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hec99c4ec957b36f2E



Disassembly of section .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h01bb72b3859f0b8fE:

00000000 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h01bb72b3859f0b8fE>:
_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h01bb72b3859f0b8fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:48
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h01bb72b3859f0b8fE>
  10:	9001      	str	r0, [sp, #4]
  12:	9100      	str	r1, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h01bb72b3859f0b8fE+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	f000 0001 	and.w	r0, r0, #1
  1c:	9900      	ldr	r1, [sp, #0]
  1e:	b004      	add	sp, #16
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E:

00000000 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E>:
_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:213
   0:	b580      	push	{r7, lr}
   2:	b09a      	sub	sp, #104	; 0x68
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9102      	str	r1, [sp, #8]
   a:	e7ff      	b.n	c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:215
   c:	9803      	ldr	r0, [sp, #12]
   e:	6880      	ldr	r0, [r0, #8]
  10:	2801      	cmp	r0, #1
  12:	d12a      	bne.n	6a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x6a>
  14:	e7ff      	b.n	16 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x16>
  16:	9803      	ldr	r0, [sp, #12]
  18:	300c      	adds	r0, #12
  1a:	9005      	str	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:216
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E>
  22:	f88d 1019 	strb.w	r1, [sp, #25]
  26:	f88d 0018 	strb.w	r0, [sp, #24]
  2a:	e7ff      	b.n	2c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x2c>
  2c:	f89d 0018 	ldrb.w	r0, [sp, #24]
  30:	07c0      	lsls	r0, r0, #31
  32:	2800      	cmp	r0, #0
  34:	d017      	beq.n	66 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x66>
  36:	e7ff      	b.n	38 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x38>
  38:	f89d 0018 	ldrb.w	r0, [sp, #24]
  3c:	f89d 1019 	ldrb.w	r1, [sp, #25]
  40:	f88d 001c 	strb.w	r0, [sp, #28]
  44:	f88d 101d 	strb.w	r1, [sp, #29]
  48:	f89d 001c 	ldrb.w	r0, [sp, #28]
  4c:	f89d 101d 	ldrb.w	r1, [sp, #29]
  50:	f88d 0010 	strb.w	r0, [sp, #16]
  54:	f88d 1011 	strb.w	r1, [sp, #17]
  58:	e7ff      	b.n	5a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x5a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:223
  5a:	f89d 0010 	ldrb.w	r0, [sp, #16]
  5e:	f89d 1011 	ldrb.w	r1, [sp, #17]
  62:	b01a      	add	sp, #104	; 0x68
  64:	bd80      	pop	{r7, pc}
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:217
  66:	e7ff      	b.n	68 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x68>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:215
  68:	e7ff      	b.n	6a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:218
  6a:	9903      	ldr	r1, [sp, #12]
  6c:	a808      	add	r0, sp, #32
  6e:	f7ff fffe 	bl	0 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hec99c4ec957b36f2E>
  72:	e7ff      	b.n	74 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x74>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:219
  74:	9808      	ldr	r0, [sp, #32]
  76:	2800      	cmp	r0, #0
  78:	9001      	str	r0, [sp, #4]
  7a:	d005      	beq.n	88 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x88>
  7c:	e7ff      	b.n	7e <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x7e>
  7e:	9801      	ldr	r0, [sp, #4]
  80:	2801      	cmp	r0, #1
  82:	d011      	beq.n	a8 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0xa8>
  84:	e7ff      	b.n	86 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x86>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:223
  86:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:219
  88:	9803      	ldr	r0, [sp, #12]
  8a:	3018      	adds	r0, #24
  8c:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$6as_mut17h5efd000fd61388d9E>
  90:	9000      	str	r0, [sp, #0]
  92:	e7ff      	b.n	94 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x94>
  94:	9800      	ldr	r0, [sp, #0]
  96:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$8and_then17h957b47d95c0aac46E>
  9a:	f88d 1011 	strb.w	r1, [sp, #17]
  9e:	f88d 0010 	strb.w	r0, [sp, #16]
  a2:	e7ff      	b.n	a4 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0xa4>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:222
  a4:	e7ff      	b.n	a6 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0xa6>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:219
  a6:	e7d8      	b.n	5a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0x5a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:220
  a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  aa:	990a      	ldr	r1, [sp, #40]	; 0x28
  ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  ae:	920f      	str	r2, [sp, #60]	; 0x3c
  b0:	910e      	str	r1, [sp, #56]	; 0x38
  b2:	900d      	str	r0, [sp, #52]	; 0x34
  b4:	980d      	ldr	r0, [sp, #52]	; 0x34
  b6:	990e      	ldr	r1, [sp, #56]	; 0x38
  b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  ba:	9219      	str	r2, [sp, #100]	; 0x64
  bc:	9118      	str	r1, [sp, #96]	; 0x60
  be:	9017      	str	r0, [sp, #92]	; 0x5c
  c0:	a814      	add	r0, sp, #80	; 0x50
  c2:	a917      	add	r1, sp, #92	; 0x5c
  c4:	f7ff fffe 	bl	0 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h26dbee278d9d761bE>
  c8:	e7ff      	b.n	ca <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0xca>
  ca:	9814      	ldr	r0, [sp, #80]	; 0x50
  cc:	9915      	ldr	r1, [sp, #84]	; 0x54
  ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
  d0:	9213      	str	r2, [sp, #76]	; 0x4c
  d2:	9112      	str	r1, [sp, #72]	; 0x48
  d4:	9011      	str	r0, [sp, #68]	; 0x44
  d6:	2001      	movs	r0, #1
  d8:	9010      	str	r0, [sp, #64]	; 0x40
  da:	e7ff      	b.n	dc <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0xdc>
  dc:	9803      	ldr	r0, [sp, #12]
  de:	9910      	ldr	r1, [sp, #64]	; 0x40
  e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  e4:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
  e8:	f8c0 c014 	str.w	ip, [r0, #20]
  ec:	6103      	str	r3, [r0, #16]
  ee:	60c2      	str	r2, [r0, #12]
  f0:	6081      	str	r1, [r0, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:222
  f2:	9808      	ldr	r0, [sp, #32]
  f4:	2801      	cmp	r0, #1
  f6:	d101      	bne.n	fc <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0xfc>
  f8:	e7ff      	b.n	fa <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0xfa>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:214
  fa:	e787      	b.n	c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:222
  fc:	e7fd      	b.n	fa <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hcd8d6802043afb93E+0xfa>

Disassembly of section .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17heebba31d3f663848E:

00000000 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17heebba31d3f663848E>:
_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17heebba31d3f663848E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:219
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
   8:	9805      	ldr	r0, [sp, #20]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5c47d767d1e34760E>
  10:	9002      	str	r0, [sp, #8]
  12:	9101      	str	r1, [sp, #4]
  14:	e7ff      	b.n	16 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17heebba31d3f663848E+0x16>
  16:	9802      	ldr	r0, [sp, #8]
  18:	f000 0001 	and.w	r0, r0, #1
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE:

00000000 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE>:
_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:20
   0:	b510      	push	{r4, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9105      	str	r1, [sp, #20]
   a:	9206      	str	r2, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:21
   c:	9905      	ldr	r1, [sp, #20]
   e:	9a06      	ldr	r2, [sp, #24]
  10:	9004      	str	r0, [sp, #16]
  12:	4608      	mov	r0, r1
  14:	4611      	mov	r1, r2
  16:	9303      	str	r3, [sp, #12]
  18:	f8cd c008 	str.w	ip, [sp, #8]
  1c:	f7ff fffe 	bl	0 <_ZN4core4iter6traits8iterator8Iterator3map17h4ec95bf0890117d4E>
  20:	9001      	str	r0, [sp, #4]
  22:	9100      	str	r1, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE+0x26>
  26:	a808      	add	r0, sp, #32
  28:	9901      	ldr	r1, [sp, #4]
  2a:	9a00      	ldr	r2, [sp, #0]
  2c:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE>
  30:	e7ff      	b.n	32 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h35e9c1b24199ff6aE+0x32>
  32:	a808      	add	r0, sp, #32
  34:	9904      	ldr	r1, [sp, #16]
  36:	e8b0 501c 	ldmia.w	r0!, {r2, r3, r4, ip, lr}
  3a:	e8a1 501c 	stmia.w	r1!, {r2, r3, r4, ip, lr}
  3e:	e890 501c 	ldmia.w	r0, {r2, r3, r4, ip, lr}
  42:	e881 501c 	stmia.w	r1, {r2, r3, r4, ip, lr}
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:22
  46:	b012      	add	sp, #72	; 0x48
  48:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hb509991214ada2c1E:

00000000 <_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hb509991214ada2c1E>:
_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17hb509991214ada2c1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:201
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08d      	sub	sp, #52	; 0x34
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:202
   e:	9903      	ldr	r1, [sp, #12]
  10:	9a04      	ldr	r2, [sp, #16]
  12:	2400      	movs	r4, #0
  14:	9405      	str	r4, [sp, #20]
  16:	9409      	str	r4, [sp, #36]	; 0x24
  18:	6001      	str	r1, [r0, #0]
  1a:	6042      	str	r2, [r0, #4]
  1c:	9905      	ldr	r1, [sp, #20]
  1e:	9a06      	ldr	r2, [sp, #24]
  20:	9c07      	ldr	r4, [sp, #28]
  22:	9d08      	ldr	r5, [sp, #32]
  24:	6145      	str	r5, [r0, #20]
  26:	6104      	str	r4, [r0, #16]
  28:	60c2      	str	r2, [r0, #12]
  2a:	6081      	str	r1, [r0, #8]
  2c:	9909      	ldr	r1, [sp, #36]	; 0x24
  2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  30:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  34:	6245      	str	r5, [r0, #36]	; 0x24
  36:	6204      	str	r4, [r0, #32]
  38:	61c2      	str	r2, [r0, #28]
  3a:	6181      	str	r1, [r0, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:203
  3c:	9302      	str	r3, [sp, #8]
  3e:	f8cd c004 	str.w	ip, [sp, #4]
  42:	f8cd e000 	str.w	lr, [sp]
  46:	b00d      	add	sp, #52	; 0x34
  48:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h951b66cf01bd0742E:

00000000 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h951b66cf01bd0742E>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h951b66cf01bd0742E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:245
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b082      	sub	sp, #8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:246
   8:	e8b1 5070 	ldmia.w	r1!, {r4, r5, r6, ip, lr}
   c:	e8a0 5070 	stmia.w	r0!, {r4, r5, r6, ip, lr}
  10:	e891 5070 	ldmia.w	r1, {r4, r5, r6, ip, lr}
  14:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:247
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	b002      	add	sp, #8
  1e:	bd70      	pop	{r4, r5, r6, pc}

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.7
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001eb l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h78af72ac8485890bE	00000052 _ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h78af72ac8485890bE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h78af72ac8485890bE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h78af72ac8485890bE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E	00000050 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2500
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2501
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2502
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E+0x3e>
  36:	e7ff      	b.n	38 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2503
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h78af72ac8485890bE:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h78af72ac8485890bE>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h78af72ac8485890bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3122
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3123
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	1840      	adds	r0, r0, r1
  10:	f04f 0100 	mov.w	r1, #0
  14:	f141 0100 	adc.w	r1, r1, #0
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17h78af72ac8485890bE+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3124
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3125
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.8
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h7cd092df61460d2dE	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h7cd092df61460d2dE
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h5d88042d69857093E	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h5d88042d69857093E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0befa2fb92f64c4bE
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE	00000050 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h7cd092df61460d2dE	00000020 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h7cd092df61460d2dE
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h5d88042d69857093E	00000036 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h5d88042d69857093E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E
00000000         *UND*	00000000 _ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE
00000000         *UND*	00000000 _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E



Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:71
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:72
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	6809      	ldr	r1, [r1, #0]
  14:	4288      	cmp	r0, r1
  16:	9203      	str	r2, [sp, #12]
  18:	9302      	str	r3, [sp, #8]
  1a:	d209      	bcs.n	30 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE+0x30>
  1c:	e7ff      	b.n	1e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE+0x1e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:73
  1e:	9805      	ldr	r0, [sp, #20]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9904      	ldr	r1, [sp, #16]
  24:	6809      	ldr	r1, [r1, #0]
  26:	1a40      	subs	r0, r0, r1
  28:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e004      	b.n	3a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE+0x3a>
  30:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:75
  32:	9007      	str	r0, [sp, #28]
  34:	2001      	movs	r0, #1
  36:	9006      	str	r0, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:72
  38:	e006      	b.n	48 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:73
  3a:	9801      	ldr	r0, [sp, #4]
  3c:	f7ff fffe 	bl	0 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hc078acaddf75868bE>
  40:	9107      	str	r1, [sp, #28]
  42:	9006      	str	r0, [sp, #24]
  44:	e7ff      	b.n	46 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE+0x46>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:72
  46:	e7ff      	b.n	48 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h33958af46ade8b7fE+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:77
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b008      	add	sp, #32
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h7cd092df61460d2dE:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h7cd092df61460d2dE>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h7cd092df61460d2dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:58
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:59
   8:	9803      	ldr	r0, [sp, #12]
   a:	6800      	ldr	r0, [r0, #0]
   c:	2201      	movs	r2, #1
   e:	9102      	str	r1, [sp, #8]
  10:	4611      	mov	r1, r2
  12:	f7ff fffe 	bl	0 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h0befa2fb92f64c4bE>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h7cd092df61460d2dE+0x1a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:60
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	b004      	add	sp, #16
  1e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h5d88042d69857093E:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h5d88042d69857093E>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h5d88042d69857093E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:81
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:82
   c:	9805      	ldr	r0, [sp, #20]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h55c8483e435a8559E>
  16:	9006      	str	r0, [sp, #24]
  18:	e7ff      	b.n	1a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h5d88042d69857093E+0x1a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:83
  1a:	9806      	ldr	r0, [sp, #24]
  1c:	9007      	str	r0, [sp, #28]
  1e:	9804      	ldr	r0, [sp, #16]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9907      	ldr	r1, [sp, #28]
  24:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17hb8a697c3b5a248a9E>
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h5d88042d69857093E+0x2e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:86
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9900      	ldr	r1, [sp, #0]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

cstr_core-4d8b568e54badefd.cstr_core.ektpdfnx-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.ektpdfnx-cgu.9
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E	00000000 .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h642974f66da407f8E	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h642974f66da407f8E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E	0000004c .hidden _ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h642974f66da407f8E	00000028 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h642974f66da407f8E



Disassembly of section .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E:

00000000 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E>:
_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:986
   0:	b085      	sub	sp, #20
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:987
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	4288      	cmp	r0, r1
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	d104      	bne.n	24 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E+0x24>
  1a:	e7ff      	b.n	1c <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E+0x1c>
  1c:	2000      	movs	r0, #0
  1e:	f88d 0013 	strb.w	r0, [sp, #19]
  22:	e00f      	b.n	44 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E+0x44>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:988
  24:	9802      	ldr	r0, [sp, #8]
  26:	6800      	ldr	r0, [r0, #0]
  28:	9903      	ldr	r1, [sp, #12]
  2a:	6809      	ldr	r1, [r1, #0]
  2c:	4288      	cmp	r0, r1
  2e:	d204      	bcs.n	3a <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E+0x3a>
  30:	e7ff      	b.n	32 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E+0x32>
  32:	20ff      	movs	r0, #255	; 0xff
  34:	f88d 0013 	strb.w	r0, [sp, #19]
  38:	e003      	b.n	42 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E+0x42>
  3a:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:989
  3c:	f88d 0013 	strb.w	r0, [sp, #19]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:988
  40:	e7ff      	b.n	42 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E+0x42>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:987
  42:	e7ff      	b.n	44 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17h740f70e62dad92a8E+0x44>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:990
  44:	f89d 0013 	ldrb.w	r0, [sp, #19]
  48:	b005      	add	sp, #20
  4a:	4770      	bx	lr

Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h642974f66da407f8E:

00000000 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h642974f66da407f8E>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h642974f66da407f8E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:974
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf38      	it	cc
  1a:	f04f 0c01 	movcc.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.0
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
00000223 l       .debug_str	00000000 
0000026b l       .debug_str	00000000 
00000295 l       .debug_str	00000000 
00000299 l       .debug_str	00000000 
0000029f l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002a9 l       .debug_str	00000000 
000002ab l       .debug_str	00000000 
00000337 l       .debug_str	00000000 
00000350 l       .debug_str	00000000 
00000356 l       .debug_str	00000000 
0000035c l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
00000366 l       .debug_str	00000000 
0000036a l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
0000037c l       .debug_str	00000000 
0000038a l       .debug_str	00000000 
000003b3 l       .debug_str	00000000 
000003ba l       .debug_str	00000000 
00000401 l       .debug_str	00000000 
0000040e l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
0000046e l       .debug_str	00000000 
000004c0 l       .debug_str	00000000 
00000530 l       .debug_str	00000000 
0000053c l       .debug_str	00000000 
0000059c l       .debug_str	00000000 
000005a4 l       .debug_str	00000000 
000005b5 l       .debug_str	00000000 
0000061a l       .debug_str	00000000 
0000064a l       .debug_str	00000000 
00000653 l       .debug_str	00000000 
0000068f l       .debug_str	00000000 
000006a3 l       .debug_str	00000000 
000006a5 l       .debug_str	00000000 
000006e0 l       .debug_str	00000000 
00000726 l       .debug_str	00000000 
00000744 l       .debug_str	00000000 
00000774 l       .debug_str	00000000 
0000077d l       .debug_str	00000000 
00000786 l       .debug_str	00000000 
00000790 l       .debug_str	00000000 
00000797 l       .debug_str	00000000 
0000079d l       .debug_str	00000000 
000007d7 l       .debug_str	00000000 
000007e9 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
0000081e l       .debug_str	00000000 
00000823 l       .debug_str	00000000 
00000827 l       .debug_str	00000000 
00000833 l       .debug_str	00000000 
0000083d l       .debug_str	00000000 
00000844 l       .debug_str	00000000 
00000849 l       .debug_str	00000000 
0000084e l       .debug_str	00000000 
00000859 l       .debug_str	00000000 
00000863 l       .debug_str	00000000 
00000886 l       .debug_str	00000000 
000008db l       .debug_str	00000000 
000008de l       .debug_str	00000000 
000008e3 l       .debug_str	00000000 
00000943 l       .debug_str	00000000 
0000094f l       .debug_str	00000000 
0000096b l       .debug_str	00000000 
000009bb l       .debug_str	00000000 
00000a1e l       .debug_str	00000000 
00000a85 l       .debug_str	00000000 
00000a8a l       .debug_str	00000000 
00000ab1 l       .debug_str	00000000 
00000ab3 l       .debug_str	00000000 
00000ab9 l       .debug_str	00000000 
00000abe l       .debug_str	00000000 
00000ac3 l       .debug_str	00000000 
00000ac9 l       .debug_str	00000000 
00000acf l       .debug_str	00000000 
00000add l       .debug_str	00000000 
00000ae7 l       .debug_str	00000000 
00000aeb l       .debug_str	00000000 
00000af3 l       .debug_str	00000000 
00000afb l       .debug_str	00000000 
00000b07 l       .debug_str	00000000 
00000b12 l       .debug_str	00000000 
00000b19 l       .debug_str	00000000 
00000b1f l       .debug_str	00000000 
00000b23 l       .debug_str	00000000 
00000b29 l       .debug_str	00000000 
00000b2f l       .debug_str	00000000 
00000b32 l       .debug_str	00000000 
00000b41 l       .debug_str	00000000 
00000b48 l       .debug_str	00000000 
00000b54 l       .debug_str	00000000 
00000b6d l       .debug_str	00000000 
00000b72 l       .debug_str	00000000 
00000b83 l       .debug_str	00000000 
00000b8d l       .debug_str	00000000 
00000beb l       .debug_str	00000000 
00000bf6 l       .debug_str	00000000 
00000c13 l       .debug_str	00000000 
00000c1b l       .debug_str	00000000 
00000c32 l       .debug_str	00000000 
00000c56 l       .debug_str	00000000 
00000c72 l       .debug_str	00000000 
00000c77 l       .debug_str	00000000 
00000c90 l       .debug_str	00000000 
00000c9a l       .debug_str	00000000 
00000cb4 l       .debug_str	00000000 
00000cc1 l       .debug_str	00000000 
00000cc3 l       .debug_str	00000000 
00000cc5 l       .debug_str	00000000 
00000cc9 l       .debug_str	00000000 
00000ccd l       .debug_str	00000000 
00000cd3 l       .debug_str	00000000 
00000cd8 l       .debug_str	00000000 
00000ce1 l       .debug_str	00000000 
00000ce9 l       .debug_str	00000000 
00000cfa l       .debug_str	00000000 
00000d03 l       .debug_str	00000000 
00000d05 l       .debug_str	00000000 
00000d29 l       .debug_str	00000000 
00000d33 l       .debug_str	00000000 
00000d5b l       .debug_str	00000000 
00000d64 l       .debug_str	00000000 
00000d66 l       .debug_str	00000000 
00000dd0 l       .debug_str	00000000 
00000e19 l       .debug_str	00000000 
00000e20 l       .debug_str	00000000 
00000e24 l       .debug_str	00000000 
00000e29 l       .debug_str	00000000 
00000e2b l       .debug_str	00000000 
00000e4d l       .debug_str	00000000 
00000e52 l       .debug_str	00000000 
00000e56 l       .debug_str	00000000 
00000e5c l       .debug_str	00000000 
00000e64 l       .debug_str	00000000 
00000e6a l       .debug_str	00000000 
00000e75 l       .debug_str	00000000 
00000e89 l       .debug_str	00000000 
00000e92 l       .debug_str	00000000 
00000e9d l       .debug_str	00000000 
00000ea9 l       .debug_str	00000000 
00000eb2 l       .debug_str	00000000 
00000eb9 l       .debug_str	00000000 
00000ec4 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.0	00000018 .Lanon.f79afd6ae5b15b27918951dd5eee3182.0
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.10	00000018 .Lanon.f79afd6ae5b15b27918951dd5eee3182.10
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.11	00000018 .Lanon.f79afd6ae5b15b27918951dd5eee3182.11
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.12	00000015 .Lanon.f79afd6ae5b15b27918951dd5eee3182.12
00000000 l     O .rodata.cst4	00000004 .Lanon.f79afd6ae5b15b27918951dd5eee3182.13
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.14	00000010 .Lanon.f79afd6ae5b15b27918951dd5eee3182.14
00000000 l     O .rodata.cst16	00000010 .Lanon.f79afd6ae5b15b27918951dd5eee3182.15
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.16	0000000b .Lanon.f79afd6ae5b15b27918951dd5eee3182.16
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.17	00000010 .Lanon.f79afd6ae5b15b27918951dd5eee3182.17
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.2	00000008 .Lanon.f79afd6ae5b15b27918951dd5eee3182.2
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.3	00000000 .Lanon.f79afd6ae5b15b27918951dd5eee3182.3
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.4	00000001 .Lanon.f79afd6ae5b15b27918951dd5eee3182.4
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.5	00000023 .Lanon.f79afd6ae5b15b27918951dd5eee3182.5
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.6	0000002b .Lanon.f79afd6ae5b15b27918951dd5eee3182.6
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.8	00000008 .Lanon.f79afd6ae5b15b27918951dd5eee3182.8
00000000 l     O .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.9	00000018 .Lanon.f79afd6ae5b15b27918951dd5eee3182.9
00000000 l     F .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h7f6d2478f4860142E	0000002e _ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h7f6d2478f4860142E
00000000 l     F .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17h5070bdac8ba8b457E	00000022 _ZN9cstr_core21FromBytesWithNulError12interior_nul17h5070bdac8ba8b457E
00000000 l     F .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hf8c3579ee4f8f2a4E	00000016 _ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hf8c3579ee4f8f2a4E
00000000 l     F .text._ZN9cstr_core4CStr17to_bytes_with_nul17h519d3ea2ffc45b6fE	00000016 _ZN9cstr_core4CStr17to_bytes_with_nul17h519d3ea2ffc45b6fE
00000000 l     F .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1169de1558807743E	00000016 _ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1169de1558807743E
00000000 l     F .text._ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE	00000064 _ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE
00000000 l     F .text._ZN9cstr_core6strlen17ha99e80d3e8a86661E	0000004e _ZN9cstr_core6strlen17ha99e80d3e8a86661E
00000000 l     O .rodata.str.0	00000055 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf00c78c52a0f746E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf00c78c52a0f746E
00000000 l    d  .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h770df9e5e542a3c2E	00000000 .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h770df9e5e542a3c2E
00000000 l    d  .text._ZN9cstr_core6strlen17ha99e80d3e8a86661E	00000000 .text._ZN9cstr_core6strlen17ha99e80d3e8a86661E
00000000 l    d  .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17h5070bdac8ba8b457E	00000000 .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17h5070bdac8ba8b457E
00000000 l    d  .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hf8c3579ee4f8f2a4E	00000000 .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hf8c3579ee4f8f2a4E
00000000 l    d  .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E	00000000 .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E
00000000 l    d  .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h7f6d2478f4860142E	00000000 .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h7f6d2478f4860142E
00000000 l    d  .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h5e00c0213cb01c7fE	00000000 .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h5e00c0213cb01c7fE
00000000 l    d  .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E	00000000 .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E
00000000 l    d  .text._ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E	00000000 .text._ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E
00000000 l    d  .text._ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE	00000000 .text._ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE
00000000 l    d  .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1169de1558807743E	00000000 .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1169de1558807743E
00000000 l    d  .text._ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE	00000000 .text._ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE
00000000 l    d  .text._ZN9cstr_core4CStr17to_bytes_with_nul17h519d3ea2ffc45b6fE	00000000 .text._ZN9cstr_core4CStr17to_bytes_with_nul17h519d3ea2ffc45b6fE
00000000 l    d  .text._ZN9cstr_core4CStr6to_str17h03db4817524a630fE	00000000 .text._ZN9cstr_core4CStr6to_str17h03db4817524a630fE
00000000 l    d  .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E	00000000 .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E
00000000 l    d  .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E	00000000 .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E
00000000 l    d  .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE	00000000 .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE
00000000 l    d  .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07c8bba033eccffE	00000000 .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07c8bba033eccffE
00000000 l    d  .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE	00000000 .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.1	00000000 .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.1
00000000 l    d  .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.7	00000000 .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.7
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.14	00000000 .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.14
00000000 l    d  .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.17	00000000 .rodata..Lanon.f79afd6ae5b15b27918951dd5eee3182.17
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d4fddaeb34f7d3bE
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hda15fb6113fa2ab1E
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf00c78c52a0f746E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf00c78c52a0f746E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h226ba706bfbaa4a4E
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7745c70378224f37E
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple5field17h05e66ec8624ae3abE
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct5field17hacf151cacb1b75b6E
00000000         *UND*	00000000 _ZN4core3fmt8builders11DebugStruct6finish17hd52cb9c1b65fe32eE
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h0f6fab2649d75ad3E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter12debug_struct17h40f54b18c56eee47E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter9write_fmt17h79d3d3b19d18f8e3E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter9write_str17h46a1ef9c0453d3bdE
00000000 g     F .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h770df9e5e542a3c2E	00000026 _ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h770df9e5e542a3c2E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h2985ad42de599a7cE
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h423876a1b441f219E
00000000         *UND*	00000000 _ZN4core3ptr18real_drop_in_place17h46c6b500af61539fE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E
00000000         *UND*	00000000 _ZN4core3str9from_utf817hf827b8ec71066530E
00000000         *UND*	00000000 _ZN4core4iter6traits8iterator8Iterator8flat_map17hbd6addf6e58dacf1E
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17h4e6a8e068a000ba7E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E
00000000         *UND*	00000000 _ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17he0298be812b44e25E
00000000         *UND*	00000000 _ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17h4dec19b69c80f0c1E
00000000         *UND*	00000000 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hce48f4e93c864cb7E
00000000         *UND*	00000000 _ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hb1baf2393078c23dE
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000         *UND*	00000000 _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E
00000000 g     F .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE	00000052 _ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE
00000000 g     F .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E	000001b0 _ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E
00000000 g     F .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E	00000056 _ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E
00000000         *UND*	00000000 _ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h00898b2c5dba6337E
00000000 g     F .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E	00000052 _ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E
00000000 g     F .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h5e00c0213cb01c7fE	0000002a _ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h5e00c0213cb01c7fE
00000000         *UND*	00000000 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h67d554472ed4f26dE
00000000 g     F .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07c8bba033eccffE	00000072 _ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07c8bba033eccffE
00000000         *UND*	00000000 .hidden _ZN6memchr6memchr17h6ab19065922e37d5E
00000000 g     F .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E	00000174 _ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E
00000000         *UND*	00000000 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE
00000000         *UND*	00000000 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E
00000000 g     F .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE	00000094 _ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE
00000000 g     F .text._ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE	000000c0 _ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE
00000000 g     F .text._ZN9cstr_core4CStr6to_str17h03db4817524a630fE	00000036 _ZN9cstr_core4CStr6to_str17h03db4817524a630fE
00000000 g     F .text._ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E	0000005c _ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E
00000000         *UND*	00000000 .hidden _ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf00c78c52a0f746E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf00c78c52a0f746E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf00c78c52a0f746E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf00c78c52a0f746E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf00c78c52a0f746E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h770df9e5e542a3c2E:

00000000 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h770df9e5e542a3c2E>:
_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h770df9e5e542a3c2E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ops/function.rs:278
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9104      	str	r1, [sp, #16]
   c:	9205      	str	r2, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ops/function.rs:279
   e:	9904      	ldr	r1, [sp, #16]
  10:	9a05      	ldr	r2, [sp, #20]
  12:	9303      	str	r3, [sp, #12]
  14:	f8cd c008 	str.w	ip, [sp, #8]
  18:	f8cd e004 	str.w	lr, [sp, #4]
  1c:	f7ff fffe 	bl	0 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h770df9e5e542a3c2E>
  20:	e7ff      	b.n	22 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h770df9e5e542a3c2E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ops/function.rs:280
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core6strlen17ha99e80d3e8a86661E:

00000000 <_ZN9cstr_core6strlen17ha99e80d3e8a86661E>:
_ZN9cstr_core6strlen17ha99e80d3e8a86661E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:47

/// Re-export c_char
pub use cty::c_char;

#[inline]
unsafe fn strlen(p: *const c_char) -> usize {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
   8:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:48
    let mut n = 0;
   a:	9005      	str	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
   c:	9103      	str	r1, [sp, #12]
   e:	e7ff      	b.n	10 <_ZN9cstr_core6strlen17ha99e80d3e8a86661E+0x10>
  10:	9804      	ldr	r0, [sp, #16]
  12:	9905      	ldr	r1, [sp, #20]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
  18:	9002      	str	r0, [sp, #8]
  1a:	e002      	b.n	22 <_ZN9cstr_core6strlen17ha99e80d3e8a86661E+0x22>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:52
        n += 1;
    }
    n
  1c:	9805      	ldr	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:53
}
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
  22:	9802      	ldr	r0, [sp, #8]
  24:	7801      	ldrb	r1, [r0, #0]
  26:	2900      	cmp	r1, #0
  28:	d0f8      	beq.n	1c <_ZN9cstr_core6strlen17ha99e80d3e8a86661E+0x1c>
  2a:	e7ff      	b.n	2c <_ZN9cstr_core6strlen17ha99e80d3e8a86661E+0x2c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:50
        n += 1;
  2c:	9805      	ldr	r0, [sp, #20]
  2e:	1c41      	adds	r1, r0, #1
  30:	460a      	mov	r2, r1
  32:	4281      	cmp	r1, r0
  34:	9201      	str	r2, [sp, #4]
  36:	d303      	bcc.n	40 <_ZN9cstr_core6strlen17ha99e80d3e8a86661E+0x40>
  38:	e7ff      	b.n	3a <_ZN9cstr_core6strlen17ha99e80d3e8a86661E+0x3a>
  3a:	9801      	ldr	r0, [sp, #4]
  3c:	9005      	str	r0, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:49
    while *p.offset(n as isize) != 0 {
  3e:	e7e7      	b.n	10 <_ZN9cstr_core6strlen17ha99e80d3e8a86661E+0x10>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:50
        n += 1;
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  4c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core21FromBytesWithNulError12interior_nul17h5070bdac8ba8b457E:

00000000 <_ZN9cstr_core21FromBytesWithNulError12interior_nul17h5070bdac8ba8b457E>:
_ZN9cstr_core21FromBytesWithNulError12interior_nul17h5070bdac8ba8b457E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:332
    InteriorNul(usize),
    NotNulTerminated,
}

impl FromBytesWithNulError {
    fn interior_nul(pos: usize) -> FromBytesWithNulError {
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:334
        FromBytesWithNulError {
            kind: FromBytesWithNulErrorKind::InteriorNul(pos),
   6:	9801      	ldr	r0, [sp, #4]
   8:	9005      	str	r0, [sp, #20]
   a:	2000      	movs	r0, #0
   c:	9004      	str	r0, [sp, #16]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:333
        FromBytesWithNulError {
   e:	9804      	ldr	r0, [sp, #16]
  10:	9a05      	ldr	r2, [sp, #20]
  12:	9002      	str	r0, [sp, #8]
  14:	9203      	str	r2, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:336
        }
    }
  16:	9802      	ldr	r0, [sp, #8]
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9100      	str	r1, [sp, #0]
  1c:	4611      	mov	r1, r2
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hf8c3579ee4f8f2a4E:

00000000 <_ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hf8c3579ee4f8f2a4E>:
_ZN9cstr_core21FromBytesWithNulError18not_nul_terminated17hf8c3579ee4f8f2a4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:337
    fn not_nul_terminated() -> FromBytesWithNulError {
   0:	b084      	sub	sp, #16
   2:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:339
        FromBytesWithNulError {
            kind: FromBytesWithNulErrorKind::NotNulTerminated,
   4:	9002      	str	r0, [sp, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:338
        FromBytesWithNulError {
   6:	9802      	ldr	r0, [sp, #8]
   8:	9903      	ldr	r1, [sp, #12]
   a:	9000      	str	r0, [sp, #0]
   c:	9101      	str	r1, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:341
        }
    }
   e:	9800      	ldr	r0, [sp, #0]
  10:	9901      	ldr	r1, [sp, #4]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E:

00000000 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E>:
_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:670
        s.into_bytes()
    }
}

impl fmt::Debug for CStr {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0c8      	sub	sp, #288	; 0x120
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9011      	str	r0, [sp, #68]	; 0x44
   c:	9112      	str	r1, [sp, #72]	; 0x48
   e:	9213      	str	r2, [sp, #76]	; 0x4c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:671
        write!(f, "\"")?;
  10:	9813      	ldr	r0, [sp, #76]	; 0x4c
  12:	4669      	mov	r1, sp
  14:	2200      	movs	r2, #0
  16:	600a      	str	r2, [r1, #0]
  18:	f240 0100 	movw	r1, #0
  1c:	f2c0 0100 	movt	r1, #0
  20:	f240 0200 	movw	r2, #0
  24:	f2c0 0200 	movt	r2, #0
  28:	ac15      	add	r4, sp, #84	; 0x54
  2a:	2501      	movs	r5, #1
  2c:	9010      	str	r0, [sp, #64]	; 0x40
  2e:	4620      	mov	r0, r4
  30:	920f      	str	r2, [sp, #60]	; 0x3c
  32:	462a      	mov	r2, r5
  34:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  36:	930e      	str	r3, [sp, #56]	; 0x38
  38:	4623      	mov	r3, r4
  3a:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
  3e:	f8cd e030 	str.w	lr, [sp, #48]	; 0x30
  42:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h0f6fab2649d75ad3E>
  46:	e7ff      	b.n	48 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x48>
  48:	a915      	add	r1, sp, #84	; 0x54
  4a:	9810      	ldr	r0, [sp, #64]	; 0x40
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h79d3d3b19d18f8e3E>
  50:	900b      	str	r0, [sp, #44]	; 0x2c
  52:	e7ff      	b.n	54 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x54>
  54:	980b      	ldr	r0, [sp, #44]	; 0x2c
  56:	f000 0001 	and.w	r0, r0, #1
  5a:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E>
  5e:	f88d 0053 	strb.w	r0, [sp, #83]	; 0x53
  62:	e7ff      	b.n	64 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x64>
  64:	f89d 0053 	ldrb.w	r0, [sp, #83]	; 0x53
  68:	07c1      	lsls	r1, r0, #31
  6a:	2900      	cmp	r1, #0
  6c:	900a      	str	r0, [sp, #40]	; 0x28
  6e:	d012      	beq.n	96 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x96>
  70:	e7ff      	b.n	72 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x72>
  72:	980a      	ldr	r0, [sp, #40]	; 0x28
  74:	2801      	cmp	r0, #1
  76:	d001      	beq.n	7c <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x7c>
  78:	e7ff      	b.n	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x7a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
            .flat_map(|&b| ascii::escape_default(b))
        {
            f.write_char(byte as char)?;
        }
        write!(f, "\"")
    }
  7a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:671
        write!(f, "\"")?;
  7c:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E>
  80:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE+0x2>
  82:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE>
  86:	f88d 0052 	strb.w	r0, [sp, #82]	; 0x52
  8a:	e7ff      	b.n	8c <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x8c>
  8c:	e7ff      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x8e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
    }
  8e:	f89d 0052 	ldrb.w	r0, [sp, #82]	; 0x52
  92:	b048      	add	sp, #288	; 0x120
  94:	bdb0      	pop	{r4, r5, r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:672
        for byte in self.to_bytes()
  96:	9811      	ldr	r0, [sp, #68]	; 0x44
  98:	9912      	ldr	r1, [sp, #72]	; 0x48
  9a:	f7ff fffe 	bl	0 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E>
  9e:	9009      	str	r0, [sp, #36]	; 0x24
  a0:	9108      	str	r1, [sp, #32]
  a2:	e7ff      	b.n	a4 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0xa4>
  a4:	9809      	ldr	r0, [sp, #36]	; 0x24
  a6:	9908      	ldr	r1, [sp, #32]
  a8:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E>
  ac:	9007      	str	r0, [sp, #28]
  ae:	9106      	str	r1, [sp, #24]
  b0:	e7ff      	b.n	b2 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0xb2>
  b2:	a828      	add	r0, sp, #160	; 0xa0
  b4:	9907      	ldr	r1, [sp, #28]
  b6:	9a06      	ldr	r2, [sp, #24]
  b8:	f7ff fffe 	bl	0 <_ZN4core4iter6traits8iterator8Iterator8flat_map17hbd6addf6e58dacf1E>
  bc:	e7ff      	b.n	be <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0xbe>
  be:	a81e      	add	r0, sp, #120	; 0x78
  c0:	a928      	add	r1, sp, #160	; 0xa0
  c2:	f7ff fffe 	bl	0 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h67d554472ed4f26dE>
  c6:	e7ff      	b.n	c8 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0xc8>
  c8:	a81e      	add	r0, sp, #120	; 0x78
  ca:	a933      	add	r1, sp, #204	; 0xcc
  cc:	e8b0 501c 	ldmia.w	r0!, {r2, r3, r4, ip, lr}
  d0:	e8a1 501c 	stmia.w	r1!, {r2, r3, r4, ip, lr}
  d4:	e890 501c 	ldmia.w	r0, {r2, r3, r4, ip, lr}
  d8:	e881 501c 	stmia.w	r1, {r2, r3, r4, ip, lr}
  dc:	e7ff      	b.n	de <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0xde>
  de:	a833      	add	r0, sp, #204	; 0xcc
  e0:	f7ff fffe 	bl	0 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d4fddaeb34f7d3bE>
  e4:	f88d 10f9 	strb.w	r1, [sp, #249]	; 0xf9
  e8:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
  ec:	e7ff      	b.n	ee <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0xee>
  ee:	f89d 00f8 	ldrb.w	r0, [sp, #248]	; 0xf8
  f2:	07c1      	lsls	r1, r0, #31
  f4:	2900      	cmp	r1, #0
  f6:	9005      	str	r0, [sp, #20]
  f8:	d017      	beq.n	12a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x12a>
  fa:	e7ff      	b.n	fc <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0xfc>
  fc:	9805      	ldr	r0, [sp, #20]
  fe:	2801      	cmp	r0, #1
 100:	d1bb      	bne.n	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x7a>
 102:	e7ff      	b.n	104 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x104>
 104:	f89d 00f9 	ldrb.w	r0, [sp, #249]	; 0xf9
 108:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 10c:	f89d 00fd 	ldrb.w	r0, [sp, #253]	; 0xfd
 110:	f88d 00f7 	strb.w	r0, [sp, #247]	; 0xf7
 114:	f89d 00f7 	ldrb.w	r0, [sp, #247]	; 0xf7
 118:	f88d 00fe 	strb.w	r0, [sp, #254]	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 11c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 11e:	f89d 10fe 	ldrb.w	r1, [sp, #254]	; 0xfe
 122:	f7ff fffe 	bl	0 <_ZN57_$LT$core..fmt..Formatter$u20$as$u20$core..fmt..Write$GT$10write_char17h00898b2c5dba6337E>
 126:	9004      	str	r0, [sp, #16]
 128:	e003      	b.n	132 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x132>
 12a:	a833      	add	r0, sp, #204	; 0xcc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
 12c:	f7ff fffe 	bl	0 <_ZN4core3ptr18real_drop_in_place17h423876a1b441f219E>
 130:	e021      	b.n	176 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x176>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 132:	9804      	ldr	r0, [sp, #16]
 134:	f000 0001 	and.w	r0, r0, #1
 138:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E>
 13c:	f88d 00ff 	strb.w	r0, [sp, #255]	; 0xff
 140:	e7ff      	b.n	142 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x142>
 142:	f89d 00ff 	ldrb.w	r0, [sp, #255]	; 0xff
 146:	07c1      	lsls	r1, r0, #31
 148:	2900      	cmp	r1, #0
 14a:	9003      	str	r0, [sp, #12]
 14c:	d012      	beq.n	174 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x174>
 14e:	e7ff      	b.n	150 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x150>
 150:	9803      	ldr	r0, [sp, #12]
 152:	2801      	cmp	r0, #1
 154:	f47f af91 	bne.w	7a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x7a>
 158:	e7ff      	b.n	2 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E+0x2>
 15a:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E>
 15e:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE+0x2>
 160:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE>
 164:	f88d 0052 	strb.w	r0, [sp, #82]	; 0x52
 168:	e7ff      	b.n	16a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x16a>
 16a:	a833      	add	r0, sp, #204	; 0xcc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
 16c:	f7ff fffe 	bl	0 <_ZN4core3ptr18real_drop_in_place17h423876a1b441f219E>
 170:	e7ff      	b.n	172 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x172>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:676
            f.write_char(byte as char)?;
 172:	e78c      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x8e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:672
        for byte in self.to_bytes()
 174:	e7b3      	b.n	de <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0xde>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:678
        write!(f, "\"")
 176:	9813      	ldr	r0, [sp, #76]	; 0x4c
 178:	4669      	mov	r1, sp
 17a:	2200      	movs	r2, #0
 17c:	600a      	str	r2, [r1, #0]
 17e:	f240 0100 	movw	r1, #0
 182:	f2c0 0100 	movt	r1, #0
 186:	f240 0300 	movw	r3, #0
 18a:	f2c0 0300 	movt	r3, #0
 18e:	aa42      	add	r2, sp, #264	; 0x108
 190:	f04f 0c01 	mov.w	ip, #1
 194:	9002      	str	r0, [sp, #8]
 196:	4610      	mov	r0, r2
 198:	4662      	mov	r2, ip
 19a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h0f6fab2649d75ad3E>
 19e:	e7ff      	b.n	1a0 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x1a0>
 1a0:	a942      	add	r1, sp, #264	; 0x108
 1a2:	9802      	ldr	r0, [sp, #8]
 1a4:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h79d3d3b19d18f8e3E>
 1a8:	f88d 0052 	strb.w	r0, [sp, #82]	; 0x52
 1ac:	e7ff      	b.n	1ae <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x1ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:679
    }
 1ae:	e76e      	b.n	8e <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt17h433eb43532a023b0E+0x8e>

Disassembly of section .text._ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h7f6d2478f4860142E:

00000000 <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h7f6d2478f4860142E>:
_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h7f6d2478f4860142E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:674
            .flat_map(|&b| ascii::escape_default(b))
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
   e:	9904      	ldr	r1, [sp, #16]
  10:	7809      	ldrb	r1, [r1, #0]
  12:	f88d 1017 	strb.w	r1, [sp, #23]
  16:	f89d 1017 	ldrb.w	r1, [sp, #23]
  1a:	9302      	str	r3, [sp, #8]
  1c:	f8cd c004 	str.w	ip, [sp, #4]
  20:	f8cd e000 	str.w	lr, [sp]
  24:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E>
  28:	e7ff      	b.n	2a <_ZN52_$LT$cstr_core..CStr$u20$as$u20$core..fmt..Debug$GT$3fmt28_$u7b$$u7b$closure$u7d$$u7d$17h7f6d2478f4860142E+0x2a>
  2a:	b006      	add	sp, #24
  2c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h5e00c0213cb01c7fE:

00000000 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h5e00c0213cb01c7fE>:
_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h5e00c0213cb01c7fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:683
}

impl<'a> Default for &'a CStr {
    fn default() -> &'a CStr {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:685
        const SLICE: &'static [c_char] = &[0];
        unsafe { CStr::from_ptr(SLICE.as_ptr()) }
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	2101      	movs	r1, #1
   e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  12:	9003      	str	r0, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h5e00c0213cb01c7fE+0x16>
  16:	9803      	ldr	r0, [sp, #12]
  18:	f7ff fffe 	bl	0 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h5e00c0213cb01c7fE>
  1c:	9002      	str	r0, [sp, #8]
  1e:	9101      	str	r1, [sp, #4]
  20:	e7ff      	b.n	22 <_ZN62_$LT$$RF$cstr_core..CStr$u20$as$u20$core..default..Default$GT$7default17h5e00c0213cb01c7fE+0x22>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:686
    }
  22:	9802      	ldr	r0, [sp, #8]
  24:	9901      	ldr	r1, [sp, #4]
  26:	b004      	add	sp, #16
  28:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E:

00000000 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E>:
_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:820
        write!(f, "nul byte found in provided data at position: {}", self.0)
    }
}

impl fmt::Display for FromBytesWithNulError {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
   0:	b580      	push	{r7, lr}
   2:	b0a6      	sub	sp, #152	; 0x98
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	900f      	str	r0, [sp, #60]	; 0x3c
   a:	9110      	str	r1, [sp, #64]	; 0x40
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:822
        match self.kind {
            FromBytesWithNulErrorKind::InteriorNul(..) => {
   c:	980f      	ldr	r0, [sp, #60]	; 0x3c
   e:	6800      	ldr	r0, [r0, #0]
  10:	2800      	cmp	r0, #0
  12:	920e      	str	r2, [sp, #56]	; 0x38
  14:	930d      	str	r3, [sp, #52]	; 0x34
  16:	900c      	str	r0, [sp, #48]	; 0x30
  18:	d005      	beq.n	26 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x26>
  1a:	e7ff      	b.n	1c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x1c>
  1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  1e:	2801      	cmp	r0, #1
  20:	d02c      	beq.n	7c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x7c>
  22:	e7ff      	b.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x24>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
        }
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
            write!(f, " at byte pos {}", pos)?;
        }
        Ok(())
    }
  24:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:823
                f.write_str("data provided contains an interior nul byte")?
  26:	9810      	ldr	r0, [sp, #64]	; 0x40
  28:	f240 0100 	movw	r1, #0
  2c:	f2c0 0100 	movt	r1, #0
  30:	222b      	movs	r2, #43	; 0x2b
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_str17h46a1ef9c0453d3bdE>
  36:	900b      	str	r0, [sp, #44]	; 0x2c
  38:	e7ff      	b.n	3a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x3a>
  3a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  3c:	f000 0001 	and.w	r0, r0, #1
  40:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E>
  44:	f88d 004b 	strb.w	r0, [sp, #75]	; 0x4b
  48:	e7ff      	b.n	4a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x4a>
  4a:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
  4e:	07c1      	lsls	r1, r0, #31
  50:	2900      	cmp	r1, #0
  52:	900a      	str	r0, [sp, #40]	; 0x28
  54:	d011      	beq.n	7a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x7a>
  56:	e7ff      	b.n	58 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x58>
  58:	980a      	ldr	r0, [sp, #40]	; 0x28
  5a:	2801      	cmp	r0, #1
  5c:	d1e2      	bne.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x24>
  5e:	e7ff      	b.n	60 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x60>
  60:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E>
  64:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE+0x2>
  66:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE>
  6a:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  6e:	e7ff      	b.n	70 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x70>
  70:	e7ff      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
    }
  72:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  76:	b026      	add	sp, #152	; 0x98
  78:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:821
        match self.kind {
  7a:	e026      	b.n	ca <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0xca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:826
                f.write_str("data provided is not nul terminated")?
  7c:	9810      	ldr	r0, [sp, #64]	; 0x40
  7e:	f240 0100 	movw	r1, #0
  82:	f2c0 0100 	movt	r1, #0
  86:	2223      	movs	r2, #35	; 0x23
  88:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_str17h46a1ef9c0453d3bdE>
  8c:	9009      	str	r0, [sp, #36]	; 0x24
  8e:	e7ff      	b.n	90 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x90>
  90:	9809      	ldr	r0, [sp, #36]	; 0x24
  92:	f000 0001 	and.w	r0, r0, #1
  96:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E>
  9a:	f88d 0053 	strb.w	r0, [sp, #83]	; 0x53
  9e:	e7ff      	b.n	a0 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0xa0>
  a0:	f89d 0053 	ldrb.w	r0, [sp, #83]	; 0x53
  a4:	07c1      	lsls	r1, r0, #31
  a6:	2900      	cmp	r1, #0
  a8:	9008      	str	r0, [sp, #32]
  aa:	d00d      	beq.n	c8 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0xc8>
  ac:	e7ff      	b.n	ae <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0xae>
  ae:	9808      	ldr	r0, [sp, #32]
  b0:	2801      	cmp	r0, #1
  b2:	d1b7      	bne.n	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x24>
  b4:	e7ff      	b.n	b6 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0xb6>
  b6:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E>
  ba:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE+0x2>
  bc:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE>
  c0:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  c4:	e7ff      	b.n	c6 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0xc6>
  c6:	e7d4      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:821
        match self.kind {
  c8:	e7ff      	b.n	ca <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0xca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:829
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
  ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
  cc:	6800      	ldr	r0, [r0, #0]
  ce:	2800      	cmp	r0, #0
  d0:	d14c      	bne.n	16c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x16c>
  d2:	e7ff      	b.n	d4 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0xd4>
  d4:	980f      	ldr	r0, [sp, #60]	; 0x3c
  d6:	6840      	ldr	r0, [r0, #4]
  d8:	9017      	str	r0, [sp, #92]	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:830
            write!(f, " at byte pos {}", pos)?;
  da:	9810      	ldr	r0, [sp, #64]	; 0x40
  dc:	a917      	add	r1, sp, #92	; 0x5c
  de:	9121      	str	r1, [sp, #132]	; 0x84
  e0:	9921      	ldr	r1, [sp, #132]	; 0x84
  e2:	9122      	str	r1, [sp, #136]	; 0x88
  e4:	9922      	ldr	r1, [sp, #136]	; 0x88
  e6:	f240 0200 	movw	r2, #0
  ea:	f2c0 0200 	movt	r2, #0
  ee:	9007      	str	r0, [sp, #28]
  f0:	4608      	mov	r0, r1
  f2:	4611      	mov	r1, r2
  f4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h226ba706bfbaa4a4E>
  f8:	9006      	str	r0, [sp, #24]
  fa:	9105      	str	r1, [sp, #20]
  fc:	e7ff      	b.n	fe <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0xfe>
  fe:	9806      	ldr	r0, [sp, #24]
 100:	901f      	str	r0, [sp, #124]	; 0x7c
 102:	9905      	ldr	r1, [sp, #20]
 104:	9120      	str	r1, [sp, #128]	; 0x80
 106:	466a      	mov	r2, sp
 108:	2301      	movs	r3, #1
 10a:	6013      	str	r3, [r2, #0]
 10c:	f240 0100 	movw	r1, #0
 110:	f2c0 0100 	movt	r1, #0
 114:	a819      	add	r0, sp, #100	; 0x64
 116:	aa1f      	add	r2, sp, #124	; 0x7c
 118:	9204      	str	r2, [sp, #16]
 11a:	461a      	mov	r2, r3
 11c:	9b04      	ldr	r3, [sp, #16]
 11e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h0f6fab2649d75ad3E>
 122:	e7ff      	b.n	124 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x124>
 124:	a919      	add	r1, sp, #100	; 0x64
 126:	9807      	ldr	r0, [sp, #28]
 128:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter9write_fmt17h79d3d3b19d18f8e3E>
 12c:	9003      	str	r0, [sp, #12]
 12e:	e7ff      	b.n	130 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x130>
 130:	9803      	ldr	r0, [sp, #12]
 132:	f000 0001 	and.w	r0, r0, #1
 136:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E>
 13a:	f88d 0063 	strb.w	r0, [sp, #99]	; 0x63
 13e:	e7ff      	b.n	140 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x140>
 140:	f89d 0063 	ldrb.w	r0, [sp, #99]	; 0x63
 144:	07c1      	lsls	r1, r0, #31
 146:	2900      	cmp	r1, #0
 148:	9002      	str	r0, [sp, #8]
 14a:	d00e      	beq.n	16a <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x16a>
 14c:	e7ff      	b.n	14e <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x14e>
 14e:	9802      	ldr	r0, [sp, #8]
 150:	2801      	cmp	r0, #1
 152:	f47f af67 	bne.w	24 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x24>
 156:	e7ff      	b.n	2 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E+0x2>
 158:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E>
 15c:	e7ff      	b.n	2 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE+0x2>
 15e:	f7ff fffe 	bl	0 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE>
 162:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
 166:	e7ff      	b.n	168 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x168>
 168:	e783      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:829
        if let FromBytesWithNulErrorKind::InteriorNul(pos) = self.kind {
 16a:	e7ff      	b.n	16c <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x16c>
 16c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:832
        Ok(())
 16e:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:833
    }
 172:	e77e      	b.n	72 <_ZN71_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Display$GT$3fmt17h1a1782a4e29917d0E+0x72>

Disassembly of section .text._ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E:

00000000 <_ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E>:
_ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:895
    ///     let slice = CStr::from_ptr(my_string());
    ///     println!("string returned: {}", slice.to_str().unwrap());
    /// }
    /// # }
    /// ```
    pub unsafe fn from_ptr<'a>(ptr: *const c_char) -> &'a CStr {
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9007      	str	r0, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:896
        let len = strlen(ptr);
   8:	9807      	ldr	r0, [sp, #28]
   a:	9106      	str	r1, [sp, #24]
   c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E>
  10:	9008      	str	r0, [sp, #32]
  12:	e7ff      	b.n	14 <_ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E+0x14>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:897
        let ptr = ptr as *const u8;
  14:	9807      	ldr	r0, [sp, #28]
  16:	9009      	str	r0, [sp, #36]	; 0x24
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:898
        CStr::from_bytes_with_nul_unchecked(slice::from_raw_parts(ptr, len as usize + 1))
  18:	9809      	ldr	r0, [sp, #36]	; 0x24
  1a:	9908      	ldr	r1, [sp, #32]
  1c:	1c4a      	adds	r2, r1, #1
  1e:	4613      	mov	r3, r2
  20:	428a      	cmp	r2, r1
  22:	9005      	str	r0, [sp, #20]
  24:	9304      	str	r3, [sp, #16]
  26:	d312      	bcc.n	4e <_ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E+0x4e>
  28:	e7ff      	b.n	2a <_ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E+0x2a>
  2a:	9805      	ldr	r0, [sp, #20]
  2c:	9904      	ldr	r1, [sp, #16]
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17h4e6a8e068a000ba7E>
  32:	9003      	str	r0, [sp, #12]
  34:	9102      	str	r1, [sp, #8]
  36:	e7ff      	b.n	38 <_ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E+0x38>
  38:	9803      	ldr	r0, [sp, #12]
  3a:	9902      	ldr	r1, [sp, #8]
  3c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E>
  40:	9001      	str	r0, [sp, #4]
  42:	9100      	str	r1, [sp, #0]
  44:	e7ff      	b.n	46 <_ZN9cstr_core4CStr8from_ptr17he257883e7ea293d2E+0x46>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:899
    }
  46:	9801      	ldr	r0, [sp, #4]
  48:	9900      	ldr	r1, [sp, #0]
  4a:	b00a      	add	sp, #40	; 0x28
  4c:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:898
        CStr::from_bytes_with_nul_unchecked(slice::from_raw_parts(ptr, len as usize + 1))
  4e:	f240 0000 	movw	r0, #0
  52:	f2c0 0000 	movt	r0, #0
  56:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  5a:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE:

00000000 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE>:
_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:933
    /// use cstr_core::CStr;
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"he\0llo\0");
    /// assert!(c_str.is_err());
    /// ```
    pub fn from_bytes_with_nul(bytes: &[u8]) -> Result<&CStr, FromBytesWithNulError> {
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	910b      	str	r1, [sp, #44]	; 0x2c
   a:	920c      	str	r2, [sp, #48]	; 0x30
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:934
        let nul_pos = memchr::memchr(0, bytes);
   c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  10:	f04f 0e00 	mov.w	lr, #0
  14:	900a      	str	r0, [sp, #40]	; 0x28
  16:	4670      	mov	r0, lr
  18:	9309      	str	r3, [sp, #36]	; 0x24
  1a:	f8cd c020 	str.w	ip, [sp, #32]
  1e:	f7ff fffe 	bl	0 <_ZN6memchr6memchr17h6ab19065922e37d5E>
  22:	910e      	str	r1, [sp, #56]	; 0x38
  24:	900d      	str	r0, [sp, #52]	; 0x34
  26:	e7ff      	b.n	28 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0x28>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  28:	980d      	ldr	r0, [sp, #52]	; 0x34
  2a:	2801      	cmp	r0, #1
  2c:	d133      	bne.n	96 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0x96>
  2e:	e7ff      	b.n	30 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0x30>
  30:	980e      	ldr	r0, [sp, #56]	; 0x38
  32:	900f      	str	r0, [sp, #60]	; 0x3c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:936
            if nul_pos + 1 != bytes.len() {
  34:	980f      	ldr	r0, [sp, #60]	; 0x3c
  36:	1c41      	adds	r1, r0, #1
  38:	460a      	mov	r2, r1
  3a:	4281      	cmp	r1, r0
  3c:	9207      	str	r2, [sp, #28]
  3e:	d338      	bcc.n	b2 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0xb2>
  40:	e7ff      	b.n	42 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0x42>
  42:	980b      	ldr	r0, [sp, #44]	; 0x2c
  44:	990c      	ldr	r1, [sp, #48]	; 0x30
  46:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  4a:	9006      	str	r0, [sp, #24]
  4c:	e7ff      	b.n	4e <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0x4e>
  4e:	9807      	ldr	r0, [sp, #28]
  50:	9906      	ldr	r1, [sp, #24]
  52:	4288      	cmp	r0, r1
  54:	d006      	beq.n	64 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0x64>
  56:	e7ff      	b.n	58 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0x58>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:937
                return Err(FromBytesWithNulError::interior_nul(nul_pos));
  58:	980f      	ldr	r0, [sp, #60]	; 0x3c
  5a:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE>
  5e:	9005      	str	r0, [sp, #20]
  60:	9104      	str	r1, [sp, #16]
  62:	e006      	b.n	72 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0x72>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:939
            }
            Ok(unsafe { CStr::from_bytes_with_nul_unchecked(bytes) })
  64:	980b      	ldr	r0, [sp, #44]	; 0x2c
  66:	990c      	ldr	r1, [sp, #48]	; 0x30
  68:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE>
  6c:	9003      	str	r0, [sp, #12]
  6e:	9102      	str	r1, [sp, #8]
  70:	e009      	b.n	86 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0x86>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:937
                return Err(FromBytesWithNulError::interior_nul(nul_pos));
  72:	9805      	ldr	r0, [sp, #20]
  74:	990a      	ldr	r1, [sp, #40]	; 0x28
  76:	6048      	str	r0, [r1, #4]
  78:	9a04      	ldr	r2, [sp, #16]
  7a:	608a      	str	r2, [r1, #8]
  7c:	2301      	movs	r3, #1
  7e:	600b      	str	r3, [r1, #0]
  80:	e7ff      	b.n	82 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0x82>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:943
        } else {
            Err(FromBytesWithNulError::not_nul_terminated())
        }
    }
  82:	b010      	add	sp, #64	; 0x40
  84:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:939
            Ok(unsafe { CStr::from_bytes_with_nul_unchecked(bytes) })
  86:	9803      	ldr	r0, [sp, #12]
  88:	990a      	ldr	r1, [sp, #40]	; 0x28
  8a:	6048      	str	r0, [r1, #4]
  8c:	9a02      	ldr	r2, [sp, #8]
  8e:	608a      	str	r2, [r1, #8]
  90:	2300      	movs	r3, #0
  92:	600b      	str	r3, [r1, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  94:	e00c      	b.n	b0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0xb0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:941
            Err(FromBytesWithNulError::not_nul_terminated())
  96:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE>
  9a:	9001      	str	r0, [sp, #4]
  9c:	9100      	str	r1, [sp, #0]
  9e:	e7ff      	b.n	a0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0xa0>
  a0:	9801      	ldr	r0, [sp, #4]
  a2:	990a      	ldr	r1, [sp, #40]	; 0x28
  a4:	6048      	str	r0, [r1, #4]
  a6:	9a00      	ldr	r2, [sp, #0]
  a8:	608a      	str	r2, [r1, #8]
  aa:	2301      	movs	r3, #1
  ac:	600b      	str	r3, [r1, #0]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:935
        if let Some(nul_pos) = nul_pos {
  ae:	e7ff      	b.n	b0 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0xb0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:943
    }
  b0:	e7e7      	b.n	82 <_ZN9cstr_core4CStr19from_bytes_with_nul17h3fdf182742a5f86bE+0x82>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:936
            if nul_pos + 1 != bytes.len() {
  b2:	f240 0000 	movw	r0, #0
  b6:	f2c0 0000 	movt	r0, #0
  ba:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  be:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1169de1558807743E:

00000000 <_ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1169de1558807743E>:
_ZN9cstr_core4CStr29from_bytes_with_nul_unchecked17h1169de1558807743E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:963
    ///     let cstr = CStr::from_bytes_with_nul_unchecked(cstring.to_bytes_with_nul());
    ///     assert_eq!(cstr, &*cstring);
    /// }
    /// ```
    #[inline]
    pub unsafe fn from_bytes_with_nul_unchecked(bytes: &[u8]) -> &CStr {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:964
        &*(bytes as *const [u8] as *const CStr)
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:965
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE:

00000000 <_ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE>:
_ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1031
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes(), b"foo");
    /// ```
    #[inline]
    pub fn to_bytes(&self) -> &[u8] {
   0:	b580      	push	{r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1032
        let bytes = self.to_bytes_with_nul();
   c:	9809      	ldr	r0, [sp, #36]	; 0x24
   e:	990a      	ldr	r1, [sp, #40]	; 0x28
  10:	9208      	str	r2, [sp, #32]
  12:	9307      	str	r3, [sp, #28]
  14:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE>
  18:	910c      	str	r1, [sp, #48]	; 0x30
  1a:	900b      	str	r0, [sp, #44]	; 0x2c
  1c:	e7ff      	b.n	1e <_ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  1e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  20:	990c      	ldr	r1, [sp, #48]	; 0x30
  22:	9006      	str	r0, [sp, #24]
  24:	9105      	str	r1, [sp, #20]
  26:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  2a:	9004      	str	r0, [sp, #16]
  2c:	e7ff      	b.n	2e <_ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE+0x2e>
  2e:	9804      	ldr	r0, [sp, #16]
  30:	1e41      	subs	r1, r0, #1
  32:	2801      	cmp	r0, #1
  34:	9103      	str	r1, [sp, #12]
  36:	d30e      	bcc.n	56 <_ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE+0x56>
  38:	e7ff      	b.n	3a <_ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	900d      	str	r0, [sp, #52]	; 0x34
  3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40:	9806      	ldr	r0, [sp, #24]
  42:	9905      	ldr	r1, [sp, #20]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hce48f4e93c864cb7E>
  48:	9002      	str	r0, [sp, #8]
  4a:	9101      	str	r1, [sp, #4]
  4c:	e7ff      	b.n	4e <_ZN9cstr_core4CStr8to_bytes17ha61879cc3089badeE+0x4e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1034
    }
  4e:	9802      	ldr	r0, [sp, #8]
  50:	9901      	ldr	r1, [sp, #4]
  52:	b00e      	add	sp, #56	; 0x38
  54:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1033
        &bytes[..bytes.len() - 1]
  56:	f240 0000 	movw	r0, #0
  5a:	f2c0 0000 	movt	r0, #0
  5e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  62:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN9cstr_core4CStr17to_bytes_with_nul17h519d3ea2ffc45b6fE:

00000000 <_ZN9cstr_core4CStr17to_bytes_with_nul17h519d3ea2ffc45b6fE>:
_ZN9cstr_core4CStr17to_bytes_with_nul17h519d3ea2ffc45b6fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1056
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_bytes_with_nul(), b"foo\0");
    /// ```
    #[inline]
    pub fn to_bytes_with_nul(&self) -> &[u8] {
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1057
        unsafe { &*(&self.inner as *const [c_char] as *const [u8]) }
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1058
    }
   e:	9201      	str	r2, [sp, #4]
  10:	9300      	str	r3, [sp, #0]
  12:	b004      	add	sp, #16
  14:	4770      	bx	lr

Disassembly of section .text._ZN9cstr_core4CStr6to_str17h03db4817524a630fE:

00000000 <_ZN9cstr_core4CStr6to_str17h03db4817524a630fE>:
_ZN9cstr_core4CStr6to_str17h03db4817524a630fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1080
    /// use cstr_core::CStr;
    ///
    /// let c_str = CStr::from_bytes_with_nul(b"foo\0").unwrap();
    /// assert_eq!(c_str.to_str(), Ok("foo"));
    /// ```
    pub fn to_str(&self) -> Result<&str, Utf8Error> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9106      	str	r1, [sp, #24]
   a:	9207      	str	r2, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1085
        // NB: When CStr is changed to perform the length check in .to_bytes()
        // instead of in from_ptr(), it may be worth considering if this should
        // be rewritten to do the UTF-8 check inline with the length calculation
        // instead of doing it afterwards.
        str::from_utf8(self.to_bytes())
   c:	9906      	ldr	r1, [sp, #24]
   e:	9a07      	ldr	r2, [sp, #28]
  10:	9005      	str	r0, [sp, #20]
  12:	4608      	mov	r0, r1
  14:	4611      	mov	r1, r2
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr6to_str17h03db4817524a630fE>
  20:	9002      	str	r0, [sp, #8]
  22:	9101      	str	r1, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN9cstr_core4CStr6to_str17h03db4817524a630fE+0x26>
  26:	9805      	ldr	r0, [sp, #20]
  28:	9902      	ldr	r1, [sp, #8]
  2a:	9a01      	ldr	r2, [sp, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core3str9from_utf817hf827b8ec71066530E>
  30:	e7ff      	b.n	32 <_ZN9cstr_core4CStr6to_str17h03db4817524a630fE+0x32>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1086
    }
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E:

00000000 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E>:
_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1156
        }
    }
}

impl PartialEq for CStr {
    fn eq(&self, other: &CStr) -> bool {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1157
        self.to_bytes().eq(other.to_bytes())
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1c:	f8cd e020 	str.w	lr, [sp, #32]
  20:	9407      	str	r4, [sp, #28]
  22:	9506      	str	r5, [sp, #24]
  24:	f7ff fffe 	bl	0 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E>
  28:	9005      	str	r0, [sp, #20]
  2a:	9104      	str	r1, [sp, #16]
  2c:	e7ff      	b.n	2e <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E+0x2e>
  2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  30:	990d      	ldr	r1, [sp, #52]	; 0x34
  32:	f7ff fffe 	bl	0 <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E>
  36:	9003      	str	r0, [sp, #12]
  38:	9102      	str	r1, [sp, #8]
  3a:	e7ff      	b.n	3c <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E+0x3c>
  3c:	9805      	ldr	r0, [sp, #20]
  3e:	9904      	ldr	r1, [sp, #16]
  40:	9a03      	ldr	r2, [sp, #12]
  42:	9b02      	ldr	r3, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hb1baf2393078c23dE>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN56_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h2036ea5d1a9e1c85E+0x4c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1158
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	f000 0001 	and.w	r0, r0, #1
  52:	b00e      	add	sp, #56	; 0x38
  54:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E:

00000000 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E>:
_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1162
}
impl Eq for CStr {}
impl PartialOrd for CStr {
    fn partial_cmp(&self, other: &CStr) -> Option<Ordering> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1163
        self.to_bytes().partial_cmp(&other.to_bytes())
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E>
  28:	9003      	str	r0, [sp, #12]
  2a:	9102      	str	r1, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E+0x2e>
  2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  32:	f7ff fffe 	bl	0 <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E>
  36:	910d      	str	r1, [sp, #52]	; 0x34
  38:	900c      	str	r0, [sp, #48]	; 0x30
  3a:	e7ff      	b.n	3c <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E+0x3c>
  3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40:	9803      	ldr	r0, [sp, #12]
  42:	9902      	ldr	r1, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17h4dec19b69c80f0c1E>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN57_$LT$cstr_core..CStr$u20$as$u20$core..cmp..PartialOrd$GT$11partial_cmp17h1efbb1bdc43dbf64E+0x4c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1164
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	b00e      	add	sp, #56	; 0x38
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE:

00000000 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE>:
_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1167
}
impl Ord for CStr {
    fn cmp(&self, other: &CStr) -> Ordering {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1168
        self.to_bytes().cmp(&other.to_bytes())
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE>
  28:	9003      	str	r0, [sp, #12]
  2a:	9102      	str	r1, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE+0x2e>
  2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  32:	f7ff fffe 	bl	0 <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE>
  36:	910d      	str	r1, [sp, #52]	; 0x34
  38:	900c      	str	r0, [sp, #48]	; 0x30
  3a:	e7ff      	b.n	3c <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE+0x3c>
  3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40:	9803      	ldr	r0, [sp, #12]
  42:	9902      	ldr	r1, [sp, #8]
  44:	f7ff fffe 	bl	0 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17he0298be812b44e25E>
  48:	9001      	str	r0, [sp, #4]
  4a:	e7ff      	b.n	4c <_ZN50_$LT$cstr_core..CStr$u20$as$u20$core..cmp..Ord$GT$3cmp17h89cb946ec54d3a0cE+0x4c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:1169
    }
  4c:	9801      	ldr	r0, [sp, #4]
  4e:	b00e      	add	sp, #56	; 0x38
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07c8bba033eccffE:

00000000 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07c8bba033eccffE>:
_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07c8bba033eccffE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:322
    kind: FromBytesWithNulErrorKind,
   c:	9806      	ldr	r0, [sp, #24]
   e:	9008      	str	r0, [sp, #32]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
  10:	9907      	ldr	r1, [sp, #28]
  12:	f240 0000 	movw	r0, #0
  16:	f2c0 0000 	movt	r0, #0
  1a:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
  1e:	f04f 0e15 	mov.w	lr, #21
  22:	9005      	str	r0, [sp, #20]
  24:	4660      	mov	r0, ip
  26:	f8dd c014 	ldr.w	ip, [sp, #20]
  2a:	9204      	str	r2, [sp, #16]
  2c:	4662      	mov	r2, ip
  2e:	9303      	str	r3, [sp, #12]
  30:	4673      	mov	r3, lr
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter12debug_struct17h40f54b18c56eee47E>
  36:	e7ff      	b.n	38 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07c8bba033eccffE+0x38>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:322
    kind: FromBytesWithNulErrorKind,
  38:	9808      	ldr	r0, [sp, #32]
  3a:	900b      	str	r0, [sp, #44]	; 0x2c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:320
#[derive(Clone, PartialEq, Eq, Debug)]
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	4669      	mov	r1, sp
  46:	6008      	str	r0, [r1, #0]
  48:	f240 0100 	movw	r1, #0
  4c:	f2c0 0100 	movt	r1, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	2204      	movs	r2, #4
  54:	ab0b      	add	r3, sp, #44	; 0x2c
  56:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct5field17hacf151cacb1b75b6E>
  5a:	9002      	str	r0, [sp, #8]
  5c:	e7ff      	b.n	5e <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07c8bba033eccffE+0x5e>
  5e:	a809      	add	r0, sp, #36	; 0x24
  60:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders11DebugStruct6finish17hd52cb9c1b65fe32eE>
  64:	9001      	str	r0, [sp, #4]
  66:	e7ff      	b.n	68 <_ZN69_$LT$cstr_core..FromBytesWithNulError$u20$as$u20$core..fmt..Debug$GT$3fmt17ha07c8bba033eccffE+0x68>
  68:	9801      	ldr	r0, [sp, #4]
  6a:	f000 0001 	and.w	r0, r0, #1
  6e:	b00c      	add	sp, #48	; 0x30
  70:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE:

00000000 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE>:
_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	9007      	str	r0, [sp, #28]
  10:	9807      	ldr	r0, [sp, #28]
  12:	6800      	ldr	r0, [r0, #0]
  14:	2800      	cmp	r0, #0
  16:	9203      	str	r2, [sp, #12]
  18:	9302      	str	r3, [sp, #8]
  1a:	9001      	str	r0, [sp, #4]
  1c:	d005      	beq.n	2a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE+0x2a>
  1e:	e7ff      	b.n	20 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	2801      	cmp	r0, #1
  24:	d021      	beq.n	6a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE+0x6a>
  26:	e7ff      	b.n	28 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE+0x28>
  28:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:327
    InteriorNul(usize),
  2a:	9807      	ldr	r0, [sp, #28]
  2c:	3004      	adds	r0, #4
  2e:	9008      	str	r0, [sp, #32]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
  30:	9905      	ldr	r1, [sp, #20]
  32:	f240 0200 	movw	r2, #0
  36:	f2c0 0200 	movt	r2, #0
  3a:	a809      	add	r0, sp, #36	; 0x24
  3c:	230b      	movs	r3, #11
  3e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  42:	e7ff      	b.n	44 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE+0x44>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:327
    InteriorNul(usize),
  44:	9808      	ldr	r0, [sp, #32]
  46:	900c      	str	r0, [sp, #48]	; 0x30
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:325
#[derive(Clone, PartialEq, Eq, Debug)]
  48:	f240 0200 	movw	r2, #0
  4c:	f2c0 0200 	movt	r2, #0
  50:	a809      	add	r0, sp, #36	; 0x24
  52:	a90c      	add	r1, sp, #48	; 0x30
  54:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple5field17h05e66ec8624ae3abE>
  58:	9000      	str	r0, [sp, #0]
  5a:	e7ff      	b.n	5c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE+0x5c>
  5c:	a809      	add	r0, sp, #36	; 0x24
  5e:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  62:	f88d 001b 	strb.w	r0, [sp, #27]
  66:	e7ff      	b.n	68 <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE+0x68>
  68:	e010      	b.n	8c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE+0x8c>
  6a:	9905      	ldr	r1, [sp, #20]
  6c:	f240 0200 	movw	r2, #0
  70:	f2c0 0200 	movt	r2, #0
  74:	a80d      	add	r0, sp, #52	; 0x34
  76:	2310      	movs	r3, #16
  78:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  7c:	e7ff      	b.n	7e <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE+0x7e>
  7e:	a80d      	add	r0, sp, #52	; 0x34
  80:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  84:	f88d 001b 	strb.w	r0, [sp, #27]
  88:	e7ff      	b.n	8a <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE+0x8a>
  8a:	e7ff      	b.n	8c <_ZN73_$LT$cstr_core..FromBytesWithNulErrorKind$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac196271396a5aaE+0x8c>
  8c:	f89d 001b 	ldrb.w	r0, [sp, #27]
  90:	b010      	add	sp, #64	; 0x40
  92:	bd80      	pop	{r7, pc}

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.1
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
0000024c l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
0000029a l       .debug_str	00000000 
000002a3 l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
0000034d l       .debug_str	00000000 
0000037e l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
0000041a l       .debug_str	00000000 
0000045c l       .debug_str	00000000 
0000049f l       .debug_str	00000000 
000004e0 l       .debug_str	00000000 
0000051a l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
000005df l       .debug_str	00000000 
0000061f l       .debug_str	00000000 
00000659 l       .debug_str	00000000 
000006ac l       .debug_str	00000000 
000006b2 l       .debug_str	00000000 
000006c6 l       .debug_str	00000000 
000006d9 l       .debug_str	00000000 
00000717 l       .debug_str	00000000 
00000725 l       .debug_str	00000000 
00000768 l       .debug_str	00000000 
0000077a l       .debug_str	00000000 
00000785 l       .debug_str	00000000 
000007a8 l       .debug_str	00000000 
0000081b l       .debug_str	00000000 
0000082c l       .debug_str	00000000 
00000837 l       .debug_str	00000000 
0000085b l       .debug_str	00000000 
0000089f l       .debug_str	00000000 
000008b2 l       .debug_str	00000000 
000008f6 l       .debug_str	00000000 
00000908 l       .debug_str	00000000 
0000090d l       .debug_str	00000000 
00000943 l       .debug_str	00000000 
0000095e l       .debug_str	00000000 
00000998 l       .debug_str	00000000 
000009b7 l       .debug_str	00000000 
000009f3 l       .debug_str	00000000 
000009f6 l       .debug_str	00000000 
00000a3c l       .debug_str	00000000 
00000a44 l       .debug_str	00000000 
00000a4c l       .debug_str	00000000 
00000a95 l       .debug_str	00000000 
00000aa0 l       .debug_str	00000000 
00000af2 l       .debug_str	00000000 
00000b03 l       .debug_str	00000000 
00000b0d l       .debug_str	00000000 
00000b62 l       .debug_str	00000000 
00000b76 l       .debug_str	00000000 
00000bc2 l       .debug_str	00000000 
00000bce l       .debug_str	00000000 
00000bd3 l       .debug_str	00000000 
00000bf9 l       .debug_str	00000000 
00000c02 l       .debug_str	00000000 
00000c28 l       .debug_str	00000000 
00000c34 l       .debug_str	00000000 
00000c5b l       .debug_str	00000000 
00000c68 l       .debug_str	00000000 
00000c6a l       .debug_str	00000000 
00000c6c l       .debug_str	00000000 
00000c72 l       .debug_str	00000000 
00000c76 l       .debug_str	00000000 
00000c78 l       .debug_str	00000000 
00000c83 l       .debug_str	00000000 
00000c85 l       .debug_str	00000000 
00000c87 l       .debug_str	00000000 
00000c8b l       .debug_str	00000000 
00000c91 l       .debug_str	00000000 
00000c95 l       .debug_str	00000000 
00000ca2 l       .debug_str	00000000 
00000ca6 l       .debug_str	00000000 
00000000 l     F .text._ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E	00000106 _ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E
00000000 l    d  .text._ZN4core3ptr19swap_nonoverlapping17hde3f0253ef78b004E	00000000 .text._ZN4core3ptr19swap_nonoverlapping17hde3f0253ef78b004E
00000000 l    d  .text._ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E	00000000 .text._ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E
00000000 l    d  .text._ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E	00000000 .text._ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h197d238bd7f285a6E	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h197d238bd7f285a6E
00000000 l    d  .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h9ea0e9cbbc075c8eE	00000000 .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h9ea0e9cbbc075c8eE
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hd02f5b024b354de9E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hd02f5b024b354de9E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd140d5d5c5d41bd1E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd140d5d5c5d41bd1E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E
00000000 l    d  .text._ZN4core3ptr4null17h6f8ff2c31bbec6a2E	00000000 .text._ZN4core3ptr4null17h6f8ff2c31bbec6a2E
00000000 l    d  .text._ZN4core3ptr4read17h9ec8a42aff6aeb44E	00000000 .text._ZN4core3ptr4read17h9ec8a42aff6aeb44E
00000000 l    d  .text._ZN4core3ptr5write17h6cbc91a407e6da7dE	00000000 .text._ZN4core3ptr5write17h6cbc91a407e6da7dE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h3c44e92651859f2bE
00000000         *UND*	00000000 _ZN4core3mem7size_of17h0747441d893ac21bE
00000000         *UND*	00000000 _ZN4core3mem7size_of17hc0316a574bf514c9E
00000000 g     F .text._ZN4core3ptr19swap_nonoverlapping17hde3f0253ef78b004E	00000042 _ZN4core3ptr19swap_nonoverlapping17hde3f0253ef78b004E
00000000 g     F .text._ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E	00000054 _ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h197d238bd7f285a6E	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h197d238bd7f285a6E
00000000 g     F .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h9ea0e9cbbc075c8eE	00000022 _ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h9ea0e9cbbc075c8eE
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hd02f5b024b354de9E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hd02f5b024b354de9E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd140d5d5c5d41bd1E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd140d5d5c5d41bd1E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E	00000026 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E
00000000 g     F .text._ZN4core3ptr4null17h6f8ff2c31bbec6a2E	00000004 _ZN4core3ptr4null17h6f8ff2c31bbec6a2E
00000000 g     F .text._ZN4core3ptr4read17h9ec8a42aff6aeb44E	00000042 _ZN4core3ptr4read17h9ec8a42aff6aeb44E
00000000 g     F .text._ZN4core3ptr5write17h6cbc91a407e6da7dE	00000018 _ZN4core3ptr5write17h6cbc91a407e6da7dE



Disassembly of section .text._ZN4core3ptr19swap_nonoverlapping17hde3f0253ef78b004E:

00000000 <_ZN4core3ptr19swap_nonoverlapping17hde3f0253ef78b004E>:
_ZN4core3ptr19swap_nonoverlapping17hde3f0253ef78b004E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:347
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9004      	str	r0, [sp, #16]
   c:	9105      	str	r1, [sp, #20]
   e:	9206      	str	r2, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:348
  10:	9804      	ldr	r0, [sp, #16]
  12:	9007      	str	r0, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:349
  14:	9805      	ldr	r0, [sp, #20]
  16:	9008      	str	r0, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:350
  18:	9303      	str	r3, [sp, #12]
  1a:	f8cd c008 	str.w	ip, [sp, #8]
  1e:	f8cd e004 	str.w	lr, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17hc0316a574bf514c9E>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core3ptr19swap_nonoverlapping17hde3f0253ef78b004E+0x2a>
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	4348      	muls	r0, r1
  30:	9009      	str	r0, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:351
  32:	9807      	ldr	r0, [sp, #28]
  34:	9908      	ldr	r1, [sp, #32]
  36:	9a09      	ldr	r2, [sp, #36]	; 0x24
  38:	f7ff fffe 	bl	0 <_ZN4core3ptr19swap_nonoverlapping17hde3f0253ef78b004E>
  3c:	e7ff      	b.n	3e <_ZN4core3ptr19swap_nonoverlapping17hde3f0253ef78b004E+0x3e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:352
  3e:	b00a      	add	sp, #40	; 0x28
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E:

00000000 <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E>:
_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:355
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:358
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17hc0316a574bf514c9E>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E+0x18>
  18:	9800      	ldr	r0, [sp, #0]
  1a:	281f      	cmp	r0, #31
  1c:	d805      	bhi.n	2a <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E+0x2a>
  1e:	e7ff      	b.n	20 <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E+0x20>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:359
  20:	9803      	ldr	r0, [sp, #12]
  22:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E>
  26:	9005      	str	r0, [sp, #20]
  28:	e005      	b.n	36 <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E+0x36>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:363
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	9904      	ldr	r1, [sp, #16]
  2e:	2201      	movs	r2, #1
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E>
  34:	e00b      	b.n	4e <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E+0x4e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:360
  36:	9804      	ldr	r0, [sp, #16]
  38:	9903      	ldr	r1, [sp, #12]
  3a:	2201      	movs	r2, #1
  3c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h3c44e92651859f2bE>
  40:	e7ff      	b.n	42 <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E+0x42>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:361
  42:	9804      	ldr	r0, [sp, #16]
  44:	9905      	ldr	r1, [sp, #20]
  46:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E>
  4a:	e7ff      	b.n	4c <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E+0x4c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:358
  4c:	e000      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E+0x50>
  4e:	e7ff      	b.n	50 <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E+0x50>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:365
  50:	b006      	add	sp, #24
  52:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E:

00000000 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E>:
_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:368
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	af02      	add	r7, sp, #8
   4:	b0ac      	sub	sp, #176	; 0xb0
   6:	466c      	mov	r4, sp
   8:	f36f 0404 	bfc	r4, #0, #5
   c:	46a5      	mov	sp, r4
   e:	4613      	mov	r3, r2
  10:	468c      	mov	ip, r1
  12:	4686      	mov	lr, r0
  14:	900b      	str	r0, [sp, #44]	; 0x2c
  16:	910c      	str	r1, [sp, #48]	; 0x30
  18:	920d      	str	r2, [sp, #52]	; 0x34
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:382
  1a:	930a      	str	r3, [sp, #40]	; 0x28
  1c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  20:	f8cd e020 	str.w	lr, [sp, #32]
  24:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h0747441d893ac21bE>
  28:	900e      	str	r0, [sp, #56]	; 0x38
  2a:	e7ff      	b.n	2c <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x2c>
  2c:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:387
  2e:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:388
  30:	e7ff      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x32>
  32:	980f      	ldr	r0, [sp, #60]	; 0x3c
  34:	990e      	ldr	r1, [sp, #56]	; 0x38
  36:	4408      	add	r0, r1
  38:	990d      	ldr	r1, [sp, #52]	; 0x34
  3a:	4288      	cmp	r0, r1
  3c:	d905      	bls.n	4a <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x4a>
  3e:	e7ff      	b.n	40 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x40>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:404
  40:	980f      	ldr	r0, [sp, #60]	; 0x3c
  42:	990d      	ldr	r1, [sp, #52]	; 0x34
  44:	4288      	cmp	r0, r1
  46:	d32d      	bcc.n	a4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0xa4>
  48:	e059      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0xfe>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:391
  4a:	e7ff      	b.n	4c <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x4c>
  4c:	a810      	add	r0, sp, #64	; 0x40
  4e:	9028      	str	r0, [sp, #160]	; 0xa0
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h4d8450b0640f1bbcE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1305
  50:	9828      	ldr	r0, [sp, #160]	; 0xa0
  52:	9029      	str	r0, [sp, #164]	; 0xa4
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h670f4d814c72afe3E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1042
  54:	9829      	ldr	r0, [sp, #164]	; 0xa4
_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:392
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x5a>
  5a:	9807      	ldr	r0, [sp, #28]
  5c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:393
  5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E>
  66:	901a      	str	r0, [sp, #104]	; 0x68
  68:	e7ff      	b.n	6a <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:394
  6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  6e:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E>
  72:	901b      	str	r0, [sp, #108]	; 0x6c
  74:	e7ff      	b.n	76 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x76>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:398
  76:	981a      	ldr	r0, [sp, #104]	; 0x68
  78:	9919      	ldr	r1, [sp, #100]	; 0x64
  7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  7c:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E>
  80:	e7ff      	b.n	82 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x82>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:399
  82:	981b      	ldr	r0, [sp, #108]	; 0x6c
  84:	991a      	ldr	r1, [sp, #104]	; 0x68
  86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  88:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E>
  8c:	e7ff      	b.n	8e <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x8e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:400
  8e:	9819      	ldr	r0, [sp, #100]	; 0x64
  90:	991b      	ldr	r1, [sp, #108]	; 0x6c
  92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  94:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E>
  98:	e7ff      	b.n	9a <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x9a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:401
  9a:	980e      	ldr	r0, [sp, #56]	; 0x38
  9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  9e:	4408      	add	r0, r1
  a0:	900f      	str	r0, [sp, #60]	; 0x3c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:388
  a2:	e7c6      	b.n	32 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0x32>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:406
  a4:	e7ff      	b.n	a6 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0xa6>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:407
  a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  aa:	1a40      	subs	r0, r0, r1
  ac:	9024      	str	r0, [sp, #144]	; 0x90
  ae:	a81c      	add	r0, sp, #112	; 0x70
  b0:	902a      	str	r0, [sp, #168]	; 0xa8
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17h150bc190609fdc18E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1305
  b2:	982a      	ldr	r0, [sp, #168]	; 0xa8
  b4:	902b      	str	r0, [sp, #172]	; 0xac
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h6c586eac99f9c74eE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1042
  b6:	982b      	ldr	r0, [sp, #172]	; 0xac
_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:409
  b8:	9006      	str	r0, [sp, #24]
  ba:	e7ff      	b.n	bc <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0xbc>
  bc:	9806      	ldr	r0, [sp, #24]
  be:	9025      	str	r0, [sp, #148]	; 0x94
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:410
  c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c4:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E>
  c8:	9026      	str	r0, [sp, #152]	; 0x98
  ca:	e7ff      	b.n	cc <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0xcc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:411
  cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d0:	f7ff fffe 	bl	0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E>
  d4:	9027      	str	r0, [sp, #156]	; 0x9c
  d6:	e7ff      	b.n	d8 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0xd8>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:413
  d8:	9826      	ldr	r0, [sp, #152]	; 0x98
  da:	9925      	ldr	r1, [sp, #148]	; 0x94
  dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  de:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E>
  e2:	e7ff      	b.n	e4 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0xe4>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:414
  e4:	9827      	ldr	r0, [sp, #156]	; 0x9c
  e6:	9926      	ldr	r1, [sp, #152]	; 0x98
  e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  ea:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E>
  ee:	e7ff      	b.n	f0 <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0xf0>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:415
  f0:	9825      	ldr	r0, [sp, #148]	; 0x94
  f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  f6:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E>
  fa:	e7ff      	b.n	fc <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0xfc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:404
  fc:	e7ff      	b.n	fe <_ZN4core3ptr25swap_nonoverlapping_bytes17h04267f2b924b4ff1E+0xfe>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:417
  fe:	f1a7 0408 	sub.w	r4, r7, #8
 102:	46a5      	mov	sp, r4
 104:	bdd0      	pop	{r4, r6, r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h197d238bd7f285a6E:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h197d238bd7f285a6E>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h197d238bd7f285a6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1932
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1935
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h197d238bd7f285a6E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h197d238bd7f285a6E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1936
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h9ea0e9cbbc075c8eE:

00000000 <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h9ea0e9cbbc075c8eE>:
_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h9ea0e9cbbc075c8eE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1696
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1697
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h9ea0e9cbbc075c8eE+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1698
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hd02f5b024b354de9E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hd02f5b024b354de9E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hd02f5b024b354de9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1392
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1395
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hd02f5b024b354de9E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hd02f5b024b354de9E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1396
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd140d5d5c5d41bd1E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd140d5d5c5d41bd1E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd140d5d5c5d41bd1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1120
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1122
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd140d5d5c5d41bd1E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1124
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:969
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:972
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	9001      	str	r0, [sp, #4]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E>
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	9900      	ldr	r1, [sp, #0]
  1a:	1a42      	subs	r2, r0, r1
  1c:	fab2 f282 	clz	r2, r2
  20:	0950      	lsrs	r0, r2, #5
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:973
  22:	b004      	add	sp, #16
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr4null17h6f8ff2c31bbec6a2E:

00000000 <_ZN4core3ptr4null17h6f8ff2c31bbec6a2E>:
_ZN4core3ptr4null17h6f8ff2c31bbec6a2E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:212
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr4read17h9ec8a42aff6aeb44E:

00000000 <_ZN4core3ptr4read17h9ec8a42aff6aeb44E>:
_ZN4core3ptr4read17h9ec8a42aff6aeb44E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:573
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
_ZN4core3mem20MaybeUninit$LT$T$GT$6uninit17hacb3e155931e2411E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1153
   8:	9807      	ldr	r0, [sp, #28]
_ZN4core3ptr4read17h9ec8a42aff6aeb44E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:574
   a:	9006      	str	r0, [sp, #24]
   c:	9104      	str	r1, [sp, #16]
   e:	e7ff      	b.n	10 <_ZN4core3ptr4read17h9ec8a42aff6aeb44E+0x10>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:575
  10:	9805      	ldr	r0, [sp, #20]
  12:	a906      	add	r1, sp, #24
  14:	910a      	str	r1, [sp, #40]	; 0x28
_ZN4core3mem20MaybeUninit$LT$T$GT$10as_mut_ptr17he4e6680b4ab11dd6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1305
  16:	990a      	ldr	r1, [sp, #40]	; 0x28
  18:	910b      	str	r1, [sp, #44]	; 0x2c
_ZN79_$LT$core..mem..ManuallyDrop$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h7cf7dc1afc7b33feE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1042
  1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3ptr4read17h9ec8a42aff6aeb44E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:575
  1c:	9003      	str	r0, [sp, #12]
  1e:	9102      	str	r1, [sp, #8]
  20:	e7ff      	b.n	22 <_ZN4core3ptr4read17h9ec8a42aff6aeb44E+0x22>
  22:	2201      	movs	r2, #1
  24:	9803      	ldr	r0, [sp, #12]
  26:	9902      	ldr	r1, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h3c44e92651859f2bE>
  2c:	e7ff      	b.n	2e <_ZN4core3ptr4read17h9ec8a42aff6aeb44E+0x2e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:576
  2e:	9806      	ldr	r0, [sp, #24]
  30:	9008      	str	r0, [sp, #32]
_ZN4core3mem20MaybeUninit$LT$T$GT$11assume_init17h0f9ba7ac02b55d47E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:1346
  32:	9808      	ldr	r0, [sp, #32]
  34:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core3mem21ManuallyDrop$LT$T$GT$10into_inner17h4c487ad75b1b8df6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:983
  36:	9809      	ldr	r0, [sp, #36]	; 0x24
_ZN4core3ptr4read17h9ec8a42aff6aeb44E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:576
  38:	9001      	str	r0, [sp, #4]
  3a:	e7ff      	b.n	3c <_ZN4core3ptr4read17h9ec8a42aff6aeb44E+0x3c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:577
  3c:	9801      	ldr	r0, [sp, #4]
  3e:	b00c      	add	sp, #48	; 0x30
  40:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr5write17h6cbc91a407e6da7dE:

00000000 <_ZN4core3ptr5write17h6cbc91a407e6da7dE>:
_ZN4core3ptr5write17h6cbc91a407e6da7dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:734
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:735
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	6001      	str	r1, [r0, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:736
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	b004      	add	sp, #16
  16:	4770      	bx	lr

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.10.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.10
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c0 l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
00000248 l       .debug_str	00000000 
00000265 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
00000288 l       .debug_str	00000000 
000002ac l       .debug_str	00000000 
000002c8 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002d6 l       .debug_str	00000000 
000002dd l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
00000300 l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000378 l       .debug_str	00000000 
00000383 l       .debug_str	00000000 
0000038a l       .debug_str	00000000 
00000394 l       .debug_str	00000000 
00000399 l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b6 l       .debug_str	00000000 
000003bb l       .debug_str	00000000 
000003be l       .debug_str	00000000 
000003c7 l       .debug_str	00000000 
000003ce l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003d7 l       .debug_str	00000000 
000003e1 l       .debug_str	00000000 
000003e9 l       .debug_str	00000000 
000003ef l       .debug_str	00000000 
000003fa l       .debug_str	00000000 
00000403 l       .debug_str	00000000 
00000426 l       .debug_str	00000000 
00000445 l       .debug_str	00000000 
0000046c l       .debug_str	00000000 
00000476 l       .debug_str	00000000 
0000047e l       .debug_str	00000000 
00000487 l       .debug_str	00000000 
000004b8 l       .debug_str	00000000 
000004c3 l       .debug_str	00000000 
000004f5 l       .debug_str	00000000 
000004fc l       .debug_str	00000000 
00000502 l       .debug_str	00000000 
00000553 l       .debug_str	00000000 
0000056a l       .debug_str	00000000 
0000056c l       .debug_str	00000000 
00000573 l       .debug_str	00000000 
00000575 l       .debug_str	00000000 
000005c9 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h226ba706bfbaa4a4E	00000000 .text._ZN4core3fmt10ArgumentV13new17h226ba706bfbaa4a4E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h0f6fab2649d75ad3E	00000000 .text._ZN4core3fmt9Arguments6new_v117h0f6fab2649d75ad3E
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h226ba706bfbaa4a4E	00000032 _ZN4core3fmt10ArgumentV13new17h226ba706bfbaa4a4E
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h0f6fab2649d75ad3E	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h0f6fab2649d75ad3E
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E	00000006 _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E



Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h226ba706bfbaa4a4E:

00000000 <_ZN4core3fmt10ArgumentV13new17h226ba706bfbaa4a4E>:
_ZN4core3fmt10ArgumentV13new17h226ba706bfbaa4a4E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h226ba706bfbaa4a4E+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h226ba706bfbaa4a4E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h0f6fab2649d75ad3E:

00000000 <_ZN4core3fmt9Arguments6new_v117h0f6fab2649d75ad3E>:
_ZN4core3fmt9Arguments6new_v117h0f6fab2649d75ad3E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h4d23a445b892b679E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:547
   0:	b081      	sub	sp, #4
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.11.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.11
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000186 l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001b1 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
00000249 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002fa l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE
00000000 l    d  .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E	00000000 .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E	00000064 _ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE	00000010 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE
00000000 g     F .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E	00000012 _ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E



Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E:

00000000 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E>:
_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:334
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:336
   8:	f88d 0017 	strb.w	r0, [sp, #23]
   c:	2001      	movs	r0, #1
   e:	f88d 0017 	strb.w	r0, [sp, #23]
  12:	2800      	cmp	r0, #0
  14:	9100      	str	r1, [sp, #0]
  16:	d105      	bne.n	24 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x24>
  18:	e7ff      	b.n	1a <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x1a>
  1a:	2000      	movs	r0, #0
  1c:	2800      	cmp	r0, #0
  1e:	d10b      	bne.n	38 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x38>
  20:	e7ff      	b.n	22 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:339
  22:	defe      	udf	#254	; 0xfe
  24:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:336
  26:	f88d 0017 	strb.w	r0, [sp, #23]
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9004      	str	r0, [sp, #16]
  2e:	9804      	ldr	r0, [sp, #16]
  30:	9003      	str	r0, [sp, #12]
  32:	2001      	movs	r0, #1
  34:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:335
  36:	e002      	b.n	3e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x3e>
  38:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:337
  3a:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:335
  3c:	e7ff      	b.n	3e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x3e>
  3e:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:339
  40:	2800      	cmp	r0, #0
  42:	d104      	bne.n	4e <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x4e>
  44:	e00d      	b.n	62 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x62>
  46:	9802      	ldr	r0, [sp, #8]
  48:	9903      	ldr	r1, [sp, #12]
  4a:	b006      	add	sp, #24
  4c:	4770      	bx	lr
  4e:	f89d 0017 	ldrb.w	r0, [sp, #23]
  52:	07c0      	lsls	r0, r0, #31
  54:	2800      	cmp	r0, #0
  56:	d0f6      	beq.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x46>
  58:	e7ff      	b.n	5a <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x5a>
  5a:	2000      	movs	r0, #0
  5c:	f88d 0017 	strb.w	r0, [sp, #23]
  60:	e7f1      	b.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x46>
  62:	e7f0      	b.n	46 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E+0x46>

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE:

00000000 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$10from_error17h6e70eaea063a6e7fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1290
   0:	b081      	sub	sp, #4
   2:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1291
   4:	f88d 0003 	strb.w	r0, [sp, #3]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1292
   8:	f89d 0003 	ldrb.w	r0, [sp, #3]
   c:	b001      	add	sp, #4
   e:	4770      	bx	lr

Disassembly of section .text._ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E:

00000000 <_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E>:
_ZN73_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try..Try$GT$11into_result17h96253ed6afb02ac6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1280
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	f88d 0007 	strb.w	r0, [sp, #7]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1281
   8:	f89d 0007 	ldrb.w	r0, [sp, #7]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:1282
   c:	9100      	str	r1, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.12.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.12
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
00000174 l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
0000023f l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
00000284 l       .debug_str	00000000 
0000028e l       .debug_str	00000000 
00000295 l       .debug_str	00000000 
0000029b l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3mem11size_of_val17hc8e8800bfc2ece25E	00000000 .text._ZN4core3mem11size_of_val17hc8e8800bfc2ece25E
00000000 l    d  .text._ZN4core3mem4swap17h4f67b716e6ca5dc6E	00000000 .text._ZN4core3mem4swap17h4f67b716e6ca5dc6E
00000000 l    d  .text._ZN4core3mem7size_of17h0747441d893ac21bE	00000000 .text._ZN4core3mem7size_of17h0747441d893ac21bE
00000000 l    d  .text._ZN4core3mem7size_of17h4e529f6ccdc80d7cE	00000000 .text._ZN4core3mem7size_of17h4e529f6ccdc80d7cE
00000000 l    d  .text._ZN4core3mem7size_of17hc0316a574bf514c9E	00000000 .text._ZN4core3mem7size_of17hc0316a574bf514c9E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3mem11size_of_val17hc8e8800bfc2ece25E	0000001e _ZN4core3mem11size_of_val17hc8e8800bfc2ece25E
00000000 g     F .text._ZN4core3mem4swap17h4f67b716e6ca5dc6E	0000001e _ZN4core3mem4swap17h4f67b716e6ca5dc6E
00000000 g     F .text._ZN4core3mem7size_of17h0747441d893ac21bE	00000012 _ZN4core3mem7size_of17h0747441d893ac21bE
00000000 g     F .text._ZN4core3mem7size_of17h4e529f6ccdc80d7cE	00000012 _ZN4core3mem7size_of17h4e529f6ccdc80d7cE
00000000 g     F .text._ZN4core3mem7size_of17hc0316a574bf514c9E	00000012 _ZN4core3mem7size_of17hc0316a574bf514c9E
00000000         *UND*	00000000 _ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E



Disassembly of section .text._ZN4core3mem11size_of_val17hc8e8800bfc2ece25E:

00000000 <_ZN4core3mem11size_of_val17hc8e8800bfc2ece25E>:
_ZN4core3mem11size_of_val17hc8e8800bfc2ece25E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:317
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:318
   a:	9804      	ldr	r0, [sp, #16]
   c:	9005      	str	r0, [sp, #20]
   e:	9805      	ldr	r0, [sp, #20]
  10:	9202      	str	r2, [sp, #8]
  12:	9301      	str	r3, [sp, #4]
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN4core3mem11size_of_val17hc8e8800bfc2ece25E+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:319
  18:	9800      	ldr	r0, [sp, #0]
  1a:	b006      	add	sp, #24
  1c:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem4swap17h4f67b716e6ca5dc6E:

00000000 <_ZN4core3mem4swap17h4f67b716e6ca5dc6E>:
_ZN4core3mem4swap17h4f67b716e6ca5dc6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:649
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9002      	str	r0, [sp, #8]
   a:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:651
   c:	9802      	ldr	r0, [sp, #8]
   e:	9903      	ldr	r1, [sp, #12]
  10:	9201      	str	r2, [sp, #4]
  12:	9300      	str	r3, [sp, #0]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr23swap_nonoverlapping_one17hb74485b072b2f842E>
  18:	e7ff      	b.n	1a <_ZN4core3mem4swap17h4f67b716e6ca5dc6E+0x1a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:653
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3mem7size_of17h0747441d893ac21bE:

00000000 <_ZN4core3mem7size_of17h0747441d893ac21bE>:
_ZN4core3mem7size_of17h0747441d893ac21bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:291
   0:	b082      	sub	sp, #8
   2:	2020      	movs	r0, #32
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:292
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h0747441d893ac21bE+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:293
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17h4e529f6ccdc80d7cE:

00000000 <_ZN4core3mem7size_of17h4e529f6ccdc80d7cE>:
_ZN4core3mem7size_of17h4e529f6ccdc80d7cE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:291
   0:	b082      	sub	sp, #8
   2:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:292
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17h4e529f6ccdc80d7cE+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:293
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

Disassembly of section .text._ZN4core3mem7size_of17hc0316a574bf514c9E:

00000000 <_ZN4core3mem7size_of17hc0316a574bf514c9E>:
_ZN4core3mem7size_of17hc0316a574bf514c9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:291
   0:	b082      	sub	sp, #8
   2:	2004      	movs	r0, #4
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:292
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9000      	str	r0, [sp, #0]
   a:	e7ff      	b.n	c <_ZN4core3mem7size_of17hc0316a574bf514c9E+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/mem.rs:293
   c:	9800      	ldr	r0, [sp, #0]
   e:	b002      	add	sp, #8
  10:	4770      	bx	lr

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.13.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.13
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
000001a4 l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
0000022c l       .debug_str	00000000 
00000232 l       .debug_str	00000000 
00000238 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
00000249 l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
0000026d l       .debug_str	00000000 
00000276 l       .debug_str	00000000 
00000278 l       .debug_str	00000000 
00000280 l       .debug_str	00000000 
00000282 l       .debug_str	00000000 
00000284 l       .debug_str	00000000 
000002a8 l       .debug_str	00000000 
000002b2 l       .debug_str	00000000 
000002b9 l       .debug_str	00000000 
000002bd l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002cc l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
000002d8 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002e2 l       .debug_str	00000000 
000002ef l       .debug_str	00000000 
000002f4 l       .debug_str	00000000 
00000308 l       .debug_str	00000000 
00000316 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
0000031f l       .debug_str	00000000 
00000347 l       .debug_str	00000000 
00000350 l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
000003bc l       .debug_str	00000000 
00000405 l       .debug_str	00000000 
0000043a l       .debug_str	00000000 
000004b6 l       .debug_str	00000000 
000004c2 l       .debug_str	00000000 
000004d3 l       .debug_str	00000000 
000004ed l       .debug_str	00000000 
00000513 l       .debug_str	00000000 
00000548 l       .debug_str	00000000 
00000582 l       .debug_str	00000000 
000005e9 l       .debug_str	00000000 
000005ee l       .debug_str	00000000 
000005f4 l       .debug_str	00000000 
000005f8 l       .debug_str	00000000 
00000605 l       .debug_str	00000000 
00000609 l       .debug_str	00000000 
00000614 l       .debug_str	00000000 
0000061a l       .debug_str	00000000 
00000626 l       .debug_str	00000000 
00000693 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.6de77426963167e326882a33a0306558.0	00000018 .Lanon.6de77426963167e326882a33a0306558.0
00000000 l     O .rodata.str.0	00000048 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l    d  .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h72f4c91cf258847fE	00000000 .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h72f4c91cf258847fE
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h3c44e92651859f2bE	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h3c44e92651859f2bE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h2985ad42de599a7cE	00000000 .text._ZN4core3ptr18real_drop_in_place17h2985ad42de599a7cE
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h423876a1b441f219E	00000000 .text._ZN4core3ptr18real_drop_in_place17h423876a1b441f219E
00000000 l    d  .text._ZN4core3ptr18real_drop_in_place17h46c6b500af61539fE	00000000 .text._ZN4core3ptr18real_drop_in_place17h46c6b500af61539fE
00000000 l    d  .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17hb4f8d89b8001f46bE	00000000 .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17hb4f8d89b8001f46bE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h72f4c91cf258847fE	00000034 .hidden _ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h72f4c91cf258847fE
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h3c44e92651859f2bE	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h3c44e92651859f2bE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h2985ad42de599a7cE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h2985ad42de599a7cE
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h423876a1b441f219E	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h423876a1b441f219E
00000000 g     F .text._ZN4core3ptr18real_drop_in_place17h46c6b500af61539fE	0000000c .hidden _ZN4core3ptr18real_drop_in_place17h46c6b500af61539fE
00000000 g     F .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17hb4f8d89b8001f46bE	00000010 .hidden _ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17hb4f8d89b8001f46bE
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000         *UND*	00000000 __aeabi_memcpy4



Disassembly of section .text._ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h72f4c91cf258847fE:

00000000 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h72f4c91cf258847fE>:
_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h72f4c91cf258847fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ops/arith.rs:198
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	eba0 0c01 	sub.w	ip, r0, r1
  12:	4288      	cmp	r0, r1
  14:	9203      	str	r2, [sp, #12]
  16:	9302      	str	r3, [sp, #8]
  18:	f8cd c004 	str.w	ip, [sp, #4]
  1c:	d303      	bcc.n	26 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h72f4c91cf258847fE+0x26>
  1e:	e7ff      	b.n	20 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h72f4c91cf258847fE+0x20>
  20:	9801      	ldr	r0, [sp, #4]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  32:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h3c44e92651859f2bE:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h3c44e92651859f2bE>:
_ZN4core10intrinsics19copy_nonoverlapping17h3c44e92651859f2bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1421
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1422
  10:	9903      	ldr	r1, [sp, #12]
  12:	9804      	ldr	r0, [sp, #16]
  14:	9a05      	ldr	r2, [sp, #20]
  16:	0092      	lsls	r2, r2, #2
  18:	9302      	str	r3, [sp, #8]
  1a:	f8cd c004 	str.w	ip, [sp, #4]
  1e:	f8cd e000 	str.w	lr, [sp]
  22:	f7ff fffe 	bl	0 <__aeabi_memcpy4>
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h3c44e92651859f2bE+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1423
  28:	b006      	add	sp, #24
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h2985ad42de599a7cE:

00000000 <_ZN4core3ptr18real_drop_in_place17h2985ad42de599a7cE>:
_ZN4core3ptr18real_drop_in_place17h2985ad42de599a7cE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:193
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h423876a1b441f219E:

00000000 <_ZN4core3ptr18real_drop_in_place17h423876a1b441f219E>:
_ZN4core3ptr18real_drop_in_place17h423876a1b441f219E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:193
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core3ptr18real_drop_in_place17h46c6b500af61539fE:

00000000 <_ZN4core3ptr18real_drop_in_place17h46c6b500af61539fE>:
_ZN4core3ptr18real_drop_in_place17h46c6b500af61539fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:193
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17hb4f8d89b8001f46bE:

00000000 <_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17hb4f8d89b8001f46bE>:
_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17hb4f8d89b8001f46bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/clone.rs:167
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/clone.rs:168
   6:	9801      	ldr	r0, [sp, #4]
   8:	6800      	ldr	r0, [r0, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/clone.rs:169
   a:	9100      	str	r1, [sp, #0]
   c:	b002      	add	sp, #8
   e:	4770      	bx	lr

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.14.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.14
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
00000172 l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001ec l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fc l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
0000020d l       .debug_str	00000000 
00000212 l       .debug_str	00000000 
00000226 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
000002b6 l       .debug_str	00000000 
000002fa l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000305 l       .debug_str	00000000 
0000030a l       .debug_str	00000000 
0000030f l       .debug_str	00000000 
00000313 l       .debug_str	00000000 
0000033b l       .debug_str	00000000 
00000340 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h215ca011aac52902E	00000000 .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h215ca011aac52902E
00000000 l    d  .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h493b002d2c0de1d6E	00000000 .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h493b002d2c0de1d6E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h215ca011aac52902E	0000001e _ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h215ca011aac52902E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E
00000000         *UND*	00000000 _ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E
00000000 g     F .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h493b002d2c0de1d6E	00000028 _ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h493b002d2c0de1d6E



Disassembly of section .text._ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h215ca011aac52902E:

00000000 <_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h215ca011aac52902E>:
_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h215ca011aac52902E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:548
   0:	b087      	sub	sp, #28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:549
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9005      	str	r0, [sp, #20]
  10:	9106      	str	r1, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:550
  12:	9805      	ldr	r0, [sp, #20]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9201      	str	r2, [sp, #4]
  18:	9300      	str	r3, [sp, #0]
  1a:	b007      	add	sp, #28
  1c:	4770      	bx	lr

Disassembly of section .text._ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h493b002d2c0de1d6E:

00000000 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h493b002d2c0de1d6E>:
_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h493b002d2c0de1d6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:567
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:568
   8:	9903      	ldr	r1, [sp, #12]
   a:	9002      	str	r0, [sp, #8]
   c:	4608      	mov	r0, r1
   e:	9201      	str	r2, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E>
  14:	9000      	str	r0, [sp, #0]
  16:	e7ff      	b.n	18 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h493b002d2c0de1d6E+0x18>
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	9900      	ldr	r1, [sp, #0]
  1e:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E>
  22:	e7ff      	b.n	24 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h493b002d2c0de1d6E+0x24>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/mod.rs:569
  24:	b004      	add	sp, #16
  26:	bd80      	pop	{r7, pc}

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.15.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.15
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
000002bd l       .debug_str	00000000 
000002c8 l       .debug_str	00000000 
000002ca l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
00000320 l       .debug_str	00000000 
00000326 l       .debug_str	00000000 
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h3189ba91dc729a0dE	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h3189ba91dc729a0dE
00000000 l    d  .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h2d30aaf76b700d48E	00000000 .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h2d30aaf76b700d48E
00000000 l    d  .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE	00000000 .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE
00000000 l    d  .text._ZN6memchr6memchr17h6ab19065922e37d5E	00000000 .text._ZN6memchr6memchr17h6ab19065922e37d5E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2d6d41de13e2c7a8E
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h3189ba91dc729a0dE	0000000e _ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h3189ba91dc729a0dE
00000000 g     F .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h2d30aaf76b700d48E	0000001a _ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h2d30aaf76b700d48E
00000000 g     F .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE	0000001e _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE
00000000 g     F .text._ZN6memchr6memchr17h6ab19065922e37d5E	00000064 .hidden _ZN6memchr6memchr17h6ab19065922e37d5E
00000000         *UND*	00000000 _ZN6memchr8fallback6memchr17h853148c99a6eebe2E



Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h3189ba91dc729a0dE:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h3189ba91dc729a0dE>:
_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h3189ba91dc729a0dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:547
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	9100      	str	r1, [sp, #0]
   a:	b002      	add	sp, #8
   c:	4770      	bx	lr

Disassembly of section .text._ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h2d30aaf76b700d48E:

00000000 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h2d30aaf76b700d48E>:
_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h2d30aaf76b700d48E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:539
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:540
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h2d30aaf76b700d48E>
  10:	9001      	str	r0, [sp, #4]
  12:	e7ff      	b.n	14 <_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h2d30aaf76b700d48E+0x14>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:541
  14:	9801      	ldr	r0, [sp, #4]
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE:

00000000 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE>:
_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:568
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:569
   8:	9802      	ldr	r0, [sp, #8]
   a:	9101      	str	r1, [sp, #4]
   c:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE>
  10:	9000      	str	r0, [sp, #0]
  12:	e7ff      	b.n	14 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/convert.rs:570
  18:	9803      	ldr	r0, [sp, #12]
  1a:	b004      	add	sp, #16
  1c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr6memchr17h6ab19065922e37d5E:

00000000 <_ZN6memchr6memchr17h6ab19065922e37d5E>:
_ZN6memchr6memchr17h6ab19065922e37d5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:131
///
/// let haystack = b"the quick brown fox";
/// assert_eq!(memchr(b'k', haystack), Some(8));
/// ```
#[inline]
pub fn memchr(needle: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 0013 	strb.w	r0, [sp, #19]
   e:	9105      	str	r1, [sp, #20]
  10:	9206      	str	r2, [sp, #24]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    #[inline(always)]
    fn imp(n1: u8, haystack: &[u8]) -> Option<usize> {
        fallback::memchr(n1, haystack)
    }

    if haystack.is_empty() {
  12:	9805      	ldr	r0, [sp, #20]
  14:	9906      	ldr	r1, [sp, #24]
  16:	9303      	str	r3, [sp, #12]
  18:	f8cd c008 	str.w	ip, [sp, #8]
  1c:	f8cd e004 	str.w	lr, [sp, #4]
  20:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2d6d41de13e2c7a8E>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <_ZN6memchr6memchr17h6ab19065922e37d5E+0x28>
  28:	9800      	ldr	r0, [sp, #0]
  2a:	07c1      	lsls	r1, r0, #31
  2c:	2900      	cmp	r1, #0
  2e:	d003      	beq.n	38 <_ZN6memchr6memchr17h6ab19065922e37d5E+0x38>
  30:	e7ff      	b.n	32 <_ZN6memchr6memchr17h6ab19065922e37d5E+0x32>
  32:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:157
        None
  34:	9007      	str	r0, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    if haystack.is_empty() {
  36:	e011      	b.n	5c <_ZN6memchr6memchr17h6ab19065922e37d5E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:159
    } else {
        imp(needle, haystack)
  38:	f89d 0013 	ldrb.w	r0, [sp, #19]
  3c:	9905      	ldr	r1, [sp, #20]
  3e:	9a06      	ldr	r2, [sp, #24]
  40:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  44:	910a      	str	r1, [sp, #40]	; 0x28
  46:	920b      	str	r2, [sp, #44]	; 0x2c
_ZN6memchr6memchr3imp17h6cfc6e5d5eee4012E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:153
        fallback::memchr(n1, haystack)
  48:	990a      	ldr	r1, [sp, #40]	; 0x28
  4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4c:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  50:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
_ZN6memchr6memchr17h6ab19065922e37d5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:159
        imp(needle, haystack)
  54:	9108      	str	r1, [sp, #32]
  56:	9007      	str	r0, [sp, #28]
  58:	e7ff      	b.n	5a <_ZN6memchr6memchr17h6ab19065922e37d5E+0x5a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:156
    if haystack.is_empty() {
  5a:	e7ff      	b.n	5c <_ZN6memchr6memchr17h6ab19065922e37d5E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/lib.rs:161
    }
}
  5c:	9807      	ldr	r0, [sp, #28]
  5e:	9908      	ldr	r1, [sp, #32]
  60:	b00c      	add	sp, #48	; 0x30
  62:	bd80      	pop	{r7, pc}

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.2
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000107 l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000126 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000208 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
0000024e l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000266 l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
000002a7 l       .debug_str	00000000 
000002ea l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
000002f5 l       .debug_str	00000000 
000002f7 l       .debug_str	00000000 
0000031b l       .debug_str	00000000 
0000031d l       .debug_str	00000000 
00000361 l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
000003b7 l       .debug_str	00000000 
000003c1 l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
000003cc l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003d6 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
00000402 l       .debug_str	00000000 
0000040b l       .debug_str	00000000 
00000475 l       .debug_str	00000000 
000004be l       .debug_str	00000000 
00000505 l       .debug_str	00000000 
0000050e l       .debug_str	00000000 
00000559 l       .debug_str	00000000 
00000566 l       .debug_str	00000000 
0000056b l       .debug_str	00000000 
000005cc l       .debug_str	00000000 
000005d4 l       .debug_str	00000000 
00000645 l       .debug_str	00000000 
00000655 l       .debug_str	00000000 
00000671 l       .debug_str	00000000 
00000680 l       .debug_str	00000000 
000006f5 l       .debug_str	00000000 
00000720 l       .debug_str	00000000 
00000729 l       .debug_str	00000000 
00000730 l       .debug_str	00000000 
00000736 l       .debug_str	00000000 
00000738 l       .debug_str	00000000 
000007b1 l       .debug_str	00000000 
000007bb l       .debug_str	00000000 
0000081d l       .debug_str	00000000 
00000825 l       .debug_str	00000000 
00000889 l       .debug_str	00000000 
00000893 l       .debug_str	00000000 
00000903 l       .debug_str	00000000 
00000917 l       .debug_str	00000000 
0000098b l       .debug_str	00000000 
00000994 l       .debug_str	00000000 
000009a0 l       .debug_str	00000000 
000009a6 l       .debug_str	00000000 
000009ac l       .debug_str	00000000 
000009b2 l       .debug_str	00000000 
000009b6 l       .debug_str	00000000 
00000000 l     F .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE	000000bc _ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE
00000000 l    d  .text._ZN4core4iter6traits8iterator8Iterator3map17h8ee3c8365f1aa1beE	00000000 .text._ZN4core4iter6traits8iterator8Iterator3map17h8ee3c8365f1aa1beE
00000000 l    d  .text._ZN4core4iter6traits8iterator8Iterator8flat_map17hbd6addf6e58dacf1E	00000000 .text._ZN4core4iter6traits8iterator8Iterator8flat_map17hbd6addf6e58dacf1E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2d6d41de13e2c7a8E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2d6d41de13e2c7a8E
00000000 l    d  .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17he0298be812b44e25E	00000000 .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17he0298be812b44e25E
00000000 l    d  .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17h4dec19b69c80f0c1E	00000000 .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17h4dec19b69c80f0c1E
00000000 l    d  .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hce48f4e93c864cb7E	00000000 .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hce48f4e93c864cb7E
00000000 l    d  .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hb1baf2393078c23dE	00000000 .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hb1baf2393078c23dE
00000000 l    d  .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE	00000000 .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE
00000000 l    d  .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE	00000000 .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE
00000000 l    d  .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h7264033410207f91E	00000000 .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h7264033410207f91E
00000000 l    d  .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E	00000000 .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hbbde2ae65f80186dE
00000000         *UND*	00000000 _ZN4core3cmp3min17hd10133ae8742815bE
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE
00000000         *UND*	00000000 _ZN4core3mem11size_of_val17hc8e8800bfc2ece25E
00000000         *UND*	00000000 _ZN4core3mem7size_of17h4e529f6ccdc80d7cE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hd02f5b024b354de9E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd140d5d5c5d41bd1E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E
00000000 g     F .text._ZN4core4iter6traits8iterator8Iterator3map17h8ee3c8365f1aa1beE	00000026 _ZN4core4iter6traits8iterator8Iterator3map17h8ee3c8365f1aa1beE
00000000 g     F .text._ZN4core4iter6traits8iterator8Iterator8flat_map17hbd6addf6e58dacf1E	00000026 _ZN4core4iter6traits8iterator8Iterator8flat_map17hbd6addf6e58dacf1E
00000000         *UND*	00000000 _ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h215ca011aac52902E
00000000         *UND*	00000000 _ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E	00000090 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2d6d41de13e2c7a8E	00000028 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2d6d41de13e2c7a8E
00000000 g     F .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17he0298be812b44e25E	00000036 _ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17he0298be812b44e25E
00000000 g     F .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17h4dec19b69c80f0c1E	00000036 _ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17h4dec19b69c80f0c1E
00000000 g     F .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hce48f4e93c864cb7E	00000032 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hce48f4e93c864cb7E
00000000 g     F .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hb1baf2393078c23dE	0000003a _ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hb1baf2393078c23dE
00000000 g     F .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE	000000bc _ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE
00000000 g     F .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h7264033410207f91E	0000003e _ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h7264033410207f91E
00000000 g     F .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E	000000a0 _ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E
00000000         *UND*	00000000 memcmp



Disassembly of section .text._ZN4core4iter6traits8iterator8Iterator3map17h8ee3c8365f1aa1beE:

00000000 <_ZN4core4iter6traits8iterator8Iterator3map17h8ee3c8365f1aa1beE>:
_ZN4core4iter6traits8iterator8Iterator3map17h8ee3c8365f1aa1beE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:558
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:561
   c:	9805      	ldr	r0, [sp, #20]
   e:	9906      	ldr	r1, [sp, #24]
  10:	9204      	str	r2, [sp, #16]
  12:	9303      	str	r3, [sp, #12]
  14:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters16Map$LT$I$C$F$GT$3new17h215ca011aac52902E>
  18:	9002      	str	r0, [sp, #8]
  1a:	9101      	str	r1, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN4core4iter6traits8iterator8Iterator3map17h8ee3c8365f1aa1beE+0x1e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:562
  1e:	9802      	ldr	r0, [sp, #8]
  20:	9901      	ldr	r1, [sp, #4]
  22:	b008      	add	sp, #32
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter6traits8iterator8Iterator8flat_map17hbd6addf6e58dacf1E:

00000000 <_ZN4core4iter6traits8iterator8Iterator8flat_map17hbd6addf6e58dacf1E>:
_ZN4core4iter6traits8iterator8Iterator8flat_map17hbd6addf6e58dacf1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:1095
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:1098
   e:	9903      	ldr	r1, [sp, #12]
  10:	9a04      	ldr	r2, [sp, #16]
  12:	9302      	str	r3, [sp, #8]
  14:	f8cd c004 	str.w	ip, [sp, #4]
  18:	f8cd e000 	str.w	lr, [sp]
  1c:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE>
  20:	e7ff      	b.n	22 <_ZN4core4iter6traits8iterator8Iterator8flat_map17hbd6addf6e58dacf1E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/iterator.rs:1099
  22:	b006      	add	sp, #24
  24:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:527
   0:	b580      	push	{r7, lr}
   2:	b090      	sub	sp, #64	; 0x40
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:529
   c:	9809      	ldr	r0, [sp, #36]	; 0x24
   e:	990a      	ldr	r1, [sp, #40]	; 0x28
  10:	9208      	str	r2, [sp, #32]
  12:	9307      	str	r3, [sp, #28]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  18:	900d      	str	r0, [sp, #52]	; 0x34
  1a:	e7ff      	b.n	1c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:530
  1c:	980d      	ldr	r0, [sp, #52]	; 0x34
  1e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E>
  22:	9006      	str	r0, [sp, #24]
  24:	e7ff      	b.n	26 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x26>
  26:	e7ff      	b.n	28 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:532
  28:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h4e529f6ccdc80d7cE>
  2c:	9005      	str	r0, [sp, #20]
  2e:	e7ff      	b.n	30 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x30>
  30:	9805      	ldr	r0, [sp, #20]
  32:	2800      	cmp	r0, #0
  34:	d10a      	bne.n	4c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x4c>
  36:	e7ff      	b.n	38 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x38>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:533
  38:	980d      	ldr	r0, [sp, #52]	; 0x34
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  3e:	9004      	str	r0, [sp, #16]
  40:	4608      	mov	r0, r1
  42:	4611      	mov	r1, r2
  44:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  48:	9003      	str	r0, [sp, #12]
  4a:	e009      	b.n	60 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x60>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:535
  4c:	980d      	ldr	r0, [sp, #52]	; 0x34
  4e:	9909      	ldr	r1, [sp, #36]	; 0x24
  50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  52:	9002      	str	r0, [sp, #8]
  54:	4608      	mov	r0, r1
  56:	4611      	mov	r1, r2
  58:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  5c:	9001      	str	r0, [sp, #4]
  5e:	e008      	b.n	72 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x72>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:533
  60:	9804      	ldr	r0, [sp, #16]
  62:	9903      	ldr	r1, [sp, #12]
  64:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hd02f5b024b354de9E>
  68:	9000      	str	r0, [sp, #0]
  6a:	e7ff      	b.n	6c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x6c>
  6c:	9800      	ldr	r0, [sp, #0]
  6e:	900e      	str	r0, [sp, #56]	; 0x38
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:532
  70:	e006      	b.n	80 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x80>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:535
  72:	9802      	ldr	r0, [sp, #8]
  74:	9901      	ldr	r1, [sp, #4]
  76:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E>
  7a:	900e      	str	r0, [sp, #56]	; 0x38
  7c:	e7ff      	b.n	7e <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x7e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:532
  7e:	e7ff      	b.n	80 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17he804410d0da7de33E+0x80>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:539
  80:	980d      	ldr	r0, [sp, #52]	; 0x34
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:540
  82:	990e      	ldr	r1, [sp, #56]	; 0x38
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:538
  84:	900b      	str	r0, [sp, #44]	; 0x2c
  86:	910c      	str	r1, [sp, #48]	; 0x30
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:544
  88:	980b      	ldr	r0, [sp, #44]	; 0x2c
  8a:	990c      	ldr	r1, [sp, #48]	; 0x30
  8c:	b010      	add	sp, #64	; 0x40
  8e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2d6d41de13e2c7a8E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2d6d41de13e2c7a8E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2d6d41de13e2c7a8E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:94
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:95
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$8is_empty17h2d6d41de13e2c7a8E+0x1c>
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	fab0 f180 	clz	r1, r0
  22:	0948      	lsrs	r0, r1, #5
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:96
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17he0298be812b44e25E:

00000000 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17he0298be812b44e25E>:
_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17he0298be812b44e25E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5168
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5169
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17he0298be812b44e25E>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice56_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$u5b$T$u5d$$GT$3cmp17he0298be812b44e25E+0x30>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5170
  30:	9801      	ldr	r0, [sp, #4]
  32:	b00a      	add	sp, #40	; 0x28
  34:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17h4dec19b69c80f0c1E:

00000000 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17h4dec19b69c80f0c1E>:
_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17h4dec19b69c80f0c1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5176
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5177
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17h4dec19b69c80f0c1E>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice63_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$$u5b$T$u5d$$GT$11partial_cmp17h4dec19b69c80f0c1E+0x30>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5178
  30:	9801      	ldr	r0, [sp, #4]
  32:	b00a      	add	sp, #40	; 0x28
  34:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hce48f4e93c864cb7E:

00000000 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hce48f4e93c864cb7E>:
_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hce48f4e93c864cb7E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2542
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2543
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hbbde2ae65f80186dE>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hce48f4e93c864cb7E+0x2a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2544
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hb1baf2393078c23dE:

00000000 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hb1baf2393078c23dE>:
_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hb1baf2393078c23dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5153
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5154
  14:	9806      	ldr	r0, [sp, #24]
  16:	9907      	ldr	r1, [sp, #28]
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  1c:	f8cd c014 	str.w	ip, [sp, #20]
  20:	f8cd e010 	str.w	lr, [sp, #16]
  24:	9403      	str	r4, [sp, #12]
  26:	9502      	str	r5, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hb1baf2393078c23dE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core5slice81_$LT$impl$u20$core..cmp..PartialEq$LT$$u5b$B$u5d$$GT$$u20$for$u20$$u5b$A$u5d$$GT$2eq17hb1baf2393078c23dE+0x30>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5155
  30:	9801      	ldr	r0, [sp, #4]
  32:	f000 0001 	and.w	r0, r0, #1
  36:	b00a      	add	sp, #40	; 0x28
  38:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE:

00000000 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE>:
_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5295
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5297
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1c:	f8cd e020 	str.w	lr, [sp, #32]
  20:	9407      	str	r4, [sp, #28]
  22:	9506      	str	r5, [sp, #24]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  28:	9005      	str	r0, [sp, #20]
  2a:	e7ff      	b.n	2c <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0x2c>
  2c:	980c      	ldr	r0, [sp, #48]	; 0x30
  2e:	990d      	ldr	r1, [sp, #52]	; 0x34
  30:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  34:	9004      	str	r0, [sp, #16]
  36:	e7ff      	b.n	38 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0x38>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5298
  38:	980a      	ldr	r0, [sp, #40]	; 0x28
  3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  40:	9003      	str	r0, [sp, #12]
  42:	e7ff      	b.n	44 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0x44>
  44:	980c      	ldr	r0, [sp, #48]	; 0x30
  46:	990d      	ldr	r1, [sp, #52]	; 0x34
  48:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  4c:	9002      	str	r0, [sp, #8]
  4e:	e7ff      	b.n	50 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0x50>
  50:	9803      	ldr	r0, [sp, #12]
  52:	9902      	ldr	r1, [sp, #8]
  54:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17hd10133ae8742815bE>
  58:	9001      	str	r0, [sp, #4]
  5a:	e7ff      	b.n	5c <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0x5c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5297
  5c:	9805      	ldr	r0, [sp, #20]
  5e:	9904      	ldr	r1, [sp, #16]
  60:	9a01      	ldr	r2, [sp, #4]
  62:	f7ff fffe 	bl	0 <memcmp>
  66:	900f      	str	r0, [sp, #60]	; 0x3c
  68:	e7ff      	b.n	6a <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5300
  6a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  6c:	2800      	cmp	r0, #0
  6e:	d106      	bne.n	7e <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0x7e>
  70:	e7ff      	b.n	72 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0x72>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5301
  72:	980a      	ldr	r0, [sp, #40]	; 0x28
  74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  76:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  7a:	9010      	str	r0, [sp, #64]	; 0x40
  7c:	e003      	b.n	86 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0x86>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5302
  7e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  80:	2800      	cmp	r0, #0
  82:	db0e      	blt.n	a2 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0xa2>
  84:	e011      	b.n	aa <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0xaa>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5301
  86:	980c      	ldr	r0, [sp, #48]	; 0x30
  88:	990d      	ldr	r1, [sp, #52]	; 0x34
  8a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  8e:	9011      	str	r0, [sp, #68]	; 0x44
  90:	e7ff      	b.n	92 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0x92>
  92:	a810      	add	r0, sp, #64	; 0x40
  94:	a911      	add	r1, sp, #68	; 0x44
  96:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE>
  9a:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
  9e:	e7ff      	b.n	a0 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0xa0>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5300
  a0:	e008      	b.n	b4 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0xb4>
  a2:	20ff      	movs	r0, #255	; 0xff
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5303
  a4:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5302
  a8:	e003      	b.n	b2 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0xb2>
  aa:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5305
  ac:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5302
  b0:	e7ff      	b.n	b2 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0xb2>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5300
  b2:	e7ff      	b.n	b4 <_ZN64_$LT$$u5b$u8$u5d$$u20$as$u20$core..slice..SliceOrd$LT$u8$GT$$GT$7compare17ha05c66f9653a870fE+0xb4>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5307
  b4:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
  b8:	b012      	add	sp, #72	; 0x48
  ba:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE:

00000000 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE>:
_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5212
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900c      	str	r0, [sp, #48]	; 0x30
   e:	910d      	str	r1, [sp, #52]	; 0x34
  10:	920e      	str	r2, [sp, #56]	; 0x38
  12:	930f      	str	r3, [sp, #60]	; 0x3c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5213
  14:	980c      	ldr	r0, [sp, #48]	; 0x30
  16:	990d      	ldr	r1, [sp, #52]	; 0x34
  18:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  1c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
  20:	9409      	str	r4, [sp, #36]	; 0x24
  22:	9508      	str	r5, [sp, #32]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  28:	9007      	str	r0, [sp, #28]
  2a:	e7ff      	b.n	2c <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x2c>
  2c:	980e      	ldr	r0, [sp, #56]	; 0x38
  2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  30:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  34:	9006      	str	r0, [sp, #24]
  36:	e7ff      	b.n	38 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x38>
  38:	9807      	ldr	r0, [sp, #28]
  3a:	9906      	ldr	r1, [sp, #24]
  3c:	4288      	cmp	r0, r1
  3e:	d004      	beq.n	4a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x4a>
  40:	e7ff      	b.n	42 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x42>
  42:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5214
  44:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  48:	e005      	b.n	56 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x56>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5216
  4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  4c:	990d      	ldr	r1, [sp, #52]	; 0x34
  4e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  52:	9005      	str	r0, [sp, #20]
  54:	e003      	b.n	5e <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x5e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5224
  56:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
  5a:	b012      	add	sp, #72	; 0x48
  5c:	bdb0      	pop	{r4, r5, r7, pc}
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5216
  5e:	980e      	ldr	r0, [sp, #56]	; 0x38
  60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  62:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  66:	9004      	str	r0, [sp, #16]
  68:	e7ff      	b.n	6a <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x6a>
  6a:	9805      	ldr	r0, [sp, #20]
  6c:	9904      	ldr	r1, [sp, #16]
  6e:	4288      	cmp	r0, r1
  70:	d104      	bne.n	7c <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x7c>
  72:	e7ff      	b.n	74 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x74>
  74:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5217
  76:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
  7a:	e7ec      	b.n	56 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x56>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5220
  7c:	980c      	ldr	r0, [sp, #48]	; 0x30
  7e:	990d      	ldr	r1, [sp, #52]	; 0x34
  80:	f7ff fffe 	bl	0 <_ZN4core3mem11size_of_val17hc8e8800bfc2ece25E>
  84:	9011      	str	r0, [sp, #68]	; 0x44
  86:	e7ff      	b.n	88 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x88>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5221
  88:	980c      	ldr	r0, [sp, #48]	; 0x30
  8a:	990d      	ldr	r1, [sp, #52]	; 0x34
  8c:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  90:	9003      	str	r0, [sp, #12]
  92:	e7ff      	b.n	94 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x94>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5222
  94:	980e      	ldr	r0, [sp, #56]	; 0x38
  96:	990f      	ldr	r1, [sp, #60]	; 0x3c
  98:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  9c:	9002      	str	r0, [sp, #8]
  9e:	e7ff      	b.n	a0 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0xa0>
  a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5221
  a2:	9803      	ldr	r0, [sp, #12]
  a4:	9902      	ldr	r1, [sp, #8]
  a6:	f7ff fffe 	bl	0 <memcmp>
  aa:	9001      	str	r0, [sp, #4]
  ac:	e7ff      	b.n	ae <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0xae>
  ae:	9801      	ldr	r0, [sp, #4]
  b0:	fab0 f180 	clz	r1, r0
  b4:	0949      	lsrs	r1, r1, #5
  b6:	f88d 1043 	strb.w	r1, [sp, #67]	; 0x43
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5224
  ba:	e7cc      	b.n	56 <_ZN68_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialEq$LT$A$GT$$GT$5equal17hcb996f85ac06eccaE+0x56>

Disassembly of section .text._ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h7264033410207f91E:

00000000 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h7264033410207f91E>:
_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h7264033410207f91E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5258
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9005      	str	r0, [sp, #20]
   e:	9106      	str	r1, [sp, #24]
  10:	9207      	str	r2, [sp, #28]
  12:	9308      	str	r3, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5259
  14:	9805      	ldr	r0, [sp, #20]
  16:	9906      	ldr	r1, [sp, #24]
  18:	9a07      	ldr	r2, [sp, #28]
  1a:	9b08      	ldr	r3, [sp, #32]
  1c:	f8cd c010 	str.w	ip, [sp, #16]
  20:	f8cd e00c 	str.w	lr, [sp, #12]
  24:	9402      	str	r4, [sp, #8]
  26:	9501      	str	r5, [sp, #4]
  28:	f7ff fffe 	bl	0 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h7264033410207f91E>
  2c:	9000      	str	r0, [sp, #0]
  2e:	e7ff      	b.n	30 <_ZN69_$LT$$u5b$A$u5d$$u20$as$u20$core..slice..SlicePartialOrd$LT$A$GT$$GT$15partial_compare17h7264033410207f91E+0x30>
  30:	9800      	ldr	r0, [sp, #0]
  32:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5260
  36:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  3a:	b00a      	add	sp, #40	; 0x28
  3c:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E:

00000000 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E>:
_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3070
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3073
   8:	9806      	ldr	r0, [sp, #24]
   a:	6800      	ldr	r0, [r0, #0]
   c:	9105      	str	r1, [sp, #20]
   e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E>
  12:	9004      	str	r0, [sp, #16]
  14:	e7ff      	b.n	16 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x16>
  16:	e7ff      	b.n	18 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3074
  18:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h4e529f6ccdc80d7cE>
  1c:	9003      	str	r0, [sp, #12]
  1e:	e7ff      	b.n	20 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x20>
  20:	9803      	ldr	r0, [sp, #12]
  22:	2800      	cmp	r0, #0
  24:	d008      	beq.n	38 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x38>
  26:	e7ff      	b.n	28 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3075
  28:	9806      	ldr	r0, [sp, #24]
  2a:	6840      	ldr	r0, [r0, #4]
  2c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h528e577394d8a0e9E>
  30:	9002      	str	r0, [sp, #8]
  32:	e7ff      	b.n	34 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x34>
  34:	e7ff      	b.n	36 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x36>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3074
  36:	e7ff      	b.n	38 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x38>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2987
  38:	9806      	ldr	r0, [sp, #24]
  3a:	6801      	ldr	r1, [r0, #0]
  3c:	6840      	ldr	r0, [r0, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3077
  3e:	4281      	cmp	r1, r0
  40:	d103      	bne.n	4a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x4a>
  42:	e7ff      	b.n	44 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x44>
  44:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3078
  46:	9007      	str	r0, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3077
  48:	e027      	b.n	9a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x9a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3080
  4a:	9806      	ldr	r0, [sp, #24]
  4c:	9008      	str	r0, [sp, #32]
  4e:	2001      	movs	r0, #1
  50:	9009      	str	r0, [sp, #36]	; 0x24
_ZN4core5slice13Iter$LT$T$GT$14post_inc_start17hc0b5cc473b75b05dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3026
  52:	f7ff fffe 	bl	0 <_ZN4core3mem7size_of17h4e529f6ccdc80d7cE>
  56:	2800      	cmp	r0, #0
  58:	d10c      	bne.n	74 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x74>
  5a:	e7ff      	b.n	5c <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x5c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3028
  5c:	9808      	ldr	r0, [sp, #32]
  5e:	6840      	ldr	r0, [r0, #4]
  60:	9909      	ldr	r1, [sp, #36]	; 0x24
  62:	4249      	negs	r1, r1
  64:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hd140d5d5c5d41bd1E>
  68:	9908      	ldr	r1, [sp, #32]
  6a:	6048      	str	r0, [r1, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3029
  6c:	9808      	ldr	r0, [sp, #32]
  6e:	6800      	ldr	r0, [r0, #0]
  70:	900a      	str	r0, [sp, #40]	; 0x28
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3026
  72:	e00c      	b.n	8e <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x8e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3031
  74:	9808      	ldr	r0, [sp, #32]
  76:	6800      	ldr	r0, [r0, #0]
  78:	900b      	str	r0, [sp, #44]	; 0x2c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3032
  7a:	9808      	ldr	r0, [sp, #32]
  7c:	6800      	ldr	r0, [r0, #0]
  7e:	9909      	ldr	r1, [sp, #36]	; 0x24
  80:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
  84:	9908      	ldr	r1, [sp, #32]
  86:	6008      	str	r0, [r1, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3033
  88:	980b      	ldr	r0, [sp, #44]	; 0x2c
  8a:	900a      	str	r0, [sp, #40]	; 0x28
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3026
  8c:	e7ff      	b.n	8e <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x8e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3035
  8e:	980a      	ldr	r0, [sp, #40]	; 0x28
_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3080
  90:	9001      	str	r0, [sp, #4]
  92:	e7ff      	b.n	94 <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x94>
  94:	9801      	ldr	r0, [sp, #4]
  96:	9007      	str	r0, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3077
  98:	e7ff      	b.n	9a <_ZN85_$LT$core..slice..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hb0a519525bdf6681E+0x9a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:3083
  9a:	9807      	ldr	r0, [sp, #28]
  9c:	b00c      	add	sp, #48	; 0x30
  9e:	bd80      	pop	{r7, pc}

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.3
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010c l       .debug_str	00000000 
0000011b l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
00000286 l       .debug_str	00000000 
0000028d l       .debug_str	00000000 
00000306 l       .debug_str	00000000 
0000030d l       .debug_str	00000000 
00000312 l       .debug_str	00000000 
00000314 l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
0000031d l       .debug_str	00000000 
00000328 l       .debug_str	00000000 
000003bf l       .debug_str	00000000 
000003cb l       .debug_str	00000000 
00000449 l       .debug_str	00000000 
00000453 l       .debug_str	00000000 
00000457 l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
00000469 l       .debug_str	00000000 
0000048e l       .debug_str	00000000 
0000051c l       .debug_str	00000000 
000005c8 l       .debug_str	00000000 
000005cd l       .debug_str	00000000 
000005cf l       .debug_str	00000000 
000005d3 l       .debug_str	00000000 
000005d5 l       .debug_str	00000000 
000005fa l       .debug_str	00000000 
000005fc l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.4b74102200267cd344ea99efc5fb0341.0	00000018 .Lanon.4b74102200267cd344ea99efc5fb0341.0
00000000 l     O .rodata..Lanon.4b74102200267cd344ea99efc5fb0341.1	00000018 .Lanon.4b74102200267cd344ea99efc5fb0341.1
00000000 l     O .rodata..Lanon.4b74102200267cd344ea99efc5fb0341.2	00000018 .Lanon.4b74102200267cd344ea99efc5fb0341.2
00000000 l     O .rodata..Lanon.4b74102200267cd344ea99efc5fb0341.3	00000010 .Lanon.4b74102200267cd344ea99efc5fb0341.3
00000000 l     O .rodata..Lanon.4b74102200267cd344ea99efc5fb0341.4	00000010 .Lanon.4b74102200267cd344ea99efc5fb0341.4
00000000 l     F .text._ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E	00000094 _ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E
00000000 l     O .rodata.str.0	00000055 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcd596a41ae1dab2cE	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcd596a41ae1dab2cE
00000000 l    d  .text._ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E	00000000 .text._ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E
00000000 l    d  .text._ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E	00000000 .text._ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h42dae0be5211a92eE	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h42dae0be5211a92eE
00000000 l    d  .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h194c46fff2610818E	00000000 .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h194c46fff2610818E
00000000 l    d  .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h56ce9f62ec3e0cefE	00000000 .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h56ce9f62ec3e0cefE
00000000 l    d  .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h06d526c5a3320ddaE	00000000 .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h06d526c5a3320ddaE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h56ce9f62ec3e0cefE	00000036 _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h56ce9f62ec3e0cefE
00000000 g     F .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h06d526c5a3320ddaE	00000038 .hidden _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h06d526c5a3320ddaE
00000000         *UND*	00000000 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E
00000000         *UND*	00000000 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE
00000000         *UND*	00000000 _ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE
00000000         *UND*	00000000 _ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcd596a41ae1dab2cE	00000024 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcd596a41ae1dab2cE
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE	00000036 _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h42dae0be5211a92eE	00000038 .hidden _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h42dae0be5211a92eE
00000000 g     F .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h194c46fff2610818E	0000001a _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h194c46fff2610818E
00000000 g     F .text._ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E	000001ac .hidden _ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E



Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcd596a41ae1dab2cE:

00000000 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcd596a41ae1dab2cE>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcd596a41ae1dab2cE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:245
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:246
   8:	f8d1 c000 	ldr.w	ip, [r1]
   c:	f8d1 e004 	ldr.w	lr, [r1, #4]
  10:	6889      	ldr	r1, [r1, #8]
  12:	6081      	str	r1, [r0, #8]
  14:	f8c0 e004 	str.w	lr, [r0, #4]
  18:	f8c0 c000 	str.w	ip, [r0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:247
  1c:	9201      	str	r2, [sp, #4]
  1e:	9300      	str	r3, [sp, #0]
  20:	b002      	add	sp, #8
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E:

00000000 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E>:
_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:126
    /// assert_eq!(b'\\', escaped.next().unwrap());
    /// assert_eq!(b'x', escaped.next().unwrap());
    /// assert_eq!(b'9', escaped.next().unwrap());
    /// assert_eq!(b'd', escaped.next().unwrap());
    /// ```
    pub fn escape_default(c: u8) -> EscapeDefault {
   0:	b580      	push	{r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	460a      	mov	r2, r1
   6:	f88d 101b 	strb.w	r1, [sp, #27]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:128
        let (data, len) = match c {
            b'\t' => ([b'\\', b't', 0, 0], 2),
   a:	f89d 101b 	ldrb.w	r1, [sp, #27]
   e:	460b      	mov	r3, r1
  10:	2909      	cmp	r1, #9
  12:	9205      	str	r2, [sp, #20]
  14:	9004      	str	r0, [sp, #16]
  16:	9303      	str	r3, [sp, #12]
  18:	d038      	beq.n	8c <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x8c>
  1a:	e7ff      	b.n	1c <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x1c>
  1c:	9803      	ldr	r0, [sp, #12]
  1e:	b2c1      	uxtb	r1, r0
  20:	290a      	cmp	r1, #10
  22:	d053      	beq.n	cc <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0xcc>
  24:	e7ff      	b.n	26 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x26>
  26:	9803      	ldr	r0, [sp, #12]
  28:	b2c1      	uxtb	r1, r0
  2a:	290d      	cmp	r1, #13
  2c:	d03e      	beq.n	ac <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0xac>
  2e:	e7ff      	b.n	30 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x30>
  30:	9803      	ldr	r0, [sp, #12]
  32:	b2c1      	uxtb	r1, r0
  34:	2922      	cmp	r1, #34	; 0x22
  36:	d078      	beq.n	12a <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x12a>
  38:	e7ff      	b.n	3a <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	b2c1      	uxtb	r1, r0
  3e:	2927      	cmp	r1, #39	; 0x27
  40:	d063      	beq.n	10a <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x10a>
  42:	e7ff      	b.n	44 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x44>
  44:	9803      	ldr	r0, [sp, #12]
  46:	b2c1      	uxtb	r1, r0
  48:	295c      	cmp	r1, #92	; 0x5c
  4a:	d04f      	beq.n	ec <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0xec>
  4c:	e014      	b.n	78 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x78>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:134
            b'\r' => ([b'\\', b'r', 0, 0], 2),
            b'\n' => ([b'\\', b'n', 0, 0], 2),
            b'\\' => ([b'\\', b'\\', 0, 0], 2),
            b'\'' => ([b'\\', b'\'', 0, 0], 2),
            b'"' => ([b'\\', b'"', 0, 0], 2),
            b'\x20'...b'\x7e' => ([c, 0, 0, 0], 1),
  4e:	f89d 001b 	ldrb.w	r0, [sp, #27]
  52:	f88d 0044 	strb.w	r0, [sp, #68]	; 0x44
  56:	2000      	movs	r0, #0
  58:	f88d 0045 	strb.w	r0, [sp, #69]	; 0x45
  5c:	f88d 0046 	strb.w	r0, [sp, #70]	; 0x46
  60:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  64:	9811      	ldr	r0, [sp, #68]	; 0x44
  66:	9009      	str	r0, [sp, #36]	; 0x24
  68:	2001      	movs	r0, #1
  6a:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  6c:	e08b      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:135
            _ => ([b'\\', b'x', hexify(c >> 4), hexify(c & 0xf)], 4),
  6e:	f89d 001b 	ldrb.w	r0, [sp, #27]
  72:	0900      	lsrs	r0, r0, #4
  74:	9002      	str	r0, [sp, #8]
  76:	e068      	b.n	14a <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x14a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:134
            b'\x20'...b'\x7e' => ([c, 0, 0, 0], 1),
  78:	f89d 001b 	ldrb.w	r0, [sp, #27]
  7c:	2820      	cmp	r0, #32
  7e:	d3f6      	bcc.n	6e <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x6e>
  80:	e7ff      	b.n	82 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x82>
  82:	f89d 001b 	ldrb.w	r0, [sp, #27]
  86:	287f      	cmp	r0, #127	; 0x7f
  88:	d3e1      	bcc.n	4e <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x4e>
  8a:	e7f0      	b.n	6e <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x6e>
  8c:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:128
            b'\t' => ([b'\\', b't', 0, 0], 2),
  8e:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
  92:	2074      	movs	r0, #116	; 0x74
  94:	f88d 002d 	strb.w	r0, [sp, #45]	; 0x2d
  98:	2000      	movs	r0, #0
  9a:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  9e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
  a4:	9009      	str	r0, [sp, #36]	; 0x24
  a6:	2002      	movs	r0, #2
  a8:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  aa:	e06c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x186>
  ac:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:129
            b'\r' => ([b'\\', b'r', 0, 0], 2),
  ae:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
  b2:	2072      	movs	r0, #114	; 0x72
  b4:	f88d 0031 	strb.w	r0, [sp, #49]	; 0x31
  b8:	2000      	movs	r0, #0
  ba:	f88d 0032 	strb.w	r0, [sp, #50]	; 0x32
  be:	f88d 0033 	strb.w	r0, [sp, #51]	; 0x33
  c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  c4:	9009      	str	r0, [sp, #36]	; 0x24
  c6:	2002      	movs	r0, #2
  c8:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  ca:	e05c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x186>
  cc:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:130
            b'\n' => ([b'\\', b'n', 0, 0], 2),
  ce:	f88d 0034 	strb.w	r0, [sp, #52]	; 0x34
  d2:	206e      	movs	r0, #110	; 0x6e
  d4:	f88d 0035 	strb.w	r0, [sp, #53]	; 0x35
  d8:	2000      	movs	r0, #0
  da:	f88d 0036 	strb.w	r0, [sp, #54]	; 0x36
  de:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  e2:	980d      	ldr	r0, [sp, #52]	; 0x34
  e4:	9009      	str	r0, [sp, #36]	; 0x24
  e6:	2002      	movs	r0, #2
  e8:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
  ea:	e04c      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x186>
  ec:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:131
            b'\\' => ([b'\\', b'\\', 0, 0], 2),
  ee:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
  f2:	f88d 0039 	strb.w	r0, [sp, #57]	; 0x39
  f6:	2000      	movs	r0, #0
  f8:	f88d 003a 	strb.w	r0, [sp, #58]	; 0x3a
  fc:	f88d 003b 	strb.w	r0, [sp, #59]	; 0x3b
 100:	980e      	ldr	r0, [sp, #56]	; 0x38
 102:	9009      	str	r0, [sp, #36]	; 0x24
 104:	2002      	movs	r0, #2
 106:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 108:	e03d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x186>
 10a:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:132
            b'\'' => ([b'\\', b'\'', 0, 0], 2),
 10c:	f88d 003c 	strb.w	r0, [sp, #60]	; 0x3c
 110:	2027      	movs	r0, #39	; 0x27
 112:	f88d 003d 	strb.w	r0, [sp, #61]	; 0x3d
 116:	2000      	movs	r0, #0
 118:	f88d 003e 	strb.w	r0, [sp, #62]	; 0x3e
 11c:	f88d 003f 	strb.w	r0, [sp, #63]	; 0x3f
 120:	980f      	ldr	r0, [sp, #60]	; 0x3c
 122:	9009      	str	r0, [sp, #36]	; 0x24
 124:	2002      	movs	r0, #2
 126:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 128:	e02d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x186>
 12a:	205c      	movs	r0, #92	; 0x5c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:133
            b'"' => ([b'\\', b'"', 0, 0], 2),
 12c:	f88d 0040 	strb.w	r0, [sp, #64]	; 0x40
 130:	2022      	movs	r0, #34	; 0x22
 132:	f88d 0041 	strb.w	r0, [sp, #65]	; 0x41
 136:	2000      	movs	r0, #0
 138:	f88d 0042 	strb.w	r0, [sp, #66]	; 0x42
 13c:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 140:	9810      	ldr	r0, [sp, #64]	; 0x40
 142:	9009      	str	r0, [sp, #36]	; 0x24
 144:	2002      	movs	r0, #2
 146:	900a      	str	r0, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 148:	e01d      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:135
            _ => ([b'\\', b'x', hexify(c >> 4), hexify(c & 0xf)], 4),
 14a:	9802      	ldr	r0, [sp, #8]
 14c:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E>
 150:	9001      	str	r0, [sp, #4]
 152:	e7ff      	b.n	154 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x154>
 154:	f89d 001b 	ldrb.w	r0, [sp, #27]
 158:	f000 000f 	and.w	r0, r0, #15
 15c:	f7ff fffe 	bl	0 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E>
 160:	9000      	str	r0, [sp, #0]
 162:	e7ff      	b.n	164 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x164>
 164:	205c      	movs	r0, #92	; 0x5c
 166:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
 16a:	2078      	movs	r0, #120	; 0x78
 16c:	f88d 0049 	strb.w	r0, [sp, #73]	; 0x49
 170:	9801      	ldr	r0, [sp, #4]
 172:	f88d 004a 	strb.w	r0, [sp, #74]	; 0x4a
 176:	9900      	ldr	r1, [sp, #0]
 178:	f88d 104b 	strb.w	r1, [sp, #75]	; 0x4b
 17c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 17e:	9209      	str	r2, [sp, #36]	; 0x24
 180:	2204      	movs	r2, #4
 182:	920a      	str	r2, [sp, #40]	; 0x28
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:127
        let (data, len) = match c {
 184:	e7ff      	b.n	186 <_ZN9cstr_core5ascii14escape_default17h3da31c9ff85cad25E+0x186>
 186:	9809      	ldr	r0, [sp, #36]	; 0x24
 188:	9007      	str	r0, [sp, #28]
 18a:	980a      	ldr	r0, [sp, #40]	; 0x28
 18c:	9008      	str	r0, [sp, #32]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:139
        };

        return EscapeDefault {
            range: (0..len),
 18e:	9808      	ldr	r0, [sp, #32]
 190:	2100      	movs	r1, #0
 192:	9113      	str	r1, [sp, #76]	; 0x4c
 194:	9014      	str	r0, [sp, #80]	; 0x50
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:140
            data: data,
 196:	9807      	ldr	r0, [sp, #28]
 198:	9015      	str	r0, [sp, #84]	; 0x54
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:138
        return EscapeDefault {
 19a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 19c:	9914      	ldr	r1, [sp, #80]	; 0x50
 19e:	9a04      	ldr	r2, [sp, #16]
 1a0:	6010      	str	r0, [r2, #0]
 1a2:	6051      	str	r1, [r2, #4]
 1a4:	9815      	ldr	r0, [sp, #84]	; 0x54
 1a6:	6090      	str	r0, [r2, #8]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:149
            match b {
                0...9 => b'0' + b,
                _ => b'a' + b - 10,
            }
        }
    }
 1a8:	b016      	add	sp, #88	; 0x58
 1aa:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E:

00000000 <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E>:
_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:143
        fn hexify(b: u8) -> u8 {
   0:	b086      	sub	sp, #24
   2:	4601      	mov	r1, r0
   4:	f88d 0016 	strb.w	r0, [sp, #22]
   8:	2001      	movs	r0, #1
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:145
                0...9 => b'0' + b,
   a:	2800      	cmp	r0, #0
   c:	9104      	str	r1, [sp, #16]
   e:	d109      	bne.n	24 <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x24>
  10:	e011      	b.n	36 <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x36>
  12:	f89d 0016 	ldrb.w	r0, [sp, #22]
  16:	3030      	adds	r0, #48	; 0x30
  18:	b2c1      	uxtb	r1, r0
  1a:	4602      	mov	r2, r0
  1c:	4281      	cmp	r1, r0
  1e:	9203      	str	r2, [sp, #12]
  20:	d123      	bne.n	6a <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x6a>
  22:	e004      	b.n	2e <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x2e>
  24:	f89d 0016 	ldrb.w	r0, [sp, #22]
  28:	280a      	cmp	r0, #10
  2a:	d3f2      	bcc.n	12 <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x12>
  2c:	e003      	b.n	36 <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x36>
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f88d 0017 	strb.w	r0, [sp, #23]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:144
            match b {
  34:	e015      	b.n	62 <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x62>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:146
                _ => b'a' + b - 10,
  36:	f89d 0016 	ldrb.w	r0, [sp, #22]
  3a:	3061      	adds	r0, #97	; 0x61
  3c:	b2c1      	uxtb	r1, r0
  3e:	4602      	mov	r2, r0
  40:	4281      	cmp	r1, r0
  42:	9202      	str	r2, [sp, #8]
  44:	d118      	bne.n	78 <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x78>
  46:	e7ff      	b.n	48 <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x48>
  48:	9802      	ldr	r0, [sp, #8]
  4a:	b2c1      	uxtb	r1, r0
  4c:	390a      	subs	r1, #10
  4e:	b2ca      	uxtb	r2, r1
  50:	460b      	mov	r3, r1
  52:	428a      	cmp	r2, r1
  54:	9301      	str	r3, [sp, #4]
  56:	d116      	bne.n	86 <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x86>
  58:	e7ff      	b.n	5a <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x5a>
  5a:	9801      	ldr	r0, [sp, #4]
  5c:	f88d 0017 	strb.w	r0, [sp, #23]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:144
            match b {
  60:	e7ff      	b.n	62 <_ZN9cstr_core5ascii14escape_default6hexify17hc31296ac8ab0bc07E+0x62>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:148
        }
  62:	f89d 0017 	ldrb.w	r0, [sp, #23]
  66:	b006      	add	sp, #24
  68:	4770      	bx	lr
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:145
                0...9 => b'0' + b,
  6a:	f240 0000 	movw	r0, #0
  6e:	f2c0 0000 	movt	r0, #0
  72:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  76:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:146
                _ => b'a' + b - 10,
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  84:	defe      	udf	#254	; 0xfe
  86:	f240 0000 	movw	r0, #0
  8a:	f2c0 0000 	movt	r0, #0
  8e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  92:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:153

    impl Iterator for EscapeDefault {
        type Item = u8;
        fn next(&mut self) -> Option<u8> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:154
            self.range.next().map(|i| self.data[i])
   8:	9806      	ldr	r0, [sp, #24]
   a:	9105      	str	r1, [sp, #20]
   c:	f7ff fffe 	bl	0 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E>
  10:	9004      	str	r0, [sp, #16]
  12:	9103      	str	r1, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE+0x16>
  16:	a806      	add	r0, sp, #24
  18:	9007      	str	r0, [sp, #28]
  1a:	9a07      	ldr	r2, [sp, #28]
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9903      	ldr	r1, [sp, #12]
  20:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE>
  24:	9002      	str	r0, [sp, #8]
  26:	9101      	str	r1, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE+0x2a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:155
        }
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	9901      	ldr	r1, [sp, #4]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h42dae0be5211a92eE:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h42dae0be5211a92eE>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h42dae0be5211a92eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:154
            self.range.next().map(|i| self.data[i])
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9805      	ldr	r0, [sp, #20]
   c:	2803      	cmp	r0, #3
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	9001      	str	r0, [sp, #4]
  14:	d807      	bhi.n	26 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h42dae0be5211a92eE+0x26>
  16:	e7ff      	b.n	18 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h42dae0be5211a92eE+0x18>
  18:	9804      	ldr	r0, [sp, #16]
  1a:	6800      	ldr	r0, [r0, #0]
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	4408      	add	r0, r1
  20:	7a00      	ldrb	r0, [r0, #8]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	2204      	movs	r2, #4
  30:	9901      	ldr	r1, [sp, #4]
  32:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E>
  36:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h194c46fff2610818E:

00000000 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h194c46fff2610818E>:
_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h194c46fff2610818E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:156
        fn size_hint(&self) -> (usize, Option<usize>) {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9103      	str	r1, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:157
            self.range.size_hint()
   a:	9903      	ldr	r1, [sp, #12]
   c:	9202      	str	r2, [sp, #8]
   e:	9301      	str	r3, [sp, #4]
  10:	f7ff fffe 	bl	0 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE>
  14:	e7ff      	b.n	16 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$9size_hint17h194c46fff2610818E+0x16>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:158
        }
  16:	b004      	add	sp, #16
  18:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h56ce9f62ec3e0cefE:

00000000 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h56ce9f62ec3e0cefE>:
_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h56ce9f62ec3e0cefE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:161
    }
    impl DoubleEndedIterator for EscapeDefault {
        fn next_back(&mut self) -> Option<u8> {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9006      	str	r0, [sp, #24]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:162
            self.range.next_back().map(|i| self.data[i])
   8:	9806      	ldr	r0, [sp, #24]
   a:	9105      	str	r1, [sp, #20]
   c:	f7ff fffe 	bl	0 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E>
  10:	9004      	str	r0, [sp, #16]
  12:	9103      	str	r1, [sp, #12]
  14:	e7ff      	b.n	16 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h56ce9f62ec3e0cefE+0x16>
  16:	a806      	add	r0, sp, #24
  18:	9007      	str	r0, [sp, #28]
  1a:	9a07      	ldr	r2, [sp, #28]
  1c:	9804      	ldr	r0, [sp, #16]
  1e:	9903      	ldr	r1, [sp, #12]
  20:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE>
  24:	9002      	str	r0, [sp, #8]
  26:	9101      	str	r1, [sp, #4]
  28:	e7ff      	b.n	2a <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back17h56ce9f62ec3e0cefE+0x2a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:163
        }
  2a:	9802      	ldr	r0, [sp, #8]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	9901      	ldr	r1, [sp, #4]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h06d526c5a3320ddaE:

00000000 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h06d526c5a3320ddaE>:
_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h06d526c5a3320ddaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cstr_core-0.1.2/src/lib.rs:162
            self.range.next_back().map(|i| self.data[i])
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
   a:	9805      	ldr	r0, [sp, #20]
   c:	2803      	cmp	r0, #3
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	9001      	str	r0, [sp, #4]
  14:	d807      	bhi.n	26 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h06d526c5a3320ddaE+0x26>
  16:	e7ff      	b.n	18 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h06d526c5a3320ddaE+0x18>
  18:	9804      	ldr	r0, [sp, #16]
  1a:	6800      	ldr	r0, [r0, #0]
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	4408      	add	r0, r1
  20:	7a00      	ldrb	r0, [r0, #8]
  22:	b006      	add	sp, #24
  24:	4770      	bx	lr
  26:	f240 0000 	movw	r0, #0
  2a:	f2c0 0000 	movt	r0, #0
  2e:	2204      	movs	r2, #4
  30:	9901      	ldr	r1, [sp, #4]
  32:	f7ff fffe 	bl	0 <_ZN4core9panicking18panic_bounds_check17h2b66f4363635dab8E>
  36:	defe      	udf	#254	; 0xfe

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.4
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000249 l       .debug_str	00000000 
0000027f l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
000002de l       .debug_str	00000000 
000002f4 l       .debug_str	00000000 
000002ff l       .debug_str	00000000 
00000338 l       .debug_str	00000000 
00000374 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003da l       .debug_str	00000000 
00000414 l       .debug_str	00000000 
00000419 l       .debug_str	00000000 
0000041b l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE	00000000 .text._ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE	00000000 .text._ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE
00000000 l    d  .text._ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E	00000000 .text._ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h06d526c5a3320ddaE
00000000         *UND*	00000000 _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h513ded64b550cbe0E
00000000         *UND*	00000000 _ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h770df9e5e542a3c2E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E	000000b4 _ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE	000000b4 _ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE	000000b4 _ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE	00000036 _ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE
00000000 g     F .text._ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E	000000a4 _ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E
00000000         *UND*	00000000 .hidden _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h42dae0be5211a92eE



Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E>:
_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:412
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9104      	str	r1, [sp, #16]
   a:	9205      	str	r2, [sp, #20]
   c:	2100      	movs	r1, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
   e:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  12:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  16:	2101      	movs	r1, #1
  18:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  1c:	f88d 102e 	strb.w	r1, [sp, #46]	; 0x2e
  20:	9904      	ldr	r1, [sp, #16]
  22:	2900      	cmp	r1, #0
  24:	460a      	mov	r2, r1
  26:	bf18      	it	ne
  28:	2201      	movne	r2, #1
  2a:	2900      	cmp	r1, #0
  2c:	9303      	str	r3, [sp, #12]
  2e:	f8cd c008 	str.w	ip, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	9200      	str	r2, [sp, #0]
  36:	d01e      	beq.n	76 <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x76>
  38:	e7ff      	b.n	3a <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x3a>
  3a:	9800      	ldr	r0, [sp, #0]
  3c:	2801      	cmp	r0, #1
  3e:	d001      	beq.n	44 <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x44>
  40:	e7ff      	b.n	42 <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x42>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  42:	defe      	udf	#254	; 0xfe
  44:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
  46:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	9106      	str	r1, [sp, #24]
  4e:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  52:	9905      	ldr	r1, [sp, #20]
  54:	9806      	ldr	r0, [sp, #24]
  56:	900a      	str	r0, [sp, #40]	; 0x28
  58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  5a:	a807      	add	r0, sp, #28
  5c:	f7ff fffe 	bl	0 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h770df9e5e542a3c2E>
  60:	e7ff      	b.n	62 <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x62>
  62:	9807      	ldr	r0, [sp, #28]
  64:	9908      	ldr	r1, [sp, #32]
  66:	9a09      	ldr	r2, [sp, #36]	; 0x24
  68:	9b01      	ldr	r3, [sp, #4]
  6a:	60da      	str	r2, [r3, #12]
  6c:	6099      	str	r1, [r3, #8]
  6e:	6058      	str	r0, [r3, #4]
  70:	2001      	movs	r0, #1
  72:	6018      	str	r0, [r3, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  74:	e003      	b.n	7e <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x7e>
  76:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:415
  78:	9901      	ldr	r1, [sp, #4]
  7a:	6008      	str	r0, [r1, #0]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  7c:	e7ff      	b.n	7e <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x7e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  7e:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  82:	07c0      	lsls	r0, r0, #31
  84:	2800      	cmp	r0, #0
  86:	d104      	bne.n	92 <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x92>
  88:	e7ff      	b.n	8a <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x8a>
  8a:	9804      	ldr	r0, [sp, #16]
  8c:	2800      	cmp	r0, #0
  8e:	d106      	bne.n	9e <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x9e>
  90:	e00f      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0xb2>
  92:	2000      	movs	r0, #0
  94:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  98:	e7f7      	b.n	8a <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x8a>
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f8      	beq.n	9a <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x9a>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7f3      	b.n	9a <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x9a>
  b2:	e7f2      	b.n	9a <_ZN4core6option15Option$LT$T$GT$3map17h34a8912d7e1730b8E+0x9a>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE>:
_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:412
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
  10:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
  12:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  16:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  1a:	2001      	movs	r0, #1
  1c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  20:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  24:	9805      	ldr	r0, [sp, #20]
  26:	2800      	cmp	r0, #0
  28:	9304      	str	r3, [sp, #16]
  2a:	f8cd c00c 	str.w	ip, [sp, #12]
  2e:	f8cd e008 	str.w	lr, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	d01b      	beq.n	6e <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x6e>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x38>
  38:	9801      	ldr	r0, [sp, #4]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x40>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
  44:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  48:	9906      	ldr	r1, [sp, #24]
  4a:	9109      	str	r1, [sp, #36]	; 0x24
  4c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  50:	9807      	ldr	r0, [sp, #28]
  52:	9909      	ldr	r1, [sp, #36]	; 0x24
  54:	910a      	str	r1, [sp, #40]	; 0x28
  56:	990a      	ldr	r1, [sp, #40]	; 0x28
  58:	f7ff fffe 	bl	0 <_ZN105_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..double_ended..DoubleEndedIterator$GT$9next_back28_$u7b$$u7b$closure$u7d$$u7d$17h06d526c5a3320ddaE>
  5c:	9000      	str	r0, [sp, #0]
  5e:	e7ff      	b.n	60 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x60>
  60:	9800      	ldr	r0, [sp, #0]
  62:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  66:	2101      	movs	r1, #1
  68:	f88d 1020 	strb.w	r1, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  6c:	e003      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x76>
  6e:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:415
  70:	f88d 0020 	strb.w	r0, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  74:	e7ff      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x76>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  76:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  7a:	07c0      	lsls	r0, r0, #31
  7c:	2800      	cmp	r0, #0
  7e:	d104      	bne.n	8a <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x8a>
  80:	e7ff      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x82>
  82:	9805      	ldr	r0, [sp, #20]
  84:	2801      	cmp	r0, #1
  86:	d00a      	beq.n	9e <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x9e>
  88:	e013      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0xb2>
  8a:	2000      	movs	r0, #0
  8c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  90:	e7f7      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x82>
  92:	f89d 0020 	ldrb.w	r0, [sp, #32]
  96:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f4      	beq.n	92 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x92>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7ef      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x92>
  b2:	e7ee      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17hbcadc49286c982baE+0x92>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE:

00000000 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE>:
_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:412
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
  10:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
  12:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  16:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  1a:	2001      	movs	r0, #1
  1c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  20:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  24:	9805      	ldr	r0, [sp, #20]
  26:	2800      	cmp	r0, #0
  28:	9304      	str	r3, [sp, #16]
  2a:	f8cd c00c 	str.w	ip, [sp, #12]
  2e:	f8cd e008 	str.w	lr, [sp, #8]
  32:	9001      	str	r0, [sp, #4]
  34:	d01b      	beq.n	6e <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x6e>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x38>
  38:	9801      	ldr	r0, [sp, #4]
  3a:	2801      	cmp	r0, #1
  3c:	d001      	beq.n	42 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x42>
  3e:	e7ff      	b.n	40 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x40>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  40:	defe      	udf	#254	; 0xfe
  42:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:414
  44:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  48:	9906      	ldr	r1, [sp, #24]
  4a:	9109      	str	r1, [sp, #36]	; 0x24
  4c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  50:	9807      	ldr	r0, [sp, #28]
  52:	9909      	ldr	r1, [sp, #36]	; 0x24
  54:	910a      	str	r1, [sp, #40]	; 0x28
  56:	990a      	ldr	r1, [sp, #40]	; 0x28
  58:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h42dae0be5211a92eE>
  5c:	9000      	str	r0, [sp, #0]
  5e:	e7ff      	b.n	60 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x60>
  60:	9800      	ldr	r0, [sp, #0]
  62:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
  66:	2101      	movs	r1, #1
  68:	f88d 1020 	strb.w	r1, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  6c:	e003      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x76>
  6e:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:415
  70:	f88d 0020 	strb.w	r0, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:413
  74:	e7ff      	b.n	76 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x76>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:417
  76:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
  7a:	07c0      	lsls	r0, r0, #31
  7c:	2800      	cmp	r0, #0
  7e:	d104      	bne.n	8a <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x8a>
  80:	e7ff      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x82>
  82:	9805      	ldr	r0, [sp, #20]
  84:	2801      	cmp	r0, #1
  86:	d00a      	beq.n	9e <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x9e>
  88:	e013      	b.n	b2 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0xb2>
  8a:	2000      	movs	r0, #0
  8c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
  90:	e7f7      	b.n	82 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x82>
  92:	f89d 0020 	ldrb.w	r0, [sp, #32]
  96:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
  9a:	b00c      	add	sp, #48	; 0x30
  9c:	bd80      	pop	{r7, pc}
  9e:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
  a2:	07c0      	lsls	r0, r0, #31
  a4:	2800      	cmp	r0, #0
  a6:	d0f4      	beq.n	92 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x92>
  a8:	e7ff      	b.n	aa <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0xaa>
  aa:	2000      	movs	r0, #0
  ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  b0:	e7ef      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x92>
  b2:	e7ee      	b.n	92 <_ZN4core6option15Option$LT$T$GT$3map17hd56da9c02432d87fE+0x92>

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE:

00000000 <_ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE>:
_ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:256
   0:	b085      	sub	sp, #20
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:258
   6:	9802      	ldr	r0, [sp, #8]
   8:	6800      	ldr	r0, [r0, #0]
   a:	2800      	cmp	r0, #0
   c:	9101      	str	r1, [sp, #4]
   e:	9000      	str	r0, [sp, #0]
  10:	d00b      	beq.n	2a <_ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE+0x2a>
  12:	e7ff      	b.n	14 <_ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE+0x14>
  14:	9800      	ldr	r0, [sp, #0]
  16:	2801      	cmp	r0, #1
  18:	d001      	beq.n	1e <_ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE+0x1e>
  1a:	e7ff      	b.n	1c <_ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:261
  1c:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:258
  1e:	9802      	ldr	r0, [sp, #8]
  20:	3004      	adds	r0, #4
  22:	9004      	str	r0, [sp, #16]
  24:	9804      	ldr	r0, [sp, #16]
  26:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:257
  28:	e002      	b.n	30 <_ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE+0x30>
  2a:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:259
  2c:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:257
  2e:	e7ff      	b.n	30 <_ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE+0x30>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:261
  30:	9803      	ldr	r0, [sp, #12]
  32:	b005      	add	sp, #20
  34:	4770      	bx	lr

Disassembly of section .text._ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E:

00000000 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E>:
_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:620
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
   8:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:622
   a:	f88d 001f 	strb.w	r0, [sp, #31]
   e:	f88d 001e 	strb.w	r0, [sp, #30]
  12:	2001      	movs	r0, #1
  14:	f88d 001f 	strb.w	r0, [sp, #31]
  18:	f88d 001e 	strb.w	r0, [sp, #30]
  1c:	9802      	ldr	r0, [sp, #8]
  1e:	2800      	cmp	r0, #0
  20:	4602      	mov	r2, r0
  22:	bf18      	it	ne
  24:	2201      	movne	r2, #1
  26:	2800      	cmp	r0, #0
  28:	9101      	str	r1, [sp, #4]
  2a:	9200      	str	r2, [sp, #0]
  2c:	d017      	beq.n	5e <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x5e>
  2e:	e7ff      	b.n	30 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x30>
  30:	9800      	ldr	r0, [sp, #0]
  32:	2801      	cmp	r0, #1
  34:	d001      	beq.n	3a <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x3a>
  36:	e7ff      	b.n	38 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x38>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:625
  38:	defe      	udf	#254	; 0xfe
  3a:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:622
  3c:	f88d 001f 	strb.w	r0, [sp, #31]
  40:	9902      	ldr	r1, [sp, #8]
  42:	9105      	str	r1, [sp, #20]
  44:	f88d 001e 	strb.w	r0, [sp, #30]
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9006      	str	r0, [sp, #24]
  4c:	9806      	ldr	r0, [sp, #24]
  4e:	f7ff fffe 	bl	0 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h513ded64b550cbe0E>
  52:	f88d 1011 	strb.w	r1, [sp, #17]
  56:	f88d 0010 	strb.w	r0, [sp, #16]
  5a:	e7ff      	b.n	5c <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x5c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:621
  5c:	e003      	b.n	66 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x66>
  5e:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:623
  60:	f88d 0010 	strb.w	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:621
  64:	e7ff      	b.n	66 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x66>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/option.rs:625
  66:	f89d 001e 	ldrb.w	r0, [sp, #30]
  6a:	07c0      	lsls	r0, r0, #31
  6c:	2800      	cmp	r0, #0
  6e:	d104      	bne.n	7a <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x7a>
  70:	e7ff      	b.n	72 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x72>
  72:	9802      	ldr	r0, [sp, #8]
  74:	2800      	cmp	r0, #0
  76:	d10a      	bne.n	8e <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x8e>
  78:	e013      	b.n	a2 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0xa2>
  7a:	2000      	movs	r0, #0
  7c:	f88d 001e 	strb.w	r0, [sp, #30]
  80:	e7f7      	b.n	72 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x72>
  82:	f89d 0010 	ldrb.w	r0, [sp, #16]
  86:	f89d 1011 	ldrb.w	r1, [sp, #17]
  8a:	b008      	add	sp, #32
  8c:	bd80      	pop	{r7, pc}
  8e:	f89d 001f 	ldrb.w	r0, [sp, #31]
  92:	07c0      	lsls	r0, r0, #31
  94:	2800      	cmp	r0, #0
  96:	d0f4      	beq.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x82>
  98:	e7ff      	b.n	9a <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x9a>
  9a:	2000      	movs	r0, #0
  9c:	f88d 001f 	strb.w	r0, [sp, #31]
  a0:	e7ef      	b.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x82>
  a2:	e7ee      	b.n	82 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E+0x82>

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.5
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000184 l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000257 l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
00000267 l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
0000027e l       .debug_str	00000000 
00000318 l       .debug_str	00000000 
00000329 l       .debug_str	00000000 
0000032d l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
000003fb l       .debug_str	00000000 
0000040c l       .debug_str	00000000 
00000411 l       .debug_str	00000000 
00000415 l       .debug_str	00000000 
00000419 l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
0000042c l       .debug_str	00000000 
00000432 l       .debug_str	00000000 
0000043f l       .debug_str	00000000 
00000463 l       .debug_str	00000000 
00000465 l       .debug_str	00000000 
00000485 l       .debug_str	00000000 
00000000 l    d  .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hbbde2ae65f80186dE	00000000 .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hbbde2ae65f80186dE
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E
00000000 l    d  .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE	00000000 .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE
00000000 l    d  .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E	00000000 .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hbbde2ae65f80186dE	00000046 _ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hbbde2ae65f80186dE
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h43bd41c1ac2cb7e6E
00000000         *UND*	00000000 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h86843ef6cee5d4feE
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h14a695cdc23bd23aE
00000000         *UND*	00000000 _ZN4core3mem4swap17h4f67b716e6ca5dc6E
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E	0000009a _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E
00000000 g     F .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE	00000066 _ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE
00000000 g     F .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E	0000005a _ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E
00000000         *UND*	00000000 .hidden _ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17hb4f8d89b8001f46bE
00000000         *UND*	00000000 _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E



Disassembly of section .text._ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hbbde2ae65f80186dE:

00000000 <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hbbde2ae65f80186dE>:
_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hbbde2ae65f80186dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2782
   0:	b510      	push	{r4, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2783
  10:	9807      	ldr	r0, [sp, #28]
  12:	2100      	movs	r1, #0
  14:	910a      	str	r1, [sp, #40]	; 0x28
  16:	900b      	str	r0, [sp, #44]	; 0x2c
  18:	9a08      	ldr	r2, [sp, #32]
  1a:	9809      	ldr	r0, [sp, #36]	; 0x24
  1c:	990a      	ldr	r1, [sp, #40]	; 0x28
  1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  20:	9006      	str	r0, [sp, #24]
  22:	4608      	mov	r0, r1
  24:	4621      	mov	r1, r4
  26:	9c06      	ldr	r4, [sp, #24]
  28:	9305      	str	r3, [sp, #20]
  2a:	4623      	mov	r3, r4
  2c:	f8cd c010 	str.w	ip, [sp, #16]
  30:	f8cd e00c 	str.w	lr, [sp, #12]
  34:	f7ff fffe 	bl	0 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E>
  38:	9002      	str	r0, [sp, #8]
  3a:	9101      	str	r1, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN101_$LT$core..ops..range..RangeTo$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hbbde2ae65f80186dE+0x3e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2784
  3e:	9802      	ldr	r0, [sp, #8]
  40:	9901      	ldr	r1, [sp, #4]
  42:	b00c      	add	sp, #48	; 0x30
  44:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E:

00000000 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:170
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:171
   a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
   e:	9803      	ldr	r0, [sp, #12]
  10:	1d02      	adds	r2, r0, #4
  12:	9102      	str	r1, [sp, #8]
  14:	4611      	mov	r1, r2
  16:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h14a695cdc23bd23aE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	07c1      	lsls	r1, r0, #31
  22:	2900      	cmp	r1, #0
  24:	d009      	beq.n	3a <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x3a>
  26:	e7ff      	b.n	28 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  28:	9803      	ldr	r0, [sp, #12]
  2a:	2101      	movs	r1, #1
  2c:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
  30:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h86843ef6cee5d4feE>
  34:	9107      	str	r1, [sp, #28]
  36:	9006      	str	r0, [sp, #24]
  38:	e002      	b.n	40 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x40>
  3a:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:183
  3c:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:171
  3e:	e019      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x74>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  40:	9806      	ldr	r0, [sp, #24]
  42:	2801      	cmp	r0, #1
  44:	d10f      	bne.n	66 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x66>
  46:	e7ff      	b.n	48 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x48>
  48:	2000      	movs	r0, #0
  4a:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  4e:	9807      	ldr	r0, [sp, #28]
  50:	9008      	str	r0, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:177
  52:	9903      	ldr	r1, [sp, #12]
  54:	a808      	add	r0, sp, #32
  56:	f7ff fffe 	bl	0 <_ZN4core3mem4swap17h4f67b716e6ca5dc6E>
  5a:	e7ff      	b.n	5c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x5c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:178
  5c:	9808      	ldr	r0, [sp, #32]
  5e:	9005      	str	r0, [sp, #20]
  60:	2001      	movs	r0, #1
  62:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  64:	e002      	b.n	6c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x6c>
  66:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:180
  68:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:176
  6a:	e7ff      	b.n	6c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x6c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:182
  6c:	9806      	ldr	r0, [sp, #24]
  6e:	2801      	cmp	r0, #1
  70:	d008      	beq.n	84 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x84>
  72:	e011      	b.n	98 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x98>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:185
  74:	9804      	ldr	r0, [sp, #16]
  76:	9905      	ldr	r1, [sp, #20]
  78:	b00a      	add	sp, #40	; 0x28
  7a:	bd80      	pop	{r7, pc}
  7c:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:182
  7e:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:171
  82:	e7f7      	b.n	74 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x74>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:182
  84:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
  88:	07c0      	lsls	r0, r0, #31
  8a:	2800      	cmp	r0, #0
  8c:	d0f6      	beq.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x7c>
  8e:	e7ff      	b.n	90 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x90>
  90:	2000      	movs	r0, #0
  92:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
  96:	e7f1      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x7c>
  98:	e7f0      	b.n	7c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$4next17hb7fcbf62e299fc94E+0x7c>

Disassembly of section .text._ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE:

00000000 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE>:
_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:188
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:189
   8:	9904      	ldr	r1, [sp, #16]
   a:	1d0b      	adds	r3, r1, #4
   c:	9003      	str	r0, [sp, #12]
   e:	4608      	mov	r0, r1
  10:	4619      	mov	r1, r3
  12:	9202      	str	r2, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E>
  18:	9106      	str	r1, [sp, #24]
  1a:	9005      	str	r0, [sp, #20]
  1c:	e7ff      	b.n	1e <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE+0x1e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:190
  1e:	9805      	ldr	r0, [sp, #20]
  20:	2800      	cmp	r0, #0
  22:	9001      	str	r0, [sp, #4]
  24:	d012      	beq.n	4c <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE+0x4c>
  26:	e7ff      	b.n	28 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE+0x28>
  28:	9801      	ldr	r0, [sp, #4]
  2a:	2801      	cmp	r0, #1
  2c:	d001      	beq.n	32 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE+0x32>
  2e:	e7ff      	b.n	30 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE+0x30>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:193
  30:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:190
  32:	9806      	ldr	r0, [sp, #24]
  34:	9007      	str	r0, [sp, #28]
  36:	9807      	ldr	r0, [sp, #28]
  38:	9009      	str	r0, [sp, #36]	; 0x24
  3a:	2101      	movs	r1, #1
  3c:	9108      	str	r1, [sp, #32]
  3e:	9903      	ldr	r1, [sp, #12]
  40:	6008      	str	r0, [r1, #0]
  42:	9808      	ldr	r0, [sp, #32]
  44:	9a09      	ldr	r2, [sp, #36]	; 0x24
  46:	6048      	str	r0, [r1, #4]
  48:	608a      	str	r2, [r1, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:189
  4a:	e00a      	b.n	62 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE+0x62>
  4c:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:191
  4e:	900a      	str	r0, [sp, #40]	; 0x28
  50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  54:	9903      	ldr	r1, [sp, #12]
  56:	6008      	str	r0, [r1, #0]
  58:	980a      	ldr	r0, [sp, #40]	; 0x28
  5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  5c:	6048      	str	r0, [r1, #4]
  5e:	608a      	str	r2, [r1, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:189
  60:	e7ff      	b.n	62 <_ZN4core4iter5range101_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9size_hint17hbc117b7292bb404dE+0x62>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:193
  62:	b00c      	add	sp, #48	; 0x30
  64:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E:

00000000 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E>:
_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:241
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9004      	str	r0, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:242
   8:	9804      	ldr	r0, [sp, #16]
   a:	1d02      	adds	r2, r0, #4
   c:	9103      	str	r1, [sp, #12]
   e:	4611      	mov	r1, r2
  10:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h14a695cdc23bd23aE>
  14:	9002      	str	r0, [sp, #8]
  16:	e7ff      	b.n	18 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E+0x18>
  18:	9802      	ldr	r0, [sp, #8]
  1a:	07c1      	lsls	r1, r0, #31
  1c:	2900      	cmp	r1, #0
  1e:	d006      	beq.n	2e <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E+0x2e>
  20:	e7ff      	b.n	22 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:243
  22:	9804      	ldr	r0, [sp, #16]
  24:	3004      	adds	r0, #4
  26:	f7ff fffe 	bl	0 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h43bd41c1ac2cb7e6E>
  2a:	9001      	str	r0, [sp, #4]
  2c:	e002      	b.n	34 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E+0x34>
  2e:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:246
  30:	9005      	str	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:242
  32:	e005      	b.n	40 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E+0x40>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:243
  34:	e008      	b.n	48 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:244
  36:	9807      	ldr	r0, [sp, #28]
  38:	9006      	str	r0, [sp, #24]
  3a:	2001      	movs	r0, #1
  3c:	9005      	str	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:242
  3e:	e7ff      	b.n	40 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E+0x40>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:248
  40:	9805      	ldr	r0, [sp, #20]
  42:	9906      	ldr	r1, [sp, #24]
  44:	b008      	add	sp, #32
  46:	bd80      	pop	{r7, pc}
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:243
  48:	9804      	ldr	r0, [sp, #16]
  4a:	9901      	ldr	r1, [sp, #4]
  4c:	6041      	str	r1, [r0, #4]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:244
  4e:	9804      	ldr	r0, [sp, #16]
  50:	3004      	adds	r0, #4
  52:	f7ff fffe 	bl	0 <_ZN4core5clone5impls54_$LT$impl$u20$core..clone..Clone$u20$for$u20$usize$GT$5clone17hb4f8d89b8001f46bE>
  56:	9007      	str	r0, [sp, #28]
  58:	e7ed      	b.n	36 <_ZN4core4iter5range116_$LT$impl$u20$core..iter..traits..double_ended..DoubleEndedIterator$u20$for$u20$core..ops..range..Range$LT$A$GT$$GT$9next_back17h4d6a683023d331b7E+0x36>

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.6
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
00000103 l       .debug_str	00000000 
00000109 l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000124 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019a l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
000002a3 l       .debug_str	00000000 
000002ec l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
0000038d l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003dc l       .debug_str	00000000 
00000470 l       .debug_str	00000000 
000004d0 l       .debug_str	00000000 
00000582 l       .debug_str	00000000 
000005e9 l       .debug_str	00000000 
0000063a l       .debug_str	00000000 
0000067d l       .debug_str	00000000 
000006d0 l       .debug_str	00000000 
0000072f l       .debug_str	00000000 
00000792 l       .debug_str	00000000 
00000805 l       .debug_str	00000000 
0000080a l       .debug_str	00000000 
00000877 l       .debug_str	00000000 
00000905 l       .debug_str	00000000 
0000092a l       .debug_str	00000000 
0000092e l       .debug_str	00000000 
00000000 l    d  .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d4fddaeb34f7d3bE	00000000 .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d4fddaeb34f7d3bE
00000000 l    d  .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E	00000000 .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E
00000000 l    d  .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h513ded64b550cbe0E	00000000 .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h513ded64b550cbe0E
00000000 l    d  .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE	00000000 .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE
00000000 l    d  .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h85059ee95c16ad54E	00000000 .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h85059ee95c16ad54E
00000000 l    d  .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h67d554472ed4f26dE	00000000 .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h67d554472ed4f26dE
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d4fddaeb34f7d3bE	00000022 _ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d4fddaeb34f7d3bE
00000000 g     F .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E	000000fe _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E
00000000 g     F .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h513ded64b550cbe0E	00000022 _ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h513ded64b550cbe0E
00000000         *UND*	00000000 _ZN4core4iter6traits8iterator8Iterator3map17h8ee3c8365f1aa1beE
00000000 g     F .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE	0000004a _ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE
00000000 g     F .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h85059ee95c16ad54E	0000004a _ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h85059ee95c16ad54E
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE
00000000         *UND*	00000000 _ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E
00000000 g     F .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h67d554472ed4f26dE	00000020 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h67d554472ed4f26dE
00000000         *UND*	00000000 _ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcd596a41ae1dab2cE
00000000         *UND*	00000000 _ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE
00000000         *UND*	00000000 _ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h493b002d2c0de1d6E



Disassembly of section .text._ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d4fddaeb34f7d3bE:

00000000 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d4fddaeb34f7d3bE>:
_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d4fddaeb34f7d3bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:48
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d4fddaeb34f7d3bE>
  10:	9001      	str	r0, [sp, #4]
  12:	9100      	str	r1, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d4fddaeb34f7d3bE+0x16>
  16:	9801      	ldr	r0, [sp, #4]
  18:	f000 0001 	and.w	r0, r0, #1
  1c:	9900      	ldr	r1, [sp, #0]
  1e:	b004      	add	sp, #16
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E:

00000000 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E>:
_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:213
   0:	b580      	push	{r7, lr}
   2:	b09a      	sub	sp, #104	; 0x68
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9102      	str	r1, [sp, #8]
   a:	e7ff      	b.n	c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:215
   c:	9803      	ldr	r0, [sp, #12]
   e:	6880      	ldr	r0, [r0, #8]
  10:	2801      	cmp	r0, #1
  12:	d12a      	bne.n	6a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x6a>
  14:	e7ff      	b.n	16 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x16>
  16:	9803      	ldr	r0, [sp, #12]
  18:	300c      	adds	r0, #12
  1a:	9005      	str	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:216
  1c:	9805      	ldr	r0, [sp, #20]
  1e:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE>
  22:	f88d 1019 	strb.w	r1, [sp, #25]
  26:	f88d 0018 	strb.w	r0, [sp, #24]
  2a:	e7ff      	b.n	2c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x2c>
  2c:	f89d 0018 	ldrb.w	r0, [sp, #24]
  30:	07c0      	lsls	r0, r0, #31
  32:	2800      	cmp	r0, #0
  34:	d017      	beq.n	66 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x66>
  36:	e7ff      	b.n	38 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x38>
  38:	f89d 0018 	ldrb.w	r0, [sp, #24]
  3c:	f89d 1019 	ldrb.w	r1, [sp, #25]
  40:	f88d 001c 	strb.w	r0, [sp, #28]
  44:	f88d 101d 	strb.w	r1, [sp, #29]
  48:	f89d 001c 	ldrb.w	r0, [sp, #28]
  4c:	f89d 101d 	ldrb.w	r1, [sp, #29]
  50:	f88d 0010 	strb.w	r0, [sp, #16]
  54:	f88d 1011 	strb.w	r1, [sp, #17]
  58:	e7ff      	b.n	5a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x5a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:223
  5a:	f89d 0010 	ldrb.w	r0, [sp, #16]
  5e:	f89d 1011 	ldrb.w	r1, [sp, #17]
  62:	b01a      	add	sp, #104	; 0x68
  64:	bd80      	pop	{r7, pc}
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:217
  66:	e7ff      	b.n	68 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x68>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:215
  68:	e7ff      	b.n	6a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:218
  6a:	9903      	ldr	r1, [sp, #12]
  6c:	a808      	add	r0, sp, #32
  6e:	f7ff fffe 	bl	0 <_ZN97_$LT$core..iter..adapters..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h493b002d2c0de1d6E>
  72:	e7ff      	b.n	74 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x74>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:219
  74:	9808      	ldr	r0, [sp, #32]
  76:	2800      	cmp	r0, #0
  78:	9001      	str	r0, [sp, #4]
  7a:	d005      	beq.n	88 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x88>
  7c:	e7ff      	b.n	7e <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x7e>
  7e:	9801      	ldr	r0, [sp, #4]
  80:	2801      	cmp	r0, #1
  82:	d011      	beq.n	a8 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0xa8>
  84:	e7ff      	b.n	86 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x86>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:223
  86:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:219
  88:	9803      	ldr	r0, [sp, #12]
  8a:	3018      	adds	r0, #24
  8c:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$6as_mut17h0e9206f4277885deE>
  90:	9000      	str	r0, [sp, #0]
  92:	e7ff      	b.n	94 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x94>
  94:	9800      	ldr	r0, [sp, #0]
  96:	f7ff fffe 	bl	0 <_ZN4core6option15Option$LT$T$GT$8and_then17h1fdf76f18c72ffa8E>
  9a:	f88d 1011 	strb.w	r1, [sp, #17]
  9e:	f88d 0010 	strb.w	r0, [sp, #16]
  a2:	e7ff      	b.n	a4 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0xa4>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:222
  a4:	e7ff      	b.n	a6 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0xa6>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:219
  a6:	e7d8      	b.n	5a <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0x5a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:220
  a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  aa:	990a      	ldr	r1, [sp, #40]	; 0x28
  ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  ae:	920f      	str	r2, [sp, #60]	; 0x3c
  b0:	910e      	str	r1, [sp, #56]	; 0x38
  b2:	900d      	str	r0, [sp, #52]	; 0x34
  b4:	980d      	ldr	r0, [sp, #52]	; 0x34
  b6:	990e      	ldr	r1, [sp, #56]	; 0x38
  b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  ba:	9219      	str	r2, [sp, #100]	; 0x64
  bc:	9118      	str	r1, [sp, #96]	; 0x60
  be:	9017      	str	r0, [sp, #92]	; 0x5c
  c0:	a814      	add	r0, sp, #80	; 0x50
  c2:	a917      	add	r1, sp, #92	; 0x5c
  c4:	f7ff fffe 	bl	0 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hcd596a41ae1dab2cE>
  c8:	e7ff      	b.n	ca <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0xca>
  ca:	9814      	ldr	r0, [sp, #80]	; 0x50
  cc:	9915      	ldr	r1, [sp, #84]	; 0x54
  ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
  d0:	9213      	str	r2, [sp, #76]	; 0x4c
  d2:	9112      	str	r1, [sp, #72]	; 0x48
  d4:	9011      	str	r0, [sp, #68]	; 0x44
  d6:	2001      	movs	r0, #1
  d8:	9010      	str	r0, [sp, #64]	; 0x40
  da:	e7ff      	b.n	dc <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0xdc>
  dc:	9803      	ldr	r0, [sp, #12]
  de:	9910      	ldr	r1, [sp, #64]	; 0x40
  e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  e4:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
  e8:	f8c0 c014 	str.w	ip, [r0, #20]
  ec:	6103      	str	r3, [r0, #16]
  ee:	60c2      	str	r2, [r0, #12]
  f0:	6081      	str	r1, [r0, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:222
  f2:	9808      	ldr	r0, [sp, #32]
  f4:	2801      	cmp	r0, #1
  f6:	d101      	bne.n	fc <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0xfc>
  f8:	e7ff      	b.n	fa <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0xfa>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:214
  fa:	e787      	b.n	c <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0xc>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:222
  fc:	e7fd      	b.n	fa <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha798a0cfdcc8d4f9E+0xfa>

Disassembly of section .text._ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h513ded64b550cbe0E:

00000000 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h513ded64b550cbe0E>:
_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h513ded64b550cbe0E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:219
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
   8:	9805      	ldr	r0, [sp, #20]
   a:	9103      	str	r1, [sp, #12]
   c:	f7ff fffe 	bl	0 <_ZN90_$LT$cstr_core..ascii..EscapeDefault$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf29d7e6e5f3aebfeE>
  10:	9002      	str	r0, [sp, #8]
  12:	9101      	str	r1, [sp, #4]
  14:	e7ff      	b.n	16 <_ZN116_$LT$core..iter..adapters..flatten..FlattenCompat$LT$I$C$U$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next28_$u7b$$u7b$closure$u7d$$u7d$17h513ded64b550cbe0E+0x16>
  16:	9802      	ldr	r0, [sp, #8]
  18:	f000 0001 	and.w	r0, r0, #1
  1c:	9901      	ldr	r1, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE:

00000000 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE>:
_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:20
   0:	b510      	push	{r4, lr}
   2:	b092      	sub	sp, #72	; 0x48
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	9105      	str	r1, [sp, #20]
   a:	9206      	str	r2, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:21
   c:	9905      	ldr	r1, [sp, #20]
   e:	9a06      	ldr	r2, [sp, #24]
  10:	9004      	str	r0, [sp, #16]
  12:	4608      	mov	r0, r1
  14:	4611      	mov	r1, r2
  16:	9303      	str	r3, [sp, #12]
  18:	f8cd c008 	str.w	ip, [sp, #8]
  1c:	f7ff fffe 	bl	0 <_ZN4core4iter6traits8iterator8Iterator3map17h8ee3c8365f1aa1beE>
  20:	9001      	str	r0, [sp, #4]
  22:	9100      	str	r1, [sp, #0]
  24:	e7ff      	b.n	26 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE+0x26>
  26:	a808      	add	r0, sp, #32
  28:	9901      	ldr	r1, [sp, #4]
  2a:	9a00      	ldr	r2, [sp, #0]
  2c:	f7ff fffe 	bl	0 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE>
  30:	e7ff      	b.n	32 <_ZN4core4iter8adapters7flatten24FlatMap$LT$I$C$U$C$F$GT$3new17h372c2a259273f7dbE+0x32>
  32:	a808      	add	r0, sp, #32
  34:	9904      	ldr	r1, [sp, #16]
  36:	e8b0 501c 	ldmia.w	r0!, {r2, r3, r4, ip, lr}
  3a:	e8a1 501c 	stmia.w	r1!, {r2, r3, r4, ip, lr}
  3e:	e890 501c 	ldmia.w	r0, {r2, r3, r4, ip, lr}
  42:	e881 501c 	stmia.w	r1, {r2, r3, r4, ip, lr}
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:22
  46:	b012      	add	sp, #72	; 0x48
  48:	bd10      	pop	{r4, pc}

Disassembly of section .text._ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h85059ee95c16ad54E:

00000000 <_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h85059ee95c16ad54E>:
_ZN4core4iter8adapters7flatten26FlattenCompat$LT$I$C$U$GT$3new17h85059ee95c16ad54E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:201
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08d      	sub	sp, #52	; 0x34
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9103      	str	r1, [sp, #12]
   c:	9204      	str	r2, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:202
   e:	9903      	ldr	r1, [sp, #12]
  10:	9a04      	ldr	r2, [sp, #16]
  12:	2400      	movs	r4, #0
  14:	9405      	str	r4, [sp, #20]
  16:	9409      	str	r4, [sp, #36]	; 0x24
  18:	6001      	str	r1, [r0, #0]
  1a:	6042      	str	r2, [r0, #4]
  1c:	9905      	ldr	r1, [sp, #20]
  1e:	9a06      	ldr	r2, [sp, #24]
  20:	9c07      	ldr	r4, [sp, #28]
  22:	9d08      	ldr	r5, [sp, #32]
  24:	6145      	str	r5, [r0, #20]
  26:	6104      	str	r4, [r0, #16]
  28:	60c2      	str	r2, [r0, #12]
  2a:	6081      	str	r1, [r0, #8]
  2c:	9909      	ldr	r1, [sp, #36]	; 0x24
  2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  30:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  34:	6245      	str	r5, [r0, #36]	; 0x24
  36:	6204      	str	r4, [r0, #32]
  38:	61c2      	str	r2, [r0, #28]
  3a:	6181      	str	r1, [r0, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/adapters/flatten.rs:203
  3c:	9302      	str	r3, [sp, #8]
  3e:	f8cd c004 	str.w	ip, [sp, #4]
  42:	f8cd e000 	str.w	lr, [sp]
  46:	b00d      	add	sp, #52	; 0x34
  48:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h67d554472ed4f26dE:

00000000 <_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h67d554472ed4f26dE>:
_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h67d554472ed4f26dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:245
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b082      	sub	sp, #8
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:246
   8:	e8b1 5070 	ldmia.w	r1!, {r4, r5, r6, ip, lr}
   c:	e8a0 5070 	stmia.w	r0!, {r4, r5, r6, ip, lr}
  10:	e891 5070 	ldmia.w	r1, {r4, r5, r6, ip, lr}
  14:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/traits/collect.rs:247
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	b002      	add	sp, #8
  1e:	bd70      	pop	{r4, r5, r6, pc}

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.7
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000157 l       .debug_str	00000000 
0000015c l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001c9 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001e0 l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001e9 l       .debug_str	00000000 
000001eb l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17he5dc443471447476E	00000052 _ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17he5dc443471447476E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17he5dc443471447476E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17he5dc443471447476E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E	00000050 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2500
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2501
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E>
  18:	9001      	str	r0, [sp, #4]
  1a:	9100      	str	r1, [sp, #0]
  1c:	e7ff      	b.n	1e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	9008      	str	r0, [sp, #32]
  22:	9900      	ldr	r1, [sp, #0]
  24:	f001 0201 	and.w	r2, r1, #1
  28:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2502
  2c:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
  30:	07d2      	lsls	r2, r2, #31
  32:	2a00      	cmp	r2, #0
  34:	d003      	beq.n	3e <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E+0x3e>
  36:	e7ff      	b.n	38 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E+0x38>
  38:	2000      	movs	r0, #0
  3a:	9006      	str	r0, [sp, #24]
  3c:	e004      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E+0x48>
  3e:	9808      	ldr	r0, [sp, #32]
  40:	9007      	str	r0, [sp, #28]
  42:	2001      	movs	r0, #1
  44:	9006      	str	r0, [sp, #24]
  46:	e7ff      	b.n	48 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2503
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b00a      	add	sp, #40	; 0x28
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17he5dc443471447476E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17he5dc443471447476E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17he5dc443471447476E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3122
   0:	b08c      	sub	sp, #48	; 0x30
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3123
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	1840      	adds	r0, r0, r1
  10:	f04f 0100 	mov.w	r1, #0
  14:	f141 0100 	adc.w	r1, r1, #0
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	f88d 102c 	strb.w	r1, [sp, #44]	; 0x2c
  1e:	980a      	ldr	r0, [sp, #40]	; 0x28
  20:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN4core3num23_$LT$impl$u20$usize$GT$15overflowing_add17he5dc443471447476E+0x2e>
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9008      	str	r0, [sp, #32]
  32:	9900      	ldr	r1, [sp, #0]
  34:	f001 0201 	and.w	r2, r1, #1
  38:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3124
  3c:	9a08      	ldr	r2, [sp, #32]
  3e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
  42:	9206      	str	r2, [sp, #24]
  44:	f88d 301c 	strb.w	r3, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:3125
  48:	9806      	ldr	r0, [sp, #24]
  4a:	f89d 101c 	ldrb.w	r1, [sp, #28]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	4770      	bx	lr

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.8
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000173 l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
0000018a l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
00000244 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000255 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
0000025c l       .debug_str	00000000 
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h43bd41c1ac2cb7e6E	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h43bd41c1ac2cb7e6E
00000000 l    d  .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h86843ef6cee5d4feE	00000000 .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h86843ef6cee5d4feE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h72f4c91cf258847fE
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E	00000050 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h43bd41c1ac2cb7e6E	00000020 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h43bd41c1ac2cb7e6E
00000000 g     F .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h86843ef6cee5d4feE	00000036 .hidden _ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h86843ef6cee5d4feE
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E
00000000         *UND*	00000000 _ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E
00000000         *UND*	00000000 _ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE



Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:71
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:72
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	6809      	ldr	r1, [r1, #0]
  14:	4288      	cmp	r0, r1
  16:	9203      	str	r2, [sp, #12]
  18:	9302      	str	r3, [sp, #8]
  1a:	d209      	bcs.n	30 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E+0x30>
  1c:	e7ff      	b.n	1e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E+0x1e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:73
  1e:	9805      	ldr	r0, [sp, #20]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9904      	ldr	r1, [sp, #16]
  24:	6809      	ldr	r1, [r1, #0]
  26:	1a40      	subs	r0, r0, r1
  28:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e004      	b.n	3a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E+0x3a>
  30:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:75
  32:	9007      	str	r0, [sp, #28]
  34:	2001      	movs	r0, #1
  36:	9006      	str	r0, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:72
  38:	e006      	b.n	48 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:73
  3a:	9801      	ldr	r0, [sp, #4]
  3c:	f7ff fffe 	bl	0 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hacdc2698605130a8E>
  40:	9107      	str	r1, [sp, #28]
  42:	9006      	str	r0, [sp, #24]
  44:	e7ff      	b.n	46 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E+0x46>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:72
  46:	e7ff      	b.n	48 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4f3962bbc70005b0E+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:77
  48:	9806      	ldr	r0, [sp, #24]
  4a:	9907      	ldr	r1, [sp, #28]
  4c:	b008      	add	sp, #32
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h43bd41c1ac2cb7e6E:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h43bd41c1ac2cb7e6E>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h43bd41c1ac2cb7e6E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:58
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:59
   8:	9803      	ldr	r0, [sp, #12]
   a:	6800      	ldr	r0, [r0, #0]
   c:	2201      	movs	r2, #1
   e:	9102      	str	r1, [sp, #8]
  10:	4611      	mov	r1, r2
  12:	f7ff fffe 	bl	0 <_ZN47_$LT$usize$u20$as$u20$core..ops..arith..Sub$GT$3sub17h72f4c91cf258847fE>
  16:	9001      	str	r0, [sp, #4]
  18:	e7ff      	b.n	1a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$7sub_one17h43bd41c1ac2cb7e6E+0x1a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:60
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	b004      	add	sp, #16
  1e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h86843ef6cee5d4feE:

00000000 <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h86843ef6cee5d4feE>:
_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h86843ef6cee5d4feE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:81
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:82
   c:	9805      	ldr	r0, [sp, #20]
   e:	9203      	str	r2, [sp, #12]
  10:	9302      	str	r3, [sp, #8]
  12:	f7ff fffe 	bl	0 <_ZN53_$LT$T$u20$as$u20$core..convert..TryFrom$LT$U$GT$$GT$8try_from17h3d495d7a2e487cafE>
  16:	9006      	str	r0, [sp, #24]
  18:	e7ff      	b.n	1a <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h86843ef6cee5d4feE+0x1a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:83
  1a:	9806      	ldr	r0, [sp, #24]
  1c:	9007      	str	r0, [sp, #28]
  1e:	9804      	ldr	r0, [sp, #16]
  20:	6800      	ldr	r0, [r0, #0]
  22:	9907      	ldr	r1, [sp, #28]
  24:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$11checked_add17h6e1a5f1191ab8ce7E>
  28:	9001      	str	r0, [sp, #4]
  2a:	9100      	str	r1, [sp, #0]
  2c:	e7ff      	b.n	2e <_ZN49_$LT$usize$u20$as$u20$core..iter..range..Step$GT$9add_usize17h86843ef6cee5d4feE+0x2e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/iter/range.rs:86
  2e:	9801      	ldr	r0, [sp, #4]
  30:	9900      	ldr	r1, [sp, #0]
  32:	b008      	add	sp, #32
  34:	bd80      	pop	{r7, pc}

cstr_core-e42ce0a680efa301.cstr_core.a0z7lbsm-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cstr_core.a0z7lbsm-cgu.9
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008f l       .debug_str	00000000 
000000da l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000170 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001dd l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE	00000000 .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h14a695cdc23bd23aE	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h14a695cdc23bd23aE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE	0000004c .hidden _ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h14a695cdc23bd23aE	00000028 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h14a695cdc23bd23aE



Disassembly of section .text._ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE:

00000000 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE>:
_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:986
   0:	b085      	sub	sp, #20
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:987
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	4288      	cmp	r0, r1
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	d104      	bne.n	24 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE+0x24>
  1a:	e7ff      	b.n	1c <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE+0x1c>
  1c:	2000      	movs	r0, #0
  1e:	f88d 0013 	strb.w	r0, [sp, #19]
  22:	e00f      	b.n	44 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE+0x44>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:988
  24:	9802      	ldr	r0, [sp, #8]
  26:	6800      	ldr	r0, [r0, #0]
  28:	9903      	ldr	r1, [sp, #12]
  2a:	6809      	ldr	r1, [r1, #0]
  2c:	4288      	cmp	r0, r1
  2e:	d204      	bcs.n	3a <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE+0x3a>
  30:	e7ff      	b.n	32 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE+0x32>
  32:	20ff      	movs	r0, #255	; 0xff
  34:	f88d 0013 	strb.w	r0, [sp, #19]
  38:	e003      	b.n	42 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE+0x42>
  3a:	2001      	movs	r0, #1
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:989
  3c:	f88d 0013 	strb.w	r0, [sp, #19]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:988
  40:	e7ff      	b.n	42 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE+0x42>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:987
  42:	e7ff      	b.n	44 <_ZN4core3cmp5impls50_$LT$impl$u20$core..cmp..Ord$u20$for$u20$usize$GT$3cmp17hd97d054e7093870cE+0x44>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:990
  44:	f89d 0013 	ldrb.w	r0, [sp, #19]
  48:	b005      	add	sp, #20
  4a:	4770      	bx	lr

Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h14a695cdc23bd23aE:

00000000 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h14a695cdc23bd23aE>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2lt17h14a695cdc23bd23aE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:974
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf38      	it	cc
  1a:	f04f 0c01 	movcc.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

cty-410b9ff0addb4a7b.cty.1yu8to81-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cty.1yu8to81-cgu.0



cty-4debc6f7ad7bcdcd.cty.8bv9tndi-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cty.8bv9tndi-cgu.0



cty-544f0fcd7d1b66d8.cty.2vw1mguw-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cty.2vw1mguw-cgu.0



cty-d40bc70f0f415742.cty.a99jnadl-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 cty.a99jnadl-cgu.0



generic_array-c7aab3c12731b65c.generic_array.c3lu2ytv-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.c3lu2ytv-cgu.0
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
00000148 l       .debug_str	00000000 
0000014f l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.fb5c361d8024d37036115c5275f38736.2	00000010 .Lanon.fb5c361d8024d37036115c5275f38736.2
00000000 l     O .rodata..Lanon.fb5c361d8024d37036115c5275f38736.4	00000010 .Lanon.fb5c361d8024d37036115c5275f38736.4
00000000 l    d  .text._ZN13generic_array21from_iter_length_fail17h930410adf69ae19cE	00000000 .text._ZN13generic_array21from_iter_length_fail17h930410adf69ae19cE
00000000 l    d  .rodata..Lanon.fb5c361d8024d37036115c5275f38736.0	00000000 .rodata..Lanon.fb5c361d8024d37036115c5275f38736.0
00000000 l    d  .rodata..Lanon.fb5c361d8024d37036115c5275f38736.1	00000000 .rodata..Lanon.fb5c361d8024d37036115c5275f38736.1
00000000 l    d  .rodata..Lanon.fb5c361d8024d37036115c5275f38736.3	00000000 .rodata..Lanon.fb5c361d8024d37036115c5275f38736.3
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN13generic_array21from_iter_length_fail17h930410adf69ae19cE	00000084 _ZN13generic_array21from_iter_length_fail17h930410adf69ae19cE
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17haab020a577aa468aE
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7745c70378224f37E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117hfd3a7cde2b17bbf5E
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E



Disassembly of section .text._ZN13generic_array21from_iter_length_fail17h930410adf69ae19cE:

00000000 <_ZN13generic_array21from_iter_length_fail17h930410adf69ae19cE>:
_ZN13generic_array21from_iter_length_fail17h930410adf69ae19cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/generic-array-0.12.0/src/lib.rs:319
    }
}

#[inline(never)]
#[cold]
fn from_iter_length_fail(length: usize, expected: usize) -> ! {
   0:	b098      	sub	sp, #96	; 0x60
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9008      	str	r0, [sp, #32]
   8:	9109      	str	r1, [sp, #36]	; 0x24
   a:	a808      	add	r0, sp, #32
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/generic-array-0.12.0/src/lib.rs:320
    panic!(
   c:	9014      	str	r0, [sp, #80]	; 0x50
   e:	a809      	add	r0, sp, #36	; 0x24
  10:	9015      	str	r0, [sp, #84]	; 0x54
  12:	9814      	ldr	r0, [sp, #80]	; 0x50
  14:	9016      	str	r0, [sp, #88]	; 0x58
  16:	9815      	ldr	r0, [sp, #84]	; 0x54
  18:	9017      	str	r0, [sp, #92]	; 0x5c
  1a:	9816      	ldr	r0, [sp, #88]	; 0x58
  1c:	f240 0100 	movw	r1, #0
  20:	f2c0 0100 	movt	r1, #0
  24:	9207      	str	r2, [sp, #28]
  26:	9306      	str	r3, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17haab020a577aa468aE>
  2c:	9005      	str	r0, [sp, #20]
  2e:	9104      	str	r1, [sp, #16]
  30:	e7ff      	b.n	32 <_ZN13generic_array21from_iter_length_fail17h930410adf69ae19cE+0x32>
  32:	9817      	ldr	r0, [sp, #92]	; 0x5c
  34:	f240 0100 	movw	r1, #0
  38:	f2c0 0100 	movt	r1, #0
  3c:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17haab020a577aa468aE>
  40:	9003      	str	r0, [sp, #12]
  42:	9102      	str	r1, [sp, #8]
  44:	e7ff      	b.n	46 <_ZN13generic_array21from_iter_length_fail17h930410adf69ae19cE+0x46>
  46:	9805      	ldr	r0, [sp, #20]
  48:	9010      	str	r0, [sp, #64]	; 0x40
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	9111      	str	r1, [sp, #68]	; 0x44
  4e:	9a03      	ldr	r2, [sp, #12]
  50:	9212      	str	r2, [sp, #72]	; 0x48
  52:	9b02      	ldr	r3, [sp, #8]
  54:	9313      	str	r3, [sp, #76]	; 0x4c
  56:	46ec      	mov	ip, sp
  58:	f04f 0e02 	mov.w	lr, #2
  5c:	f8cc e000 	str.w	lr, [ip]
  60:	f240 0100 	movw	r1, #0
  64:	f2c0 0100 	movt	r1, #0
  68:	a80a      	add	r0, sp, #40	; 0x28
  6a:	ab10      	add	r3, sp, #64	; 0x40
  6c:	4672      	mov	r2, lr
  6e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117hfd3a7cde2b17bbf5E>
  72:	e7ff      	b.n	2 <_ZN13generic_array21from_iter_length_fail17h930410adf69ae19cE+0x2>
  74:	f240 0100 	movw	r1, #0
  78:	f2c0 0100 	movt	r1, #0
  7c:	a80a      	add	r0, sp, #40	; 0x28
  7e:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
  82:	defe      	udf	#254	; 0xfe

generic_array-c7aab3c12731b65c.generic_array.c3lu2ytv-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.c3lu2ytv-cgu.1
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
00000101 l       .debug_str	00000000 
00000105 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011d l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000135 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000178 l       .debug_str	00000000 
0000017e l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001aa l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
000001c5 l       .debug_str	00000000 
000001ca l       .debug_str	00000000 
000001db l       .debug_str	00000000 
000001e5 l       .debug_str	00000000 
000001eb l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000021a l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
00000232 l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000248 l       .debug_str	00000000 
0000024e l       .debug_str	00000000 
00000252 l       .debug_str	00000000 
0000026f l       .debug_str	00000000 
00000273 l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
00000292 l       .debug_str	00000000 
000002b6 l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
000002d7 l       .debug_str	00000000 
000002e0 l       .debug_str	00000000 
000002e7 l       .debug_str	00000000 
00000300 l       .debug_str	00000000 
0000030a l       .debug_str	00000000 
00000324 l       .debug_str	00000000 
00000382 l       .debug_str	00000000 
0000038d l       .debug_str	00000000 
00000394 l       .debug_str	00000000 
0000039e l       .debug_str	00000000 
000003a3 l       .debug_str	00000000 
000003af l       .debug_str	00000000 
000003b7 l       .debug_str	00000000 
000003c0 l       .debug_str	00000000 
000003c5 l       .debug_str	00000000 
000003c8 l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003d8 l       .debug_str	00000000 
000003db l       .debug_str	00000000 
000003e1 l       .debug_str	00000000 
000003eb l       .debug_str	00000000 
000003f3 l       .debug_str	00000000 
000003f9 l       .debug_str	00000000 
00000404 l       .debug_str	00000000 
0000040d l       .debug_str	00000000 
00000430 l       .debug_str	00000000 
0000044f l       .debug_str	00000000 
00000476 l       .debug_str	00000000 
00000480 l       .debug_str	00000000 
000004b1 l       .debug_str	00000000 
000004bc l       .debug_str	00000000 
000004ee l       .debug_str	00000000 
000004f5 l       .debug_str	00000000 
000004f7 l       .debug_str	00000000 
000004fe l       .debug_str	00000000 
00000500 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17haab020a577aa468aE	00000000 .text._ZN4core3fmt10ArgumentV13new17haab020a577aa468aE
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117hfd3a7cde2b17bbf5E	00000000 .text._ZN4core3fmt9Arguments6new_v117hfd3a7cde2b17bbf5E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17haab020a577aa468aE	00000032 _ZN4core3fmt10ArgumentV13new17haab020a577aa468aE
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117hfd3a7cde2b17bbf5E	0000004c .hidden _ZN4core3fmt9Arguments6new_v117hfd3a7cde2b17bbf5E



Disassembly of section .text._ZN4core3fmt10ArgumentV13new17haab020a577aa468aE:

00000000 <_ZN4core3fmt10ArgumentV13new17haab020a577aa468aE>:
_ZN4core3fmt10ArgumentV13new17haab020a577aa468aE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17haab020a577aa468aE+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17haab020a577aa468aE+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117hfd3a7cde2b17bbf5E:

00000000 <_ZN4core3fmt9Arguments6new_v117hfd3a7cde2b17bbf5E>:
_ZN4core3fmt9Arguments6new_v117hfd3a7cde2b17bbf5E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

generic_array-c7aab3c12731b65c.generic_array.c3lu2ytv-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 generic_array.c3lu2ytv-cgu.2
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000094 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
0000010e l       .debug_str	00000000 
00000118 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000163 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000000 l     O .rodata.cst16	00000010 .Lanon.090cf4ef5d65068eb0448acbc4479dd1.0
00000010 l     O .rodata.cst16	00000010 .Lanon.090cf4ef5d65068eb0448acbc4479dd1.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     O .rodata._ZN13generic_array3hex11LOWER_CHARS17h63f2fdf4de3d0006E	00000008 _ZN13generic_array3hex11LOWER_CHARS17h63f2fdf4de3d0006E
00000000 g     O .rodata._ZN13generic_array3hex11UPPER_CHARS17h01eee23b50c84388E	00000008 _ZN13generic_array3hex11UPPER_CHARS17h01eee23b50c84388E



memchr-4a26f05321a44b1a.memchr.dy9iou46-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.dy9iou46-cgu.0
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000222 l       .debug_str	00000000 
00000297 l       .debug_str	00000000 
000002c4 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core5slice14from_raw_parts17h94102305f9a42bd0E	00000000 .text._ZN4core5slice14from_raw_parts17h94102305f9a42bd0E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E
00000000 l    d  .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E	00000000 .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E
00000000 g     F .text._ZN4core5slice14from_raw_parts17h94102305f9a42bd0E	00000026 _ZN4core5slice14from_raw_parts17h94102305f9a42bd0E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE	0000001c _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E
00000000 g     F .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E	00000032 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E



Disassembly of section .text._ZN4core5slice14from_raw_parts17h94102305f9a42bd0E:

00000000 <_ZN4core5slice14from_raw_parts17h94102305f9a42bd0E>:
_ZN4core5slice14from_raw_parts17h94102305f9a42bd0E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5083
   0:	b088      	sub	sp, #32
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5087
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9107      	str	r1, [sp, #28]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9907      	ldr	r1, [sp, #28]
  16:	9004      	str	r0, [sp, #16]
  18:	9105      	str	r1, [sp, #20]
  1a:	9804      	ldr	r0, [sp, #16]
  1c:	9905      	ldr	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5088
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b008      	add	sp, #32
  24:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:77
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:79
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:81
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:377
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:378
   a:	9802      	ldr	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:379
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E:

00000000 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E>:
_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2542
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2543
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E+0x2a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2544
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

memchr-4a26f05321a44b1a.memchr.dy9iou46-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.dy9iou46-cgu.1
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE	00000000 .text._ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE
00000000 l    d  .text._ZN4core3cmp3min17hc80f1c80276aeca7E	00000000 .text._ZN4core3cmp3min17hc80f1c80276aeca7E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE	00000080 _ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE
00000000 g     F .text._ZN4core3cmp3min17hc80f1c80276aeca7E	00000022 _ZN4core3cmp3min17hc80f1c80276aeca7E
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h95c356055f4c284cE



Disassembly of section .text._ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE:

00000000 <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE>:
_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:566
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:568
   e:	f88d 001f 	strb.w	r0, [sp, #31]
  12:	f88d 001e 	strb.w	r0, [sp, #30]
  16:	2001      	movs	r0, #1
  18:	f88d 001f 	strb.w	r0, [sp, #31]
  1c:	f88d 001e 	strb.w	r0, [sp, #30]
  20:	a804      	add	r0, sp, #16
  22:	a905      	add	r1, sp, #20
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h95c356055f4c284cE>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE+0x30>
  30:	9801      	ldr	r0, [sp, #4]
  32:	07c1      	lsls	r1, r0, #31
  34:	2900      	cmp	r1, #0
  36:	d006      	beq.n	46 <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE+0x46>
  38:	e7ff      	b.n	3a <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE+0x3a>
  3a:	2000      	movs	r0, #0
  3c:	f88d 001f 	strb.w	r0, [sp, #31]
  40:	9804      	ldr	r0, [sp, #16]
  42:	9006      	str	r0, [sp, #24]
  44:	e005      	b.n	52 <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE+0x52>
  46:	2000      	movs	r0, #0
  48:	f88d 001e 	strb.w	r0, [sp, #30]
  4c:	9805      	ldr	r0, [sp, #20]
  4e:	9006      	str	r0, [sp, #24]
  50:	e7ff      	b.n	52 <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE+0x52>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:569
  52:	f89d 001e 	ldrb.w	r0, [sp, #30]
  56:	07c0      	lsls	r0, r0, #31
  58:	2800      	cmp	r0, #0
  5a:	d109      	bne.n	70 <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE+0x70>
  5c:	e7ff      	b.n	5e <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE+0x5e>
  5e:	f89d 001f 	ldrb.w	r0, [sp, #31]
  62:	07c0      	lsls	r0, r0, #31
  64:	2800      	cmp	r0, #0
  66:	d107      	bne.n	78 <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE+0x78>
  68:	e7ff      	b.n	6a <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE+0x6a>
  6a:	9806      	ldr	r0, [sp, #24]
  6c:	b008      	add	sp, #32
  6e:	bd80      	pop	{r7, pc}
  70:	2000      	movs	r0, #0
  72:	f88d 001e 	strb.w	r0, [sp, #30]
  76:	e7f2      	b.n	5e <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE+0x5e>
  78:	2000      	movs	r0, #0
  7a:	f88d 001f 	strb.w	r0, [sp, #31]
  7e:	e7f4      	b.n	6a <_ZN4core3cmp3Ord3min17ha3b0fa3bda476b0dE+0x6a>

Disassembly of section .text._ZN4core3cmp3min17hc80f1c80276aeca7E:

00000000 <_ZN4core3cmp3min17hc80f1c80276aeca7E>:
_ZN4core3cmp3min17hc80f1c80276aeca7E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:861
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:862
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17hc80f1c80276aeca7E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3cmp3min17hc80f1c80276aeca7E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:863
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

memchr-4a26f05321a44b1a.memchr.dy9iou46-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.dy9iou46-cgu.2
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h95c356055f4c284cE	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h95c356055f4c284cE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h95c356055f4c284cE	00000028 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h95c356055f4c284cE



Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h95c356055f4c284cE:

00000000 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h95c356055f4c284cE>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h95c356055f4c284cE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:976
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf98      	it	ls
  1a:	f04f 0c01 	movls.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

memchr-4a26f05321a44b1a.memchr.dy9iou46-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.dy9iou46-cgu.3
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
0000022b l       .debug_str	00000000 
0000022f l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
0000028b l       .debug_str	00000000 
000002af l       .debug_str	00000000 
000002cb l       .debug_str	00000000 
000002d0 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002e0 l       .debug_str	00000000 
000002f9 l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
0000031d l       .debug_str	00000000 
0000037b l       .debug_str	00000000 
00000386 l       .debug_str	00000000 
0000038d l       .debug_str	00000000 
00000397 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003b0 l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003be l       .debug_str	00000000 
000003c1 l       .debug_str	00000000 
000003ca l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003e4 l       .debug_str	00000000 
000003ec l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
000003fd l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
00000448 l       .debug_str	00000000 
0000046f l       .debug_str	00000000 
00000479 l       .debug_str	00000000 
000004c1 l       .debug_str	00000000 
000004cc l       .debug_str	00000000 
000004d3 l       .debug_str	00000000 
00000504 l       .debug_str	00000000 
00000510 l       .debug_str	00000000 
00000542 l       .debug_str	00000000 
00000549 l       .debug_str	00000000 
0000054e l       .debug_str	00000000 
00000556 l       .debug_str	00000000 
00000558 l       .debug_str	00000000 
0000055a l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a16f9323d15c23eE	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a16f9323d15c23eE
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E	00000000 .text._ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E	00000000 .text._ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a16f9323d15c23eE	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a16f9323d15c23eE
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E	00000032 _ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a16f9323d15c23eE:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a16f9323d15c23eE>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a16f9323d15c23eE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a16f9323d15c23eE+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E:

00000000 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>:
_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E:

00000000 <_ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E>:
_ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

memchr-4a26f05321a44b1a.memchr.dy9iou46-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.dy9iou46-cgu.4
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E
00000000         *UND*	00000000 __aeabi_memcpy



Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E>:
_ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1421
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1422
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1423
  28:	b008      	add	sp, #32
  2a:	bd80      	pop	{r7, pc}

memchr-4a26f05321a44b1a.memchr.dy9iou46-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.dy9iou46-cgu.5
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000db l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
00000238 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000276 l       .debug_str	00000000 
0000027e l       .debug_str	00000000 
00000282 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002fa l       .debug_str	00000000 
00000312 l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
0000035b l       .debug_str	00000000 
00000393 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003cb l       .debug_str	00000000 
00000418 l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
00000454 l       .debug_str	00000000 
000004a2 l       .debug_str	00000000 
000004d2 l       .debug_str	00000000 
00000520 l       .debug_str	00000000 
00000550 l       .debug_str	00000000 
0000059e l       .debug_str	00000000 
000005cf l       .debug_str	00000000 
0000061e l       .debug_str	00000000 
0000064f l       .debug_str	00000000 
0000069e l       .debug_str	00000000 
000006ce l       .debug_str	00000000 
000006d6 l       .debug_str	00000000 
00000706 l       .debug_str	00000000 
0000070e l       .debug_str	00000000 
0000074c l       .debug_str	00000000 
00000761 l       .debug_str	00000000 
0000078d l       .debug_str	00000000 
00000791 l       .debug_str	00000000 
00000794 l       .debug_str	00000000 
0000079d l       .debug_str	00000000 
000007a6 l       .debug_str	00000000 
000007ad l       .debug_str	00000000 
000007b3 l       .debug_str	00000000 
000007b7 l       .debug_str	00000000 
000007c1 l       .debug_str	00000000 
000007c7 l       .debug_str	00000000 
000007cd l       .debug_str	00000000 
000007d6 l       .debug_str	00000000 
000007dd l       .debug_str	00000000 
000007e7 l       .debug_str	00000000 
000007ec l       .debug_str	00000000 
000007f4 l       .debug_str	00000000 
000007f9 l       .debug_str	00000000 
000007fb l       .debug_str	00000000 
000007ff l       .debug_str	00000000 
00000803 l       .debug_str	00000000 
00000808 l       .debug_str	00000000 
0000080b l       .debug_str	00000000 
0000080f l       .debug_str	00000000 
00000813 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
0000081a l       .debug_str	00000000 
0000081e l       .debug_str	00000000 
00000822 l       .debug_str	00000000 
00000826 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.0	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.0
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.1	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.1
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.12	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.12
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.13	00000010 .Lanon.8f83b0ebdf287e909c656f765409b881.13
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.14	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.14
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.15	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.15
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.16	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.16
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.17	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.17
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.18	00000010 .Lanon.8f83b0ebdf287e909c656f765409b881.18
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.19	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.19
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.2	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.2
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.20	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.20
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.21	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.21
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.22	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.22
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.23	00000010 .Lanon.8f83b0ebdf287e909c656f765409b881.23
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.24	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.24
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.26	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.26
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.27	00000010 .Lanon.8f83b0ebdf287e909c656f765409b881.27
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.28	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.28
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.29	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.29
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.30	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.30
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.31	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.31
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.32	00000010 .Lanon.8f83b0ebdf287e909c656f765409b881.32
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.33	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.33
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.34	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.34
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.35	00000010 .Lanon.8f83b0ebdf287e909c656f765409b881.35
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.37	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.37
00000000 l     O .rodata.cst32	00000020 .Lanon.8f83b0ebdf287e909c656f765409b881.38
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.39	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.39
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.40	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.40
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.41	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.41
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.43	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.43
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.44	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.44
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.46	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.46
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.47	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.47
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.5	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.5
00000000 l     O .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.7	00000018 .Lanon.8f83b0ebdf287e909c656f765409b881.7
00000000 l     O .rodata.cst4	00000004 .Lanon.8f83b0ebdf287e909c656f765409b881.8
00000000 l     F .text._ZN6memchr8fallback20read_unaligned_usize17h5f365a4b53e9bf65E	00000024 _ZN6memchr8fallback20read_unaligned_usize17h5f365a4b53e9bf65E
00000000 l     F .text._ZN6memchr8fallback3sub17hae9d49f84b10f278E	00000048 _ZN6memchr8fallback3sub17hae9d49f84b10f278E
00000000 l     F .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h9435ca2bd745d4d6E	00000026 _ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h9435ca2bd745d4d6E
00000000 l     F .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h95731f16898c563aE	00000048 _ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h95731f16898c563aE
00000000 l     F .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E	00000074 _ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E
00000000 l     F .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h1f6139fbd96f781dE	00000026 _ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h1f6139fbd96f781dE
00000000 l     F .text._ZN6memchr8fallback7ptr_add17h3881684f61cd48c8E	0000003c _ZN6memchr8fallback7ptr_add17h3881684f61cd48c8E
00000000 l     F .text._ZN6memchr8fallback7ptr_sub17heb395d5965d3dd33E	0000004c _ZN6memchr8fallback7ptr_sub17heb395d5965d3dd33E
00000000 l     F .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h05254ea2bfacf5f0E	00000048 _ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h05254ea2bfacf5f0E
00000000 l     F .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E	00000074 _ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E
00000000 l     O .rodata.str.0	00000057 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN6memchr8fallback6memchr17ha813d78258374bf9E	00000000 .text._ZN6memchr8fallback6memchr17ha813d78258374bf9E
00000000 l    d  .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h9435ca2bd745d4d6E	00000000 .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h9435ca2bd745d4d6E
00000000 l    d  .text._ZN6memchr8fallback7memchr217heec8068244e66252E	00000000 .text._ZN6memchr8fallback7memchr217heec8068244e66252E
00000000 l    d  .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h95731f16898c563aE	00000000 .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h95731f16898c563aE
00000000 l    d  .text._ZN6memchr8fallback7memchr317hc9559bec99c9893cE	00000000 .text._ZN6memchr8fallback7memchr317hc9559bec99c9893cE
00000000 l    d  .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E	00000000 .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E
00000000 l    d  .text._ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE	00000000 .text._ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE
00000000 l    d  .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h1f6139fbd96f781dE	00000000 .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h1f6139fbd96f781dE
00000000 l    d  .text._ZN6memchr8fallback8memrchr217h6cebd682a14c8157E	00000000 .text._ZN6memchr8fallback8memrchr217h6cebd682a14c8157E
00000000 l    d  .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h05254ea2bfacf5f0E	00000000 .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h05254ea2bfacf5f0E
00000000 l    d  .text._ZN6memchr8fallback8memrchr317heffd0e55723eda0dE	00000000 .text._ZN6memchr8fallback8memrchr317heffd0e55723eda0dE
00000000 l    d  .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E	00000000 .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E
00000000 l    d  .text._ZN6memchr8fallback7ptr_add17h3881684f61cd48c8E	00000000 .text._ZN6memchr8fallback7ptr_add17h3881684f61cd48c8E
00000000 l    d  .text._ZN6memchr8fallback7ptr_sub17heb395d5965d3dd33E	00000000 .text._ZN6memchr8fallback7ptr_sub17heb395d5965d3dd33E
00000000 l    d  .text._ZN6memchr8fallback20read_unaligned_usize17h5f365a4b53e9bf65E	00000000 .text._ZN6memchr8fallback20read_unaligned_usize17h5f365a4b53e9bf65E
00000000 l    d  .text._ZN6memchr8fallback3sub17hae9d49f84b10f278E	00000000 .text._ZN6memchr8fallback3sub17hae9d49f84b10f278E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.3	00000000 .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.3
00000000 l    d  .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.4	00000000 .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.4
00000000 l    d  .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.6	00000000 .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.6
00000000 l    d  .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.9	00000000 .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.9
00000000 l    d  .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.10	00000000 .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.10
00000000 l    d  .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.11	00000000 .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.11
00000000 l    d  .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.25	00000000 .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.25
00000000 l    d  .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.36	00000000 .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.36
00000000 l    d  .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.42	00000000 .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.42
00000000 l    d  .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.45	00000000 .rodata..Lanon.8f83b0ebdf287e909c656f765409b881.45
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a16f9323d15c23eE
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E
00000000         *UND*	00000000 _ZN4core3cmp3min17hc80f1c80276aeca7E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h674444e53540e214E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E
00000000         *UND*	00000000 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E
00000000 g     F .text._ZN6memchr8fallback6memchr17ha813d78258374bf9E	000004e0 _ZN6memchr8fallback6memchr17ha813d78258374bf9E
00000000 g     F .text._ZN6memchr8fallback7memchr217heec8068244e66252E	00000530 _ZN6memchr8fallback7memchr217heec8068244e66252E
00000000 g     F .text._ZN6memchr8fallback7memchr317hc9559bec99c9893cE	0000060e _ZN6memchr8fallback7memchr317hc9559bec99c9893cE
00000000 g     F .text._ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE	00000516 _ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE
00000000 g     F .text._ZN6memchr8fallback8memrchr217h6cebd682a14c8157E	00000520 _ZN6memchr8fallback8memrchr217h6cebd682a14c8157E
00000000 g     F .text._ZN6memchr8fallback8memrchr317heffd0e55723eda0dE	000005fe _ZN6memchr8fallback8memrchr317heffd0e55723eda0dE



Disassembly of section .text._ZN6memchr8fallback6memchr17ha813d78258374bf9E:

00000000 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>:
_ZN6memchr8fallback6memchr17ha813d78258374bf9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:45
#[inline(always)]
fn repeat_byte(b: u8) -> usize {
    (b as usize) * (usize::MAX / 255)
}

pub fn memchr(n1: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b0da      	sub	sp, #360	; 0x168
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 006f 	strb.w	r0, [sp, #111]	; 0x6f
   e:	911c      	str	r1, [sp, #112]	; 0x70
  10:	921d      	str	r2, [sp, #116]	; 0x74
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:46
    let vn1 = repeat_byte(n1);
  12:	f89d 006f 	ldrb.w	r0, [sp, #111]	; 0x6f
  16:	f88d 0107 	strb.w	r0, [sp, #263]	; 0x107
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  1a:	f89d 0107 	ldrb.w	r0, [sp, #263]	; 0x107
  1e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  22:	fba0 0101 	umull	r0, r1, r0, r1
  26:	2900      	cmp	r1, #0
  28:	931a      	str	r3, [sp, #104]	; 0x68
  2a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
  2e:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
  32:	9017      	str	r0, [sp, #92]	; 0x5c
  34:	d007      	beq.n	46 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x46>
  36:	e7ff      	b.n	38 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x38>
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  44:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback6memchr17ha813d78258374bf9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:46
    let vn1 = repeat_byte(n1);
  46:	9817      	ldr	r0, [sp, #92]	; 0x5c
  48:	9020      	str	r0, [sp, #128]	; 0x80
  4a:	e7ff      	b.n	4c <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x4c>
  4c:	f10d 006f 	add.w	r0, sp, #111	; 0x6f
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:47
    let confirm = |byte| byte == n1;
  50:	9021      	str	r0, [sp, #132]	; 0x84
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:48
    let loop_size = cmp::min(LOOP_SIZE, haystack.len());
  52:	981c      	ldr	r0, [sp, #112]	; 0x70
  54:	991d      	ldr	r1, [sp, #116]	; 0x74
  56:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  5a:	9016      	str	r0, [sp, #88]	; 0x58
  5c:	e7ff      	b.n	5e <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x5e>
  5e:	2008      	movs	r0, #8
  60:	9916      	ldr	r1, [sp, #88]	; 0x58
  62:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17hc80f1c80276aeca7E>
  66:	9022      	str	r0, [sp, #136]	; 0x88
  68:	e7ff      	b.n	6a <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x6a>
  6a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:49
    let align = USIZE_BYTES - 1;
  6c:	1e41      	subs	r1, r0, #1
  6e:	2801      	cmp	r0, #1
  70:	9115      	str	r1, [sp, #84]	; 0x54
  72:	f0c0 8227 	bcc.w	4c4 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x4c4>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x78>
  78:	9815      	ldr	r0, [sp, #84]	; 0x54
  7a:	9023      	str	r0, [sp, #140]	; 0x8c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:50
    let start_ptr = haystack.as_ptr();
  7c:	981c      	ldr	r0, [sp, #112]	; 0x70
  7e:	991d      	ldr	r1, [sp, #116]	; 0x74
  80:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  84:	9024      	str	r0, [sp, #144]	; 0x90
  86:	e7ff      	b.n	88 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x88>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:51
    let end_ptr = haystack[haystack.len()..].as_ptr();
  88:	981c      	ldr	r0, [sp, #112]	; 0x70
  8a:	991d      	ldr	r1, [sp, #116]	; 0x74
  8c:	9014      	str	r0, [sp, #80]	; 0x50
  8e:	9113      	str	r1, [sp, #76]	; 0x4c
  90:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  94:	9012      	str	r0, [sp, #72]	; 0x48
  96:	e7ff      	b.n	98 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x98>
  98:	9812      	ldr	r0, [sp, #72]	; 0x48
  9a:	9026      	str	r0, [sp, #152]	; 0x98
  9c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  9e:	9814      	ldr	r0, [sp, #80]	; 0x50
  a0:	9913      	ldr	r1, [sp, #76]	; 0x4c
  a2:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E>
  a6:	9011      	str	r0, [sp, #68]	; 0x44
  a8:	9110      	str	r1, [sp, #64]	; 0x40
  aa:	e7ff      	b.n	ac <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0xac>
  ac:	9811      	ldr	r0, [sp, #68]	; 0x44
  ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  b0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  b4:	9025      	str	r0, [sp, #148]	; 0x94
  b6:	e7ff      	b.n	b8 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0xb8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:52
    let mut ptr = start_ptr;
  b8:	9824      	ldr	r0, [sp, #144]	; 0x90
  ba:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:55

    unsafe {
        if haystack.len() < USIZE_BYTES {
  bc:	981c      	ldr	r0, [sp, #112]	; 0x70
  be:	991d      	ldr	r1, [sp, #116]	; 0x74
  c0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  c4:	900f      	str	r0, [sp, #60]	; 0x3c
  c6:	e7ff      	b.n	c8 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0xc8>
  c8:	980f      	ldr	r0, [sp, #60]	; 0x3c
  ca:	2803      	cmp	r0, #3
  cc:	d848      	bhi.n	160 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x160>
  ce:	e7ff      	b.n	d0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0xd0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
  d0:	9824      	ldr	r0, [sp, #144]	; 0x90
  d2:	9925      	ldr	r1, [sp, #148]	; 0x94
  d4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  d8:	9042      	str	r0, [sp, #264]	; 0x108
  da:	9143      	str	r1, [sp, #268]	; 0x10c
  dc:	9244      	str	r2, [sp, #272]	; 0x110
  de:	9345      	str	r3, [sp, #276]	; 0x114
_ZN6memchr8fallback14forward_search17hb4dcd0770bb97a42E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    start_ptr: *const u8,
    end_ptr: *const u8,
    mut ptr: *const u8,
    confirm: F,
) -> Option<usize> {
    debug_assert!(start_ptr <= ptr);
  e0:	9842      	ldr	r0, [sp, #264]	; 0x108
  e2:	9944      	ldr	r1, [sp, #272]	; 0x110
  e4:	4288      	cmp	r0, r1
  e6:	d907      	bls.n	f8 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0xf8>
  e8:	e7ff      	b.n	ea <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0xea>
  ea:	f240 0000 	movw	r0, #0
  ee:	f2c0 0000 	movt	r0, #0
  f2:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  f6:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
  f8:	9844      	ldr	r0, [sp, #272]	; 0x110
  fa:	9943      	ldr	r1, [sp, #268]	; 0x10c
  fc:	4288      	cmp	r0, r1
  fe:	d907      	bls.n	110 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x110>
 100:	e7ff      	b.n	102 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x102>
 102:	f240 0000 	movw	r0, #0
 106:	f2c0 0000 	movt	r0, #0
 10a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 10e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295

    while ptr < end_ptr {
 110:	e7ff      	b.n	112 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x112>
 112:	9844      	ldr	r0, [sp, #272]	; 0x110
 114:	9943      	ldr	r1, [sp, #268]	; 0x10c
 116:	4288      	cmp	r0, r1
 118:	d303      	bcc.n	122 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x122>
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x11c>
 11c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
        if confirm(*ptr) {
            return Some(sub(ptr, start_ptr));
        }
        ptr = ptr.offset(1);
    }
    None
 11e:	9046      	str	r0, [sp, #280]	; 0x118
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 120:	e019      	b.n	156 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x156>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 122:	9844      	ldr	r0, [sp, #272]	; 0x110
 124:	7800      	ldrb	r0, [r0, #0]
 126:	f88d 0123 	strb.w	r0, [sp, #291]	; 0x123
 12a:	f89d 1123 	ldrb.w	r1, [sp, #291]	; 0x123
 12e:	a845      	add	r0, sp, #276	; 0x114
 130:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 134:	2800      	cmp	r0, #0
 136:	d008      	beq.n	14a <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x14a>
 138:	e7ff      	b.n	13a <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x13a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 13a:	9844      	ldr	r0, [sp, #272]	; 0x110
 13c:	9942      	ldr	r1, [sp, #264]	; 0x108
 13e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 142:	9047      	str	r0, [sp, #284]	; 0x11c
 144:	2001      	movs	r0, #1
 146:	9046      	str	r0, [sp, #280]	; 0x118
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 148:	e005      	b.n	156 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x156>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 14a:	9844      	ldr	r0, [sp, #272]	; 0x110
 14c:	2101      	movs	r1, #1
 14e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 152:	9044      	str	r0, [sp, #272]	; 0x110
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 154:	e7dd      	b.n	112 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x112>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 156:	9846      	ldr	r0, [sp, #280]	; 0x118
 158:	9947      	ldr	r1, [sp, #284]	; 0x11c
_ZN6memchr8fallback6memchr17ha813d78258374bf9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 15a:	911f      	str	r1, [sp, #124]	; 0x7c
 15c:	901e      	str	r0, [sp, #120]	; 0x78
 15e:	e004      	b.n	16a <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x16a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:59
        let chunk = read_unaligned_usize(ptr);
 160:	9827      	ldr	r0, [sp, #156]	; 0x9c
 162:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 166:	9028      	str	r0, [sp, #160]	; 0xa0
 168:	e005      	b.n	176 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x176>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 16a:	e003      	b.n	174 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x174>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:81
}
 16c:	981e      	ldr	r0, [sp, #120]	; 0x78
 16e:	991f      	ldr	r1, [sp, #124]	; 0x7c
 170:	b05a      	add	sp, #360	; 0x168
 172:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 174:	e7fa      	b.n	16c <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x16c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:60
        if contains_zero_byte(chunk ^ vn1) {
 176:	9828      	ldr	r0, [sp, #160]	; 0xa0
 178:	9920      	ldr	r1, [sp, #128]	; 0x80
 17a:	4048      	eors	r0, r1
 17c:	9049      	str	r0, [sp, #292]	; 0x124
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 17e:	9849      	ldr	r0, [sp, #292]	; 0x124
 180:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 184:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 188:	9949      	ldr	r1, [sp, #292]	; 0x124
 18a:	4388      	bics	r0, r1
 18c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 190:	2800      	cmp	r0, #0
 192:	bf18      	it	ne
 194:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17ha813d78258374bf9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:60
        if contains_zero_byte(chunk ^ vn1) {
 196:	900e      	str	r0, [sp, #56]	; 0x38
 198:	e7ff      	b.n	19a <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x19a>
 19a:	980e      	ldr	r0, [sp, #56]	; 0x38
 19c:	07c1      	lsls	r1, r0, #31
 19e:	2900      	cmp	r1, #0
 1a0:	d048      	beq.n	234 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x234>
 1a2:	e7ff      	b.n	1a4 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x1a4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1a4:	9824      	ldr	r0, [sp, #144]	; 0x90
 1a6:	9925      	ldr	r1, [sp, #148]	; 0x94
 1a8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 1aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 1ac:	904a      	str	r0, [sp, #296]	; 0x128
 1ae:	914b      	str	r1, [sp, #300]	; 0x12c
 1b0:	924c      	str	r2, [sp, #304]	; 0x130
 1b2:	934d      	str	r3, [sp, #308]	; 0x134
_ZN6memchr8fallback14forward_search17hb4dcd0770bb97a42E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 1b4:	984a      	ldr	r0, [sp, #296]	; 0x128
 1b6:	994c      	ldr	r1, [sp, #304]	; 0x130
 1b8:	4288      	cmp	r0, r1
 1ba:	d907      	bls.n	1cc <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x1cc>
 1bc:	e7ff      	b.n	1be <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x1be>
 1be:	f240 0000 	movw	r0, #0
 1c2:	f2c0 0000 	movt	r0, #0
 1c6:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 1ca:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 1cc:	984c      	ldr	r0, [sp, #304]	; 0x130
 1ce:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1d0:	4288      	cmp	r0, r1
 1d2:	d907      	bls.n	1e4 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x1e4>
 1d4:	e7ff      	b.n	1d6 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x1d6>
 1d6:	f240 0000 	movw	r0, #0
 1da:	f2c0 0000 	movt	r0, #0
 1de:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 1e2:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 1e4:	e7ff      	b.n	1e6 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x1e6>
 1e6:	984c      	ldr	r0, [sp, #304]	; 0x130
 1e8:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1ea:	4288      	cmp	r0, r1
 1ec:	d303      	bcc.n	1f6 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x1f6>
 1ee:	e7ff      	b.n	1f0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x1f0>
 1f0:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 1f2:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1f4:	e019      	b.n	22a <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x22a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 1f6:	984c      	ldr	r0, [sp, #304]	; 0x130
 1f8:	7800      	ldrb	r0, [r0, #0]
 1fa:	f88d 0143 	strb.w	r0, [sp, #323]	; 0x143
 1fe:	f89d 1143 	ldrb.w	r1, [sp, #323]	; 0x143
 202:	a84d      	add	r0, sp, #308	; 0x134
 204:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 208:	2800      	cmp	r0, #0
 20a:	d008      	beq.n	21e <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x21e>
 20c:	e7ff      	b.n	20e <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x20e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 20e:	984c      	ldr	r0, [sp, #304]	; 0x130
 210:	994a      	ldr	r1, [sp, #296]	; 0x128
 212:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 216:	904f      	str	r0, [sp, #316]	; 0x13c
 218:	2001      	movs	r0, #1
 21a:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 21c:	e005      	b.n	22a <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x22a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 21e:	984c      	ldr	r0, [sp, #304]	; 0x130
 220:	2101      	movs	r1, #1
 222:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 226:	904c      	str	r0, [sp, #304]	; 0x130
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 228:	e7dd      	b.n	1e6 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x1e6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 22a:	984e      	ldr	r0, [sp, #312]	; 0x138
 22c:	994f      	ldr	r1, [sp, #316]	; 0x13c
_ZN6memchr8fallback6memchr17ha813d78258374bf9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 22e:	911f      	str	r1, [sp, #124]	; 0x7c
 230:	901e      	str	r0, [sp, #120]	; 0x78
 232:	e00c      	b.n	24e <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x24e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 234:	9827      	ldr	r0, [sp, #156]	; 0x9c
 236:	9924      	ldr	r1, [sp, #144]	; 0x90
 238:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 23a:	4011      	ands	r1, r2
 23c:	f1c1 0204 	rsb	r2, r1, #4
 240:	2304      	movs	r3, #4
 242:	428b      	cmp	r3, r1
 244:	900d      	str	r0, [sp, #52]	; 0x34
 246:	920c      	str	r2, [sp, #48]	; 0x30
 248:	f0c0 8143 	bcc.w	4d2 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x4d2>
 24c:	e000      	b.n	250 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x250>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 24e:	e791      	b.n	174 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x174>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 250:	980d      	ldr	r0, [sp, #52]	; 0x34
 252:	990c      	ldr	r1, [sp, #48]	; 0x30
 254:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 258:	900b      	str	r0, [sp, #44]	; 0x2c
 25a:	e7ff      	b.n	25c <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x25c>
 25c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 25e:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:65
        debug_assert!(ptr > start_ptr);
 260:	9927      	ldr	r1, [sp, #156]	; 0x9c
 262:	9a24      	ldr	r2, [sp, #144]	; 0x90
 264:	4291      	cmp	r1, r2
 266:	d807      	bhi.n	278 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x278>
 268:	e7ff      	b.n	26a <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x26a>
 26a:	f240 0000 	movw	r0, #0
 26e:	f2c0 0000 	movt	r0, #0
 272:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 276:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:66
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 278:	9825      	ldr	r0, [sp, #148]	; 0x94
 27a:	2104      	movs	r1, #4
 27c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 280:	900a      	str	r0, [sp, #40]	; 0x28
 282:	e7ff      	b.n	284 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x284>
 284:	9824      	ldr	r0, [sp, #144]	; 0x90
 286:	990a      	ldr	r1, [sp, #40]	; 0x28
 288:	4281      	cmp	r1, r0
 28a:	d207      	bcs.n	29c <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x29c>
 28c:	e7ff      	b.n	28e <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x28e>
 28e:	f240 0000 	movw	r0, #0
 292:	f2c0 0000 	movt	r0, #0
 296:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 29a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 29c:	e7ff      	b.n	29e <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x29e>
 29e:	9822      	ldr	r0, [sp, #136]	; 0x88
 2a0:	2808      	cmp	r0, #8
 2a2:	d04c      	beq.n	33e <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x33e>
 2a4:	e047      	b.n	336 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x336>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:79
        forward_search(start_ptr, end_ptr, ptr, confirm)
 2a6:	9824      	ldr	r0, [sp, #144]	; 0x90
 2a8:	9925      	ldr	r1, [sp, #148]	; 0x94
 2aa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 2ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 2ae:	9051      	str	r0, [sp, #324]	; 0x144
 2b0:	9152      	str	r1, [sp, #328]	; 0x148
 2b2:	9253      	str	r2, [sp, #332]	; 0x14c
 2b4:	9354      	str	r3, [sp, #336]	; 0x150
_ZN6memchr8fallback14forward_search17hb4dcd0770bb97a42E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 2b6:	9851      	ldr	r0, [sp, #324]	; 0x144
 2b8:	9953      	ldr	r1, [sp, #332]	; 0x14c
 2ba:	4288      	cmp	r0, r1
 2bc:	d907      	bls.n	2ce <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x2ce>
 2be:	e7ff      	b.n	2c0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x2c0>
 2c0:	f240 0000 	movw	r0, #0
 2c4:	f2c0 0000 	movt	r0, #0
 2c8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2cc:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 2ce:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2d0:	9952      	ldr	r1, [sp, #328]	; 0x148
 2d2:	4288      	cmp	r0, r1
 2d4:	d907      	bls.n	2e6 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x2e6>
 2d6:	e7ff      	b.n	2d8 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x2d8>
 2d8:	f240 0000 	movw	r0, #0
 2dc:	f2c0 0000 	movt	r0, #0
 2e0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2e4:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2e6:	e7ff      	b.n	2e8 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x2e8>
 2e8:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2ea:	9952      	ldr	r1, [sp, #328]	; 0x148
 2ec:	4288      	cmp	r0, r1
 2ee:	d303      	bcc.n	2f8 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x2f8>
 2f0:	e7ff      	b.n	2f2 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x2f2>
 2f2:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 2f4:	9055      	str	r0, [sp, #340]	; 0x154
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 2f6:	e019      	b.n	32c <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x32c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 2f8:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2fa:	7800      	ldrb	r0, [r0, #0]
 2fc:	f88d 015f 	strb.w	r0, [sp, #351]	; 0x15f
 300:	f89d 115f 	ldrb.w	r1, [sp, #351]	; 0x15f
 304:	a854      	add	r0, sp, #336	; 0x150
 306:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 30a:	2800      	cmp	r0, #0
 30c:	d008      	beq.n	320 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x320>
 30e:	e7ff      	b.n	310 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x310>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 310:	9853      	ldr	r0, [sp, #332]	; 0x14c
 312:	9951      	ldr	r1, [sp, #324]	; 0x144
 314:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 318:	9056      	str	r0, [sp, #344]	; 0x158
 31a:	2001      	movs	r0, #1
 31c:	9055      	str	r0, [sp, #340]	; 0x154
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 31e:	e005      	b.n	32c <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x32c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 320:	9853      	ldr	r0, [sp, #332]	; 0x14c
 322:	2101      	movs	r1, #1
 324:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 328:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 32a:	e7dd      	b.n	2e8 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x2e8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 32c:	9855      	ldr	r0, [sp, #340]	; 0x154
 32e:	9956      	ldr	r1, [sp, #344]	; 0x158
_ZN6memchr8fallback6memchr17ha813d78258374bf9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:79
        forward_search(start_ptr, end_ptr, ptr, confirm)
 330:	911f      	str	r1, [sp, #124]	; 0x7c
 332:	901e      	str	r0, [sp, #120]	; 0x78
 334:	e0c5      	b.n	4c2 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x4c2>
 336:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 338:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 33c:	e009      	b.n	352 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x352>
 33e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 340:	9925      	ldr	r1, [sp, #148]	; 0x94
 342:	9a22      	ldr	r2, [sp, #136]	; 0x88
 344:	9009      	str	r0, [sp, #36]	; 0x24
 346:	4608      	mov	r0, r1
 348:	4611      	mov	r1, r2
 34a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 34e:	9008      	str	r0, [sp, #32]
 350:	e005      	b.n	35e <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x35e>
 352:	f89d 00a7 	ldrb.w	r0, [sp, #167]	; 0xa7
 356:	07c0      	lsls	r0, r0, #31
 358:	2800      	cmp	r0, #0
 35a:	d109      	bne.n	370 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x370>
 35c:	e7a3      	b.n	2a6 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x2a6>
 35e:	2000      	movs	r0, #0
 360:	9909      	ldr	r1, [sp, #36]	; 0x24
 362:	9a08      	ldr	r2, [sp, #32]
 364:	4291      	cmp	r1, r2
 366:	bf98      	it	ls
 368:	2001      	movls	r0, #1
 36a:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 36e:	e7f0      	b.n	352 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x352>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:68
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 370:	9827      	ldr	r0, [sp, #156]	; 0x9c
 372:	9007      	str	r0, [sp, #28]
 374:	e7ff      	b.n	376 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x376>
 376:	9807      	ldr	r0, [sp, #28]
 378:	f000 0103 	and.w	r1, r0, #3
 37c:	912c      	str	r1, [sp, #176]	; 0xb0
 37e:	f240 0100 	movw	r1, #0
 382:	f2c0 0100 	movt	r1, #0
 386:	912a      	str	r1, [sp, #168]	; 0xa8
 388:	a92c      	add	r1, sp, #176	; 0xb0
 38a:	912b      	str	r1, [sp, #172]	; 0xac
 38c:	992a      	ldr	r1, [sp, #168]	; 0xa8
 38e:	912d      	str	r1, [sp, #180]	; 0xb4
 390:	992b      	ldr	r1, [sp, #172]	; 0xac
 392:	912e      	str	r1, [sp, #184]	; 0xb8
 394:	992d      	ldr	r1, [sp, #180]	; 0xb4
 396:	6809      	ldr	r1, [r1, #0]
 398:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 39a:	6812      	ldr	r2, [r2, #0]
 39c:	4291      	cmp	r1, r2
 39e:	d016      	beq.n	3ce <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x3ce>
 3a0:	e7ff      	b.n	3a2 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x3a2>
 3a2:	982d      	ldr	r0, [sp, #180]	; 0xb4
 3a4:	903b      	str	r0, [sp, #236]	; 0xec
 3a6:	982e      	ldr	r0, [sp, #184]	; 0xb8
 3a8:	903c      	str	r0, [sp, #240]	; 0xf0
 3aa:	a83b      	add	r0, sp, #236	; 0xec
 3ac:	9039      	str	r0, [sp, #228]	; 0xe4
 3ae:	a83c      	add	r0, sp, #240	; 0xf0
 3b0:	903a      	str	r0, [sp, #232]	; 0xe8
 3b2:	9839      	ldr	r0, [sp, #228]	; 0xe4
 3b4:	903d      	str	r0, [sp, #244]	; 0xf4
 3b6:	983a      	ldr	r0, [sp, #232]	; 0xe8
 3b8:	903e      	str	r0, [sp, #248]	; 0xf8
 3ba:	983d      	ldr	r0, [sp, #244]	; 0xf4
 3bc:	f240 0100 	movw	r1, #0
 3c0:	f2c0 0100 	movt	r1, #0
 3c4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 3c8:	9006      	str	r0, [sp, #24]
 3ca:	9105      	str	r1, [sp, #20]
 3cc:	e008      	b.n	3e0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x3e0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:70
            let a = *(ptr as *const usize);
 3ce:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3d0:	6800      	ldr	r0, [r0, #0]
 3d2:	903f      	str	r0, [sp, #252]	; 0xfc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:71
            let b = *(ptr_add(ptr, USIZE_BYTES) as *const usize);
 3d4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3d6:	2104      	movs	r1, #4
 3d8:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 3dc:	9004      	str	r0, [sp, #16]
 3de:	e028      	b.n	432 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x432>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:68
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3e0:	983e      	ldr	r0, [sp, #248]	; 0xf8
 3e2:	f240 0100 	movw	r1, #0
 3e6:	f2c0 0100 	movt	r1, #0
 3ea:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 3ee:	9003      	str	r0, [sp, #12]
 3f0:	9102      	str	r1, [sp, #8]
 3f2:	e7ff      	b.n	3f4 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x3f4>
 3f4:	9806      	ldr	r0, [sp, #24]
 3f6:	9035      	str	r0, [sp, #212]	; 0xd4
 3f8:	9905      	ldr	r1, [sp, #20]
 3fa:	9136      	str	r1, [sp, #216]	; 0xd8
 3fc:	9a03      	ldr	r2, [sp, #12]
 3fe:	9237      	str	r2, [sp, #220]	; 0xdc
 400:	9b02      	ldr	r3, [sp, #8]
 402:	9338      	str	r3, [sp, #224]	; 0xe0
 404:	46ec      	mov	ip, sp
 406:	f04f 0e02 	mov.w	lr, #2
 40a:	f8cc e000 	str.w	lr, [ip]
 40e:	f240 0100 	movw	r1, #0
 412:	f2c0 0100 	movt	r1, #0
 416:	a82f      	add	r0, sp, #188	; 0xbc
 418:	2203      	movs	r2, #3
 41a:	ab35      	add	r3, sp, #212	; 0xd4
 41c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E>
 420:	e7ff      	b.n	2 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x2>
 422:	f240 0100 	movw	r1, #0
 426:	f2c0 0100 	movt	r1, #0
 42a:	a82f      	add	r0, sp, #188	; 0xbc
 42c:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 430:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:71
            let b = *(ptr_add(ptr, USIZE_BYTES) as *const usize);
 432:	9804      	ldr	r0, [sp, #16]
 434:	6801      	ldr	r1, [r0, #0]
 436:	9140      	str	r1, [sp, #256]	; 0x100
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:72
            let eqa = contains_zero_byte(a ^ vn1);
 438:	993f      	ldr	r1, [sp, #252]	; 0xfc
 43a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 43c:	4051      	eors	r1, r2
 43e:	9158      	str	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 440:	9858      	ldr	r0, [sp, #352]	; 0x160
 442:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 446:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 44a:	9958      	ldr	r1, [sp, #352]	; 0x160
 44c:	4388      	bics	r0, r1
 44e:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 452:	2800      	cmp	r0, #0
 454:	bf18      	it	ne
 456:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17ha813d78258374bf9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:72
            let eqa = contains_zero_byte(a ^ vn1);
 458:	f88d 0104 	strb.w	r0, [sp, #260]	; 0x104
 45c:	e7ff      	b.n	45e <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x45e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:73
            let eqb = contains_zero_byte(b ^ vn1);
 45e:	9840      	ldr	r0, [sp, #256]	; 0x100
 460:	9920      	ldr	r1, [sp, #128]	; 0x80
 462:	4048      	eors	r0, r1
 464:	9059      	str	r0, [sp, #356]	; 0x164
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 466:	9859      	ldr	r0, [sp, #356]	; 0x164
 468:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 46c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 470:	9959      	ldr	r1, [sp, #356]	; 0x164
 472:	4388      	bics	r0, r1
 474:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 478:	2800      	cmp	r0, #0
 47a:	bf18      	it	ne
 47c:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17ha813d78258374bf9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:73
            let eqb = contains_zero_byte(b ^ vn1);
 47e:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 482:	e7ff      	b.n	484 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x484>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:74
            if eqa || eqb {
 484:	f89d 0104 	ldrb.w	r0, [sp, #260]	; 0x104
 488:	07c0      	lsls	r0, r0, #31
 48a:	2800      	cmp	r0, #0
 48c:	d004      	beq.n	498 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x498>
 48e:	e7ff      	b.n	490 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x490>
 490:	2001      	movs	r0, #1
 492:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
 496:	e004      	b.n	4a2 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x4a2>
 498:	f89d 0105 	ldrb.w	r0, [sp, #261]	; 0x105
 49c:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
 4a0:	e7ff      	b.n	4a2 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x4a2>
 4a2:	f89d 0106 	ldrb.w	r0, [sp, #262]	; 0x106
 4a6:	07c0      	lsls	r0, r0, #31
 4a8:	2800      	cmp	r0, #0
 4aa:	d001      	beq.n	4b0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x4b0>
 4ac:	e7ff      	b.n	4ae <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x4ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:75
                break;
 4ae:	e6fa      	b.n	2a6 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x2a6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:77
            ptr = ptr_add(ptr, LOOP_SIZE);
 4b0:	9827      	ldr	r0, [sp, #156]	; 0x9c
 4b2:	2108      	movs	r1, #8
 4b4:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17ha813d78258374bf9E>
 4b8:	9001      	str	r0, [sp, #4]
 4ba:	e7ff      	b.n	4bc <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x4bc>
 4bc:	9801      	ldr	r0, [sp, #4]
 4be:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 4c0:	e6ed      	b.n	29e <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x29e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:81
}
 4c2:	e653      	b.n	16c <_ZN6memchr8fallback6memchr17ha813d78258374bf9E+0x16c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:49
    let align = USIZE_BYTES - 1;
 4c4:	f240 0000 	movw	r0, #0
 4c8:	f2c0 0000 	movt	r0, #0
 4cc:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 4d0:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 4d2:	f240 0000 	movw	r0, #0
 4d6:	f2c0 0000 	movt	r0, #0
 4da:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 4de:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h9435ca2bd745d4d6E:

00000000 <_ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h9435ca2bd745d4d6E>:
_ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h9435ca2bd745d4d6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:47
    let confirm = |byte| byte == n1;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
   c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	1a40      	subs	r0, r0, r1
  18:	fab0 f080 	clz	r0, r0
  1c:	0940      	lsrs	r0, r0, #5
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b004      	add	sp, #16
  24:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback7memchr217heec8068244e66252E:

00000000 <_ZN6memchr8fallback7memchr217heec8068244e66252E>:
_ZN6memchr8fallback7memchr217heec8068244e66252E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:84
pub fn memchr2(n1: u8, n2: u8, haystack: &[u8]) -> Option<usize> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0de      	sub	sp, #376	; 0x178
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	f88d 006a 	strb.w	r0, [sp, #106]	; 0x6a
  10:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
  14:	921b      	str	r2, [sp, #108]	; 0x6c
  16:	931c      	str	r3, [sp, #112]	; 0x70
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:85
    let vn1 = repeat_byte(n1);
  18:	f89d 006a 	ldrb.w	r0, [sp, #106]	; 0x6a
  1c:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  20:	f89d 0106 	ldrb.w	r0, [sp, #262]	; 0x106
  24:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  28:	fba0 0101 	umull	r0, r1, r0, r1
  2c:	2900      	cmp	r1, #0
  2e:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
  32:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
  36:	9417      	str	r4, [sp, #92]	; 0x5c
  38:	9516      	str	r5, [sp, #88]	; 0x58
  3a:	9015      	str	r0, [sp, #84]	; 0x54
  3c:	d007      	beq.n	4e <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x4e>
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x40>
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  4c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr217heec8068244e66252E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:85
    let vn1 = repeat_byte(n1);
  4e:	9815      	ldr	r0, [sp, #84]	; 0x54
  50:	901f      	str	r0, [sp, #124]	; 0x7c
  52:	e7ff      	b.n	54 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x54>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:86
    let vn2 = repeat_byte(n2);
  54:	f89d 006b 	ldrb.w	r0, [sp, #107]	; 0x6b
  58:	f88d 0107 	strb.w	r0, [sp, #263]	; 0x107
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  5c:	f89d 0107 	ldrb.w	r0, [sp, #263]	; 0x107
  60:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  64:	fba0 0101 	umull	r0, r1, r0, r1
  68:	2900      	cmp	r1, #0
  6a:	9014      	str	r0, [sp, #80]	; 0x50
  6c:	d007      	beq.n	7e <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x7e>
  6e:	e7ff      	b.n	70 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x70>
  70:	f240 0000 	movw	r0, #0
  74:	f2c0 0000 	movt	r0, #0
  78:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  7c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr217heec8068244e66252E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:86
    let vn2 = repeat_byte(n2);
  7e:	9814      	ldr	r0, [sp, #80]	; 0x50
  80:	9020      	str	r0, [sp, #128]	; 0x80
  82:	e7ff      	b.n	84 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x84>
  84:	f10d 006a 	add.w	r0, sp, #106	; 0x6a
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:87
    let confirm = |byte| byte == n1 || byte == n2;
  88:	9021      	str	r0, [sp, #132]	; 0x84
  8a:	f10d 006b 	add.w	r0, sp, #107	; 0x6b
  8e:	9022      	str	r0, [sp, #136]	; 0x88
  90:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:88
    let align = USIZE_BYTES - 1;
  92:	1e41      	subs	r1, r0, #1
  94:	2801      	cmp	r0, #1
  96:	9113      	str	r1, [sp, #76]	; 0x4c
  98:	f0c0 823c 	bcc.w	514 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x514>
  9c:	e7ff      	b.n	9e <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x9e>
  9e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  a0:	9023      	str	r0, [sp, #140]	; 0x8c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:89
    let start_ptr = haystack.as_ptr();
  a2:	981b      	ldr	r0, [sp, #108]	; 0x6c
  a4:	991c      	ldr	r1, [sp, #112]	; 0x70
  a6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  aa:	9024      	str	r0, [sp, #144]	; 0x90
  ac:	e7ff      	b.n	ae <_ZN6memchr8fallback7memchr217heec8068244e66252E+0xae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:90
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ae:	981b      	ldr	r0, [sp, #108]	; 0x6c
  b0:	991c      	ldr	r1, [sp, #112]	; 0x70
  b2:	9012      	str	r0, [sp, #72]	; 0x48
  b4:	9111      	str	r1, [sp, #68]	; 0x44
  b6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  ba:	9010      	str	r0, [sp, #64]	; 0x40
  bc:	e7ff      	b.n	be <_ZN6memchr8fallback7memchr217heec8068244e66252E+0xbe>
  be:	9810      	ldr	r0, [sp, #64]	; 0x40
  c0:	9026      	str	r0, [sp, #152]	; 0x98
  c2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  c4:	9812      	ldr	r0, [sp, #72]	; 0x48
  c6:	9911      	ldr	r1, [sp, #68]	; 0x44
  c8:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E>
  cc:	900f      	str	r0, [sp, #60]	; 0x3c
  ce:	910e      	str	r1, [sp, #56]	; 0x38
  d0:	e7ff      	b.n	d2 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0xd2>
  d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
  d4:	990e      	ldr	r1, [sp, #56]	; 0x38
  d6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  da:	9025      	str	r0, [sp, #148]	; 0x94
  dc:	e7ff      	b.n	de <_ZN6memchr8fallback7memchr217heec8068244e66252E+0xde>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:91
    let mut ptr = start_ptr;
  de:	9824      	ldr	r0, [sp, #144]	; 0x90
  e0:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:94
        if haystack.len() < USIZE_BYTES {
  e2:	981b      	ldr	r0, [sp, #108]	; 0x6c
  e4:	991c      	ldr	r1, [sp, #112]	; 0x70
  e6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  ea:	900d      	str	r0, [sp, #52]	; 0x34
  ec:	e7ff      	b.n	ee <_ZN6memchr8fallback7memchr217heec8068244e66252E+0xee>
  ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  f0:	2803      	cmp	r0, #3
  f2:	d84c      	bhi.n	18e <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x18e>
  f4:	e7ff      	b.n	f6 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0xf6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
  f6:	9824      	ldr	r0, [sp, #144]	; 0x90
  f8:	9925      	ldr	r1, [sp, #148]	; 0x94
  fa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  fe:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 102:	9042      	str	r0, [sp, #264]	; 0x108
 104:	9143      	str	r1, [sp, #268]	; 0x10c
 106:	9244      	str	r2, [sp, #272]	; 0x110
 108:	9345      	str	r3, [sp, #276]	; 0x114
 10a:	f8cd c118 	str.w	ip, [sp, #280]	; 0x118
_ZN6memchr8fallback14forward_search17h34f69f373a975da0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 10e:	9842      	ldr	r0, [sp, #264]	; 0x108
 110:	9944      	ldr	r1, [sp, #272]	; 0x110
 112:	4288      	cmp	r0, r1
 114:	d907      	bls.n	126 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x126>
 116:	e7ff      	b.n	118 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x118>
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 124:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 126:	9844      	ldr	r0, [sp, #272]	; 0x110
 128:	9943      	ldr	r1, [sp, #268]	; 0x10c
 12a:	4288      	cmp	r0, r1
 12c:	d907      	bls.n	13e <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x13e>
 12e:	e7ff      	b.n	130 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x130>
 130:	f240 0000 	movw	r0, #0
 134:	f2c0 0000 	movt	r0, #0
 138:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 13c:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 13e:	e7ff      	b.n	140 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x140>
 140:	9844      	ldr	r0, [sp, #272]	; 0x110
 142:	9943      	ldr	r1, [sp, #268]	; 0x10c
 144:	4288      	cmp	r0, r1
 146:	d303      	bcc.n	150 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x150>
 148:	e7ff      	b.n	14a <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x14a>
 14a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 14c:	9047      	str	r0, [sp, #284]	; 0x11c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 14e:	e019      	b.n	184 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x184>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 150:	9844      	ldr	r0, [sp, #272]	; 0x110
 152:	7800      	ldrb	r0, [r0, #0]
 154:	f88d 0127 	strb.w	r0, [sp, #295]	; 0x127
 158:	f89d 1127 	ldrb.w	r1, [sp, #295]	; 0x127
 15c:	a845      	add	r0, sp, #276	; 0x114
 15e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217heec8068244e66252E>
 162:	2800      	cmp	r0, #0
 164:	d008      	beq.n	178 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x178>
 166:	e7ff      	b.n	168 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x168>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 168:	9844      	ldr	r0, [sp, #272]	; 0x110
 16a:	9942      	ldr	r1, [sp, #264]	; 0x108
 16c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217heec8068244e66252E>
 170:	9048      	str	r0, [sp, #288]	; 0x120
 172:	2001      	movs	r0, #1
 174:	9047      	str	r0, [sp, #284]	; 0x11c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 176:	e005      	b.n	184 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x184>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 178:	9844      	ldr	r0, [sp, #272]	; 0x110
 17a:	2101      	movs	r1, #1
 17c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 180:	9044      	str	r0, [sp, #272]	; 0x110
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 182:	e7dd      	b.n	140 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x140>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 184:	9847      	ldr	r0, [sp, #284]	; 0x11c
 186:	9948      	ldr	r1, [sp, #288]	; 0x120
_ZN6memchr8fallback7memchr217heec8068244e66252E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 188:	911e      	str	r1, [sp, #120]	; 0x78
 18a:	901d      	str	r0, [sp, #116]	; 0x74
 18c:	e004      	b.n	198 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x198>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:98
        let chunk = read_unaligned_usize(ptr);
 18e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 190:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217heec8068244e66252E>
 194:	9028      	str	r0, [sp, #160]	; 0xa0
 196:	e005      	b.n	1a4 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x1a4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 198:	e003      	b.n	1a2 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x1a2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:121
}
 19a:	981d      	ldr	r0, [sp, #116]	; 0x74
 19c:	991e      	ldr	r1, [sp, #120]	; 0x78
 19e:	b05e      	add	sp, #376	; 0x178
 1a0:	bdb0      	pop	{r4, r5, r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1a2:	e7fa      	b.n	19a <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x19a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:99
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1a4:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1a6:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1a8:	4048      	eors	r0, r1
 1aa:	904a      	str	r0, [sp, #296]	; 0x128
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1ac:	984a      	ldr	r0, [sp, #296]	; 0x128
 1ae:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1b2:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 1b6:	994a      	ldr	r1, [sp, #296]	; 0x128
 1b8:	4388      	bics	r0, r1
 1ba:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1be:	2800      	cmp	r0, #0
 1c0:	bf18      	it	ne
 1c2:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217heec8068244e66252E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:99
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1c4:	f88d 00a5 	strb.w	r0, [sp, #165]	; 0xa5
 1c8:	e7ff      	b.n	1ca <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x1ca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:100
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1ca:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1cc:	9920      	ldr	r1, [sp, #128]	; 0x80
 1ce:	4048      	eors	r0, r1
 1d0:	904b      	str	r0, [sp, #300]	; 0x12c
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1d2:	984b      	ldr	r0, [sp, #300]	; 0x12c
 1d4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1d8:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 1dc:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1de:	4388      	bics	r0, r1
 1e0:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1e4:	2800      	cmp	r0, #0
 1e6:	bf18      	it	ne
 1e8:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217heec8068244e66252E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:100
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1ea:	f88d 00a6 	strb.w	r0, [sp, #166]	; 0xa6
 1ee:	e7ff      	b.n	1f0 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x1f0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:101
        if eq1 || eq2 {
 1f0:	f89d 00a5 	ldrb.w	r0, [sp, #165]	; 0xa5
 1f4:	07c0      	lsls	r0, r0, #31
 1f6:	2800      	cmp	r0, #0
 1f8:	d004      	beq.n	204 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x204>
 1fa:	e7ff      	b.n	1fc <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x1fc>
 1fc:	2001      	movs	r0, #1
 1fe:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 202:	e004      	b.n	20e <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x20e>
 204:	f89d 00a6 	ldrb.w	r0, [sp, #166]	; 0xa6
 208:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 20c:	e7ff      	b.n	20e <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x20e>
 20e:	f89d 00a7 	ldrb.w	r0, [sp, #167]	; 0xa7
 212:	07c0      	lsls	r0, r0, #31
 214:	2800      	cmp	r0, #0
 216:	d04c      	beq.n	2b2 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x2b2>
 218:	e7ff      	b.n	21a <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x21a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 21a:	9824      	ldr	r0, [sp, #144]	; 0x90
 21c:	9925      	ldr	r1, [sp, #148]	; 0x94
 21e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 220:	9b21      	ldr	r3, [sp, #132]	; 0x84
 222:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 226:	904c      	str	r0, [sp, #304]	; 0x130
 228:	914d      	str	r1, [sp, #308]	; 0x134
 22a:	924e      	str	r2, [sp, #312]	; 0x138
 22c:	934f      	str	r3, [sp, #316]	; 0x13c
 22e:	f8cd c140 	str.w	ip, [sp, #320]	; 0x140
_ZN6memchr8fallback14forward_search17h34f69f373a975da0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 232:	984c      	ldr	r0, [sp, #304]	; 0x130
 234:	994e      	ldr	r1, [sp, #312]	; 0x138
 236:	4288      	cmp	r0, r1
 238:	d907      	bls.n	24a <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x24a>
 23a:	e7ff      	b.n	23c <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x23c>
 23c:	f240 0000 	movw	r0, #0
 240:	f2c0 0000 	movt	r0, #0
 244:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 248:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 24a:	984e      	ldr	r0, [sp, #312]	; 0x138
 24c:	994d      	ldr	r1, [sp, #308]	; 0x134
 24e:	4288      	cmp	r0, r1
 250:	d907      	bls.n	262 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x262>
 252:	e7ff      	b.n	254 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x254>
 254:	f240 0000 	movw	r0, #0
 258:	f2c0 0000 	movt	r0, #0
 25c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 260:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 262:	e7ff      	b.n	264 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x264>
 264:	984e      	ldr	r0, [sp, #312]	; 0x138
 266:	994d      	ldr	r1, [sp, #308]	; 0x134
 268:	4288      	cmp	r0, r1
 26a:	d303      	bcc.n	274 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x274>
 26c:	e7ff      	b.n	26e <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x26e>
 26e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 270:	9051      	str	r0, [sp, #324]	; 0x144
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 272:	e019      	b.n	2a8 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x2a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 274:	984e      	ldr	r0, [sp, #312]	; 0x138
 276:	7800      	ldrb	r0, [r0, #0]
 278:	f88d 014f 	strb.w	r0, [sp, #335]	; 0x14f
 27c:	f89d 114f 	ldrb.w	r1, [sp, #335]	; 0x14f
 280:	a84f      	add	r0, sp, #316	; 0x13c
 282:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217heec8068244e66252E>
 286:	2800      	cmp	r0, #0
 288:	d008      	beq.n	29c <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x29c>
 28a:	e7ff      	b.n	28c <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x28c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 28c:	984e      	ldr	r0, [sp, #312]	; 0x138
 28e:	994c      	ldr	r1, [sp, #304]	; 0x130
 290:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217heec8068244e66252E>
 294:	9052      	str	r0, [sp, #328]	; 0x148
 296:	2001      	movs	r0, #1
 298:	9051      	str	r0, [sp, #324]	; 0x144
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 29a:	e005      	b.n	2a8 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x2a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 29c:	984e      	ldr	r0, [sp, #312]	; 0x138
 29e:	2101      	movs	r1, #1
 2a0:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 2a4:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2a6:	e7dd      	b.n	264 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x264>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 2a8:	9851      	ldr	r0, [sp, #324]	; 0x144
 2aa:	9952      	ldr	r1, [sp, #328]	; 0x148
_ZN6memchr8fallback7memchr217heec8068244e66252E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2ac:	911e      	str	r1, [sp, #120]	; 0x78
 2ae:	901d      	str	r0, [sp, #116]	; 0x74
 2b0:	e00c      	b.n	2cc <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x2cc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 2b2:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2b4:	9924      	ldr	r1, [sp, #144]	; 0x90
 2b6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 2b8:	4011      	ands	r1, r2
 2ba:	f1c1 0204 	rsb	r2, r1, #4
 2be:	2304      	movs	r3, #4
 2c0:	428b      	cmp	r3, r1
 2c2:	900c      	str	r0, [sp, #48]	; 0x30
 2c4:	920b      	str	r2, [sp, #44]	; 0x2c
 2c6:	f0c0 812c 	bcc.w	522 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x522>
 2ca:	e000      	b.n	2ce <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x2ce>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2cc:	e769      	b.n	1a2 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x1a2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 2ce:	980c      	ldr	r0, [sp, #48]	; 0x30
 2d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 2d2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217heec8068244e66252E>
 2d6:	900a      	str	r0, [sp, #40]	; 0x28
 2d8:	e7ff      	b.n	2da <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x2da>
 2da:	980a      	ldr	r0, [sp, #40]	; 0x28
 2dc:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:106
        debug_assert!(ptr > start_ptr);
 2de:	9927      	ldr	r1, [sp, #156]	; 0x9c
 2e0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 2e2:	4291      	cmp	r1, r2
 2e4:	d807      	bhi.n	2f6 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x2f6>
 2e6:	e7ff      	b.n	2e8 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x2e8>
 2e8:	f240 0000 	movw	r0, #0
 2ec:	f2c0 0000 	movt	r0, #0
 2f0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2f4:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:107
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 2f6:	9825      	ldr	r0, [sp, #148]	; 0x94
 2f8:	2104      	movs	r1, #4
 2fa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217heec8068244e66252E>
 2fe:	9009      	str	r0, [sp, #36]	; 0x24
 300:	e7ff      	b.n	302 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x302>
 302:	9824      	ldr	r0, [sp, #144]	; 0x90
 304:	9909      	ldr	r1, [sp, #36]	; 0x24
 306:	4281      	cmp	r1, r0
 308:	d207      	bcs.n	31a <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x31a>
 30a:	e7ff      	b.n	30c <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x30c>
 30c:	f240 0000 	movw	r0, #0
 310:	f2c0 0000 	movt	r0, #0
 314:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 318:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 31a:	e7ff      	b.n	31c <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x31c>
 31c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 31e:	9925      	ldr	r1, [sp, #148]	; 0x94
 320:	2204      	movs	r2, #4
 322:	9008      	str	r0, [sp, #32]
 324:	4608      	mov	r0, r1
 326:	4611      	mov	r1, r2
 328:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217heec8068244e66252E>
 32c:	9007      	str	r0, [sp, #28]
 32e:	e04b      	b.n	3c8 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x3c8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:119
        forward_search(start_ptr, end_ptr, ptr, confirm)
 330:	9824      	ldr	r0, [sp, #144]	; 0x90
 332:	9925      	ldr	r1, [sp, #148]	; 0x94
 334:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 336:	9b21      	ldr	r3, [sp, #132]	; 0x84
 338:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 33c:	9054      	str	r0, [sp, #336]	; 0x150
 33e:	9155      	str	r1, [sp, #340]	; 0x154
 340:	9256      	str	r2, [sp, #344]	; 0x158
 342:	9357      	str	r3, [sp, #348]	; 0x15c
 344:	f8cd c160 	str.w	ip, [sp, #352]	; 0x160
_ZN6memchr8fallback14forward_search17h34f69f373a975da0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 348:	9854      	ldr	r0, [sp, #336]	; 0x150
 34a:	9956      	ldr	r1, [sp, #344]	; 0x158
 34c:	4288      	cmp	r0, r1
 34e:	d907      	bls.n	360 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x360>
 350:	e7ff      	b.n	352 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x352>
 352:	f240 0000 	movw	r0, #0
 356:	f2c0 0000 	movt	r0, #0
 35a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 35e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 360:	9856      	ldr	r0, [sp, #344]	; 0x158
 362:	9955      	ldr	r1, [sp, #340]	; 0x154
 364:	4288      	cmp	r0, r1
 366:	d907      	bls.n	378 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x378>
 368:	e7ff      	b.n	36a <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x36a>
 36a:	f240 0000 	movw	r0, #0
 36e:	f2c0 0000 	movt	r0, #0
 372:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 376:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 378:	e7ff      	b.n	37a <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x37a>
 37a:	9856      	ldr	r0, [sp, #344]	; 0x158
 37c:	9955      	ldr	r1, [sp, #340]	; 0x154
 37e:	4288      	cmp	r0, r1
 380:	d303      	bcc.n	38a <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x38a>
 382:	e7ff      	b.n	384 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x384>
 384:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 386:	9059      	str	r0, [sp, #356]	; 0x164
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 388:	e019      	b.n	3be <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x3be>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 38a:	9856      	ldr	r0, [sp, #344]	; 0x158
 38c:	7800      	ldrb	r0, [r0, #0]
 38e:	f88d 016f 	strb.w	r0, [sp, #367]	; 0x16f
 392:	f89d 116f 	ldrb.w	r1, [sp, #367]	; 0x16f
 396:	a857      	add	r0, sp, #348	; 0x15c
 398:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217heec8068244e66252E>
 39c:	2800      	cmp	r0, #0
 39e:	d008      	beq.n	3b2 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x3b2>
 3a0:	e7ff      	b.n	3a2 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x3a2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 3a2:	9856      	ldr	r0, [sp, #344]	; 0x158
 3a4:	9954      	ldr	r1, [sp, #336]	; 0x150
 3a6:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217heec8068244e66252E>
 3aa:	905a      	str	r0, [sp, #360]	; 0x168
 3ac:	2001      	movs	r0, #1
 3ae:	9059      	str	r0, [sp, #356]	; 0x164
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 3b0:	e005      	b.n	3be <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x3be>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 3b2:	9856      	ldr	r0, [sp, #344]	; 0x158
 3b4:	2101      	movs	r1, #1
 3b6:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 3ba:	9056      	str	r0, [sp, #344]	; 0x158
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 3bc:	e7dd      	b.n	37a <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x37a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 3be:	9859      	ldr	r0, [sp, #356]	; 0x164
 3c0:	995a      	ldr	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback7memchr217heec8068244e66252E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:119
        forward_search(start_ptr, end_ptr, ptr, confirm)
 3c2:	911e      	str	r1, [sp, #120]	; 0x78
 3c4:	901d      	str	r0, [sp, #116]	; 0x74
 3c6:	e0a4      	b.n	512 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x512>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 3c8:	9808      	ldr	r0, [sp, #32]
 3ca:	9907      	ldr	r1, [sp, #28]
 3cc:	4288      	cmp	r0, r1
 3ce:	d8af      	bhi.n	330 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x330>
 3d0:	e7ff      	b.n	3d2 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x3d2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:109
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3d2:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3d4:	9006      	str	r0, [sp, #24]
 3d6:	e7ff      	b.n	3d8 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x3d8>
 3d8:	9806      	ldr	r0, [sp, #24]
 3da:	f000 0103 	and.w	r1, r0, #3
 3de:	912c      	str	r1, [sp, #176]	; 0xb0
 3e0:	f240 0100 	movw	r1, #0
 3e4:	f2c0 0100 	movt	r1, #0
 3e8:	912a      	str	r1, [sp, #168]	; 0xa8
 3ea:	a92c      	add	r1, sp, #176	; 0xb0
 3ec:	912b      	str	r1, [sp, #172]	; 0xac
 3ee:	992a      	ldr	r1, [sp, #168]	; 0xa8
 3f0:	912d      	str	r1, [sp, #180]	; 0xb4
 3f2:	992b      	ldr	r1, [sp, #172]	; 0xac
 3f4:	912e      	str	r1, [sp, #184]	; 0xb8
 3f6:	992d      	ldr	r1, [sp, #180]	; 0xb4
 3f8:	6809      	ldr	r1, [r1, #0]
 3fa:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 3fc:	6812      	ldr	r2, [r2, #0]
 3fe:	4291      	cmp	r1, r2
 400:	d016      	beq.n	430 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x430>
 402:	e7ff      	b.n	404 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x404>
 404:	982d      	ldr	r0, [sp, #180]	; 0xb4
 406:	903b      	str	r0, [sp, #236]	; 0xec
 408:	982e      	ldr	r0, [sp, #184]	; 0xb8
 40a:	903c      	str	r0, [sp, #240]	; 0xf0
 40c:	a83b      	add	r0, sp, #236	; 0xec
 40e:	9039      	str	r0, [sp, #228]	; 0xe4
 410:	a83c      	add	r0, sp, #240	; 0xf0
 412:	903a      	str	r0, [sp, #232]	; 0xe8
 414:	9839      	ldr	r0, [sp, #228]	; 0xe4
 416:	903d      	str	r0, [sp, #244]	; 0xf4
 418:	983a      	ldr	r0, [sp, #232]	; 0xe8
 41a:	903e      	str	r0, [sp, #248]	; 0xf8
 41c:	983d      	ldr	r0, [sp, #244]	; 0xf4
 41e:	f240 0100 	movw	r1, #0
 422:	f2c0 0100 	movt	r1, #0
 426:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 42a:	9005      	str	r0, [sp, #20]
 42c:	9104      	str	r1, [sp, #16]
 42e:	e015      	b.n	45c <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x45c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:111
            let chunk = *(ptr as *const usize);
 430:	9827      	ldr	r0, [sp, #156]	; 0x9c
 432:	6800      	ldr	r0, [r0, #0]
 434:	903f      	str	r0, [sp, #252]	; 0xfc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:112
            let eq1 = contains_zero_byte(chunk ^ vn1);
 436:	983f      	ldr	r0, [sp, #252]	; 0xfc
 438:	991f      	ldr	r1, [sp, #124]	; 0x7c
 43a:	4048      	eors	r0, r1
 43c:	905c      	str	r0, [sp, #368]	; 0x170
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 43e:	985c      	ldr	r0, [sp, #368]	; 0x170
 440:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 444:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 448:	995c      	ldr	r1, [sp, #368]	; 0x170
 44a:	4388      	bics	r0, r1
 44c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 450:	2800      	cmp	r0, #0
 452:	bf18      	it	ne
 454:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217heec8068244e66252E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:112
            let eq1 = contains_zero_byte(chunk ^ vn1);
 456:	f88d 0103 	strb.w	r0, [sp, #259]	; 0x103
 45a:	e028      	b.n	4ae <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x4ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:109
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 45c:	983e      	ldr	r0, [sp, #248]	; 0xf8
 45e:	f240 0100 	movw	r1, #0
 462:	f2c0 0100 	movt	r1, #0
 466:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 46a:	9003      	str	r0, [sp, #12]
 46c:	9102      	str	r1, [sp, #8]
 46e:	e7ff      	b.n	470 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x470>
 470:	9805      	ldr	r0, [sp, #20]
 472:	9035      	str	r0, [sp, #212]	; 0xd4
 474:	9904      	ldr	r1, [sp, #16]
 476:	9136      	str	r1, [sp, #216]	; 0xd8
 478:	9a03      	ldr	r2, [sp, #12]
 47a:	9237      	str	r2, [sp, #220]	; 0xdc
 47c:	9b02      	ldr	r3, [sp, #8]
 47e:	9338      	str	r3, [sp, #224]	; 0xe0
 480:	46ec      	mov	ip, sp
 482:	f04f 0e02 	mov.w	lr, #2
 486:	f8cc e000 	str.w	lr, [ip]
 48a:	f240 0100 	movw	r1, #0
 48e:	f2c0 0100 	movt	r1, #0
 492:	a82f      	add	r0, sp, #188	; 0xbc
 494:	2203      	movs	r2, #3
 496:	ab35      	add	r3, sp, #212	; 0xd4
 498:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E>
 49c:	e7ff      	b.n	2 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x2>
 49e:	f240 0100 	movw	r1, #0
 4a2:	f2c0 0100 	movt	r1, #0
 4a6:	a82f      	add	r0, sp, #188	; 0xbc
 4a8:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 4ac:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:113
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4ae:	983f      	ldr	r0, [sp, #252]	; 0xfc
 4b0:	9920      	ldr	r1, [sp, #128]	; 0x80
 4b2:	4048      	eors	r0, r1
 4b4:	905d      	str	r0, [sp, #372]	; 0x174
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4b6:	985d      	ldr	r0, [sp, #372]	; 0x174
 4b8:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4bc:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 4c0:	995d      	ldr	r1, [sp, #372]	; 0x174
 4c2:	4388      	bics	r0, r1
 4c4:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4c8:	2800      	cmp	r0, #0
 4ca:	bf18      	it	ne
 4cc:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217heec8068244e66252E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:113
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4ce:	f88d 0104 	strb.w	r0, [sp, #260]	; 0x104
 4d2:	e7ff      	b.n	4d4 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x4d4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:114
            if eq1 || eq2 {
 4d4:	f89d 0103 	ldrb.w	r0, [sp, #259]	; 0x103
 4d8:	07c0      	lsls	r0, r0, #31
 4da:	2800      	cmp	r0, #0
 4dc:	d004      	beq.n	4e8 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x4e8>
 4de:	e7ff      	b.n	4e0 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x4e0>
 4e0:	2001      	movs	r0, #1
 4e2:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 4e6:	e004      	b.n	4f2 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x4f2>
 4e8:	f89d 0104 	ldrb.w	r0, [sp, #260]	; 0x104
 4ec:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 4f0:	e7ff      	b.n	4f2 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x4f2>
 4f2:	f89d 0105 	ldrb.w	r0, [sp, #261]	; 0x105
 4f6:	07c0      	lsls	r0, r0, #31
 4f8:	2800      	cmp	r0, #0
 4fa:	d001      	beq.n	500 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x500>
 4fc:	e7ff      	b.n	4fe <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x4fe>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:115
                break;
 4fe:	e717      	b.n	330 <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x330>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:117
            ptr = ptr_add(ptr, USIZE_BYTES);
 500:	9827      	ldr	r0, [sp, #156]	; 0x9c
 502:	2104      	movs	r1, #4
 504:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217heec8068244e66252E>
 508:	9001      	str	r0, [sp, #4]
 50a:	e7ff      	b.n	50c <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x50c>
 50c:	9801      	ldr	r0, [sp, #4]
 50e:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 510:	e704      	b.n	31c <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x31c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:121
}
 512:	e642      	b.n	19a <_ZN6memchr8fallback7memchr217heec8068244e66252E+0x19a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:88
    let align = USIZE_BYTES - 1;
 514:	f240 0000 	movw	r0, #0
 518:	f2c0 0000 	movt	r0, #0
 51c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 520:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 522:	f240 0000 	movw	r0, #0
 526:	f2c0 0000 	movt	r0, #0
 52a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 52e:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h95731f16898c563aE:

00000000 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h95731f16898c563aE>:
_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h95731f16898c563aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:87
    let confirm = |byte| byte == n1 || byte == n2;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100e 	strb.w	r1, [sp, #14]
   c:	f89d 000e 	ldrb.w	r0, [sp, #14]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d104      	bne.n	28 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h95731f16898c563aE+0x28>
  1e:	e7ff      	b.n	20 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h95731f16898c563aE+0x20>
  20:	2001      	movs	r0, #1
  22:	f88d 000f 	strb.w	r0, [sp, #15]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h95731f16898c563aE+0x40>
  28:	f89d 000e 	ldrb.w	r0, [sp, #14]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6849      	ldr	r1, [r1, #4]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000f 	strb.w	r0, [sp, #15]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h95731f16898c563aE+0x40>
  40:	f89d 000f 	ldrb.w	r0, [sp, #15]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback7memchr317hc9559bec99c9893cE:

00000000 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>:
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:124
pub fn memchr3(n1: u8, n2: u8, n3: u8, haystack: &[u8]) -> Option<usize> {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b0e8      	sub	sp, #416	; 0x1a0
   4:	f8dd c1b0 	ldr.w	ip, [sp, #432]	; 0x1b0
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	f88d 006d 	strb.w	r0, [sp, #109]	; 0x6d
  14:	f88d 106e 	strb.w	r1, [sp, #110]	; 0x6e
  18:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  1c:	931c      	str	r3, [sp, #112]	; 0x70
  1e:	f8cd c074 	str.w	ip, [sp, #116]	; 0x74
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:125
    let vn1 = repeat_byte(n1);
  22:	f89d 006d 	ldrb.w	r0, [sp, #109]	; 0x6d
  26:	f88d 013d 	strb.w	r0, [sp, #317]	; 0x13d
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  2a:	f89d 013d 	ldrb.w	r0, [sp, #317]	; 0x13d
  2e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  32:	fba0 0101 	umull	r0, r1, r0, r1
  36:	2900      	cmp	r1, #0
  38:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
  3c:	9419      	str	r4, [sp, #100]	; 0x64
  3e:	9518      	str	r5, [sp, #96]	; 0x60
  40:	9617      	str	r6, [sp, #92]	; 0x5c
  42:	9016      	str	r0, [sp, #88]	; 0x58
  44:	d007      	beq.n	56 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x56>
  46:	e7ff      	b.n	48 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x48>
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  54:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:125
    let vn1 = repeat_byte(n1);
  56:	9816      	ldr	r0, [sp, #88]	; 0x58
  58:	9020      	str	r0, [sp, #128]	; 0x80
  5a:	e7ff      	b.n	5c <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:126
    let vn2 = repeat_byte(n2);
  5c:	f89d 006e 	ldrb.w	r0, [sp, #110]	; 0x6e
  60:	f88d 013e 	strb.w	r0, [sp, #318]	; 0x13e
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  64:	f89d 013e 	ldrb.w	r0, [sp, #318]	; 0x13e
  68:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  6c:	fba0 0101 	umull	r0, r1, r0, r1
  70:	2900      	cmp	r1, #0
  72:	9015      	str	r0, [sp, #84]	; 0x54
  74:	d007      	beq.n	86 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x86>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x78>
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  84:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:126
    let vn2 = repeat_byte(n2);
  86:	9815      	ldr	r0, [sp, #84]	; 0x54
  88:	9021      	str	r0, [sp, #132]	; 0x84
  8a:	e7ff      	b.n	8c <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x8c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:127
    let vn3 = repeat_byte(n3);
  8c:	f89d 006f 	ldrb.w	r0, [sp, #111]	; 0x6f
  90:	f88d 013f 	strb.w	r0, [sp, #319]	; 0x13f
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  94:	f89d 013f 	ldrb.w	r0, [sp, #319]	; 0x13f
  98:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  9c:	fba0 0101 	umull	r0, r1, r0, r1
  a0:	2900      	cmp	r1, #0
  a2:	9014      	str	r0, [sp, #80]	; 0x50
  a4:	d007      	beq.n	b6 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0xb6>
  a6:	e7ff      	b.n	a8 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0xa8>
  a8:	f240 0000 	movw	r0, #0
  ac:	f2c0 0000 	movt	r0, #0
  b0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  b4:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:127
    let vn3 = repeat_byte(n3);
  b6:	9814      	ldr	r0, [sp, #80]	; 0x50
  b8:	9022      	str	r0, [sp, #136]	; 0x88
  ba:	e7ff      	b.n	bc <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0xbc>
  bc:	f10d 006d 	add.w	r0, sp, #109	; 0x6d
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:128
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
  c0:	9023      	str	r0, [sp, #140]	; 0x8c
  c2:	f10d 006e 	add.w	r0, sp, #110	; 0x6e
  c6:	9024      	str	r0, [sp, #144]	; 0x90
  c8:	f10d 006f 	add.w	r0, sp, #111	; 0x6f
  cc:	9025      	str	r0, [sp, #148]	; 0x94
  ce:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:129
    let align = USIZE_BYTES - 1;
  d0:	1e41      	subs	r1, r0, #1
  d2:	2801      	cmp	r0, #1
  d4:	9113      	str	r1, [sp, #76]	; 0x4c
  d6:	f0c0 828c 	bcc.w	5f2 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5f2>
  da:	e7ff      	b.n	dc <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0xdc>
  dc:	9813      	ldr	r0, [sp, #76]	; 0x4c
  de:	9026      	str	r0, [sp, #152]	; 0x98
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:130
    let start_ptr = haystack.as_ptr();
  e0:	981c      	ldr	r0, [sp, #112]	; 0x70
  e2:	991d      	ldr	r1, [sp, #116]	; 0x74
  e4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  e8:	9027      	str	r0, [sp, #156]	; 0x9c
  ea:	e7ff      	b.n	ec <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0xec>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:131
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ec:	981c      	ldr	r0, [sp, #112]	; 0x70
  ee:	991d      	ldr	r1, [sp, #116]	; 0x74
  f0:	9012      	str	r0, [sp, #72]	; 0x48
  f2:	9111      	str	r1, [sp, #68]	; 0x44
  f4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  f8:	9010      	str	r0, [sp, #64]	; 0x40
  fa:	e7ff      	b.n	fc <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0xfc>
  fc:	9810      	ldr	r0, [sp, #64]	; 0x40
  fe:	9029      	str	r0, [sp, #164]	; 0xa4
 100:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 102:	9812      	ldr	r0, [sp, #72]	; 0x48
 104:	9911      	ldr	r1, [sp, #68]	; 0x44
 106:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E>
 10a:	900f      	str	r0, [sp, #60]	; 0x3c
 10c:	910e      	str	r1, [sp, #56]	; 0x38
 10e:	e7ff      	b.n	110 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x110>
 110:	980f      	ldr	r0, [sp, #60]	; 0x3c
 112:	990e      	ldr	r1, [sp, #56]	; 0x38
 114:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
 118:	9028      	str	r0, [sp, #160]	; 0xa0
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x11c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:132
    let mut ptr = start_ptr;
 11c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 11e:	902a      	str	r0, [sp, #168]	; 0xa8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:135
        if haystack.len() < USIZE_BYTES {
 120:	981c      	ldr	r0, [sp, #112]	; 0x70
 122:	991d      	ldr	r1, [sp, #116]	; 0x74
 124:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
 128:	900d      	str	r0, [sp, #52]	; 0x34
 12a:	e7ff      	b.n	12c <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x12c>
 12c:	980d      	ldr	r0, [sp, #52]	; 0x34
 12e:	2803      	cmp	r0, #3
 130:	d850      	bhi.n	1d4 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x1d4>
 132:	e7ff      	b.n	134 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x134>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 134:	9827      	ldr	r0, [sp, #156]	; 0x9c
 136:	9928      	ldr	r1, [sp, #160]	; 0xa0
 138:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 13a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 13c:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 140:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 144:	f8cd e0b4 	str.w	lr, [sp, #180]	; 0xb4
 148:	f8cd c0b0 	str.w	ip, [sp, #176]	; 0xb0
 14c:	932b      	str	r3, [sp, #172]	; 0xac
 14e:	9050      	str	r0, [sp, #320]	; 0x140
 150:	9151      	str	r1, [sp, #324]	; 0x144
 152:	9252      	str	r2, [sp, #328]	; 0x148
_ZN6memchr8fallback14forward_search17he4ac9b64f6b42edcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 154:	9850      	ldr	r0, [sp, #320]	; 0x140
 156:	9952      	ldr	r1, [sp, #328]	; 0x148
 158:	4288      	cmp	r0, r1
 15a:	d907      	bls.n	16c <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x16c>
 15c:	e7ff      	b.n	15e <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x15e>
 15e:	f240 0000 	movw	r0, #0
 162:	f2c0 0000 	movt	r0, #0
 166:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 16a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 16c:	9852      	ldr	r0, [sp, #328]	; 0x148
 16e:	9951      	ldr	r1, [sp, #324]	; 0x144
 170:	4288      	cmp	r0, r1
 172:	d907      	bls.n	184 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x184>
 174:	e7ff      	b.n	176 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x176>
 176:	f240 0000 	movw	r0, #0
 17a:	f2c0 0000 	movt	r0, #0
 17e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 182:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 184:	e7ff      	b.n	186 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x186>
 186:	9852      	ldr	r0, [sp, #328]	; 0x148
 188:	9951      	ldr	r1, [sp, #324]	; 0x144
 18a:	4288      	cmp	r0, r1
 18c:	d303      	bcc.n	196 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x196>
 18e:	e7ff      	b.n	190 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x190>
 190:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 192:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 194:	e019      	b.n	1ca <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x1ca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 196:	9852      	ldr	r0, [sp, #328]	; 0x148
 198:	7800      	ldrb	r0, [r0, #0]
 19a:	f88d 0157 	strb.w	r0, [sp, #343]	; 0x157
 19e:	f89d 1157 	ldrb.w	r1, [sp, #343]	; 0x157
 1a2:	a82b      	add	r0, sp, #172	; 0xac
 1a4:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>
 1a8:	2800      	cmp	r0, #0
 1aa:	d008      	beq.n	1be <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x1be>
 1ac:	e7ff      	b.n	1ae <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x1ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 1ae:	9852      	ldr	r0, [sp, #328]	; 0x148
 1b0:	9950      	ldr	r1, [sp, #320]	; 0x140
 1b2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>
 1b6:	9054      	str	r0, [sp, #336]	; 0x150
 1b8:	2001      	movs	r0, #1
 1ba:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1bc:	e005      	b.n	1ca <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x1ca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 1be:	9852      	ldr	r0, [sp, #328]	; 0x148
 1c0:	2101      	movs	r1, #1
 1c2:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 1c6:	9052      	str	r0, [sp, #328]	; 0x148
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 1c8:	e7dd      	b.n	186 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1ca:	9853      	ldr	r0, [sp, #332]	; 0x14c
 1cc:	9954      	ldr	r1, [sp, #336]	; 0x150
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1ce:	911f      	str	r1, [sp, #124]	; 0x7c
 1d0:	901e      	str	r0, [sp, #120]	; 0x78
 1d2:	e004      	b.n	1de <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x1de>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:139
        let chunk = read_unaligned_usize(ptr);
 1d4:	982a      	ldr	r0, [sp, #168]	; 0xa8
 1d6:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>
 1da:	902e      	str	r0, [sp, #184]	; 0xb8
 1dc:	e005      	b.n	1ea <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x1ea>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1de:	e003      	b.n	1e8 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x1e8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:164
}
 1e0:	981e      	ldr	r0, [sp, #120]	; 0x78
 1e2:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1e4:	b068      	add	sp, #416	; 0x1a0
 1e6:	bd70      	pop	{r4, r5, r6, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1e8:	e7fa      	b.n	1e0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x1e0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:140
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1ea:	982e      	ldr	r0, [sp, #184]	; 0xb8
 1ec:	9920      	ldr	r1, [sp, #128]	; 0x80
 1ee:	4048      	eors	r0, r1
 1f0:	9056      	str	r0, [sp, #344]	; 0x158
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1f2:	9856      	ldr	r0, [sp, #344]	; 0x158
 1f4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1f8:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 1fc:	9956      	ldr	r1, [sp, #344]	; 0x158
 1fe:	4388      	bics	r0, r1
 200:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 204:	2800      	cmp	r0, #0
 206:	bf18      	it	ne
 208:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:140
        let eq1 = contains_zero_byte(chunk ^ vn1);
 20a:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 20e:	e7ff      	b.n	210 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x210>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:141
        let eq2 = contains_zero_byte(chunk ^ vn2);
 210:	982e      	ldr	r0, [sp, #184]	; 0xb8
 212:	9921      	ldr	r1, [sp, #132]	; 0x84
 214:	4048      	eors	r0, r1
 216:	9057      	str	r0, [sp, #348]	; 0x15c
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 218:	9857      	ldr	r0, [sp, #348]	; 0x15c
 21a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 21e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 222:	9957      	ldr	r1, [sp, #348]	; 0x15c
 224:	4388      	bics	r0, r1
 226:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 22a:	2800      	cmp	r0, #0
 22c:	bf18      	it	ne
 22e:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:141
        let eq2 = contains_zero_byte(chunk ^ vn2);
 230:	f88d 00c0 	strb.w	r0, [sp, #192]	; 0xc0
 234:	e7ff      	b.n	236 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x236>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:142
        let eq3 = contains_zero_byte(chunk ^ vn3);
 236:	982e      	ldr	r0, [sp, #184]	; 0xb8
 238:	9922      	ldr	r1, [sp, #136]	; 0x88
 23a:	4048      	eors	r0, r1
 23c:	9058      	str	r0, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 23e:	9858      	ldr	r0, [sp, #352]	; 0x160
 240:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 244:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 248:	9958      	ldr	r1, [sp, #352]	; 0x160
 24a:	4388      	bics	r0, r1
 24c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 250:	2800      	cmp	r0, #0
 252:	bf18      	it	ne
 254:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:142
        let eq3 = contains_zero_byte(chunk ^ vn3);
 256:	f88d 00c1 	strb.w	r0, [sp, #193]	; 0xc1
 25a:	e7ff      	b.n	25c <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x25c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:143
        if eq1 || eq2 || eq3 {
 25c:	f89d 00bf 	ldrb.w	r0, [sp, #191]	; 0xbf
 260:	07c0      	lsls	r0, r0, #31
 262:	2800      	cmp	r0, #0
 264:	d10f      	bne.n	286 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x286>
 266:	e012      	b.n	28e <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x28e>
 268:	2001      	movs	r0, #1
 26a:	f88d 00c2 	strb.w	r0, [sp, #194]	; 0xc2
 26e:	e004      	b.n	27a <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x27a>
 270:	f89d 00c1 	ldrb.w	r0, [sp, #193]	; 0xc1
 274:	f88d 00c2 	strb.w	r0, [sp, #194]	; 0xc2
 278:	e7ff      	b.n	27a <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x27a>
 27a:	f89d 00c2 	ldrb.w	r0, [sp, #194]	; 0xc2
 27e:	07c0      	lsls	r0, r0, #31
 280:	2800      	cmp	r0, #0
 282:	d10f      	bne.n	2a4 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x2a4>
 284:	e05e      	b.n	344 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x344>
 286:	2001      	movs	r0, #1
 288:	f88d 00c3 	strb.w	r0, [sp, #195]	; 0xc3
 28c:	e004      	b.n	298 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x298>
 28e:	f89d 00c0 	ldrb.w	r0, [sp, #192]	; 0xc0
 292:	f88d 00c3 	strb.w	r0, [sp, #195]	; 0xc3
 296:	e7ff      	b.n	298 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x298>
 298:	f89d 00c3 	ldrb.w	r0, [sp, #195]	; 0xc3
 29c:	07c0      	lsls	r0, r0, #31
 29e:	2800      	cmp	r0, #0
 2a0:	d1e2      	bne.n	268 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x268>
 2a2:	e7e5      	b.n	270 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x270>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2a4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2a6:	9928      	ldr	r1, [sp, #160]	; 0xa0
 2a8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 2aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 2ac:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 2b0:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 2b4:	f8cd e0cc 	str.w	lr, [sp, #204]	; 0xcc
 2b8:	f8cd c0c8 	str.w	ip, [sp, #200]	; 0xc8
 2bc:	9331      	str	r3, [sp, #196]	; 0xc4
 2be:	9059      	str	r0, [sp, #356]	; 0x164
 2c0:	915a      	str	r1, [sp, #360]	; 0x168
 2c2:	925b      	str	r2, [sp, #364]	; 0x16c
_ZN6memchr8fallback14forward_search17he4ac9b64f6b42edcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 2c4:	9859      	ldr	r0, [sp, #356]	; 0x164
 2c6:	995b      	ldr	r1, [sp, #364]	; 0x16c
 2c8:	4288      	cmp	r0, r1
 2ca:	d907      	bls.n	2dc <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x2dc>
 2cc:	e7ff      	b.n	2ce <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x2ce>
 2ce:	f240 0000 	movw	r0, #0
 2d2:	f2c0 0000 	movt	r0, #0
 2d6:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2da:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 2dc:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2de:	995a      	ldr	r1, [sp, #360]	; 0x168
 2e0:	4288      	cmp	r0, r1
 2e2:	d907      	bls.n	2f4 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x2f4>
 2e4:	e7ff      	b.n	2e6 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x2e6>
 2e6:	f240 0000 	movw	r0, #0
 2ea:	f2c0 0000 	movt	r0, #0
 2ee:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2f2:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2f4:	e7ff      	b.n	2f6 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x2f6>
 2f6:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2f8:	995a      	ldr	r1, [sp, #360]	; 0x168
 2fa:	4288      	cmp	r0, r1
 2fc:	d303      	bcc.n	306 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x306>
 2fe:	e7ff      	b.n	300 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x300>
 300:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 302:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 304:	e019      	b.n	33a <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x33a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 306:	985b      	ldr	r0, [sp, #364]	; 0x16c
 308:	7800      	ldrb	r0, [r0, #0]
 30a:	f88d 017b 	strb.w	r0, [sp, #379]	; 0x17b
 30e:	f89d 117b 	ldrb.w	r1, [sp, #379]	; 0x17b
 312:	a831      	add	r0, sp, #196	; 0xc4
 314:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>
 318:	2800      	cmp	r0, #0
 31a:	d008      	beq.n	32e <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x32e>
 31c:	e7ff      	b.n	31e <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x31e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 31e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 320:	9959      	ldr	r1, [sp, #356]	; 0x164
 322:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>
 326:	905d      	str	r0, [sp, #372]	; 0x174
 328:	2001      	movs	r0, #1
 32a:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 32c:	e005      	b.n	33a <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x33a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 32e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 330:	2101      	movs	r1, #1
 332:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 336:	905b      	str	r0, [sp, #364]	; 0x16c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 338:	e7dd      	b.n	2f6 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x2f6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 33a:	985c      	ldr	r0, [sp, #368]	; 0x170
 33c:	995d      	ldr	r1, [sp, #372]	; 0x174
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 33e:	911f      	str	r1, [sp, #124]	; 0x7c
 340:	901e      	str	r0, [sp, #120]	; 0x78
 342:	e00c      	b.n	35e <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x35e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 344:	982a      	ldr	r0, [sp, #168]	; 0xa8
 346:	9927      	ldr	r1, [sp, #156]	; 0x9c
 348:	9a26      	ldr	r2, [sp, #152]	; 0x98
 34a:	4011      	ands	r1, r2
 34c:	f1c1 0204 	rsb	r2, r1, #4
 350:	2304      	movs	r3, #4
 352:	428b      	cmp	r3, r1
 354:	900c      	str	r0, [sp, #48]	; 0x30
 356:	920b      	str	r2, [sp, #44]	; 0x2c
 358:	f0c0 8152 	bcc.w	600 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x600>
 35c:	e000      	b.n	360 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x360>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 35e:	e743      	b.n	1e8 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x1e8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 360:	980c      	ldr	r0, [sp, #48]	; 0x30
 362:	990b      	ldr	r1, [sp, #44]	; 0x2c
 364:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>
 368:	900a      	str	r0, [sp, #40]	; 0x28
 36a:	e7ff      	b.n	36c <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x36c>
 36c:	980a      	ldr	r0, [sp, #40]	; 0x28
 36e:	902a      	str	r0, [sp, #168]	; 0xa8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:148
        debug_assert!(ptr > start_ptr);
 370:	992a      	ldr	r1, [sp, #168]	; 0xa8
 372:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 374:	4291      	cmp	r1, r2
 376:	d807      	bhi.n	388 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x388>
 378:	e7ff      	b.n	37a <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x37a>
 37a:	f240 0000 	movw	r0, #0
 37e:	f2c0 0000 	movt	r0, #0
 382:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 386:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:149
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 388:	9828      	ldr	r0, [sp, #160]	; 0xa0
 38a:	2104      	movs	r1, #4
 38c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>
 390:	9009      	str	r0, [sp, #36]	; 0x24
 392:	e7ff      	b.n	394 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x394>
 394:	9827      	ldr	r0, [sp, #156]	; 0x9c
 396:	9909      	ldr	r1, [sp, #36]	; 0x24
 398:	4281      	cmp	r1, r0
 39a:	d207      	bcs.n	3ac <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x3ac>
 39c:	e7ff      	b.n	39e <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x39e>
 39e:	f240 0000 	movw	r0, #0
 3a2:	f2c0 0000 	movt	r0, #0
 3a6:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 3aa:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 3ac:	e7ff      	b.n	3ae <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x3ae>
 3ae:	982a      	ldr	r0, [sp, #168]	; 0xa8
 3b0:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3b2:	2204      	movs	r2, #4
 3b4:	9008      	str	r0, [sp, #32]
 3b6:	4608      	mov	r0, r1
 3b8:	4611      	mov	r1, r2
 3ba:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>
 3be:	9007      	str	r0, [sp, #28]
 3c0:	e04f      	b.n	462 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x462>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:162
        forward_search(start_ptr, end_ptr, ptr, confirm)
 3c2:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3c4:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3c6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 3c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 3ca:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 3ce:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 3d2:	f8cd e138 	str.w	lr, [sp, #312]	; 0x138
 3d6:	f8cd c134 	str.w	ip, [sp, #308]	; 0x134
 3da:	934c      	str	r3, [sp, #304]	; 0x130
 3dc:	905f      	str	r0, [sp, #380]	; 0x17c
 3de:	9160      	str	r1, [sp, #384]	; 0x180
 3e0:	9261      	str	r2, [sp, #388]	; 0x184
_ZN6memchr8fallback14forward_search17he4ac9b64f6b42edcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 3e2:	985f      	ldr	r0, [sp, #380]	; 0x17c
 3e4:	9961      	ldr	r1, [sp, #388]	; 0x184
 3e6:	4288      	cmp	r0, r1
 3e8:	d907      	bls.n	3fa <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x3fa>
 3ea:	e7ff      	b.n	3ec <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x3ec>
 3ec:	f240 0000 	movw	r0, #0
 3f0:	f2c0 0000 	movt	r0, #0
 3f4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 3f8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 3fa:	9861      	ldr	r0, [sp, #388]	; 0x184
 3fc:	9960      	ldr	r1, [sp, #384]	; 0x180
 3fe:	4288      	cmp	r0, r1
 400:	d907      	bls.n	412 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x412>
 402:	e7ff      	b.n	404 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x404>
 404:	f240 0000 	movw	r0, #0
 408:	f2c0 0000 	movt	r0, #0
 40c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 410:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 412:	e7ff      	b.n	414 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x414>
 414:	9861      	ldr	r0, [sp, #388]	; 0x184
 416:	9960      	ldr	r1, [sp, #384]	; 0x180
 418:	4288      	cmp	r0, r1
 41a:	d303      	bcc.n	424 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x424>
 41c:	e7ff      	b.n	41e <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x41e>
 41e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 420:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 422:	e019      	b.n	458 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x458>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 424:	9861      	ldr	r0, [sp, #388]	; 0x184
 426:	7800      	ldrb	r0, [r0, #0]
 428:	f88d 0193 	strb.w	r0, [sp, #403]	; 0x193
 42c:	f89d 1193 	ldrb.w	r1, [sp, #403]	; 0x193
 430:	a84c      	add	r0, sp, #304	; 0x130
 432:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>
 436:	2800      	cmp	r0, #0
 438:	d008      	beq.n	44c <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x44c>
 43a:	e7ff      	b.n	43c <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x43c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 43c:	9861      	ldr	r0, [sp, #388]	; 0x184
 43e:	995f      	ldr	r1, [sp, #380]	; 0x17c
 440:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>
 444:	9063      	str	r0, [sp, #396]	; 0x18c
 446:	2001      	movs	r0, #1
 448:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 44a:	e005      	b.n	458 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x458>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 44c:	9861      	ldr	r0, [sp, #388]	; 0x184
 44e:	2101      	movs	r1, #1
 450:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 454:	9061      	str	r0, [sp, #388]	; 0x184
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 456:	e7dd      	b.n	414 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x414>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 458:	9862      	ldr	r0, [sp, #392]	; 0x188
 45a:	9963      	ldr	r1, [sp, #396]	; 0x18c
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:162
        forward_search(start_ptr, end_ptr, ptr, confirm)
 45c:	911f      	str	r1, [sp, #124]	; 0x7c
 45e:	901e      	str	r0, [sp, #120]	; 0x78
 460:	e0c6      	b.n	5f0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5f0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 462:	9808      	ldr	r0, [sp, #32]
 464:	9907      	ldr	r1, [sp, #28]
 466:	4288      	cmp	r0, r1
 468:	d8ab      	bhi.n	3c2 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x3c2>
 46a:	e7ff      	b.n	46c <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x46c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:151
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 46c:	982a      	ldr	r0, [sp, #168]	; 0xa8
 46e:	9006      	str	r0, [sp, #24]
 470:	e7ff      	b.n	472 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x472>
 472:	9806      	ldr	r0, [sp, #24]
 474:	f000 0103 	and.w	r1, r0, #3
 478:	9136      	str	r1, [sp, #216]	; 0xd8
 47a:	f240 0100 	movw	r1, #0
 47e:	f2c0 0100 	movt	r1, #0
 482:	9134      	str	r1, [sp, #208]	; 0xd0
 484:	a936      	add	r1, sp, #216	; 0xd8
 486:	9135      	str	r1, [sp, #212]	; 0xd4
 488:	9934      	ldr	r1, [sp, #208]	; 0xd0
 48a:	9137      	str	r1, [sp, #220]	; 0xdc
 48c:	9935      	ldr	r1, [sp, #212]	; 0xd4
 48e:	9138      	str	r1, [sp, #224]	; 0xe0
 490:	9937      	ldr	r1, [sp, #220]	; 0xdc
 492:	6809      	ldr	r1, [r1, #0]
 494:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 496:	6812      	ldr	r2, [r2, #0]
 498:	4291      	cmp	r1, r2
 49a:	d016      	beq.n	4ca <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x4ca>
 49c:	e7ff      	b.n	49e <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x49e>
 49e:	9837      	ldr	r0, [sp, #220]	; 0xdc
 4a0:	9045      	str	r0, [sp, #276]	; 0x114
 4a2:	9838      	ldr	r0, [sp, #224]	; 0xe0
 4a4:	9046      	str	r0, [sp, #280]	; 0x118
 4a6:	a845      	add	r0, sp, #276	; 0x114
 4a8:	9043      	str	r0, [sp, #268]	; 0x10c
 4aa:	a846      	add	r0, sp, #280	; 0x118
 4ac:	9044      	str	r0, [sp, #272]	; 0x110
 4ae:	9843      	ldr	r0, [sp, #268]	; 0x10c
 4b0:	9047      	str	r0, [sp, #284]	; 0x11c
 4b2:	9844      	ldr	r0, [sp, #272]	; 0x110
 4b4:	9048      	str	r0, [sp, #288]	; 0x120
 4b6:	9847      	ldr	r0, [sp, #284]	; 0x11c
 4b8:	f240 0100 	movw	r1, #0
 4bc:	f2c0 0100 	movt	r1, #0
 4c0:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 4c4:	9005      	str	r0, [sp, #20]
 4c6:	9104      	str	r1, [sp, #16]
 4c8:	e015      	b.n	4f6 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x4f6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:153
            let chunk = *(ptr as *const usize);
 4ca:	982a      	ldr	r0, [sp, #168]	; 0xa8
 4cc:	6800      	ldr	r0, [r0, #0]
 4ce:	9049      	str	r0, [sp, #292]	; 0x124
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:154
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4d0:	9849      	ldr	r0, [sp, #292]	; 0x124
 4d2:	9920      	ldr	r1, [sp, #128]	; 0x80
 4d4:	4048      	eors	r0, r1
 4d6:	9065      	str	r0, [sp, #404]	; 0x194
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4d8:	9865      	ldr	r0, [sp, #404]	; 0x194
 4da:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4de:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 4e2:	9965      	ldr	r1, [sp, #404]	; 0x194
 4e4:	4388      	bics	r0, r1
 4e6:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4ea:	2800      	cmp	r0, #0
 4ec:	bf18      	it	ne
 4ee:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:154
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4f0:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 4f4:	e028      	b.n	548 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x548>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:151
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 4f6:	9848      	ldr	r0, [sp, #288]	; 0x120
 4f8:	f240 0100 	movw	r1, #0
 4fc:	f2c0 0100 	movt	r1, #0
 500:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 504:	9003      	str	r0, [sp, #12]
 506:	9102      	str	r1, [sp, #8]
 508:	e7ff      	b.n	50a <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x50a>
 50a:	9805      	ldr	r0, [sp, #20]
 50c:	903f      	str	r0, [sp, #252]	; 0xfc
 50e:	9904      	ldr	r1, [sp, #16]
 510:	9140      	str	r1, [sp, #256]	; 0x100
 512:	9a03      	ldr	r2, [sp, #12]
 514:	9241      	str	r2, [sp, #260]	; 0x104
 516:	9b02      	ldr	r3, [sp, #8]
 518:	9342      	str	r3, [sp, #264]	; 0x108
 51a:	46ec      	mov	ip, sp
 51c:	f04f 0e02 	mov.w	lr, #2
 520:	f8cc e000 	str.w	lr, [ip]
 524:	f240 0100 	movw	r1, #0
 528:	f2c0 0100 	movt	r1, #0
 52c:	a839      	add	r0, sp, #228	; 0xe4
 52e:	2203      	movs	r2, #3
 530:	ab3f      	add	r3, sp, #252	; 0xfc
 532:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E>
 536:	e7ff      	b.n	2 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x2>
 538:	f240 0100 	movw	r1, #0
 53c:	f2c0 0100 	movt	r1, #0
 540:	a839      	add	r0, sp, #228	; 0xe4
 542:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 546:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:155
            let eq2 = contains_zero_byte(chunk ^ vn2);
 548:	9849      	ldr	r0, [sp, #292]	; 0x124
 54a:	9921      	ldr	r1, [sp, #132]	; 0x84
 54c:	4048      	eors	r0, r1
 54e:	9066      	str	r0, [sp, #408]	; 0x198
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 550:	9866      	ldr	r0, [sp, #408]	; 0x198
 552:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 556:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 55a:	9966      	ldr	r1, [sp, #408]	; 0x198
 55c:	4388      	bics	r0, r1
 55e:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 562:	2800      	cmp	r0, #0
 564:	bf18      	it	ne
 566:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:155
            let eq2 = contains_zero_byte(chunk ^ vn2);
 568:	f88d 012c 	strb.w	r0, [sp, #300]	; 0x12c
 56c:	e7ff      	b.n	56e <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x56e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:156
            let eq3 = contains_zero_byte(chunk ^ vn3);
 56e:	9849      	ldr	r0, [sp, #292]	; 0x124
 570:	9922      	ldr	r1, [sp, #136]	; 0x88
 572:	4048      	eors	r0, r1
 574:	9067      	str	r0, [sp, #412]	; 0x19c
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 576:	9867      	ldr	r0, [sp, #412]	; 0x19c
 578:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 57c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 580:	9967      	ldr	r1, [sp, #412]	; 0x19c
 582:	4388      	bics	r0, r1
 584:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 588:	2800      	cmp	r0, #0
 58a:	bf18      	it	ne
 58c:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317hc9559bec99c9893cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:156
            let eq3 = contains_zero_byte(chunk ^ vn3);
 58e:	f88d 012d 	strb.w	r0, [sp, #301]	; 0x12d
 592:	e7ff      	b.n	594 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x594>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:157
            if eq1 || eq2 || eq3 {
 594:	f89d 012b 	ldrb.w	r0, [sp, #299]	; 0x12b
 598:	07c0      	lsls	r0, r0, #31
 59a:	2800      	cmp	r0, #0
 59c:	d10f      	bne.n	5be <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5be>
 59e:	e012      	b.n	5c6 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5c6>
 5a0:	2001      	movs	r0, #1
 5a2:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5a6:	e004      	b.n	5b2 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5b2>
 5a8:	f89d 012d 	ldrb.w	r0, [sp, #301]	; 0x12d
 5ac:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5b0:	e7ff      	b.n	5b2 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5b2>
 5b2:	f89d 012e 	ldrb.w	r0, [sp, #302]	; 0x12e
 5b6:	07c0      	lsls	r0, r0, #31
 5b8:	2800      	cmp	r0, #0
 5ba:	d10f      	bne.n	5dc <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5dc>
 5bc:	e00f      	b.n	5de <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5de>
 5be:	2001      	movs	r0, #1
 5c0:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5c4:	e004      	b.n	5d0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5d0>
 5c6:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 5ca:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5ce:	e7ff      	b.n	5d0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5d0>
 5d0:	f89d 012f 	ldrb.w	r0, [sp, #303]	; 0x12f
 5d4:	07c0      	lsls	r0, r0, #31
 5d6:	2800      	cmp	r0, #0
 5d8:	d1e2      	bne.n	5a0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5a0>
 5da:	e7e5      	b.n	5a8 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:158
                break;
 5dc:	e6f1      	b.n	3c2 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x3c2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:160
            ptr = ptr_add(ptr, USIZE_BYTES);
 5de:	982a      	ldr	r0, [sp, #168]	; 0xa8
 5e0:	2104      	movs	r1, #4
 5e2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE>
 5e6:	9001      	str	r0, [sp, #4]
 5e8:	e7ff      	b.n	5ea <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x5ea>
 5ea:	9801      	ldr	r0, [sp, #4]
 5ec:	902a      	str	r0, [sp, #168]	; 0xa8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 5ee:	e6de      	b.n	3ae <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x3ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:164
}
 5f0:	e5f6      	b.n	1e0 <_ZN6memchr8fallback7memchr317hc9559bec99c9893cE+0x1e0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:129
    let align = USIZE_BYTES - 1;
 5f2:	f240 0000 	movw	r0, #0
 5f6:	f2c0 0000 	movt	r0, #0
 5fa:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 5fe:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 600:	f240 0000 	movw	r0, #0
 604:	f2c0 0000 	movt	r0, #0
 608:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 60c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E:

00000000 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E>:
_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:128
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100d 	strb.w	r1, [sp, #13]
   c:	f89d 000d 	ldrb.w	r0, [sp, #13]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d014      	beq.n	48 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E+0x48>
  1e:	e017      	b.n	50 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E+0x50>
  20:	2001      	movs	r0, #1
  22:	f88d 000e 	strb.w	r0, [sp, #14]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E+0x40>
  28:	f89d 000d 	ldrb.w	r0, [sp, #13]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6889      	ldr	r1, [r1, #8]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000e 	strb.w	r0, [sp, #14]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E+0x40>
  40:	f89d 000e 	ldrb.w	r0, [sp, #14]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr
  48:	2001      	movs	r0, #1
  4a:	f88d 000f 	strb.w	r0, [sp, #15]
  4e:	e00b      	b.n	68 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E+0x68>
  50:	f89d 000d 	ldrb.w	r0, [sp, #13]
  54:	9902      	ldr	r1, [sp, #8]
  56:	6849      	ldr	r1, [r1, #4]
  58:	7809      	ldrb	r1, [r1, #0]
  5a:	1a40      	subs	r0, r0, r1
  5c:	fab0 f080 	clz	r0, r0
  60:	0940      	lsrs	r0, r0, #5
  62:	f88d 000f 	strb.w	r0, [sp, #15]
  66:	e7ff      	b.n	68 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E+0x68>
  68:	f89d 000f 	ldrb.w	r0, [sp, #15]
  6c:	07c0      	lsls	r0, r0, #31
  6e:	2800      	cmp	r0, #0
  70:	d1d6      	bne.n	20 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E+0x20>
  72:	e7d9      	b.n	28 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17h725dd50aba006293E+0x28>

Disassembly of section .text._ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE:

00000000 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>:
_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:167
pub fn memrchr(n1: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b0dc      	sub	sp, #368	; 0x170
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 0077 	strb.w	r0, [sp, #119]	; 0x77
   e:	911e      	str	r1, [sp, #120]	; 0x78
  10:	921f      	str	r2, [sp, #124]	; 0x7c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:168
    let vn1 = repeat_byte(n1);
  12:	f89d 0077 	ldrb.w	r0, [sp, #119]	; 0x77
  16:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  1a:	f89d 010f 	ldrb.w	r0, [sp, #271]	; 0x10f
  1e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  22:	fba0 0101 	umull	r0, r1, r0, r1
  26:	2900      	cmp	r1, #0
  28:	931c      	str	r3, [sp, #112]	; 0x70
  2a:	f8cd c06c 	str.w	ip, [sp, #108]	; 0x6c
  2e:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
  32:	9019      	str	r0, [sp, #100]	; 0x64
  34:	d007      	beq.n	46 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x46>
  36:	e7ff      	b.n	38 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x38>
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  44:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:168
    let vn1 = repeat_byte(n1);
  46:	9819      	ldr	r0, [sp, #100]	; 0x64
  48:	9022      	str	r0, [sp, #136]	; 0x88
  4a:	e7ff      	b.n	4c <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4c>
  4c:	f10d 0077 	add.w	r0, sp, #119	; 0x77
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:169
    let confirm = |byte| byte == n1;
  50:	9023      	str	r0, [sp, #140]	; 0x8c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:170
    let loop_size = cmp::min(LOOP_SIZE, haystack.len());
  52:	981e      	ldr	r0, [sp, #120]	; 0x78
  54:	991f      	ldr	r1, [sp, #124]	; 0x7c
  56:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  5a:	9018      	str	r0, [sp, #96]	; 0x60
  5c:	e7ff      	b.n	5e <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x5e>
  5e:	2008      	movs	r0, #8
  60:	9918      	ldr	r1, [sp, #96]	; 0x60
  62:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17hc80f1c80276aeca7E>
  66:	9024      	str	r0, [sp, #144]	; 0x90
  68:	e7ff      	b.n	6a <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x6a>
  6a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:171
    let align = USIZE_BYTES - 1;
  6c:	1e41      	subs	r1, r0, #1
  6e:	2801      	cmp	r0, #1
  70:	9117      	str	r1, [sp, #92]	; 0x5c
  72:	f0c0 823b 	bcc.w	4ec <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4ec>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x78>
  78:	9817      	ldr	r0, [sp, #92]	; 0x5c
  7a:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:172
    let start_ptr = haystack.as_ptr();
  7c:	981e      	ldr	r0, [sp, #120]	; 0x78
  7e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  80:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  84:	9026      	str	r0, [sp, #152]	; 0x98
  86:	e7ff      	b.n	88 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x88>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:173
    let end_ptr = haystack[haystack.len()..].as_ptr();
  88:	981e      	ldr	r0, [sp, #120]	; 0x78
  8a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  8c:	9016      	str	r0, [sp, #88]	; 0x58
  8e:	9115      	str	r1, [sp, #84]	; 0x54
  90:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  94:	9014      	str	r0, [sp, #80]	; 0x50
  96:	e7ff      	b.n	98 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x98>
  98:	9814      	ldr	r0, [sp, #80]	; 0x50
  9a:	9028      	str	r0, [sp, #160]	; 0xa0
  9c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  9e:	9816      	ldr	r0, [sp, #88]	; 0x58
  a0:	9915      	ldr	r1, [sp, #84]	; 0x54
  a2:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E>
  a6:	9013      	str	r0, [sp, #76]	; 0x4c
  a8:	9112      	str	r1, [sp, #72]	; 0x48
  aa:	e7ff      	b.n	ac <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0xac>
  ac:	9813      	ldr	r0, [sp, #76]	; 0x4c
  ae:	9912      	ldr	r1, [sp, #72]	; 0x48
  b0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  b4:	9027      	str	r0, [sp, #156]	; 0x9c
  b6:	e7ff      	b.n	b8 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0xb8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:174
    let mut ptr = end_ptr;
  b8:	9827      	ldr	r0, [sp, #156]	; 0x9c
  ba:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:177
        if haystack.len() < USIZE_BYTES {
  bc:	981e      	ldr	r0, [sp, #120]	; 0x78
  be:	991f      	ldr	r1, [sp, #124]	; 0x7c
  c0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  c4:	9011      	str	r0, [sp, #68]	; 0x44
  c6:	e7ff      	b.n	c8 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0xc8>
  c8:	9811      	ldr	r0, [sp, #68]	; 0x44
  ca:	2803      	cmp	r0, #3
  cc:	d849      	bhi.n	162 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x162>
  ce:	e7ff      	b.n	d0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0xd0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
  d0:	9826      	ldr	r0, [sp, #152]	; 0x98
  d2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  d4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  d8:	9044      	str	r0, [sp, #272]	; 0x110
  da:	9145      	str	r1, [sp, #276]	; 0x114
  dc:	9246      	str	r2, [sp, #280]	; 0x118
  de:	9347      	str	r3, [sp, #284]	; 0x11c
_ZN6memchr8fallback14reverse_search17hee241a9c1b351199E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    start_ptr: *const u8,
    end_ptr: *const u8,
    mut ptr: *const u8,
    confirm: F,
) -> Option<usize> {
    debug_assert!(start_ptr <= ptr);
  e0:	9844      	ldr	r0, [sp, #272]	; 0x110
  e2:	9946      	ldr	r1, [sp, #280]	; 0x118
  e4:	4288      	cmp	r0, r1
  e6:	d907      	bls.n	f8 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0xf8>
  e8:	e7ff      	b.n	ea <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0xea>
  ea:	f240 0000 	movw	r0, #0
  ee:	f2c0 0000 	movt	r0, #0
  f2:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  f6:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
  f8:	9846      	ldr	r0, [sp, #280]	; 0x118
  fa:	9945      	ldr	r1, [sp, #276]	; 0x114
  fc:	4288      	cmp	r0, r1
  fe:	d907      	bls.n	110 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x110>
 100:	e7ff      	b.n	102 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x102>
 102:	f240 0000 	movw	r0, #0
 106:	f2c0 0000 	movt	r0, #0
 10a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 10e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314

    while ptr > start_ptr {
 110:	e7ff      	b.n	112 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x112>
 112:	9846      	ldr	r0, [sp, #280]	; 0x118
 114:	9944      	ldr	r1, [sp, #272]	; 0x110
 116:	4288      	cmp	r0, r1
 118:	d803      	bhi.n	122 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x122>
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x11c>
 11c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
        ptr = ptr.offset(-1);
        if confirm(*ptr) {
            return Some(sub(ptr, start_ptr));
        }
    }
    None
 11e:	9048      	str	r0, [sp, #288]	; 0x120
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 120:	e01a      	b.n	158 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x158>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 122:	9846      	ldr	r0, [sp, #280]	; 0x118
 124:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 128:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 12c:	9046      	str	r0, [sp, #280]	; 0x118
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 12e:	9846      	ldr	r0, [sp, #280]	; 0x118
 130:	7800      	ldrb	r0, [r0, #0]
 132:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 136:	f89d 112b 	ldrb.w	r1, [sp, #299]	; 0x12b
 13a:	a847      	add	r0, sp, #284	; 0x11c
 13c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 140:	2800      	cmp	r0, #0
 142:	d008      	beq.n	156 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x156>
 144:	e7ff      	b.n	146 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x146>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 146:	9846      	ldr	r0, [sp, #280]	; 0x118
 148:	9944      	ldr	r1, [sp, #272]	; 0x110
 14a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 14e:	9049      	str	r0, [sp, #292]	; 0x124
 150:	2001      	movs	r0, #1
 152:	9048      	str	r0, [sp, #288]	; 0x120
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 154:	e000      	b.n	158 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x158>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 156:	e7dc      	b.n	112 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x112>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 158:	9848      	ldr	r0, [sp, #288]	; 0x120
 15a:	9949      	ldr	r1, [sp, #292]	; 0x124
_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 15c:	9121      	str	r1, [sp, #132]	; 0x84
 15e:	9020      	str	r0, [sp, #128]	; 0x80
 160:	e005      	b.n	16e <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x16e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:181
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 162:	9829      	ldr	r0, [sp, #164]	; 0xa4
 164:	2104      	movs	r1, #4
 166:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 16a:	9010      	str	r0, [sp, #64]	; 0x40
 16c:	e005      	b.n	17a <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x17a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 16e:	e003      	b.n	178 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x178>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:202
}
 170:	9820      	ldr	r0, [sp, #128]	; 0x80
 172:	9921      	ldr	r1, [sp, #132]	; 0x84
 174:	b05c      	add	sp, #368	; 0x170
 176:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 178:	e7fa      	b.n	170 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x170>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:181
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 17a:	9810      	ldr	r0, [sp, #64]	; 0x40
 17c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 180:	902a      	str	r0, [sp, #168]	; 0xa8
 182:	e7ff      	b.n	184 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x184>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:182
        if contains_zero_byte(chunk ^ vn1) {
 184:	982a      	ldr	r0, [sp, #168]	; 0xa8
 186:	9922      	ldr	r1, [sp, #136]	; 0x88
 188:	4048      	eors	r0, r1
 18a:	904b      	str	r0, [sp, #300]	; 0x12c
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 18c:	984b      	ldr	r0, [sp, #300]	; 0x12c
 18e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 192:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 196:	994b      	ldr	r1, [sp, #300]	; 0x12c
 198:	4388      	bics	r0, r1
 19a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 19e:	2800      	cmp	r0, #0
 1a0:	bf18      	it	ne
 1a2:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:182
        if contains_zero_byte(chunk ^ vn1) {
 1a4:	900f      	str	r0, [sp, #60]	; 0x3c
 1a6:	e7ff      	b.n	1a8 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x1a8>
 1a8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 1aa:	07c1      	lsls	r1, r0, #31
 1ac:	2900      	cmp	r1, #0
 1ae:	d049      	beq.n	244 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x244>
 1b0:	e7ff      	b.n	1b2 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x1b2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 1b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 1b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 1b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 1ba:	904c      	str	r0, [sp, #304]	; 0x130
 1bc:	914d      	str	r1, [sp, #308]	; 0x134
 1be:	924e      	str	r2, [sp, #312]	; 0x138
 1c0:	934f      	str	r3, [sp, #316]	; 0x13c
_ZN6memchr8fallback14reverse_search17hee241a9c1b351199E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 1c2:	984c      	ldr	r0, [sp, #304]	; 0x130
 1c4:	994e      	ldr	r1, [sp, #312]	; 0x138
 1c6:	4288      	cmp	r0, r1
 1c8:	d907      	bls.n	1da <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x1da>
 1ca:	e7ff      	b.n	1cc <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x1cc>
 1cc:	f240 0000 	movw	r0, #0
 1d0:	f2c0 0000 	movt	r0, #0
 1d4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 1d8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 1da:	984e      	ldr	r0, [sp, #312]	; 0x138
 1dc:	994d      	ldr	r1, [sp, #308]	; 0x134
 1de:	4288      	cmp	r0, r1
 1e0:	d907      	bls.n	1f2 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x1f2>
 1e2:	e7ff      	b.n	1e4 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x1e4>
 1e4:	f240 0000 	movw	r0, #0
 1e8:	f2c0 0000 	movt	r0, #0
 1ec:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 1f0:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 1f2:	e7ff      	b.n	1f4 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x1f4>
 1f4:	984e      	ldr	r0, [sp, #312]	; 0x138
 1f6:	994c      	ldr	r1, [sp, #304]	; 0x130
 1f8:	4288      	cmp	r0, r1
 1fa:	d803      	bhi.n	204 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x204>
 1fc:	e7ff      	b.n	1fe <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x1fe>
 1fe:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 200:	9050      	str	r0, [sp, #320]	; 0x140
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 202:	e01a      	b.n	23a <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x23a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 204:	984e      	ldr	r0, [sp, #312]	; 0x138
 206:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 20a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 20e:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 210:	984e      	ldr	r0, [sp, #312]	; 0x138
 212:	7800      	ldrb	r0, [r0, #0]
 214:	f88d 014b 	strb.w	r0, [sp, #331]	; 0x14b
 218:	f89d 114b 	ldrb.w	r1, [sp, #331]	; 0x14b
 21c:	a84f      	add	r0, sp, #316	; 0x13c
 21e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 222:	2800      	cmp	r0, #0
 224:	d008      	beq.n	238 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x238>
 226:	e7ff      	b.n	228 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x228>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 228:	984e      	ldr	r0, [sp, #312]	; 0x138
 22a:	994c      	ldr	r1, [sp, #304]	; 0x130
 22c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 230:	9051      	str	r0, [sp, #324]	; 0x144
 232:	2001      	movs	r0, #1
 234:	9050      	str	r0, [sp, #320]	; 0x140
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 236:	e000      	b.n	23a <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x23a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 238:	e7dc      	b.n	1f4 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x1f4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 23a:	9850      	ldr	r0, [sp, #320]	; 0x140
 23c:	9951      	ldr	r1, [sp, #324]	; 0x144
_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 23e:	9121      	str	r1, [sp, #132]	; 0x84
 240:	9020      	str	r0, [sp, #128]	; 0x80
 242:	e008      	b.n	256 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x256>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:186
        ptr = (end_ptr as usize & !align) as *const u8;
 244:	9827      	ldr	r0, [sp, #156]	; 0x9c
 246:	9925      	ldr	r1, [sp, #148]	; 0x94
 248:	4388      	bics	r0, r1
 24a:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:187
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 24c:	9826      	ldr	r0, [sp, #152]	; 0x98
 24e:	9929      	ldr	r1, [sp, #164]	; 0xa4
 250:	4288      	cmp	r0, r1
 252:	d905      	bls.n	260 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x260>
 254:	e000      	b.n	258 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x258>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 256:	e78f      	b.n	178 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x178>
 258:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:187
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 25a:	f88d 00ae 	strb.w	r0, [sp, #174]	; 0xae
 25e:	e008      	b.n	272 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x272>
 260:	9829      	ldr	r0, [sp, #164]	; 0xa4
 262:	9927      	ldr	r1, [sp, #156]	; 0x9c
 264:	2200      	movs	r2, #0
 266:	4288      	cmp	r0, r1
 268:	bf98      	it	ls
 26a:	2201      	movls	r2, #1
 26c:	f88d 20ae 	strb.w	r2, [sp, #174]	; 0xae
 270:	e7ff      	b.n	272 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x272>
 272:	f89d 00ae 	ldrb.w	r0, [sp, #174]	; 0xae
 276:	07c0      	lsls	r0, r0, #31
 278:	2800      	cmp	r0, #0
 27a:	d107      	bne.n	28c <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x28c>
 27c:	e7ff      	b.n	27e <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x27e>
 27e:	f240 0000 	movw	r0, #0
 282:	f2c0 0000 	movt	r0, #0
 286:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 28a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 28c:	e7ff      	b.n	28e <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x28e>
 28e:	9824      	ldr	r0, [sp, #144]	; 0x90
 290:	2808      	cmp	r0, #8
 292:	d04d      	beq.n	330 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x330>
 294:	e048      	b.n	328 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x328>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:200
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 296:	9826      	ldr	r0, [sp, #152]	; 0x98
 298:	9927      	ldr	r1, [sp, #156]	; 0x9c
 29a:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 29c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 29e:	9053      	str	r0, [sp, #332]	; 0x14c
 2a0:	9154      	str	r1, [sp, #336]	; 0x150
 2a2:	9255      	str	r2, [sp, #340]	; 0x154
 2a4:	9356      	str	r3, [sp, #344]	; 0x158
_ZN6memchr8fallback14reverse_search17hee241a9c1b351199E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 2a6:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2a8:	9955      	ldr	r1, [sp, #340]	; 0x154
 2aa:	4288      	cmp	r0, r1
 2ac:	d907      	bls.n	2be <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x2be>
 2ae:	e7ff      	b.n	2b0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x2b0>
 2b0:	f240 0000 	movw	r0, #0
 2b4:	f2c0 0000 	movt	r0, #0
 2b8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2bc:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 2be:	9855      	ldr	r0, [sp, #340]	; 0x154
 2c0:	9954      	ldr	r1, [sp, #336]	; 0x150
 2c2:	4288      	cmp	r0, r1
 2c4:	d907      	bls.n	2d6 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x2d6>
 2c6:	e7ff      	b.n	2c8 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x2c8>
 2c8:	f240 0000 	movw	r0, #0
 2cc:	f2c0 0000 	movt	r0, #0
 2d0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2d4:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 2d6:	e7ff      	b.n	2d8 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x2d8>
 2d8:	9855      	ldr	r0, [sp, #340]	; 0x154
 2da:	9953      	ldr	r1, [sp, #332]	; 0x14c
 2dc:	4288      	cmp	r0, r1
 2de:	d803      	bhi.n	2e8 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x2e8>
 2e0:	e7ff      	b.n	2e2 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x2e2>
 2e2:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 2e4:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2e6:	e01a      	b.n	31e <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x31e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 2e8:	9855      	ldr	r0, [sp, #340]	; 0x154
 2ea:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 2ee:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 2f2:	9055      	str	r0, [sp, #340]	; 0x154
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 2f4:	9855      	ldr	r0, [sp, #340]	; 0x154
 2f6:	7800      	ldrb	r0, [r0, #0]
 2f8:	f88d 0167 	strb.w	r0, [sp, #359]	; 0x167
 2fc:	f89d 1167 	ldrb.w	r1, [sp, #359]	; 0x167
 300:	a856      	add	r0, sp, #344	; 0x158
 302:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 306:	2800      	cmp	r0, #0
 308:	d008      	beq.n	31c <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x31c>
 30a:	e7ff      	b.n	30c <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x30c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 30c:	9855      	ldr	r0, [sp, #340]	; 0x154
 30e:	9953      	ldr	r1, [sp, #332]	; 0x14c
 310:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 314:	9058      	str	r0, [sp, #352]	; 0x160
 316:	2001      	movs	r0, #1
 318:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 31a:	e000      	b.n	31e <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x31e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 31c:	e7dc      	b.n	2d8 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x2d8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 31e:	9857      	ldr	r0, [sp, #348]	; 0x15c
 320:	9958      	ldr	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:200
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 322:	9121      	str	r1, [sp, #132]	; 0x84
 324:	9020      	str	r0, [sp, #128]	; 0x80
 326:	e0e0      	b.n	4ea <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4ea>
 328:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 32a:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 32e:	e009      	b.n	344 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x344>
 330:	9829      	ldr	r0, [sp, #164]	; 0xa4
 332:	9926      	ldr	r1, [sp, #152]	; 0x98
 334:	9a24      	ldr	r2, [sp, #144]	; 0x90
 336:	900e      	str	r0, [sp, #56]	; 0x38
 338:	4608      	mov	r0, r1
 33a:	4611      	mov	r1, r2
 33c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 340:	900d      	str	r0, [sp, #52]	; 0x34
 342:	e005      	b.n	350 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x350>
 344:	f89d 00af 	ldrb.w	r0, [sp, #175]	; 0xaf
 348:	07c0      	lsls	r0, r0, #31
 34a:	2800      	cmp	r0, #0
 34c:	d109      	bne.n	362 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x362>
 34e:	e7a2      	b.n	296 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x296>
 350:	2000      	movs	r0, #0
 352:	990e      	ldr	r1, [sp, #56]	; 0x38
 354:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 356:	4291      	cmp	r1, r2
 358:	bf28      	it	cs
 35a:	2001      	movcs	r0, #1
 35c:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 360:	e7f0      	b.n	344 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x344>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:189
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 362:	9829      	ldr	r0, [sp, #164]	; 0xa4
 364:	900c      	str	r0, [sp, #48]	; 0x30
 366:	e7ff      	b.n	368 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x368>
 368:	980c      	ldr	r0, [sp, #48]	; 0x30
 36a:	f000 0103 	and.w	r1, r0, #3
 36e:	912e      	str	r1, [sp, #184]	; 0xb8
 370:	f240 0100 	movw	r1, #0
 374:	f2c0 0100 	movt	r1, #0
 378:	912c      	str	r1, [sp, #176]	; 0xb0
 37a:	a92e      	add	r1, sp, #184	; 0xb8
 37c:	912d      	str	r1, [sp, #180]	; 0xb4
 37e:	992c      	ldr	r1, [sp, #176]	; 0xb0
 380:	912f      	str	r1, [sp, #188]	; 0xbc
 382:	992d      	ldr	r1, [sp, #180]	; 0xb4
 384:	9130      	str	r1, [sp, #192]	; 0xc0
 386:	992f      	ldr	r1, [sp, #188]	; 0xbc
 388:	6809      	ldr	r1, [r1, #0]
 38a:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 38c:	6812      	ldr	r2, [r2, #0]
 38e:	4291      	cmp	r1, r2
 390:	d016      	beq.n	3c0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x3c0>
 392:	e7ff      	b.n	394 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x394>
 394:	982f      	ldr	r0, [sp, #188]	; 0xbc
 396:	903d      	str	r0, [sp, #244]	; 0xf4
 398:	9830      	ldr	r0, [sp, #192]	; 0xc0
 39a:	903e      	str	r0, [sp, #248]	; 0xf8
 39c:	a83d      	add	r0, sp, #244	; 0xf4
 39e:	903b      	str	r0, [sp, #236]	; 0xec
 3a0:	a83e      	add	r0, sp, #248	; 0xf8
 3a2:	903c      	str	r0, [sp, #240]	; 0xf0
 3a4:	983b      	ldr	r0, [sp, #236]	; 0xec
 3a6:	903f      	str	r0, [sp, #252]	; 0xfc
 3a8:	983c      	ldr	r0, [sp, #240]	; 0xf0
 3aa:	9040      	str	r0, [sp, #256]	; 0x100
 3ac:	983f      	ldr	r0, [sp, #252]	; 0xfc
 3ae:	f240 0100 	movw	r1, #0
 3b2:	f2c0 0100 	movt	r1, #0
 3b6:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 3ba:	900b      	str	r0, [sp, #44]	; 0x2c
 3bc:	910a      	str	r1, [sp, #40]	; 0x28
 3be:	e00a      	b.n	3d6 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x3d6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 3c0:	9829      	ldr	r0, [sp, #164]	; 0xa4
 3c2:	2104      	movs	r1, #4
 3c4:	2202      	movs	r2, #2
 3c6:	fba2 1201 	umull	r1, r2, r2, r1
 3ca:	2a00      	cmp	r2, #0
 3cc:	9009      	str	r0, [sp, #36]	; 0x24
 3ce:	9108      	str	r1, [sp, #32]
 3d0:	f040 8093 	bne.w	4fa <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4fa>
 3d4:	e028      	b.n	428 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x428>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:189
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3d6:	9840      	ldr	r0, [sp, #256]	; 0x100
 3d8:	f240 0100 	movw	r1, #0
 3dc:	f2c0 0100 	movt	r1, #0
 3e0:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 3e4:	9007      	str	r0, [sp, #28]
 3e6:	9106      	str	r1, [sp, #24]
 3e8:	e7ff      	b.n	3ea <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x3ea>
 3ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
 3ec:	9037      	str	r0, [sp, #220]	; 0xdc
 3ee:	990a      	ldr	r1, [sp, #40]	; 0x28
 3f0:	9138      	str	r1, [sp, #224]	; 0xe0
 3f2:	9a07      	ldr	r2, [sp, #28]
 3f4:	9239      	str	r2, [sp, #228]	; 0xe4
 3f6:	9b06      	ldr	r3, [sp, #24]
 3f8:	933a      	str	r3, [sp, #232]	; 0xe8
 3fa:	46ec      	mov	ip, sp
 3fc:	f04f 0e02 	mov.w	lr, #2
 400:	f8cc e000 	str.w	lr, [ip]
 404:	f240 0100 	movw	r1, #0
 408:	f2c0 0100 	movt	r1, #0
 40c:	a831      	add	r0, sp, #196	; 0xc4
 40e:	2203      	movs	r2, #3
 410:	ab37      	add	r3, sp, #220	; 0xdc
 412:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E>
 416:	e7ff      	b.n	2 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x2>
 418:	f240 0100 	movw	r1, #0
 41c:	f2c0 0100 	movt	r1, #0
 420:	a831      	add	r0, sp, #196	; 0xc4
 422:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 426:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 428:	9809      	ldr	r0, [sp, #36]	; 0x24
 42a:	9908      	ldr	r1, [sp, #32]
 42c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 430:	9005      	str	r0, [sp, #20]
 432:	e7ff      	b.n	434 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x434>
 434:	9805      	ldr	r0, [sp, #20]
 436:	6801      	ldr	r1, [r0, #0]
 438:	9141      	str	r1, [sp, #260]	; 0x104
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:192
            let b = *(ptr_sub(ptr, 1 * USIZE_BYTES) as *const usize);
 43a:	9829      	ldr	r0, [sp, #164]	; 0xa4
 43c:	2104      	movs	r1, #4
 43e:	2201      	movs	r2, #1
 440:	fba2 1201 	umull	r1, r2, r2, r1
 444:	2a00      	cmp	r2, #0
 446:	9004      	str	r0, [sp, #16]
 448:	9103      	str	r1, [sp, #12]
 44a:	d15d      	bne.n	508 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x508>
 44c:	e7ff      	b.n	44e <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x44e>
 44e:	9804      	ldr	r0, [sp, #16]
 450:	9903      	ldr	r1, [sp, #12]
 452:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 456:	9002      	str	r0, [sp, #8]
 458:	e7ff      	b.n	45a <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x45a>
 45a:	9802      	ldr	r0, [sp, #8]
 45c:	6801      	ldr	r1, [r0, #0]
 45e:	9142      	str	r1, [sp, #264]	; 0x108
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:193
            let eqa = contains_zero_byte(a ^ vn1);
 460:	9941      	ldr	r1, [sp, #260]	; 0x104
 462:	9a22      	ldr	r2, [sp, #136]	; 0x88
 464:	4051      	eors	r1, r2
 466:	915a      	str	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 468:	985a      	ldr	r0, [sp, #360]	; 0x168
 46a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 46e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 472:	995a      	ldr	r1, [sp, #360]	; 0x168
 474:	4388      	bics	r0, r1
 476:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 47a:	2800      	cmp	r0, #0
 47c:	bf18      	it	ne
 47e:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:193
            let eqa = contains_zero_byte(a ^ vn1);
 480:	f88d 010c 	strb.w	r0, [sp, #268]	; 0x10c
 484:	e7ff      	b.n	486 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x486>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:194
            let eqb = contains_zero_byte(b ^ vn1);
 486:	9842      	ldr	r0, [sp, #264]	; 0x108
 488:	9922      	ldr	r1, [sp, #136]	; 0x88
 48a:	4048      	eors	r0, r1
 48c:	905b      	str	r0, [sp, #364]	; 0x16c
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 48e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 490:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 494:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 498:	995b      	ldr	r1, [sp, #364]	; 0x16c
 49a:	4388      	bics	r0, r1
 49c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4a0:	2800      	cmp	r0, #0
 4a2:	bf18      	it	ne
 4a4:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:194
            let eqb = contains_zero_byte(b ^ vn1);
 4a6:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 4aa:	e7ff      	b.n	4ac <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4ac>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:195
            if eqa || eqb {
 4ac:	f89d 010c 	ldrb.w	r0, [sp, #268]	; 0x10c
 4b0:	07c0      	lsls	r0, r0, #31
 4b2:	2800      	cmp	r0, #0
 4b4:	d004      	beq.n	4c0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4c0>
 4b6:	e7ff      	b.n	4b8 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4b8>
 4b8:	2001      	movs	r0, #1
 4ba:	f88d 010e 	strb.w	r0, [sp, #270]	; 0x10e
 4be:	e004      	b.n	4ca <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4ca>
 4c0:	f89d 010d 	ldrb.w	r0, [sp, #269]	; 0x10d
 4c4:	f88d 010e 	strb.w	r0, [sp, #270]	; 0x10e
 4c8:	e7ff      	b.n	4ca <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4ca>
 4ca:	f89d 010e 	ldrb.w	r0, [sp, #270]	; 0x10e
 4ce:	07c0      	lsls	r0, r0, #31
 4d0:	2800      	cmp	r0, #0
 4d2:	d001      	beq.n	4d8 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4d8>
 4d4:	e7ff      	b.n	4d6 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4d6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:196
                break;
 4d6:	e6de      	b.n	296 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x296>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:198
            ptr = ptr_sub(ptr, loop_size);
 4d8:	9829      	ldr	r0, [sp, #164]	; 0xa4
 4da:	9924      	ldr	r1, [sp, #144]	; 0x90
 4dc:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE>
 4e0:	9001      	str	r0, [sp, #4]
 4e2:	e7ff      	b.n	4e4 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x4e4>
 4e4:	9801      	ldr	r0, [sp, #4]
 4e6:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 4e8:	e6d1      	b.n	28e <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x28e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:202
}
 4ea:	e641      	b.n	170 <_ZN6memchr8fallback7memrchr17h0df6be839f8ad1ebE+0x170>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:171
    let align = USIZE_BYTES - 1;
 4ec:	f240 0000 	movw	r0, #0
 4f0:	f2c0 0000 	movt	r0, #0
 4f4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 4f8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 4fa:	f240 0000 	movw	r0, #0
 4fe:	f2c0 0000 	movt	r0, #0
 502:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 506:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:192
            let b = *(ptr_sub(ptr, 1 * USIZE_BYTES) as *const usize);
 508:	f240 0000 	movw	r0, #0
 50c:	f2c0 0000 	movt	r0, #0
 510:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 514:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h1f6139fbd96f781dE:

00000000 <_ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h1f6139fbd96f781dE>:
_ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17h1f6139fbd96f781dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:169
    let confirm = |byte| byte == n1;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
   c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	1a40      	subs	r0, r0, r1
  18:	fab0 f080 	clz	r0, r0
  1c:	0940      	lsrs	r0, r0, #5
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b004      	add	sp, #16
  24:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback8memrchr217h6cebd682a14c8157E:

00000000 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>:
_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:205
pub fn memrchr2(n1: u8, n2: u8, haystack: &[u8]) -> Option<usize> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0dc      	sub	sp, #368	; 0x170
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	f88d 0062 	strb.w	r0, [sp, #98]	; 0x62
  10:	f88d 1063 	strb.w	r1, [sp, #99]	; 0x63
  14:	9219      	str	r2, [sp, #100]	; 0x64
  16:	931a      	str	r3, [sp, #104]	; 0x68
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:206
    let vn1 = repeat_byte(n1);
  18:	f89d 0062 	ldrb.w	r0, [sp, #98]	; 0x62
  1c:	f88d 00fe 	strb.w	r0, [sp, #254]	; 0xfe
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  20:	f89d 00fe 	ldrb.w	r0, [sp, #254]	; 0xfe
  24:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  28:	fba0 0101 	umull	r0, r1, r0, r1
  2c:	2900      	cmp	r1, #0
  2e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
  32:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
  36:	9415      	str	r4, [sp, #84]	; 0x54
  38:	9514      	str	r5, [sp, #80]	; 0x50
  3a:	9013      	str	r0, [sp, #76]	; 0x4c
  3c:	d007      	beq.n	4e <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x4e>
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x40>
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  4c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:206
    let vn1 = repeat_byte(n1);
  4e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  50:	901d      	str	r0, [sp, #116]	; 0x74
  52:	e7ff      	b.n	54 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x54>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:207
    let vn2 = repeat_byte(n2);
  54:	f89d 0063 	ldrb.w	r0, [sp, #99]	; 0x63
  58:	f88d 00ff 	strb.w	r0, [sp, #255]	; 0xff
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  5c:	f89d 00ff 	ldrb.w	r0, [sp, #255]	; 0xff
  60:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  64:	fba0 0101 	umull	r0, r1, r0, r1
  68:	2900      	cmp	r1, #0
  6a:	9012      	str	r0, [sp, #72]	; 0x48
  6c:	d007      	beq.n	7e <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x7e>
  6e:	e7ff      	b.n	70 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x70>
  70:	f240 0000 	movw	r0, #0
  74:	f2c0 0000 	movt	r0, #0
  78:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  7c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:207
    let vn2 = repeat_byte(n2);
  7e:	9812      	ldr	r0, [sp, #72]	; 0x48
  80:	901e      	str	r0, [sp, #120]	; 0x78
  82:	e7ff      	b.n	84 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x84>
  84:	f10d 0062 	add.w	r0, sp, #98	; 0x62
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:208
    let confirm = |byte| byte == n1 || byte == n2;
  88:	901f      	str	r0, [sp, #124]	; 0x7c
  8a:	f10d 0063 	add.w	r0, sp, #99	; 0x63
  8e:	9020      	str	r0, [sp, #128]	; 0x80
  90:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:209
    let align = USIZE_BYTES - 1;
  92:	1e41      	subs	r1, r0, #1
  94:	2801      	cmp	r0, #1
  96:	9111      	str	r1, [sp, #68]	; 0x44
  98:	f0c0 823b 	bcc.w	512 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x512>
  9c:	e7ff      	b.n	9e <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x9e>
  9e:	9811      	ldr	r0, [sp, #68]	; 0x44
  a0:	9021      	str	r0, [sp, #132]	; 0x84
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:210
    let start_ptr = haystack.as_ptr();
  a2:	9819      	ldr	r0, [sp, #100]	; 0x64
  a4:	991a      	ldr	r1, [sp, #104]	; 0x68
  a6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  aa:	9022      	str	r0, [sp, #136]	; 0x88
  ac:	e7ff      	b.n	ae <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0xae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:211
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ae:	9819      	ldr	r0, [sp, #100]	; 0x64
  b0:	991a      	ldr	r1, [sp, #104]	; 0x68
  b2:	9010      	str	r0, [sp, #64]	; 0x40
  b4:	910f      	str	r1, [sp, #60]	; 0x3c
  b6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  ba:	900e      	str	r0, [sp, #56]	; 0x38
  bc:	e7ff      	b.n	be <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0xbe>
  be:	980e      	ldr	r0, [sp, #56]	; 0x38
  c0:	9024      	str	r0, [sp, #144]	; 0x90
  c2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  c4:	9810      	ldr	r0, [sp, #64]	; 0x40
  c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c8:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E>
  cc:	900d      	str	r0, [sp, #52]	; 0x34
  ce:	910c      	str	r1, [sp, #48]	; 0x30
  d0:	e7ff      	b.n	d2 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0xd2>
  d2:	980d      	ldr	r0, [sp, #52]	; 0x34
  d4:	990c      	ldr	r1, [sp, #48]	; 0x30
  d6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  da:	9023      	str	r0, [sp, #140]	; 0x8c
  dc:	e7ff      	b.n	de <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0xde>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:212
    let mut ptr = end_ptr;
  de:	9823      	ldr	r0, [sp, #140]	; 0x8c
  e0:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:215
        if haystack.len() < USIZE_BYTES {
  e2:	9819      	ldr	r0, [sp, #100]	; 0x64
  e4:	991a      	ldr	r1, [sp, #104]	; 0x68
  e6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  ea:	900b      	str	r0, [sp, #44]	; 0x2c
  ec:	e7ff      	b.n	ee <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0xee>
  ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
  f0:	2803      	cmp	r0, #3
  f2:	d84d      	bhi.n	190 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x190>
  f4:	e7ff      	b.n	f6 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0xf6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
  f6:	9822      	ldr	r0, [sp, #136]	; 0x88
  f8:	9923      	ldr	r1, [sp, #140]	; 0x8c
  fa:	9a25      	ldr	r2, [sp, #148]	; 0x94
  fc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  fe:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 102:	9040      	str	r0, [sp, #256]	; 0x100
 104:	9141      	str	r1, [sp, #260]	; 0x104
 106:	9242      	str	r2, [sp, #264]	; 0x108
 108:	9343      	str	r3, [sp, #268]	; 0x10c
 10a:	f8cd c110 	str.w	ip, [sp, #272]	; 0x110
_ZN6memchr8fallback14reverse_search17hd8ac86b6b75c6b34E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 10e:	9840      	ldr	r0, [sp, #256]	; 0x100
 110:	9942      	ldr	r1, [sp, #264]	; 0x108
 112:	4288      	cmp	r0, r1
 114:	d907      	bls.n	126 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x126>
 116:	e7ff      	b.n	118 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x118>
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 124:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 126:	9842      	ldr	r0, [sp, #264]	; 0x108
 128:	9941      	ldr	r1, [sp, #260]	; 0x104
 12a:	4288      	cmp	r0, r1
 12c:	d907      	bls.n	13e <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x13e>
 12e:	e7ff      	b.n	130 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x130>
 130:	f240 0000 	movw	r0, #0
 134:	f2c0 0000 	movt	r0, #0
 138:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 13c:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 13e:	e7ff      	b.n	140 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x140>
 140:	9842      	ldr	r0, [sp, #264]	; 0x108
 142:	9940      	ldr	r1, [sp, #256]	; 0x100
 144:	4288      	cmp	r0, r1
 146:	d803      	bhi.n	150 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x150>
 148:	e7ff      	b.n	14a <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x14a>
 14a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 14c:	9045      	str	r0, [sp, #276]	; 0x114
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 14e:	e01a      	b.n	186 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 150:	9842      	ldr	r0, [sp, #264]	; 0x108
 152:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 156:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 15a:	9042      	str	r0, [sp, #264]	; 0x108
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 15c:	9842      	ldr	r0, [sp, #264]	; 0x108
 15e:	7800      	ldrb	r0, [r0, #0]
 160:	f88d 011f 	strb.w	r0, [sp, #287]	; 0x11f
 164:	f89d 111f 	ldrb.w	r1, [sp, #287]	; 0x11f
 168:	a843      	add	r0, sp, #268	; 0x10c
 16a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>
 16e:	2800      	cmp	r0, #0
 170:	d008      	beq.n	184 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x184>
 172:	e7ff      	b.n	174 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x174>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 174:	9842      	ldr	r0, [sp, #264]	; 0x108
 176:	9940      	ldr	r1, [sp, #256]	; 0x100
 178:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>
 17c:	9046      	str	r0, [sp, #280]	; 0x118
 17e:	2001      	movs	r0, #1
 180:	9045      	str	r0, [sp, #276]	; 0x114
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 182:	e000      	b.n	186 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 184:	e7dc      	b.n	140 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x140>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 186:	9845      	ldr	r0, [sp, #276]	; 0x114
 188:	9946      	ldr	r1, [sp, #280]	; 0x118
_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 18a:	911c      	str	r1, [sp, #112]	; 0x70
 18c:	901b      	str	r0, [sp, #108]	; 0x6c
 18e:	e005      	b.n	19c <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x19c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:219
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 190:	9825      	ldr	r0, [sp, #148]	; 0x94
 192:	2104      	movs	r1, #4
 194:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>
 198:	900a      	str	r0, [sp, #40]	; 0x28
 19a:	e005      	b.n	1a8 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x1a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 19c:	e003      	b.n	1a6 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x1a6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:241
}
 19e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 1a0:	991c      	ldr	r1, [sp, #112]	; 0x70
 1a2:	b05c      	add	sp, #368	; 0x170
 1a4:	bdb0      	pop	{r4, r5, r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1a6:	e7fa      	b.n	19e <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x19e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:219
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 1a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 1aa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>
 1ae:	9026      	str	r0, [sp, #152]	; 0x98
 1b0:	e7ff      	b.n	1b2 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x1b2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:220
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 1b4:	991d      	ldr	r1, [sp, #116]	; 0x74
 1b6:	4048      	eors	r0, r1
 1b8:	9048      	str	r0, [sp, #288]	; 0x120
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1ba:	9848      	ldr	r0, [sp, #288]	; 0x120
 1bc:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1c0:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 1c4:	9948      	ldr	r1, [sp, #288]	; 0x120
 1c6:	4388      	bics	r0, r1
 1c8:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1cc:	2800      	cmp	r0, #0
 1ce:	bf18      	it	ne
 1d0:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:220
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1d2:	f88d 009c 	strb.w	r0, [sp, #156]	; 0x9c
 1d6:	e7ff      	b.n	1d8 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x1d8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:221
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1d8:	9826      	ldr	r0, [sp, #152]	; 0x98
 1da:	991e      	ldr	r1, [sp, #120]	; 0x78
 1dc:	4048      	eors	r0, r1
 1de:	9049      	str	r0, [sp, #292]	; 0x124
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1e0:	9849      	ldr	r0, [sp, #292]	; 0x124
 1e2:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1e6:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 1ea:	9949      	ldr	r1, [sp, #292]	; 0x124
 1ec:	4388      	bics	r0, r1
 1ee:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1f2:	2800      	cmp	r0, #0
 1f4:	bf18      	it	ne
 1f6:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:221
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1f8:	f88d 009d 	strb.w	r0, [sp, #157]	; 0x9d
 1fc:	e7ff      	b.n	1fe <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x1fe>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:222
        if eq1 || eq2 {
 1fe:	f89d 009c 	ldrb.w	r0, [sp, #156]	; 0x9c
 202:	07c0      	lsls	r0, r0, #31
 204:	2800      	cmp	r0, #0
 206:	d004      	beq.n	212 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x212>
 208:	e7ff      	b.n	20a <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x20a>
 20a:	2001      	movs	r0, #1
 20c:	f88d 009e 	strb.w	r0, [sp, #158]	; 0x9e
 210:	e004      	b.n	21c <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x21c>
 212:	f89d 009d 	ldrb.w	r0, [sp, #157]	; 0x9d
 216:	f88d 009e 	strb.w	r0, [sp, #158]	; 0x9e
 21a:	e7ff      	b.n	21c <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x21c>
 21c:	f89d 009e 	ldrb.w	r0, [sp, #158]	; 0x9e
 220:	07c0      	lsls	r0, r0, #31
 222:	2800      	cmp	r0, #0
 224:	d04d      	beq.n	2c2 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2c2>
 226:	e7ff      	b.n	228 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x228>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 228:	9822      	ldr	r0, [sp, #136]	; 0x88
 22a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 22c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 22e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 230:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 234:	904a      	str	r0, [sp, #296]	; 0x128
 236:	914b      	str	r1, [sp, #300]	; 0x12c
 238:	924c      	str	r2, [sp, #304]	; 0x130
 23a:	934d      	str	r3, [sp, #308]	; 0x134
 23c:	f8cd c138 	str.w	ip, [sp, #312]	; 0x138
_ZN6memchr8fallback14reverse_search17hd8ac86b6b75c6b34E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 240:	984a      	ldr	r0, [sp, #296]	; 0x128
 242:	994c      	ldr	r1, [sp, #304]	; 0x130
 244:	4288      	cmp	r0, r1
 246:	d907      	bls.n	258 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x258>
 248:	e7ff      	b.n	24a <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x24a>
 24a:	f240 0000 	movw	r0, #0
 24e:	f2c0 0000 	movt	r0, #0
 252:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 256:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 258:	984c      	ldr	r0, [sp, #304]	; 0x130
 25a:	994b      	ldr	r1, [sp, #300]	; 0x12c
 25c:	4288      	cmp	r0, r1
 25e:	d907      	bls.n	270 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x270>
 260:	e7ff      	b.n	262 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x262>
 262:	f240 0000 	movw	r0, #0
 266:	f2c0 0000 	movt	r0, #0
 26a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 26e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 270:	e7ff      	b.n	272 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x272>
 272:	984c      	ldr	r0, [sp, #304]	; 0x130
 274:	994a      	ldr	r1, [sp, #296]	; 0x128
 276:	4288      	cmp	r0, r1
 278:	d803      	bhi.n	282 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x282>
 27a:	e7ff      	b.n	27c <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x27c>
 27c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 27e:	904f      	str	r0, [sp, #316]	; 0x13c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 280:	e01a      	b.n	2b8 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2b8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 282:	984c      	ldr	r0, [sp, #304]	; 0x130
 284:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 288:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 28c:	904c      	str	r0, [sp, #304]	; 0x130
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 28e:	984c      	ldr	r0, [sp, #304]	; 0x130
 290:	7800      	ldrb	r0, [r0, #0]
 292:	f88d 0147 	strb.w	r0, [sp, #327]	; 0x147
 296:	f89d 1147 	ldrb.w	r1, [sp, #327]	; 0x147
 29a:	a84d      	add	r0, sp, #308	; 0x134
 29c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>
 2a0:	2800      	cmp	r0, #0
 2a2:	d008      	beq.n	2b6 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2b6>
 2a4:	e7ff      	b.n	2a6 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2a6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 2a6:	984c      	ldr	r0, [sp, #304]	; 0x130
 2a8:	994a      	ldr	r1, [sp, #296]	; 0x128
 2aa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>
 2ae:	9050      	str	r0, [sp, #320]	; 0x140
 2b0:	2001      	movs	r0, #1
 2b2:	904f      	str	r0, [sp, #316]	; 0x13c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2b4:	e000      	b.n	2b8 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2b8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 2b6:	e7dc      	b.n	272 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x272>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2b8:	984f      	ldr	r0, [sp, #316]	; 0x13c
 2ba:	9950      	ldr	r1, [sp, #320]	; 0x140
_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2bc:	911c      	str	r1, [sp, #112]	; 0x70
 2be:	901b      	str	r0, [sp, #108]	; 0x6c
 2c0:	e008      	b.n	2d4 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2d4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:226
        ptr = (end_ptr as usize & !align) as *const u8;
 2c2:	9823      	ldr	r0, [sp, #140]	; 0x8c
 2c4:	9921      	ldr	r1, [sp, #132]	; 0x84
 2c6:	4388      	bics	r0, r1
 2c8:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:227
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 2ca:	9822      	ldr	r0, [sp, #136]	; 0x88
 2cc:	9925      	ldr	r1, [sp, #148]	; 0x94
 2ce:	4288      	cmp	r0, r1
 2d0:	d905      	bls.n	2de <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2de>
 2d2:	e000      	b.n	2d6 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2d6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2d4:	e767      	b.n	1a6 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x1a6>
 2d6:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:227
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 2d8:	f88d 009f 	strb.w	r0, [sp, #159]	; 0x9f
 2dc:	e008      	b.n	2f0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2f0>
 2de:	9825      	ldr	r0, [sp, #148]	; 0x94
 2e0:	9923      	ldr	r1, [sp, #140]	; 0x8c
 2e2:	2200      	movs	r2, #0
 2e4:	4288      	cmp	r0, r1
 2e6:	bf98      	it	ls
 2e8:	2201      	movls	r2, #1
 2ea:	f88d 209f 	strb.w	r2, [sp, #159]	; 0x9f
 2ee:	e7ff      	b.n	2f0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2f0>
 2f0:	f89d 009f 	ldrb.w	r0, [sp, #159]	; 0x9f
 2f4:	07c0      	lsls	r0, r0, #31
 2f6:	2800      	cmp	r0, #0
 2f8:	d107      	bne.n	30a <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x30a>
 2fa:	e7ff      	b.n	2fc <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2fc>
 2fc:	f240 0000 	movw	r0, #0
 300:	f2c0 0000 	movt	r0, #0
 304:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 308:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 30a:	e7ff      	b.n	30c <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x30c>
 30c:	9825      	ldr	r0, [sp, #148]	; 0x94
 30e:	9922      	ldr	r1, [sp, #136]	; 0x88
 310:	2204      	movs	r2, #4
 312:	9009      	str	r0, [sp, #36]	; 0x24
 314:	4608      	mov	r0, r1
 316:	4611      	mov	r1, r2
 318:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>
 31c:	9008      	str	r0, [sp, #32]
 31e:	e04c      	b.n	3ba <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x3ba>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:239
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 320:	9822      	ldr	r0, [sp, #136]	; 0x88
 322:	9923      	ldr	r1, [sp, #140]	; 0x8c
 324:	9a25      	ldr	r2, [sp, #148]	; 0x94
 326:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 328:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 32c:	9052      	str	r0, [sp, #328]	; 0x148
 32e:	9153      	str	r1, [sp, #332]	; 0x14c
 330:	9254      	str	r2, [sp, #336]	; 0x150
 332:	9355      	str	r3, [sp, #340]	; 0x154
 334:	f8cd c158 	str.w	ip, [sp, #344]	; 0x158
_ZN6memchr8fallback14reverse_search17hd8ac86b6b75c6b34E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 338:	9852      	ldr	r0, [sp, #328]	; 0x148
 33a:	9954      	ldr	r1, [sp, #336]	; 0x150
 33c:	4288      	cmp	r0, r1
 33e:	d907      	bls.n	350 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x350>
 340:	e7ff      	b.n	342 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x342>
 342:	f240 0000 	movw	r0, #0
 346:	f2c0 0000 	movt	r0, #0
 34a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 34e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 350:	9854      	ldr	r0, [sp, #336]	; 0x150
 352:	9953      	ldr	r1, [sp, #332]	; 0x14c
 354:	4288      	cmp	r0, r1
 356:	d907      	bls.n	368 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x368>
 358:	e7ff      	b.n	35a <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x35a>
 35a:	f240 0000 	movw	r0, #0
 35e:	f2c0 0000 	movt	r0, #0
 362:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 366:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 368:	e7ff      	b.n	36a <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x36a>
 36a:	9854      	ldr	r0, [sp, #336]	; 0x150
 36c:	9952      	ldr	r1, [sp, #328]	; 0x148
 36e:	4288      	cmp	r0, r1
 370:	d803      	bhi.n	37a <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x37a>
 372:	e7ff      	b.n	374 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x374>
 374:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 376:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 378:	e01a      	b.n	3b0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x3b0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 37a:	9854      	ldr	r0, [sp, #336]	; 0x150
 37c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 380:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 384:	9054      	str	r0, [sp, #336]	; 0x150
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 386:	9854      	ldr	r0, [sp, #336]	; 0x150
 388:	7800      	ldrb	r0, [r0, #0]
 38a:	f88d 0167 	strb.w	r0, [sp, #359]	; 0x167
 38e:	f89d 1167 	ldrb.w	r1, [sp, #359]	; 0x167
 392:	a855      	add	r0, sp, #340	; 0x154
 394:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>
 398:	2800      	cmp	r0, #0
 39a:	d008      	beq.n	3ae <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x3ae>
 39c:	e7ff      	b.n	39e <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x39e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 39e:	9854      	ldr	r0, [sp, #336]	; 0x150
 3a0:	9952      	ldr	r1, [sp, #328]	; 0x148
 3a2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>
 3a6:	9058      	str	r0, [sp, #352]	; 0x160
 3a8:	2001      	movs	r0, #1
 3aa:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 3ac:	e000      	b.n	3b0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x3b0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 3ae:	e7dc      	b.n	36a <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x36a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 3b0:	9857      	ldr	r0, [sp, #348]	; 0x15c
 3b2:	9958      	ldr	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:239
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 3b4:	911c      	str	r1, [sp, #112]	; 0x70
 3b6:	901b      	str	r0, [sp, #108]	; 0x6c
 3b8:	e0aa      	b.n	510 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x510>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 3ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 3bc:	9908      	ldr	r1, [sp, #32]
 3be:	4288      	cmp	r0, r1
 3c0:	d3ae      	bcc.n	320 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x320>
 3c2:	e7ff      	b.n	3c4 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x3c4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:229
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3c4:	9825      	ldr	r0, [sp, #148]	; 0x94
 3c6:	9007      	str	r0, [sp, #28]
 3c8:	e7ff      	b.n	3ca <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x3ca>
 3ca:	9807      	ldr	r0, [sp, #28]
 3cc:	f000 0103 	and.w	r1, r0, #3
 3d0:	912a      	str	r1, [sp, #168]	; 0xa8
 3d2:	f240 0100 	movw	r1, #0
 3d6:	f2c0 0100 	movt	r1, #0
 3da:	9128      	str	r1, [sp, #160]	; 0xa0
 3dc:	a92a      	add	r1, sp, #168	; 0xa8
 3de:	9129      	str	r1, [sp, #164]	; 0xa4
 3e0:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3e2:	912b      	str	r1, [sp, #172]	; 0xac
 3e4:	9929      	ldr	r1, [sp, #164]	; 0xa4
 3e6:	912c      	str	r1, [sp, #176]	; 0xb0
 3e8:	992b      	ldr	r1, [sp, #172]	; 0xac
 3ea:	6809      	ldr	r1, [r1, #0]
 3ec:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 3ee:	6812      	ldr	r2, [r2, #0]
 3f0:	4291      	cmp	r1, r2
 3f2:	d016      	beq.n	422 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x422>
 3f4:	e7ff      	b.n	3f6 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x3f6>
 3f6:	982b      	ldr	r0, [sp, #172]	; 0xac
 3f8:	9039      	str	r0, [sp, #228]	; 0xe4
 3fa:	982c      	ldr	r0, [sp, #176]	; 0xb0
 3fc:	903a      	str	r0, [sp, #232]	; 0xe8
 3fe:	a839      	add	r0, sp, #228	; 0xe4
 400:	9037      	str	r0, [sp, #220]	; 0xdc
 402:	a83a      	add	r0, sp, #232	; 0xe8
 404:	9038      	str	r0, [sp, #224]	; 0xe0
 406:	9837      	ldr	r0, [sp, #220]	; 0xdc
 408:	903b      	str	r0, [sp, #236]	; 0xec
 40a:	9838      	ldr	r0, [sp, #224]	; 0xe0
 40c:	903c      	str	r0, [sp, #240]	; 0xf0
 40e:	983b      	ldr	r0, [sp, #236]	; 0xec
 410:	f240 0100 	movw	r1, #0
 414:	f2c0 0100 	movt	r1, #0
 418:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 41c:	9006      	str	r0, [sp, #24]
 41e:	9105      	str	r1, [sp, #20]
 420:	e005      	b.n	42e <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x42e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:231
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 422:	9825      	ldr	r0, [sp, #148]	; 0x94
 424:	2104      	movs	r1, #4
 426:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>
 42a:	9004      	str	r0, [sp, #16]
 42c:	e028      	b.n	480 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x480>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:229
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 42e:	983c      	ldr	r0, [sp, #240]	; 0xf0
 430:	f240 0100 	movw	r1, #0
 434:	f2c0 0100 	movt	r1, #0
 438:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 43c:	9003      	str	r0, [sp, #12]
 43e:	9102      	str	r1, [sp, #8]
 440:	e7ff      	b.n	442 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x442>
 442:	9806      	ldr	r0, [sp, #24]
 444:	9033      	str	r0, [sp, #204]	; 0xcc
 446:	9905      	ldr	r1, [sp, #20]
 448:	9134      	str	r1, [sp, #208]	; 0xd0
 44a:	9a03      	ldr	r2, [sp, #12]
 44c:	9235      	str	r2, [sp, #212]	; 0xd4
 44e:	9b02      	ldr	r3, [sp, #8]
 450:	9336      	str	r3, [sp, #216]	; 0xd8
 452:	46ec      	mov	ip, sp
 454:	f04f 0e02 	mov.w	lr, #2
 458:	f8cc e000 	str.w	lr, [ip]
 45c:	f240 0100 	movw	r1, #0
 460:	f2c0 0100 	movt	r1, #0
 464:	a82d      	add	r0, sp, #180	; 0xb4
 466:	2203      	movs	r2, #3
 468:	ab33      	add	r3, sp, #204	; 0xcc
 46a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E>
 46e:	e7ff      	b.n	2 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x2>
 470:	f240 0100 	movw	r1, #0
 474:	f2c0 0100 	movt	r1, #0
 478:	a82d      	add	r0, sp, #180	; 0xb4
 47a:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 47e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:231
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 480:	9804      	ldr	r0, [sp, #16]
 482:	6801      	ldr	r1, [r0, #0]
 484:	913d      	str	r1, [sp, #244]	; 0xf4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:232
            let eq1 = contains_zero_byte(chunk ^ vn1);
 486:	993d      	ldr	r1, [sp, #244]	; 0xf4
 488:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 48a:	4051      	eors	r1, r2
 48c:	915a      	str	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 48e:	985a      	ldr	r0, [sp, #360]	; 0x168
 490:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 494:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 498:	995a      	ldr	r1, [sp, #360]	; 0x168
 49a:	4388      	bics	r0, r1
 49c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4a0:	2800      	cmp	r0, #0
 4a2:	bf18      	it	ne
 4a4:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:232
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4a6:	f88d 00fb 	strb.w	r0, [sp, #251]	; 0xfb
 4aa:	e7ff      	b.n	4ac <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x4ac>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:233
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4ac:	983d      	ldr	r0, [sp, #244]	; 0xf4
 4ae:	991e      	ldr	r1, [sp, #120]	; 0x78
 4b0:	4048      	eors	r0, r1
 4b2:	905b      	str	r0, [sp, #364]	; 0x16c
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4b4:	985b      	ldr	r0, [sp, #364]	; 0x16c
 4b6:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4ba:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 4be:	995b      	ldr	r1, [sp, #364]	; 0x16c
 4c0:	4388      	bics	r0, r1
 4c2:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4c6:	2800      	cmp	r0, #0
 4c8:	bf18      	it	ne
 4ca:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:233
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4cc:	f88d 00fc 	strb.w	r0, [sp, #252]	; 0xfc
 4d0:	e7ff      	b.n	4d2 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x4d2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:234
            if eq1 || eq2 {
 4d2:	f89d 00fb 	ldrb.w	r0, [sp, #251]	; 0xfb
 4d6:	07c0      	lsls	r0, r0, #31
 4d8:	2800      	cmp	r0, #0
 4da:	d004      	beq.n	4e6 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x4e6>
 4dc:	e7ff      	b.n	4de <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x4de>
 4de:	2001      	movs	r0, #1
 4e0:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 4e4:	e004      	b.n	4f0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x4f0>
 4e6:	f89d 00fc 	ldrb.w	r0, [sp, #252]	; 0xfc
 4ea:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 4ee:	e7ff      	b.n	4f0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x4f0>
 4f0:	f89d 00fd 	ldrb.w	r0, [sp, #253]	; 0xfd
 4f4:	07c0      	lsls	r0, r0, #31
 4f6:	2800      	cmp	r0, #0
 4f8:	d001      	beq.n	4fe <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x4fe>
 4fa:	e7ff      	b.n	4fc <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x4fc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:235
                break;
 4fc:	e710      	b.n	320 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x320>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:237
            ptr = ptr_sub(ptr, USIZE_BYTES);
 4fe:	9825      	ldr	r0, [sp, #148]	; 0x94
 500:	2104      	movs	r1, #4
 502:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E>
 506:	9001      	str	r0, [sp, #4]
 508:	e7ff      	b.n	50a <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x50a>
 50a:	9801      	ldr	r0, [sp, #4]
 50c:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 50e:	e6fd      	b.n	30c <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x30c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:241
}
 510:	e645      	b.n	19e <_ZN6memchr8fallback8memrchr217h6cebd682a14c8157E+0x19e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:209
    let align = USIZE_BYTES - 1;
 512:	f240 0000 	movw	r0, #0
 516:	f2c0 0000 	movt	r0, #0
 51a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 51e:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h05254ea2bfacf5f0E:

00000000 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h05254ea2bfacf5f0E>:
_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h05254ea2bfacf5f0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:208
    let confirm = |byte| byte == n1 || byte == n2;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100e 	strb.w	r1, [sp, #14]
   c:	f89d 000e 	ldrb.w	r0, [sp, #14]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d104      	bne.n	28 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h05254ea2bfacf5f0E+0x28>
  1e:	e7ff      	b.n	20 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h05254ea2bfacf5f0E+0x20>
  20:	2001      	movs	r0, #1
  22:	f88d 000f 	strb.w	r0, [sp, #15]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h05254ea2bfacf5f0E+0x40>
  28:	f89d 000e 	ldrb.w	r0, [sp, #14]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6849      	ldr	r1, [r1, #4]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000f 	strb.w	r0, [sp, #15]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17h05254ea2bfacf5f0E+0x40>
  40:	f89d 000f 	ldrb.w	r0, [sp, #15]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback8memrchr317heffd0e55723eda0dE:

00000000 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>:
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:244
pub fn memrchr3(n1: u8, n2: u8, n3: u8, haystack: &[u8]) -> Option<usize> {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b0e8      	sub	sp, #416	; 0x1a0
   4:	f8dd c1b0 	ldr.w	ip, [sp, #432]	; 0x1b0
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	f88d 0069 	strb.w	r0, [sp, #105]	; 0x69
  14:	f88d 106a 	strb.w	r1, [sp, #106]	; 0x6a
  18:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
  1c:	931b      	str	r3, [sp, #108]	; 0x6c
  1e:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:245
    let vn1 = repeat_byte(n1);
  22:	f89d 0069 	ldrb.w	r0, [sp, #105]	; 0x69
  26:	f88d 013d 	strb.w	r0, [sp, #317]	; 0x13d
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  2a:	f89d 013d 	ldrb.w	r0, [sp, #317]	; 0x13d
  2e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  32:	fba0 0101 	umull	r0, r1, r0, r1
  36:	2900      	cmp	r1, #0
  38:	f8cd e064 	str.w	lr, [sp, #100]	; 0x64
  3c:	9418      	str	r4, [sp, #96]	; 0x60
  3e:	9517      	str	r5, [sp, #92]	; 0x5c
  40:	9616      	str	r6, [sp, #88]	; 0x58
  42:	9015      	str	r0, [sp, #84]	; 0x54
  44:	d007      	beq.n	56 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x56>
  46:	e7ff      	b.n	48 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x48>
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  54:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:245
    let vn1 = repeat_byte(n1);
  56:	9815      	ldr	r0, [sp, #84]	; 0x54
  58:	901f      	str	r0, [sp, #124]	; 0x7c
  5a:	e7ff      	b.n	5c <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:246
    let vn2 = repeat_byte(n2);
  5c:	f89d 006a 	ldrb.w	r0, [sp, #106]	; 0x6a
  60:	f88d 013e 	strb.w	r0, [sp, #318]	; 0x13e
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  64:	f89d 013e 	ldrb.w	r0, [sp, #318]	; 0x13e
  68:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  6c:	fba0 0101 	umull	r0, r1, r0, r1
  70:	2900      	cmp	r1, #0
  72:	9014      	str	r0, [sp, #80]	; 0x50
  74:	d007      	beq.n	86 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x86>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x78>
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  84:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:246
    let vn2 = repeat_byte(n2);
  86:	9814      	ldr	r0, [sp, #80]	; 0x50
  88:	9020      	str	r0, [sp, #128]	; 0x80
  8a:	e7ff      	b.n	8c <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x8c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:247
    let vn3 = repeat_byte(n3);
  8c:	f89d 006b 	ldrb.w	r0, [sp, #107]	; 0x6b
  90:	f88d 013f 	strb.w	r0, [sp, #319]	; 0x13f
_ZN6memchr8fallback11repeat_byte17he9c94711f33ec323E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  94:	f89d 013f 	ldrb.w	r0, [sp, #319]	; 0x13f
  98:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  9c:	fba0 0101 	umull	r0, r1, r0, r1
  a0:	2900      	cmp	r1, #0
  a2:	9013      	str	r0, [sp, #76]	; 0x4c
  a4:	d007      	beq.n	b6 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0xb6>
  a6:	e7ff      	b.n	a8 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0xa8>
  a8:	f240 0000 	movw	r0, #0
  ac:	f2c0 0000 	movt	r0, #0
  b0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  b4:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:247
    let vn3 = repeat_byte(n3);
  b6:	9813      	ldr	r0, [sp, #76]	; 0x4c
  b8:	9021      	str	r0, [sp, #132]	; 0x84
  ba:	e7ff      	b.n	bc <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0xbc>
  bc:	f10d 0069 	add.w	r0, sp, #105	; 0x69
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:248
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
  c0:	9022      	str	r0, [sp, #136]	; 0x88
  c2:	f10d 006a 	add.w	r0, sp, #106	; 0x6a
  c6:	9023      	str	r0, [sp, #140]	; 0x8c
  c8:	f10d 006b 	add.w	r0, sp, #107	; 0x6b
  cc:	9024      	str	r0, [sp, #144]	; 0x90
  ce:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:249
    let align = USIZE_BYTES - 1;
  d0:	1e41      	subs	r1, r0, #1
  d2:	2801      	cmp	r0, #1
  d4:	9112      	str	r1, [sp, #72]	; 0x48
  d6:	f0c0 828b 	bcc.w	5f0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5f0>
  da:	e7ff      	b.n	dc <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0xdc>
  dc:	9812      	ldr	r0, [sp, #72]	; 0x48
  de:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:250
    let start_ptr = haystack.as_ptr();
  e0:	981b      	ldr	r0, [sp, #108]	; 0x6c
  e2:	991c      	ldr	r1, [sp, #112]	; 0x70
  e4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  e8:	9026      	str	r0, [sp, #152]	; 0x98
  ea:	e7ff      	b.n	ec <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0xec>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:251
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ec:	981b      	ldr	r0, [sp, #108]	; 0x6c
  ee:	991c      	ldr	r1, [sp, #112]	; 0x70
  f0:	9011      	str	r0, [sp, #68]	; 0x44
  f2:	9110      	str	r1, [sp, #64]	; 0x40
  f4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  f8:	900f      	str	r0, [sp, #60]	; 0x3c
  fa:	e7ff      	b.n	fc <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0xfc>
  fc:	980f      	ldr	r0, [sp, #60]	; 0x3c
  fe:	9028      	str	r0, [sp, #160]	; 0xa0
 100:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 102:	9811      	ldr	r0, [sp, #68]	; 0x44
 104:	9910      	ldr	r1, [sp, #64]	; 0x40
 106:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h8970bcc263193708E>
 10a:	900e      	str	r0, [sp, #56]	; 0x38
 10c:	910d      	str	r1, [sp, #52]	; 0x34
 10e:	e7ff      	b.n	110 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x110>
 110:	980e      	ldr	r0, [sp, #56]	; 0x38
 112:	990d      	ldr	r1, [sp, #52]	; 0x34
 114:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
 118:	9027      	str	r0, [sp, #156]	; 0x9c
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x11c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:252
    let mut ptr = end_ptr;
 11c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 11e:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:255
        if haystack.len() < USIZE_BYTES {
 120:	981b      	ldr	r0, [sp, #108]	; 0x6c
 122:	991c      	ldr	r1, [sp, #112]	; 0x70
 124:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
 128:	900c      	str	r0, [sp, #48]	; 0x30
 12a:	e7ff      	b.n	12c <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x12c>
 12c:	980c      	ldr	r0, [sp, #48]	; 0x30
 12e:	2803      	cmp	r0, #3
 130:	d851      	bhi.n	1d6 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1d6>
 132:	e7ff      	b.n	134 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x134>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 134:	9826      	ldr	r0, [sp, #152]	; 0x98
 136:	9927      	ldr	r1, [sp, #156]	; 0x9c
 138:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 13a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 13c:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 140:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 144:	f8cd e0b0 	str.w	lr, [sp, #176]	; 0xb0
 148:	f8cd c0ac 	str.w	ip, [sp, #172]	; 0xac
 14c:	932a      	str	r3, [sp, #168]	; 0xa8
 14e:	9050      	str	r0, [sp, #320]	; 0x140
 150:	9151      	str	r1, [sp, #324]	; 0x144
 152:	9252      	str	r2, [sp, #328]	; 0x148
_ZN6memchr8fallback14reverse_search17hcf6edb3816fd34e1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 154:	9850      	ldr	r0, [sp, #320]	; 0x140
 156:	9952      	ldr	r1, [sp, #328]	; 0x148
 158:	4288      	cmp	r0, r1
 15a:	d907      	bls.n	16c <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x16c>
 15c:	e7ff      	b.n	15e <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x15e>
 15e:	f240 0000 	movw	r0, #0
 162:	f2c0 0000 	movt	r0, #0
 166:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 16a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 16c:	9852      	ldr	r0, [sp, #328]	; 0x148
 16e:	9951      	ldr	r1, [sp, #324]	; 0x144
 170:	4288      	cmp	r0, r1
 172:	d907      	bls.n	184 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x184>
 174:	e7ff      	b.n	176 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x176>
 176:	f240 0000 	movw	r0, #0
 17a:	f2c0 0000 	movt	r0, #0
 17e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 182:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 184:	e7ff      	b.n	186 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x186>
 186:	9852      	ldr	r0, [sp, #328]	; 0x148
 188:	9950      	ldr	r1, [sp, #320]	; 0x140
 18a:	4288      	cmp	r0, r1
 18c:	d803      	bhi.n	196 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x196>
 18e:	e7ff      	b.n	190 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x190>
 190:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 192:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 194:	e01a      	b.n	1cc <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1cc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 196:	9852      	ldr	r0, [sp, #328]	; 0x148
 198:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 19c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 1a0:	9052      	str	r0, [sp, #328]	; 0x148
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 1a2:	9852      	ldr	r0, [sp, #328]	; 0x148
 1a4:	7800      	ldrb	r0, [r0, #0]
 1a6:	f88d 0157 	strb.w	r0, [sp, #343]	; 0x157
 1aa:	f89d 1157 	ldrb.w	r1, [sp, #343]	; 0x157
 1ae:	a82a      	add	r0, sp, #168	; 0xa8
 1b0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>
 1b4:	2800      	cmp	r0, #0
 1b6:	d008      	beq.n	1ca <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1ca>
 1b8:	e7ff      	b.n	1ba <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1ba>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 1ba:	9852      	ldr	r0, [sp, #328]	; 0x148
 1bc:	9950      	ldr	r1, [sp, #320]	; 0x140
 1be:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>
 1c2:	9054      	str	r0, [sp, #336]	; 0x150
 1c4:	2001      	movs	r0, #1
 1c6:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 1c8:	e000      	b.n	1cc <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1cc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 1ca:	e7dc      	b.n	186 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 1cc:	9853      	ldr	r0, [sp, #332]	; 0x14c
 1ce:	9954      	ldr	r1, [sp, #336]	; 0x150
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1d0:	911e      	str	r1, [sp, #120]	; 0x78
 1d2:	901d      	str	r0, [sp, #116]	; 0x74
 1d4:	e005      	b.n	1e2 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1e2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:259
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 1d6:	9829      	ldr	r0, [sp, #164]	; 0xa4
 1d8:	2104      	movs	r1, #4
 1da:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>
 1de:	900b      	str	r0, [sp, #44]	; 0x2c
 1e0:	e005      	b.n	1ee <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1ee>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1e2:	e003      	b.n	1ec <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1ec>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:283
}
 1e4:	981d      	ldr	r0, [sp, #116]	; 0x74
 1e6:	991e      	ldr	r1, [sp, #120]	; 0x78
 1e8:	b068      	add	sp, #416	; 0x1a0
 1ea:	bd70      	pop	{r4, r5, r6, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1ec:	e7fa      	b.n	1e4 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1e4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:259
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 1ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1f0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>
 1f4:	902d      	str	r0, [sp, #180]	; 0xb4
 1f6:	e7ff      	b.n	1f8 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1f8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:260
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1f8:	982d      	ldr	r0, [sp, #180]	; 0xb4
 1fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1fc:	4048      	eors	r0, r1
 1fe:	9056      	str	r0, [sp, #344]	; 0x158
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 200:	9856      	ldr	r0, [sp, #344]	; 0x158
 202:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 206:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 20a:	9956      	ldr	r1, [sp, #344]	; 0x158
 20c:	4388      	bics	r0, r1
 20e:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 212:	2800      	cmp	r0, #0
 214:	bf18      	it	ne
 216:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:260
        let eq1 = contains_zero_byte(chunk ^ vn1);
 218:	f88d 00bb 	strb.w	r0, [sp, #187]	; 0xbb
 21c:	e7ff      	b.n	21e <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x21e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:261
        let eq2 = contains_zero_byte(chunk ^ vn2);
 21e:	982d      	ldr	r0, [sp, #180]	; 0xb4
 220:	9920      	ldr	r1, [sp, #128]	; 0x80
 222:	4048      	eors	r0, r1
 224:	9057      	str	r0, [sp, #348]	; 0x15c
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 226:	9857      	ldr	r0, [sp, #348]	; 0x15c
 228:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 22c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 230:	9957      	ldr	r1, [sp, #348]	; 0x15c
 232:	4388      	bics	r0, r1
 234:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 238:	2800      	cmp	r0, #0
 23a:	bf18      	it	ne
 23c:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:261
        let eq2 = contains_zero_byte(chunk ^ vn2);
 23e:	f88d 00bc 	strb.w	r0, [sp, #188]	; 0xbc
 242:	e7ff      	b.n	244 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x244>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:262
        let eq3 = contains_zero_byte(chunk ^ vn3);
 244:	982d      	ldr	r0, [sp, #180]	; 0xb4
 246:	9921      	ldr	r1, [sp, #132]	; 0x84
 248:	4048      	eors	r0, r1
 24a:	9058      	str	r0, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 24c:	9858      	ldr	r0, [sp, #352]	; 0x160
 24e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 252:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 256:	9958      	ldr	r1, [sp, #352]	; 0x160
 258:	4388      	bics	r0, r1
 25a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 25e:	2800      	cmp	r0, #0
 260:	bf18      	it	ne
 262:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:262
        let eq3 = contains_zero_byte(chunk ^ vn3);
 264:	f88d 00bd 	strb.w	r0, [sp, #189]	; 0xbd
 268:	e7ff      	b.n	26a <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x26a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:263
        if eq1 || eq2 || eq3 {
 26a:	f89d 00bb 	ldrb.w	r0, [sp, #187]	; 0xbb
 26e:	07c0      	lsls	r0, r0, #31
 270:	2800      	cmp	r0, #0
 272:	d10f      	bne.n	294 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x294>
 274:	e012      	b.n	29c <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x29c>
 276:	2001      	movs	r0, #1
 278:	f88d 00be 	strb.w	r0, [sp, #190]	; 0xbe
 27c:	e004      	b.n	288 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x288>
 27e:	f89d 00bd 	ldrb.w	r0, [sp, #189]	; 0xbd
 282:	f88d 00be 	strb.w	r0, [sp, #190]	; 0xbe
 286:	e7ff      	b.n	288 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x288>
 288:	f89d 00be 	ldrb.w	r0, [sp, #190]	; 0xbe
 28c:	07c0      	lsls	r0, r0, #31
 28e:	2800      	cmp	r0, #0
 290:	d10f      	bne.n	2b2 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x2b2>
 292:	e05f      	b.n	354 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x354>
 294:	2001      	movs	r0, #1
 296:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 29a:	e004      	b.n	2a6 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x2a6>
 29c:	f89d 00bc 	ldrb.w	r0, [sp, #188]	; 0xbc
 2a0:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 2a4:	e7ff      	b.n	2a6 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x2a6>
 2a6:	f89d 00bf 	ldrb.w	r0, [sp, #191]	; 0xbf
 2aa:	07c0      	lsls	r0, r0, #31
 2ac:	2800      	cmp	r0, #0
 2ae:	d1e2      	bne.n	276 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x276>
 2b0:	e7e5      	b.n	27e <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x27e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 2b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 2b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 2b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 2ba:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 2be:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 2c2:	f8cd e0c8 	str.w	lr, [sp, #200]	; 0xc8
 2c6:	f8cd c0c4 	str.w	ip, [sp, #196]	; 0xc4
 2ca:	9330      	str	r3, [sp, #192]	; 0xc0
 2cc:	9059      	str	r0, [sp, #356]	; 0x164
 2ce:	915a      	str	r1, [sp, #360]	; 0x168
 2d0:	925b      	str	r2, [sp, #364]	; 0x16c
_ZN6memchr8fallback14reverse_search17hcf6edb3816fd34e1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 2d2:	9859      	ldr	r0, [sp, #356]	; 0x164
 2d4:	995b      	ldr	r1, [sp, #364]	; 0x16c
 2d6:	4288      	cmp	r0, r1
 2d8:	d907      	bls.n	2ea <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x2ea>
 2da:	e7ff      	b.n	2dc <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x2dc>
 2dc:	f240 0000 	movw	r0, #0
 2e0:	f2c0 0000 	movt	r0, #0
 2e4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2e8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 2ea:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2ec:	995a      	ldr	r1, [sp, #360]	; 0x168
 2ee:	4288      	cmp	r0, r1
 2f0:	d907      	bls.n	302 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x302>
 2f2:	e7ff      	b.n	2f4 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x2f4>
 2f4:	f240 0000 	movw	r0, #0
 2f8:	f2c0 0000 	movt	r0, #0
 2fc:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 300:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 302:	e7ff      	b.n	304 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x304>
 304:	985b      	ldr	r0, [sp, #364]	; 0x16c
 306:	9959      	ldr	r1, [sp, #356]	; 0x164
 308:	4288      	cmp	r0, r1
 30a:	d803      	bhi.n	314 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x314>
 30c:	e7ff      	b.n	30e <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x30e>
 30e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 310:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 312:	e01a      	b.n	34a <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x34a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 314:	985b      	ldr	r0, [sp, #364]	; 0x16c
 316:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 31a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 31e:	905b      	str	r0, [sp, #364]	; 0x16c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 320:	985b      	ldr	r0, [sp, #364]	; 0x16c
 322:	7800      	ldrb	r0, [r0, #0]
 324:	f88d 017b 	strb.w	r0, [sp, #379]	; 0x17b
 328:	f89d 117b 	ldrb.w	r1, [sp, #379]	; 0x17b
 32c:	a830      	add	r0, sp, #192	; 0xc0
 32e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>
 332:	2800      	cmp	r0, #0
 334:	d008      	beq.n	348 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x348>
 336:	e7ff      	b.n	338 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x338>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 338:	985b      	ldr	r0, [sp, #364]	; 0x16c
 33a:	9959      	ldr	r1, [sp, #356]	; 0x164
 33c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>
 340:	905d      	str	r0, [sp, #372]	; 0x174
 342:	2001      	movs	r0, #1
 344:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 346:	e000      	b.n	34a <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x34a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 348:	e7dc      	b.n	304 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x304>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 34a:	985c      	ldr	r0, [sp, #368]	; 0x170
 34c:	995d      	ldr	r1, [sp, #372]	; 0x174
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 34e:	911e      	str	r1, [sp, #120]	; 0x78
 350:	901d      	str	r0, [sp, #116]	; 0x74
 352:	e008      	b.n	366 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x366>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:267
        ptr = (end_ptr as usize & !align) as *const u8;
 354:	9827      	ldr	r0, [sp, #156]	; 0x9c
 356:	9925      	ldr	r1, [sp, #148]	; 0x94
 358:	4388      	bics	r0, r1
 35a:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:268
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 35c:	9826      	ldr	r0, [sp, #152]	; 0x98
 35e:	9929      	ldr	r1, [sp, #164]	; 0xa4
 360:	4288      	cmp	r0, r1
 362:	d905      	bls.n	370 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x370>
 364:	e000      	b.n	368 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x368>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 366:	e741      	b.n	1ec <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1ec>
 368:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:268
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 36a:	f88d 00cf 	strb.w	r0, [sp, #207]	; 0xcf
 36e:	e008      	b.n	382 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x382>
 370:	9829      	ldr	r0, [sp, #164]	; 0xa4
 372:	9927      	ldr	r1, [sp, #156]	; 0x9c
 374:	2200      	movs	r2, #0
 376:	4288      	cmp	r0, r1
 378:	bf98      	it	ls
 37a:	2201      	movls	r2, #1
 37c:	f88d 20cf 	strb.w	r2, [sp, #207]	; 0xcf
 380:	e7ff      	b.n	382 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x382>
 382:	f89d 00cf 	ldrb.w	r0, [sp, #207]	; 0xcf
 386:	07c0      	lsls	r0, r0, #31
 388:	2800      	cmp	r0, #0
 38a:	d107      	bne.n	39c <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x39c>
 38c:	e7ff      	b.n	38e <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x38e>
 38e:	f240 0000 	movw	r0, #0
 392:	f2c0 0000 	movt	r0, #0
 396:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 39a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 39c:	e7ff      	b.n	39e <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x39e>
 39e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 3a0:	9926      	ldr	r1, [sp, #152]	; 0x98
 3a2:	2204      	movs	r2, #4
 3a4:	900a      	str	r0, [sp, #40]	; 0x28
 3a6:	4608      	mov	r0, r1
 3a8:	4611      	mov	r1, r2
 3aa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>
 3ae:	9009      	str	r0, [sp, #36]	; 0x24
 3b0:	e050      	b.n	454 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x454>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:281
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 3b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 3b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 3b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 3b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 3ba:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 3be:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 3c2:	f8cd e138 	str.w	lr, [sp, #312]	; 0x138
 3c6:	f8cd c134 	str.w	ip, [sp, #308]	; 0x134
 3ca:	934c      	str	r3, [sp, #304]	; 0x130
 3cc:	905f      	str	r0, [sp, #380]	; 0x17c
 3ce:	9160      	str	r1, [sp, #384]	; 0x180
 3d0:	9261      	str	r2, [sp, #388]	; 0x184
_ZN6memchr8fallback14reverse_search17hcf6edb3816fd34e1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 3d2:	985f      	ldr	r0, [sp, #380]	; 0x17c
 3d4:	9961      	ldr	r1, [sp, #388]	; 0x184
 3d6:	4288      	cmp	r0, r1
 3d8:	d907      	bls.n	3ea <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x3ea>
 3da:	e7ff      	b.n	3dc <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x3dc>
 3dc:	f240 0000 	movw	r0, #0
 3e0:	f2c0 0000 	movt	r0, #0
 3e4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 3e8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 3ea:	9861      	ldr	r0, [sp, #388]	; 0x184
 3ec:	9960      	ldr	r1, [sp, #384]	; 0x180
 3ee:	4288      	cmp	r0, r1
 3f0:	d907      	bls.n	402 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x402>
 3f2:	e7ff      	b.n	3f4 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x3f4>
 3f4:	f240 0000 	movw	r0, #0
 3f8:	f2c0 0000 	movt	r0, #0
 3fc:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 400:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 402:	e7ff      	b.n	404 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x404>
 404:	9861      	ldr	r0, [sp, #388]	; 0x184
 406:	995f      	ldr	r1, [sp, #380]	; 0x17c
 408:	4288      	cmp	r0, r1
 40a:	d803      	bhi.n	414 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x414>
 40c:	e7ff      	b.n	40e <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x40e>
 40e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 410:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 412:	e01a      	b.n	44a <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x44a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 414:	9861      	ldr	r0, [sp, #388]	; 0x184
 416:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 41a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
 41e:	9061      	str	r0, [sp, #388]	; 0x184
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 420:	9861      	ldr	r0, [sp, #388]	; 0x184
 422:	7800      	ldrb	r0, [r0, #0]
 424:	f88d 0193 	strb.w	r0, [sp, #403]	; 0x193
 428:	f89d 1193 	ldrb.w	r1, [sp, #403]	; 0x193
 42c:	a84c      	add	r0, sp, #304	; 0x130
 42e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>
 432:	2800      	cmp	r0, #0
 434:	d008      	beq.n	448 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x448>
 436:	e7ff      	b.n	438 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x438>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 438:	9861      	ldr	r0, [sp, #388]	; 0x184
 43a:	995f      	ldr	r1, [sp, #380]	; 0x17c
 43c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>
 440:	9063      	str	r0, [sp, #396]	; 0x18c
 442:	2001      	movs	r0, #1
 444:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 446:	e000      	b.n	44a <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x44a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 448:	e7dc      	b.n	404 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x404>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 44a:	9862      	ldr	r0, [sp, #392]	; 0x188
 44c:	9963      	ldr	r1, [sp, #396]	; 0x18c
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:281
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 44e:	911e      	str	r1, [sp, #120]	; 0x78
 450:	901d      	str	r0, [sp, #116]	; 0x74
 452:	e0cc      	b.n	5ee <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5ee>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 454:	980a      	ldr	r0, [sp, #40]	; 0x28
 456:	9909      	ldr	r1, [sp, #36]	; 0x24
 458:	4288      	cmp	r0, r1
 45a:	d3aa      	bcc.n	3b2 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x3b2>
 45c:	e7ff      	b.n	45e <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x45e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:270
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 45e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 460:	9008      	str	r0, [sp, #32]
 462:	e7ff      	b.n	464 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x464>
 464:	9808      	ldr	r0, [sp, #32]
 466:	f000 0103 	and.w	r1, r0, #3
 46a:	9136      	str	r1, [sp, #216]	; 0xd8
 46c:	f240 0100 	movw	r1, #0
 470:	f2c0 0100 	movt	r1, #0
 474:	9134      	str	r1, [sp, #208]	; 0xd0
 476:	a936      	add	r1, sp, #216	; 0xd8
 478:	9135      	str	r1, [sp, #212]	; 0xd4
 47a:	9934      	ldr	r1, [sp, #208]	; 0xd0
 47c:	9137      	str	r1, [sp, #220]	; 0xdc
 47e:	9935      	ldr	r1, [sp, #212]	; 0xd4
 480:	9138      	str	r1, [sp, #224]	; 0xe0
 482:	9937      	ldr	r1, [sp, #220]	; 0xdc
 484:	6809      	ldr	r1, [r1, #0]
 486:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 488:	6812      	ldr	r2, [r2, #0]
 48a:	4291      	cmp	r1, r2
 48c:	d016      	beq.n	4bc <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x4bc>
 48e:	e7ff      	b.n	490 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x490>
 490:	9837      	ldr	r0, [sp, #220]	; 0xdc
 492:	9045      	str	r0, [sp, #276]	; 0x114
 494:	9838      	ldr	r0, [sp, #224]	; 0xe0
 496:	9046      	str	r0, [sp, #280]	; 0x118
 498:	a845      	add	r0, sp, #276	; 0x114
 49a:	9043      	str	r0, [sp, #268]	; 0x10c
 49c:	a846      	add	r0, sp, #280	; 0x118
 49e:	9044      	str	r0, [sp, #272]	; 0x110
 4a0:	9843      	ldr	r0, [sp, #268]	; 0x10c
 4a2:	9047      	str	r0, [sp, #284]	; 0x11c
 4a4:	9844      	ldr	r0, [sp, #272]	; 0x110
 4a6:	9048      	str	r0, [sp, #288]	; 0x120
 4a8:	9847      	ldr	r0, [sp, #284]	; 0x11c
 4aa:	f240 0100 	movw	r1, #0
 4ae:	f2c0 0100 	movt	r1, #0
 4b2:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 4b6:	9007      	str	r0, [sp, #28]
 4b8:	9106      	str	r1, [sp, #24]
 4ba:	e005      	b.n	4c8 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x4c8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:272
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 4bc:	9829      	ldr	r0, [sp, #164]	; 0xa4
 4be:	2104      	movs	r1, #4
 4c0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>
 4c4:	9005      	str	r0, [sp, #20]
 4c6:	e028      	b.n	51a <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x51a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:270
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 4c8:	9848      	ldr	r0, [sp, #288]	; 0x120
 4ca:	f240 0100 	movw	r1, #0
 4ce:	f2c0 0100 	movt	r1, #0
 4d2:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h1d3ecc6938422844E>
 4d6:	9004      	str	r0, [sp, #16]
 4d8:	9103      	str	r1, [sp, #12]
 4da:	e7ff      	b.n	4dc <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x4dc>
 4dc:	9807      	ldr	r0, [sp, #28]
 4de:	903f      	str	r0, [sp, #252]	; 0xfc
 4e0:	9906      	ldr	r1, [sp, #24]
 4e2:	9140      	str	r1, [sp, #256]	; 0x100
 4e4:	9a04      	ldr	r2, [sp, #16]
 4e6:	9241      	str	r2, [sp, #260]	; 0x104
 4e8:	9b03      	ldr	r3, [sp, #12]
 4ea:	9342      	str	r3, [sp, #264]	; 0x108
 4ec:	46ec      	mov	ip, sp
 4ee:	f04f 0e02 	mov.w	lr, #2
 4f2:	f8cc e000 	str.w	lr, [ip]
 4f6:	f240 0100 	movw	r1, #0
 4fa:	f2c0 0100 	movt	r1, #0
 4fe:	a839      	add	r0, sp, #228	; 0xe4
 500:	2203      	movs	r2, #3
 502:	ab3f      	add	r3, sp, #252	; 0xfc
 504:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h84c60e9b914ece56E>
 508:	e7ff      	b.n	2 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x2>
 50a:	f240 0100 	movw	r1, #0
 50e:	f2c0 0100 	movt	r1, #0
 512:	a839      	add	r0, sp, #228	; 0xe4
 514:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 518:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:272
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 51a:	9805      	ldr	r0, [sp, #20]
 51c:	6801      	ldr	r1, [r0, #0]
 51e:	9149      	str	r1, [sp, #292]	; 0x124
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:273
            let eq1 = contains_zero_byte(chunk ^ vn1);
 520:	9949      	ldr	r1, [sp, #292]	; 0x124
 522:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 524:	4051      	eors	r1, r2
 526:	9165      	str	r1, [sp, #404]	; 0x194
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 528:	9865      	ldr	r0, [sp, #404]	; 0x194
 52a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 52e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 532:	9965      	ldr	r1, [sp, #404]	; 0x194
 534:	4388      	bics	r0, r1
 536:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 53a:	2800      	cmp	r0, #0
 53c:	bf18      	it	ne
 53e:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:273
            let eq1 = contains_zero_byte(chunk ^ vn1);
 540:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 544:	e7ff      	b.n	546 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x546>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:274
            let eq2 = contains_zero_byte(chunk ^ vn2);
 546:	9849      	ldr	r0, [sp, #292]	; 0x124
 548:	9920      	ldr	r1, [sp, #128]	; 0x80
 54a:	4048      	eors	r0, r1
 54c:	9066      	str	r0, [sp, #408]	; 0x198
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 54e:	9866      	ldr	r0, [sp, #408]	; 0x198
 550:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 554:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 558:	9966      	ldr	r1, [sp, #408]	; 0x198
 55a:	4388      	bics	r0, r1
 55c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 560:	2800      	cmp	r0, #0
 562:	bf18      	it	ne
 564:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:274
            let eq2 = contains_zero_byte(chunk ^ vn2);
 566:	f88d 012c 	strb.w	r0, [sp, #300]	; 0x12c
 56a:	e7ff      	b.n	56c <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x56c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:275
            let eq3 = contains_zero_byte(chunk ^ vn3);
 56c:	9849      	ldr	r0, [sp, #292]	; 0x124
 56e:	9921      	ldr	r1, [sp, #132]	; 0x84
 570:	4048      	eors	r0, r1
 572:	9067      	str	r0, [sp, #412]	; 0x19c
_ZN6memchr8fallback18contains_zero_byte17he6d245b391ef37f8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 574:	9867      	ldr	r0, [sp, #412]	; 0x19c
 576:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 57a:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>
 57e:	9967      	ldr	r1, [sp, #412]	; 0x19c
 580:	4388      	bics	r0, r1
 582:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 586:	2800      	cmp	r0, #0
 588:	bf18      	it	ne
 58a:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:275
            let eq3 = contains_zero_byte(chunk ^ vn3);
 58c:	f88d 012d 	strb.w	r0, [sp, #301]	; 0x12d
 590:	e7ff      	b.n	592 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x592>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:276
            if eq1 || eq2 || eq3 {
 592:	f89d 012b 	ldrb.w	r0, [sp, #299]	; 0x12b
 596:	07c0      	lsls	r0, r0, #31
 598:	2800      	cmp	r0, #0
 59a:	d10f      	bne.n	5bc <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5bc>
 59c:	e012      	b.n	5c4 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5c4>
 59e:	2001      	movs	r0, #1
 5a0:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5a4:	e004      	b.n	5b0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5b0>
 5a6:	f89d 012d 	ldrb.w	r0, [sp, #301]	; 0x12d
 5aa:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5ae:	e7ff      	b.n	5b0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5b0>
 5b0:	f89d 012e 	ldrb.w	r0, [sp, #302]	; 0x12e
 5b4:	07c0      	lsls	r0, r0, #31
 5b6:	2800      	cmp	r0, #0
 5b8:	d10f      	bne.n	5da <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5da>
 5ba:	e00f      	b.n	5dc <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5dc>
 5bc:	2001      	movs	r0, #1
 5be:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5c2:	e004      	b.n	5ce <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5ce>
 5c4:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 5c8:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5cc:	e7ff      	b.n	5ce <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5ce>
 5ce:	f89d 012f 	ldrb.w	r0, [sp, #303]	; 0x12f
 5d2:	07c0      	lsls	r0, r0, #31
 5d4:	2800      	cmp	r0, #0
 5d6:	d1e2      	bne.n	59e <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x59e>
 5d8:	e7e5      	b.n	5a6 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5a6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:277
                break;
 5da:	e6ea      	b.n	3b2 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x3b2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:279
            ptr = ptr_sub(ptr, USIZE_BYTES);
 5dc:	9829      	ldr	r0, [sp, #164]	; 0xa4
 5de:	2104      	movs	r1, #4
 5e0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE>
 5e4:	9002      	str	r0, [sp, #8]
 5e6:	e7ff      	b.n	5e8 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x5e8>
 5e8:	9802      	ldr	r0, [sp, #8]
 5ea:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 5ec:	e6d7      	b.n	39e <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x39e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:283
}
 5ee:	e5f9      	b.n	1e4 <_ZN6memchr8fallback8memrchr317heffd0e55723eda0dE+0x1e4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:249
    let align = USIZE_BYTES - 1;
 5f0:	f240 0000 	movw	r0, #0
 5f4:	f2c0 0000 	movt	r0, #0
 5f8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 5fc:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E:

00000000 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E>:
_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:248
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100d 	strb.w	r1, [sp, #13]
   c:	f89d 000d 	ldrb.w	r0, [sp, #13]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d014      	beq.n	48 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E+0x48>
  1e:	e017      	b.n	50 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E+0x50>
  20:	2001      	movs	r0, #1
  22:	f88d 000e 	strb.w	r0, [sp, #14]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E+0x40>
  28:	f89d 000d 	ldrb.w	r0, [sp, #13]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6889      	ldr	r1, [r1, #8]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000e 	strb.w	r0, [sp, #14]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E+0x40>
  40:	f89d 000e 	ldrb.w	r0, [sp, #14]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr
  48:	2001      	movs	r0, #1
  4a:	f88d 000f 	strb.w	r0, [sp, #15]
  4e:	e00b      	b.n	68 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E+0x68>
  50:	f89d 000d 	ldrb.w	r0, [sp, #13]
  54:	9902      	ldr	r1, [sp, #8]
  56:	6849      	ldr	r1, [r1, #4]
  58:	7809      	ldrb	r1, [r1, #0]
  5a:	1a40      	subs	r0, r0, r1
  5c:	fab0 f080 	clz	r0, r0
  60:	0940      	lsrs	r0, r0, #5
  62:	f88d 000f 	strb.w	r0, [sp, #15]
  66:	e7ff      	b.n	68 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E+0x68>
  68:	f89d 000f 	ldrb.w	r0, [sp, #15]
  6c:	07c0      	lsls	r0, r0, #31
  6e:	2800      	cmp	r0, #0
  70:	d1d6      	bne.n	20 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E+0x20>
  72:	e7d9      	b.n	28 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h16dd551f0ad0c2f6E+0x28>

Disassembly of section .text._ZN6memchr8fallback7ptr_add17h3881684f61cd48c8E:

00000000 <_ZN6memchr8fallback7ptr_add17h3881684f61cd48c8E>:
_ZN6memchr8fallback7ptr_add17h3881684f61cd48c8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:324

/// Increment the given pointer by the given amount.
unsafe fn ptr_add(ptr: *const u8, amt: usize) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:325
    debug_assert!(amt < ::core::isize::MAX as usize);
   c:	9805      	ldr	r0, [sp, #20]
   e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  12:	4288      	cmp	r0, r1
  14:	9203      	str	r2, [sp, #12]
  16:	9302      	str	r3, [sp, #8]
  18:	d307      	bcc.n	2a <_ZN6memchr8fallback7ptr_add17h3881684f61cd48c8E+0x2a>
  1a:	e7ff      	b.n	1c <_ZN6memchr8fallback7ptr_add17h3881684f61cd48c8E+0x1c>
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  28:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:326
    ptr.offset(amt as isize)
  2a:	9804      	ldr	r0, [sp, #16]
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
  32:	9001      	str	r0, [sp, #4]
  34:	e7ff      	b.n	36 <_ZN6memchr8fallback7ptr_add17h3881684f61cd48c8E+0x36>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:327
}
  36:	9801      	ldr	r0, [sp, #4]
  38:	b006      	add	sp, #24
  3a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback7ptr_sub17heb395d5965d3dd33E:

00000000 <_ZN6memchr8fallback7ptr_sub17heb395d5965d3dd33E>:
_ZN6memchr8fallback7ptr_sub17heb395d5965d3dd33E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:330

/// Decrement the given pointer by the given amount.
unsafe fn ptr_sub(ptr: *const u8, amt: usize) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:331
    debug_assert!(amt < ::core::isize::MAX as usize);
   c:	9807      	ldr	r0, [sp, #28]
   e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  12:	4288      	cmp	r0, r1
  14:	9205      	str	r2, [sp, #20]
  16:	9304      	str	r3, [sp, #16]
  18:	d307      	bcc.n	2a <_ZN6memchr8fallback7ptr_sub17heb395d5965d3dd33E+0x2a>
  1a:	e7ff      	b.n	1c <_ZN6memchr8fallback7ptr_sub17heb395d5965d3dd33E+0x1c>
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  28:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:332
    ptr.offset((amt as isize).wrapping_neg())
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	9003      	str	r0, [sp, #12]
  30:	4608      	mov	r0, r1
  32:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h674444e53540e214E>
  36:	9002      	str	r0, [sp, #8]
  38:	e7ff      	b.n	3a <_ZN6memchr8fallback7ptr_sub17heb395d5965d3dd33E+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	9902      	ldr	r1, [sp, #8]
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>
  42:	9001      	str	r0, [sp, #4]
  44:	e7ff      	b.n	46 <_ZN6memchr8fallback7ptr_sub17heb395d5965d3dd33E+0x46>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:333
}
  46:	9801      	ldr	r0, [sp, #4]
  48:	b008      	add	sp, #32
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback20read_unaligned_usize17h5f365a4b53e9bf65E:

00000000 <_ZN6memchr8fallback20read_unaligned_usize17h5f365a4b53e9bf65E>:
_ZN6memchr8fallback20read_unaligned_usize17h5f365a4b53e9bf65E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:335

unsafe fn read_unaligned_usize(ptr: *const u8) -> usize {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
   8:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:336
    let mut n: usize = 0;
   a:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:337
    ptr::copy_nonoverlapping(ptr, &mut n as *mut _ as *mut u8, USIZE_BYTES);
   c:	9802      	ldr	r0, [sp, #8]
   e:	aa03      	add	r2, sp, #12
  10:	2304      	movs	r3, #4
  12:	9101      	str	r1, [sp, #4]
  14:	4611      	mov	r1, r2
  16:	461a      	mov	r2, r3
  18:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h3b00e9af5e207765E>
  1c:	e7ff      	b.n	1e <_ZN6memchr8fallback20read_unaligned_usize17h5f365a4b53e9bf65E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:338
    n
  1e:	9803      	ldr	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:339
}
  20:	b004      	add	sp, #16
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback3sub17hae9d49f84b10f278E:

00000000 <_ZN6memchr8fallback3sub17hae9d49f84b10f278E>:
_ZN6memchr8fallback3sub17hae9d49f84b10f278E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:343

/// Subtract `b` from `a` and return the difference. `a` should be greater than
/// or equal to `b`.
fn sub(a: *const u8, b: *const u8) -> usize {
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:344
    debug_assert!(a >= b);
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	4288      	cmp	r0, r1
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	d207      	bcs.n	26 <_ZN6memchr8fallback3sub17hae9d49f84b10f278E+0x26>
  16:	e7ff      	b.n	18 <_ZN6memchr8fallback3sub17hae9d49f84b10f278E+0x18>
  18:	f240 0000 	movw	r0, #0
  1c:	f2c0 0000 	movt	r0, #0
  20:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  24:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:345
    (a as usize) - (b as usize)
  26:	9804      	ldr	r0, [sp, #16]
  28:	9905      	ldr	r1, [sp, #20]
  2a:	1a42      	subs	r2, r0, r1
  2c:	4288      	cmp	r0, r1
  2e:	9201      	str	r2, [sp, #4]
  30:	d303      	bcc.n	3a <_ZN6memchr8fallback3sub17hae9d49f84b10f278E+0x3a>
  32:	e7ff      	b.n	34 <_ZN6memchr8fallback3sub17hae9d49f84b10f278E+0x34>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:346
}
  34:	9801      	ldr	r0, [sp, #4]
  36:	b006      	add	sp, #24
  38:	4770      	bx	lr
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:345
    (a as usize) - (b as usize)
  3a:	f240 0000 	movw	r0, #0
  3e:	f2c0 0000 	movt	r0, #0
  42:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  46:	defe      	udf	#254	; 0xfe

memchr-4a26f05321a44b1a.memchr.dy9iou46-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.dy9iou46-cgu.6
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E



Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1294
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1297
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1298
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17he1e081ac323ab731E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1078
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

memchr-4a26f05321a44b1a.memchr.dy9iou46-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.dy9iou46-cgu.7
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
000002af l       .debug_str	00000000 
000002b5 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h4b7ee9ad6eaf0278E	00000022 _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h4b7ee9ad6eaf0278E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h847f75153b733659E	00000044 _ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h847f75153b733659E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17hecb360df3ac07b65E	00000006 _ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17hecb360df3ac07b65E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h4b7ee9ad6eaf0278E	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h4b7ee9ad6eaf0278E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h674444e53540e214E	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h674444e53540e214E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h847f75153b733659E	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h847f75153b733659E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17hecb360df3ac07b65E	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17hecb360df3ac07b65E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h674444e53540e214E	0000001c .hidden _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h674444e53540e214E
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E	00000022 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h4b7ee9ad6eaf0278E:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h4b7ee9ad6eaf0278E>:
_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h4b7ee9ad6eaf0278E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1005
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1006
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h4b7ee9ad6eaf0278E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1007
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h674444e53540e214E:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h674444e53540e214E>:
_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h674444e53540e214E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1182
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1183
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h674444e53540e214E>
  10:	9101      	str	r1, [sp, #4]
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17h674444e53540e214E+0x16>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1184
  16:	9800      	ldr	r0, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h847f75153b733659E:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h847f75153b733659E>:
_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h847f75153b733659E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1536
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1537
   8:	9805      	ldr	r0, [sp, #20]
   a:	43c0      	mvns	r0, r0
   c:	2201      	movs	r2, #1
   e:	9104      	str	r1, [sp, #16]
  10:	4611      	mov	r1, r2
  12:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h847f75153b733659E>
  16:	9003      	str	r0, [sp, #12]
  18:	e7ff      	b.n	1a <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h847f75153b733659E+0x1a>
  1a:	9805      	ldr	r0, [sp, #20]
  1c:	9002      	str	r0, [sp, #8]
  1e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h847f75153b733659E>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h847f75153b733659E+0x26>
  26:	9802      	ldr	r0, [sp, #8]
  28:	9901      	ldr	r1, [sp, #4]
  2a:	1a42      	subs	r2, r0, r1
  2c:	fab2 f282 	clz	r2, r2
  30:	0952      	lsrs	r2, r2, #5
  32:	9b03      	ldr	r3, [sp, #12]
  34:	9306      	str	r3, [sp, #24]
  36:	f88d 201c 	strb.w	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1538
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	f89d 101c 	ldrb.w	r1, [sp, #28]
  40:	b008      	add	sp, #32
  42:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17hecb360df3ac07b65E:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17hecb360df3ac07b65E>:
_ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17hecb360df3ac07b65E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:234
   0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:236
   4:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E>:
_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2862
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2863
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	1a40      	subs	r0, r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17h4d7f2926fc152d62E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2864
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

memchr-4a26f05321a44b1a.memchr.dy9iou46-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.dy9iou46-cgu.8
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
00000199 l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002cb l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002db l       .debug_str	00000000 
000002df l       .debug_str	00000000 
000002f0 l       .debug_str	00000000 
000002f4 l       .debug_str	00000000 
00000000 l    d  .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E	00000000 .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h993f234bd197aef4E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h993f234bd197aef4E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E	00000050 _ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17h94102305f9a42bd0E
00000000         *UND*	00000000 _ZN4core5slice20slice_index_len_fail17hbeb3bb6238e26ddbE
00000000         *UND*	00000000 _ZN4core5slice22slice_index_order_fail17h168c6dff5594bafeE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h993f234bd197aef4E	00000052 _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h993f234bd197aef4E
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE	0000008a _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE



Disassembly of section .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E:

00000000 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E>:
_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2817
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2818
  10:	9807      	ldr	r0, [sp, #28]
  12:	9908      	ldr	r1, [sp, #32]
  14:	9a09      	ldr	r2, [sp, #36]	; 0x24
  16:	9006      	str	r0, [sp, #24]
  18:	4608      	mov	r0, r1
  1a:	4611      	mov	r1, r2
  1c:	9305      	str	r3, [sp, #20]
  1e:	f8cd c010 	str.w	ip, [sp, #16]
  22:	f8cd e00c 	str.w	lr, [sp, #12]
  26:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  2a:	9002      	str	r0, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E+0x2e>
  2e:	9806      	ldr	r0, [sp, #24]
  30:	900a      	str	r0, [sp, #40]	; 0x28
  32:	9902      	ldr	r1, [sp, #8]
  34:	910b      	str	r1, [sp, #44]	; 0x2c
  36:	9a08      	ldr	r2, [sp, #32]
  38:	9b09      	ldr	r3, [sp, #36]	; 0x24
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E>
  42:	9001      	str	r0, [sp, #4]
  44:	9100      	str	r1, [sp, #0]
  46:	e7ff      	b.n	48 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h415feeca87de3c66E+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2819
  48:	9801      	ldr	r0, [sp, #4]
  4a:	9900      	ldr	r1, [sp, #0]
  4c:	b00c      	add	sp, #48	; 0x30
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h993f234bd197aef4E:

00000000 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h993f234bd197aef4E>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h993f234bd197aef4E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2723
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2724
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  28:	9003      	str	r0, [sp, #12]
  2a:	e7ff      	b.n	2c <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h993f234bd197aef4E+0x2c>
  2c:	9908      	ldr	r1, [sp, #32]
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h7c645ba2a76353f0E>
  34:	9002      	str	r0, [sp, #8]
  36:	e7ff      	b.n	38 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h993f234bd197aef4E+0x38>
  38:	9808      	ldr	r0, [sp, #32]
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	1a09      	subs	r1, r1, r0
  3e:	9802      	ldr	r0, [sp, #8]
  40:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17h94102305f9a42bd0E>
  44:	9001      	str	r0, [sp, #4]
  46:	9100      	str	r1, [sp, #0]
  48:	e7ff      	b.n	4a <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h993f234bd197aef4E+0x4a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2725
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	9900      	ldr	r1, [sp, #0]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE:

00000000 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2733
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2734
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	4288      	cmp	r0, r1
  1a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1e:	f8cd e020 	str.w	lr, [sp, #32]
  22:	9407      	str	r4, [sp, #28]
  24:	9506      	str	r5, [sp, #24]
  26:	d905      	bls.n	34 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE+0x34>
  28:	e7ff      	b.n	2a <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE+0x2a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2735
  2a:	980a      	ldr	r0, [sp, #40]	; 0x28
  2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice22slice_index_order_fail17h168c6dff5594bafeE>
  32:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2736
  34:	980b      	ldr	r0, [sp, #44]	; 0x2c
  36:	990c      	ldr	r1, [sp, #48]	; 0x30
  38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  3a:	9005      	str	r0, [sp, #20]
  3c:	4608      	mov	r0, r1
  3e:	4611      	mov	r1, r2
  40:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  44:	9004      	str	r0, [sp, #16]
  46:	e7ff      	b.n	48 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE+0x48>
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	4288      	cmp	r0, r1
  4e:	d90a      	bls.n	66 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE+0x66>
  50:	e7ff      	b.n	52 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE+0x52>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2737
  52:	980b      	ldr	r0, [sp, #44]	; 0x2c
  54:	990c      	ldr	r1, [sp, #48]	; 0x30
  56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  58:	9003      	str	r0, [sp, #12]
  5a:	4608      	mov	r0, r1
  5c:	4611      	mov	r1, r2
  5e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  62:	9002      	str	r0, [sp, #8]
  64:	e008      	b.n	78 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE+0x78>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2740
  66:	980a      	ldr	r0, [sp, #40]	; 0x28
  68:	990b      	ldr	r1, [sp, #44]	; 0x2c
  6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  6e:	f7ff fffe 	bl	0 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE>
  72:	9001      	str	r0, [sp, #4]
  74:	9100      	str	r1, [sp, #0]
  76:	e004      	b.n	82 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he03e3661fc5ff62dE+0x82>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2737
  78:	9803      	ldr	r0, [sp, #12]
  7a:	9902      	ldr	r1, [sp, #8]
  7c:	f7ff fffe 	bl	0 <_ZN4core5slice20slice_index_len_fail17hbeb3bb6238e26ddbE>
  80:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2742
  82:	9801      	ldr	r0, [sp, #4]
  84:	9900      	ldr	r1, [sp, #0]
  86:	b00e      	add	sp, #56	; 0x38
  88:	bdb0      	pop	{r4, r5, r7, pc}

memchr-4a26f05321a44b1a.memchr.dy9iou46-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.dy9iou46-cgu.9
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
0000021d l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
0000029c l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002b2 l       .debug_str	00000000 
000002bc l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000342 l       .debug_str	00000000 
00000346 l       .debug_str	00000000 
0000034e l       .debug_str	00000000 
00000365 l       .debug_str	00000000 
00000389 l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003aa l       .debug_str	00000000 
000003b3 l       .debug_str	00000000 
000003ba l       .debug_str	00000000 
000003d3 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE	00000000 .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7745c70378224f37E
00000000 g     F .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE	00000072 .hidden _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE
00000000         *UND*	00000000 _ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17hed8544291e881046E
00000000         *UND*	00000000 _ZN4core3fmt3num55_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$usize$GT$3fmt17h7664323894ca776cE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_lower_hex17h9d5bb9d6334ce85bE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_upper_hex17h4ec2023d886cbb56E



Disassembly of section .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE:

00000000 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE>:
_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h9d5bb9d6334ce85bE>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d007      	beq.n	32 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x32>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x24>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17hed8544291e881046E>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e004      	b.n	3c <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x3c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  32:	9806      	ldr	r0, [sp, #24]
  34:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17h4ec2023d886cbb56E>
  38:	9001      	str	r0, [sp, #4]
  3a:	e000      	b.n	3e <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x3e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
  3c:	e015      	b.n	6a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d007      	beq.n	56 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x56>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$usize$GT$3fmt17h7664323894ca776cE>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e006      	b.n	64 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x64>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:152
  56:	9805      	ldr	r0, [sp, #20]
  58:	9906      	ldr	r1, [sp, #24]
  5a:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7745c70378224f37E>
  5e:	f88d 001f 	strb.w	r0, [sp, #31]
  62:	e000      	b.n	66 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x66>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  64:	e000      	b.n	68 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x68>
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x68>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h191a36411321a02bE+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

memchr-aafdca3e5d824d70.memchr.571a8asi-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.571a8asi-cgu.0
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000128 l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
0000016a l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
000001a3 l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001ed l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001f8 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000213 l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
0000022b l       .debug_str	00000000 
0000022f l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000268 l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
00000274 l       .debug_str	00000000 
0000028b l       .debug_str	00000000 
000002af l       .debug_str	00000000 
000002cb l       .debug_str	00000000 
000002d0 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002e0 l       .debug_str	00000000 
000002f9 l       .debug_str	00000000 
00000303 l       .debug_str	00000000 
0000031d l       .debug_str	00000000 
0000037b l       .debug_str	00000000 
00000386 l       .debug_str	00000000 
0000038d l       .debug_str	00000000 
00000397 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003a8 l       .debug_str	00000000 
000003b0 l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003be l       .debug_str	00000000 
000003c1 l       .debug_str	00000000 
000003ca l       .debug_str	00000000 
000003d1 l       .debug_str	00000000 
000003d4 l       .debug_str	00000000 
000003da l       .debug_str	00000000 
000003e4 l       .debug_str	00000000 
000003ec l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
000003fd l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
00000429 l       .debug_str	00000000 
00000448 l       .debug_str	00000000 
0000046f l       .debug_str	00000000 
00000479 l       .debug_str	00000000 
000004c1 l       .debug_str	00000000 
000004cc l       .debug_str	00000000 
000004d3 l       .debug_str	00000000 
00000504 l       .debug_str	00000000 
00000510 l       .debug_str	00000000 
00000542 l       .debug_str	00000000 
00000549 l       .debug_str	00000000 
0000054e l       .debug_str	00000000 
00000556 l       .debug_str	00000000 
00000558 l       .debug_str	00000000 
0000055a l       .debug_str	00000000 
00000000 l    d  .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hda15fb6113fa2ab1E	00000000 .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hda15fb6113fa2ab1E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17hd20398277255f1baE	00000000 .text._ZN4core3fmt10ArgumentV13new17hd20398277255f1baE
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E	00000000 .text._ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hda15fb6113fa2ab1E	00000028 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hda15fb6113fa2ab1E
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17hd20398277255f1baE	00000032 _ZN4core3fmt10ArgumentV13new17hd20398277255f1baE
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E



Disassembly of section .text._ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hda15fb6113fa2ab1E:

00000000 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hda15fb6113fa2ab1E>:
_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hda15fb6113fa2ab1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6800      	ldr	r0, [r0, #0]
  10:	9905      	ldr	r1, [sp, #20]
  12:	9203      	str	r2, [sp, #12]
  14:	9302      	str	r3, [sp, #8]
  16:	f7ff fffe 	bl	0 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E>
  1a:	9001      	str	r0, [sp, #4]
  1c:	e7ff      	b.n	1e <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hda15fb6113fa2ab1E+0x1e>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	b006      	add	sp, #24
  26:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17hd20398277255f1baE:

00000000 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>:
_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E:

00000000 <_ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E>:
_ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

memchr-aafdca3e5d824d70.memchr.571a8asi-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.571a8asi-cgu.1
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000013c l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001f0 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
0000020f l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000222 l       .debug_str	00000000 
00000297 l       .debug_str	00000000 
000002c4 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core5slice14from_raw_parts17h4e6a8e068a000ba7E	00000000 .text._ZN4core5slice14from_raw_parts17h4e6a8e068a000ba7E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E
00000000 l    d  .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E	00000000 .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E
00000000 l    d  .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E	00000000 .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE
00000000 g     F .text._ZN4core5slice14from_raw_parts17h4e6a8e068a000ba7E	00000026 _ZN4core5slice14from_raw_parts17h4e6a8e068a000ba7E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E	0000001c _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E
00000000 g     F .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E	00000014 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E
00000000 g     F .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E	00000032 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E



Disassembly of section .text._ZN4core5slice14from_raw_parts17h4e6a8e068a000ba7E:

00000000 <_ZN4core5slice14from_raw_parts17h4e6a8e068a000ba7E>:
_ZN4core5slice14from_raw_parts17h4e6a8e068a000ba7E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5083
   0:	b088      	sub	sp, #32
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5087
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9006      	str	r0, [sp, #24]
  10:	9107      	str	r1, [sp, #28]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9907      	ldr	r1, [sp, #28]
  16:	9004      	str	r0, [sp, #16]
  18:	9105      	str	r1, [sp, #20]
  1a:	9804      	ldr	r0, [sp, #16]
  1c:	9905      	ldr	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:5088
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b008      	add	sp, #32
  24:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:77
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:79
   a:	9802      	ldr	r0, [sp, #8]
   c:	9903      	ldr	r1, [sp, #12]
   e:	9004      	str	r0, [sp, #16]
  10:	9105      	str	r1, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:81
  14:	9201      	str	r2, [sp, #4]
  16:	9300      	str	r3, [sp, #0]
  18:	b006      	add	sp, #24
  1a:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E:

00000000 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>:
_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:377
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:378
   a:	9802      	ldr	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:379
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

Disassembly of section .text._ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E:

00000000 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E>:
_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2542
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2543
  10:	9807      	ldr	r0, [sp, #28]
  12:	9905      	ldr	r1, [sp, #20]
  14:	9a06      	ldr	r2, [sp, #24]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE>
  24:	9001      	str	r0, [sp, #4]
  26:	9100      	str	r1, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E+0x2a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2544
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	9900      	ldr	r1, [sp, #0]
  2e:	b008      	add	sp, #32
  30:	bd80      	pop	{r7, pc}

memchr-aafdca3e5d824d70.memchr.571a8asi-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.571a8asi-cgu.2
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000122 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE	00000000 .text._ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE
00000000 l    d  .text._ZN4core3cmp3min17hd10133ae8742815bE	00000000 .text._ZN4core3cmp3min17hd10133ae8742815bE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE	00000080 _ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE
00000000 g     F .text._ZN4core3cmp3min17hd10133ae8742815bE	00000022 _ZN4core3cmp3min17hd10133ae8742815bE
00000000         *UND*	00000000 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h021cacd6b329d310E



Disassembly of section .text._ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE:

00000000 <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE>:
_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:566
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	2000      	movs	r0, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:568
   e:	f88d 001f 	strb.w	r0, [sp, #31]
  12:	f88d 001e 	strb.w	r0, [sp, #30]
  16:	2001      	movs	r0, #1
  18:	f88d 001f 	strb.w	r0, [sp, #31]
  1c:	f88d 001e 	strb.w	r0, [sp, #30]
  20:	a804      	add	r0, sp, #16
  22:	a905      	add	r1, sp, #20
  24:	9203      	str	r2, [sp, #12]
  26:	9302      	str	r3, [sp, #8]
  28:	f7ff fffe 	bl	0 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h021cacd6b329d310E>
  2c:	9001      	str	r0, [sp, #4]
  2e:	e7ff      	b.n	30 <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE+0x30>
  30:	9801      	ldr	r0, [sp, #4]
  32:	07c1      	lsls	r1, r0, #31
  34:	2900      	cmp	r1, #0
  36:	d006      	beq.n	46 <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE+0x46>
  38:	e7ff      	b.n	3a <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE+0x3a>
  3a:	2000      	movs	r0, #0
  3c:	f88d 001f 	strb.w	r0, [sp, #31]
  40:	9804      	ldr	r0, [sp, #16]
  42:	9006      	str	r0, [sp, #24]
  44:	e005      	b.n	52 <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE+0x52>
  46:	2000      	movs	r0, #0
  48:	f88d 001e 	strb.w	r0, [sp, #30]
  4c:	9805      	ldr	r0, [sp, #20]
  4e:	9006      	str	r0, [sp, #24]
  50:	e7ff      	b.n	52 <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE+0x52>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:569
  52:	f89d 001e 	ldrb.w	r0, [sp, #30]
  56:	07c0      	lsls	r0, r0, #31
  58:	2800      	cmp	r0, #0
  5a:	d109      	bne.n	70 <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE+0x70>
  5c:	e7ff      	b.n	5e <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE+0x5e>
  5e:	f89d 001f 	ldrb.w	r0, [sp, #31]
  62:	07c0      	lsls	r0, r0, #31
  64:	2800      	cmp	r0, #0
  66:	d107      	bne.n	78 <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE+0x78>
  68:	e7ff      	b.n	6a <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE+0x6a>
  6a:	9806      	ldr	r0, [sp, #24]
  6c:	b008      	add	sp, #32
  6e:	bd80      	pop	{r7, pc}
  70:	2000      	movs	r0, #0
  72:	f88d 001e 	strb.w	r0, [sp, #30]
  76:	e7f2      	b.n	5e <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE+0x5e>
  78:	2000      	movs	r0, #0
  7a:	f88d 001f 	strb.w	r0, [sp, #31]
  7e:	e7f4      	b.n	6a <_ZN4core3cmp3Ord3min17h8a59a264c7f0bc1fE+0x6a>

Disassembly of section .text._ZN4core3cmp3min17hd10133ae8742815bE:

00000000 <_ZN4core3cmp3min17hd10133ae8742815bE>:
_ZN4core3cmp3min17hd10133ae8742815bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:861
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:862
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17hd10133ae8742815bE>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3cmp3min17hd10133ae8742815bE+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:863
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

memchr-aafdca3e5d824d70.memchr.571a8asi-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.571a8asi-cgu.3
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
0000012e l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000189 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001f1 l       .debug_str	00000000 
000001f5 l       .debug_str	00000000 
000001f9 l       .debug_str	00000000 
000001fe l       .debug_str	00000000 
0000020c l       .debug_str	00000000 
00000250 l       .debug_str	00000000 
0000025a l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
000002af l       .debug_str	00000000 
000002b5 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h6c22739f4a6b6497E	00000022 _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h6c22739f4a6b6497E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h0b1f781a3040d011E	00000044 _ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h0b1f781a3040d011E
00000000 l     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3d768485411ade6bE	00000006 _ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3d768485411ade6bE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h6c22739f4a6b6497E	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h6c22739f4a6b6497E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hbced7def4b98a7f8E	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hbced7def4b98a7f8E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h0b1f781a3040d011E	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h0b1f781a3040d011E
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3d768485411ade6bE	00000000 .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3d768485411ade6bE
00000000 l    d  .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE	00000000 .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hbced7def4b98a7f8E	0000001c .hidden _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hbced7def4b98a7f8E
00000000 g     F .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE	00000022 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE



Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h6c22739f4a6b6497E:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h6c22739f4a6b6497E>:
_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h6c22739f4a6b6497E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1005
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1006
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_add17h6c22739f4a6b6497E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1007
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hbced7def4b98a7f8E:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hbced7def4b98a7f8E>:
_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hbced7def4b98a7f8E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1182
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9003      	str	r0, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1183
   8:	9803      	ldr	r0, [sp, #12]
   a:	9102      	str	r1, [sp, #8]
   c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hbced7def4b98a7f8E>
  10:	9101      	str	r1, [sp, #4]
  12:	9000      	str	r0, [sp, #0]
  14:	e7ff      	b.n	16 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hbced7def4b98a7f8E+0x16>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1184
  16:	9800      	ldr	r0, [sp, #0]
  18:	b004      	add	sp, #16
  1a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h0b1f781a3040d011E:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h0b1f781a3040d011E>:
_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h0b1f781a3040d011E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1536
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4601      	mov	r1, r0
   6:	9005      	str	r0, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1537
   8:	9805      	ldr	r0, [sp, #20]
   a:	43c0      	mvns	r0, r0
   c:	2201      	movs	r2, #1
   e:	9104      	str	r1, [sp, #16]
  10:	4611      	mov	r1, r2
  12:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h0b1f781a3040d011E>
  16:	9003      	str	r0, [sp, #12]
  18:	e7ff      	b.n	1a <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h0b1f781a3040d011E+0x1a>
  1a:	9805      	ldr	r0, [sp, #20]
  1c:	9002      	str	r0, [sp, #8]
  1e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h0b1f781a3040d011E>
  22:	9001      	str	r0, [sp, #4]
  24:	e7ff      	b.n	26 <_ZN4core3num23_$LT$impl$u20$isize$GT$15overflowing_neg17h0b1f781a3040d011E+0x26>
  26:	9802      	ldr	r0, [sp, #8]
  28:	9901      	ldr	r1, [sp, #4]
  2a:	1a42      	subs	r2, r0, r1
  2c:	fab2 f282 	clz	r2, r2
  30:	0952      	lsrs	r2, r2, #5
  32:	9b03      	ldr	r3, [sp, #12]
  34:	9306      	str	r3, [sp, #24]
  36:	f88d 201c 	strb.w	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:1538
  3a:	9806      	ldr	r0, [sp, #24]
  3c:	f89d 101c 	ldrb.w	r1, [sp, #28]
  40:	b008      	add	sp, #32
  42:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3d768485411ade6bE:

00000000 <_ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3d768485411ade6bE>:
_ZN4core3num23_$LT$impl$u20$isize$GT$9min_value17h3d768485411ade6bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:234
   0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:236
   4:	4770      	bx	lr

Disassembly of section .text._ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE:

00000000 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>:
_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2862
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2863
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	1a40      	subs	r0, r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/num/mod.rs:2864
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

memchr-aafdca3e5d824d70.memchr.571a8asi-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.571a8asi-cgu.4
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000db l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012d l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000142 l       .debug_str	00000000 
0000017a l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
00000197 l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001d0 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001dc l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
00000238 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000276 l       .debug_str	00000000 
0000027e l       .debug_str	00000000 
00000282 l       .debug_str	00000000 
000002ba l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002fa l       .debug_str	00000000 
00000312 l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
0000035b l       .debug_str	00000000 
00000393 l       .debug_str	00000000 
0000039c l       .debug_str	00000000 
000003cb l       .debug_str	00000000 
00000418 l       .debug_str	00000000 
00000424 l       .debug_str	00000000 
00000454 l       .debug_str	00000000 
000004a2 l       .debug_str	00000000 
000004d2 l       .debug_str	00000000 
00000520 l       .debug_str	00000000 
00000550 l       .debug_str	00000000 
0000059e l       .debug_str	00000000 
000005cf l       .debug_str	00000000 
0000061e l       .debug_str	00000000 
0000064f l       .debug_str	00000000 
0000069e l       .debug_str	00000000 
000006ce l       .debug_str	00000000 
000006d6 l       .debug_str	00000000 
00000706 l       .debug_str	00000000 
0000070e l       .debug_str	00000000 
0000074c l       .debug_str	00000000 
00000761 l       .debug_str	00000000 
0000078d l       .debug_str	00000000 
00000791 l       .debug_str	00000000 
00000794 l       .debug_str	00000000 
0000079d l       .debug_str	00000000 
000007a6 l       .debug_str	00000000 
000007ad l       .debug_str	00000000 
000007b3 l       .debug_str	00000000 
000007b7 l       .debug_str	00000000 
000007c1 l       .debug_str	00000000 
000007c7 l       .debug_str	00000000 
000007cd l       .debug_str	00000000 
000007d6 l       .debug_str	00000000 
000007dd l       .debug_str	00000000 
000007e7 l       .debug_str	00000000 
000007ec l       .debug_str	00000000 
000007f4 l       .debug_str	00000000 
000007f9 l       .debug_str	00000000 
000007fb l       .debug_str	00000000 
000007ff l       .debug_str	00000000 
00000803 l       .debug_str	00000000 
00000808 l       .debug_str	00000000 
0000080b l       .debug_str	00000000 
0000080f l       .debug_str	00000000 
00000813 l       .debug_str	00000000 
00000817 l       .debug_str	00000000 
0000081a l       .debug_str	00000000 
0000081e l       .debug_str	00000000 
00000822 l       .debug_str	00000000 
00000826 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.0	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.0
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.1	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.1
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.12	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.12
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.13	00000010 .Lanon.dede0450e1db0a1faad3f196789095fb.13
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.14	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.14
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.15	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.15
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.16	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.16
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.17	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.17
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.18	00000010 .Lanon.dede0450e1db0a1faad3f196789095fb.18
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.19	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.19
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.2	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.2
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.20	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.20
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.21	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.21
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.22	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.22
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.23	00000010 .Lanon.dede0450e1db0a1faad3f196789095fb.23
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.24	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.24
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.26	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.26
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.27	00000010 .Lanon.dede0450e1db0a1faad3f196789095fb.27
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.28	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.28
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.29	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.29
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.30	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.30
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.31	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.31
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.32	00000010 .Lanon.dede0450e1db0a1faad3f196789095fb.32
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.33	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.33
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.34	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.34
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.35	00000010 .Lanon.dede0450e1db0a1faad3f196789095fb.35
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.37	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.37
00000000 l     O .rodata.cst32	00000020 .Lanon.dede0450e1db0a1faad3f196789095fb.38
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.39	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.39
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.40	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.40
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.41	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.41
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.43	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.43
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.44	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.44
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.46	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.46
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.47	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.47
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.5	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.5
00000000 l     O .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.7	00000018 .Lanon.dede0450e1db0a1faad3f196789095fb.7
00000000 l     O .rodata.cst4	00000004 .Lanon.dede0450e1db0a1faad3f196789095fb.8
00000000 l     F .text._ZN6memchr8fallback20read_unaligned_usize17hae81282efbea2ed0E	00000024 _ZN6memchr8fallback20read_unaligned_usize17hae81282efbea2ed0E
00000000 l     F .text._ZN6memchr8fallback3sub17h93310a7426e14b11E	00000048 _ZN6memchr8fallback3sub17h93310a7426e14b11E
00000000 l     F .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h307f68df366103daE	00000026 _ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h307f68df366103daE
00000000 l     F .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h0bff6289d893feb1E	00000048 _ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h0bff6289d893feb1E
00000000 l     F .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E	00000074 _ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E
00000000 l     F .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17hfdaa6edf592ed907E	00000026 _ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17hfdaa6edf592ed907E
00000000 l     F .text._ZN6memchr8fallback7ptr_add17h2113524b9c281068E	0000003c _ZN6memchr8fallback7ptr_add17h2113524b9c281068E
00000000 l     F .text._ZN6memchr8fallback7ptr_sub17h84061b2f599e631cE	0000004c _ZN6memchr8fallback7ptr_sub17h84061b2f599e631cE
00000000 l     F .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17hb4c7022bc8068815E	00000048 _ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17hb4c7022bc8068815E
00000000 l     F .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E	00000074 _ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E
00000000 l     O .rodata.str.0	00000057 str.0
00000000 l     O .rodata.str.1	00000021 str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN6memchr8fallback6memchr17h853148c99a6eebe2E	00000000 .text._ZN6memchr8fallback6memchr17h853148c99a6eebe2E
00000000 l    d  .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h307f68df366103daE	00000000 .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h307f68df366103daE
00000000 l    d  .text._ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE	00000000 .text._ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE
00000000 l    d  .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h0bff6289d893feb1E	00000000 .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h0bff6289d893feb1E
00000000 l    d  .text._ZN6memchr8fallback7memchr317h77066d419c5d6aafE	00000000 .text._ZN6memchr8fallback7memchr317h77066d419c5d6aafE
00000000 l    d  .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E	00000000 .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E
00000000 l    d  .text._ZN6memchr8fallback7memrchr17h44207f638c83d6c7E	00000000 .text._ZN6memchr8fallback7memrchr17h44207f638c83d6c7E
00000000 l    d  .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17hfdaa6edf592ed907E	00000000 .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17hfdaa6edf592ed907E
00000000 l    d  .text._ZN6memchr8fallback8memrchr217h84e770e2a4916055E	00000000 .text._ZN6memchr8fallback8memrchr217h84e770e2a4916055E
00000000 l    d  .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17hb4c7022bc8068815E	00000000 .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17hb4c7022bc8068815E
00000000 l    d  .text._ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E	00000000 .text._ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E
00000000 l    d  .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E	00000000 .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E
00000000 l    d  .text._ZN6memchr8fallback7ptr_add17h2113524b9c281068E	00000000 .text._ZN6memchr8fallback7ptr_add17h2113524b9c281068E
00000000 l    d  .text._ZN6memchr8fallback7ptr_sub17h84061b2f599e631cE	00000000 .text._ZN6memchr8fallback7ptr_sub17h84061b2f599e631cE
00000000 l    d  .text._ZN6memchr8fallback20read_unaligned_usize17hae81282efbea2ed0E	00000000 .text._ZN6memchr8fallback20read_unaligned_usize17hae81282efbea2ed0E
00000000 l    d  .text._ZN6memchr8fallback3sub17h93310a7426e14b11E	00000000 .text._ZN6memchr8fallback3sub17h93310a7426e14b11E
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.3	00000000 .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.3
00000000 l    d  .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.4	00000000 .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.4
00000000 l    d  .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.6	00000000 .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.6
00000000 l    d  .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.9	00000000 .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.9
00000000 l    d  .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.10	00000000 .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.10
00000000 l    d  .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.11	00000000 .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.11
00000000 l    d  .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.25	00000000 .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.25
00000000 l    d  .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.36	00000000 .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.36
00000000 l    d  .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.42	00000000 .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.42
00000000 l    d  .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.45	00000000 .rodata..Lanon.dede0450e1db0a1faad3f196789095fb.45
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hda15fb6113fa2ab1E
00000000         *UND*	00000000 _ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E
00000000         *UND*	00000000 _ZN4core3cmp3min17hd10133ae8742815bE
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17hd20398277255f1baE
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hbced7def4b98a7f8E
00000000         *UND*	00000000 .hidden _ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E
00000000         *UND*	00000000 _ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E
00000000 g     F .text._ZN6memchr8fallback6memchr17h853148c99a6eebe2E	000004e0 _ZN6memchr8fallback6memchr17h853148c99a6eebe2E
00000000 g     F .text._ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE	00000530 _ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE
00000000 g     F .text._ZN6memchr8fallback7memchr317h77066d419c5d6aafE	0000060e _ZN6memchr8fallback7memchr317h77066d419c5d6aafE
00000000 g     F .text._ZN6memchr8fallback7memrchr17h44207f638c83d6c7E	00000516 _ZN6memchr8fallback7memrchr17h44207f638c83d6c7E
00000000 g     F .text._ZN6memchr8fallback8memrchr217h84e770e2a4916055E	00000520 _ZN6memchr8fallback8memrchr217h84e770e2a4916055E
00000000 g     F .text._ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E	000005fe _ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E



Disassembly of section .text._ZN6memchr8fallback6memchr17h853148c99a6eebe2E:

00000000 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>:
_ZN6memchr8fallback6memchr17h853148c99a6eebe2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:45
#[inline(always)]
fn repeat_byte(b: u8) -> usize {
    (b as usize) * (usize::MAX / 255)
}

pub fn memchr(n1: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b0da      	sub	sp, #360	; 0x168
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 006f 	strb.w	r0, [sp, #111]	; 0x6f
   e:	911c      	str	r1, [sp, #112]	; 0x70
  10:	921d      	str	r2, [sp, #116]	; 0x74
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:46
    let vn1 = repeat_byte(n1);
  12:	f89d 006f 	ldrb.w	r0, [sp, #111]	; 0x6f
  16:	f88d 0107 	strb.w	r0, [sp, #263]	; 0x107
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  1a:	f89d 0107 	ldrb.w	r0, [sp, #263]	; 0x107
  1e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  22:	fba0 0101 	umull	r0, r1, r0, r1
  26:	2900      	cmp	r1, #0
  28:	931a      	str	r3, [sp, #104]	; 0x68
  2a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
  2e:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
  32:	9017      	str	r0, [sp, #92]	; 0x5c
  34:	d007      	beq.n	46 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x46>
  36:	e7ff      	b.n	38 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x38>
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  44:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback6memchr17h853148c99a6eebe2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:46
    let vn1 = repeat_byte(n1);
  46:	9817      	ldr	r0, [sp, #92]	; 0x5c
  48:	9020      	str	r0, [sp, #128]	; 0x80
  4a:	e7ff      	b.n	4c <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x4c>
  4c:	f10d 006f 	add.w	r0, sp, #111	; 0x6f
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:47
    let confirm = |byte| byte == n1;
  50:	9021      	str	r0, [sp, #132]	; 0x84
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:48
    let loop_size = cmp::min(LOOP_SIZE, haystack.len());
  52:	981c      	ldr	r0, [sp, #112]	; 0x70
  54:	991d      	ldr	r1, [sp, #116]	; 0x74
  56:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  5a:	9016      	str	r0, [sp, #88]	; 0x58
  5c:	e7ff      	b.n	5e <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x5e>
  5e:	2008      	movs	r0, #8
  60:	9916      	ldr	r1, [sp, #88]	; 0x58
  62:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17hd10133ae8742815bE>
  66:	9022      	str	r0, [sp, #136]	; 0x88
  68:	e7ff      	b.n	6a <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x6a>
  6a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:49
    let align = USIZE_BYTES - 1;
  6c:	1e41      	subs	r1, r0, #1
  6e:	2801      	cmp	r0, #1
  70:	9115      	str	r1, [sp, #84]	; 0x54
  72:	f0c0 8227 	bcc.w	4c4 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x4c4>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x78>
  78:	9815      	ldr	r0, [sp, #84]	; 0x54
  7a:	9023      	str	r0, [sp, #140]	; 0x8c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:50
    let start_ptr = haystack.as_ptr();
  7c:	981c      	ldr	r0, [sp, #112]	; 0x70
  7e:	991d      	ldr	r1, [sp, #116]	; 0x74
  80:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  84:	9024      	str	r0, [sp, #144]	; 0x90
  86:	e7ff      	b.n	88 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x88>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:51
    let end_ptr = haystack[haystack.len()..].as_ptr();
  88:	981c      	ldr	r0, [sp, #112]	; 0x70
  8a:	991d      	ldr	r1, [sp, #116]	; 0x74
  8c:	9014      	str	r0, [sp, #80]	; 0x50
  8e:	9113      	str	r1, [sp, #76]	; 0x4c
  90:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  94:	9012      	str	r0, [sp, #72]	; 0x48
  96:	e7ff      	b.n	98 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x98>
  98:	9812      	ldr	r0, [sp, #72]	; 0x48
  9a:	9026      	str	r0, [sp, #152]	; 0x98
  9c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  9e:	9814      	ldr	r0, [sp, #80]	; 0x50
  a0:	9913      	ldr	r1, [sp, #76]	; 0x4c
  a2:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E>
  a6:	9011      	str	r0, [sp, #68]	; 0x44
  a8:	9110      	str	r1, [sp, #64]	; 0x40
  aa:	e7ff      	b.n	ac <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0xac>
  ac:	9811      	ldr	r0, [sp, #68]	; 0x44
  ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  b0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  b4:	9025      	str	r0, [sp, #148]	; 0x94
  b6:	e7ff      	b.n	b8 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0xb8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:52
    let mut ptr = start_ptr;
  b8:	9824      	ldr	r0, [sp, #144]	; 0x90
  ba:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:55

    unsafe {
        if haystack.len() < USIZE_BYTES {
  bc:	981c      	ldr	r0, [sp, #112]	; 0x70
  be:	991d      	ldr	r1, [sp, #116]	; 0x74
  c0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  c4:	900f      	str	r0, [sp, #60]	; 0x3c
  c6:	e7ff      	b.n	c8 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0xc8>
  c8:	980f      	ldr	r0, [sp, #60]	; 0x3c
  ca:	2803      	cmp	r0, #3
  cc:	d848      	bhi.n	160 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x160>
  ce:	e7ff      	b.n	d0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0xd0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
  d0:	9824      	ldr	r0, [sp, #144]	; 0x90
  d2:	9925      	ldr	r1, [sp, #148]	; 0x94
  d4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  d8:	9042      	str	r0, [sp, #264]	; 0x108
  da:	9143      	str	r1, [sp, #268]	; 0x10c
  dc:	9244      	str	r2, [sp, #272]	; 0x110
  de:	9345      	str	r3, [sp, #276]	; 0x114
_ZN6memchr8fallback14forward_search17h12e7d1b71c425bcfE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    start_ptr: *const u8,
    end_ptr: *const u8,
    mut ptr: *const u8,
    confirm: F,
) -> Option<usize> {
    debug_assert!(start_ptr <= ptr);
  e0:	9842      	ldr	r0, [sp, #264]	; 0x108
  e2:	9944      	ldr	r1, [sp, #272]	; 0x110
  e4:	4288      	cmp	r0, r1
  e6:	d907      	bls.n	f8 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0xf8>
  e8:	e7ff      	b.n	ea <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0xea>
  ea:	f240 0000 	movw	r0, #0
  ee:	f2c0 0000 	movt	r0, #0
  f2:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  f6:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
  f8:	9844      	ldr	r0, [sp, #272]	; 0x110
  fa:	9943      	ldr	r1, [sp, #268]	; 0x10c
  fc:	4288      	cmp	r0, r1
  fe:	d907      	bls.n	110 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x110>
 100:	e7ff      	b.n	102 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x102>
 102:	f240 0000 	movw	r0, #0
 106:	f2c0 0000 	movt	r0, #0
 10a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 10e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295

    while ptr < end_ptr {
 110:	e7ff      	b.n	112 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x112>
 112:	9844      	ldr	r0, [sp, #272]	; 0x110
 114:	9943      	ldr	r1, [sp, #268]	; 0x10c
 116:	4288      	cmp	r0, r1
 118:	d303      	bcc.n	122 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x122>
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x11c>
 11c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
        if confirm(*ptr) {
            return Some(sub(ptr, start_ptr));
        }
        ptr = ptr.offset(1);
    }
    None
 11e:	9046      	str	r0, [sp, #280]	; 0x118
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 120:	e019      	b.n	156 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x156>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 122:	9844      	ldr	r0, [sp, #272]	; 0x110
 124:	7800      	ldrb	r0, [r0, #0]
 126:	f88d 0123 	strb.w	r0, [sp, #291]	; 0x123
 12a:	f89d 1123 	ldrb.w	r1, [sp, #291]	; 0x123
 12e:	a845      	add	r0, sp, #276	; 0x114
 130:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 134:	2800      	cmp	r0, #0
 136:	d008      	beq.n	14a <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x14a>
 138:	e7ff      	b.n	13a <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x13a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 13a:	9844      	ldr	r0, [sp, #272]	; 0x110
 13c:	9942      	ldr	r1, [sp, #264]	; 0x108
 13e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 142:	9047      	str	r0, [sp, #284]	; 0x11c
 144:	2001      	movs	r0, #1
 146:	9046      	str	r0, [sp, #280]	; 0x118
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 148:	e005      	b.n	156 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x156>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 14a:	9844      	ldr	r0, [sp, #272]	; 0x110
 14c:	2101      	movs	r1, #1
 14e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 152:	9044      	str	r0, [sp, #272]	; 0x110
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 154:	e7dd      	b.n	112 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x112>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 156:	9846      	ldr	r0, [sp, #280]	; 0x118
 158:	9947      	ldr	r1, [sp, #284]	; 0x11c
_ZN6memchr8fallback6memchr17h853148c99a6eebe2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 15a:	911f      	str	r1, [sp, #124]	; 0x7c
 15c:	901e      	str	r0, [sp, #120]	; 0x78
 15e:	e004      	b.n	16a <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x16a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:59
        let chunk = read_unaligned_usize(ptr);
 160:	9827      	ldr	r0, [sp, #156]	; 0x9c
 162:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 166:	9028      	str	r0, [sp, #160]	; 0xa0
 168:	e005      	b.n	176 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x176>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 16a:	e003      	b.n	174 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x174>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:81
}
 16c:	981e      	ldr	r0, [sp, #120]	; 0x78
 16e:	991f      	ldr	r1, [sp, #124]	; 0x7c
 170:	b05a      	add	sp, #360	; 0x168
 172:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:56
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 174:	e7fa      	b.n	16c <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x16c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:60
        if contains_zero_byte(chunk ^ vn1) {
 176:	9828      	ldr	r0, [sp, #160]	; 0xa0
 178:	9920      	ldr	r1, [sp, #128]	; 0x80
 17a:	4048      	eors	r0, r1
 17c:	9049      	str	r0, [sp, #292]	; 0x124
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 17e:	9849      	ldr	r0, [sp, #292]	; 0x124
 180:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 184:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 188:	9949      	ldr	r1, [sp, #292]	; 0x124
 18a:	4388      	bics	r0, r1
 18c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 190:	2800      	cmp	r0, #0
 192:	bf18      	it	ne
 194:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17h853148c99a6eebe2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:60
        if contains_zero_byte(chunk ^ vn1) {
 196:	900e      	str	r0, [sp, #56]	; 0x38
 198:	e7ff      	b.n	19a <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x19a>
 19a:	980e      	ldr	r0, [sp, #56]	; 0x38
 19c:	07c1      	lsls	r1, r0, #31
 19e:	2900      	cmp	r1, #0
 1a0:	d048      	beq.n	234 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x234>
 1a2:	e7ff      	b.n	1a4 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x1a4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1a4:	9824      	ldr	r0, [sp, #144]	; 0x90
 1a6:	9925      	ldr	r1, [sp, #148]	; 0x94
 1a8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 1aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 1ac:	904a      	str	r0, [sp, #296]	; 0x128
 1ae:	914b      	str	r1, [sp, #300]	; 0x12c
 1b0:	924c      	str	r2, [sp, #304]	; 0x130
 1b2:	934d      	str	r3, [sp, #308]	; 0x134
_ZN6memchr8fallback14forward_search17h12e7d1b71c425bcfE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 1b4:	984a      	ldr	r0, [sp, #296]	; 0x128
 1b6:	994c      	ldr	r1, [sp, #304]	; 0x130
 1b8:	4288      	cmp	r0, r1
 1ba:	d907      	bls.n	1cc <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x1cc>
 1bc:	e7ff      	b.n	1be <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x1be>
 1be:	f240 0000 	movw	r0, #0
 1c2:	f2c0 0000 	movt	r0, #0
 1c6:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 1ca:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 1cc:	984c      	ldr	r0, [sp, #304]	; 0x130
 1ce:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1d0:	4288      	cmp	r0, r1
 1d2:	d907      	bls.n	1e4 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x1e4>
 1d4:	e7ff      	b.n	1d6 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x1d6>
 1d6:	f240 0000 	movw	r0, #0
 1da:	f2c0 0000 	movt	r0, #0
 1de:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 1e2:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 1e4:	e7ff      	b.n	1e6 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x1e6>
 1e6:	984c      	ldr	r0, [sp, #304]	; 0x130
 1e8:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1ea:	4288      	cmp	r0, r1
 1ec:	d303      	bcc.n	1f6 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x1f6>
 1ee:	e7ff      	b.n	1f0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x1f0>
 1f0:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 1f2:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1f4:	e019      	b.n	22a <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x22a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 1f6:	984c      	ldr	r0, [sp, #304]	; 0x130
 1f8:	7800      	ldrb	r0, [r0, #0]
 1fa:	f88d 0143 	strb.w	r0, [sp, #323]	; 0x143
 1fe:	f89d 1143 	ldrb.w	r1, [sp, #323]	; 0x143
 202:	a84d      	add	r0, sp, #308	; 0x134
 204:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 208:	2800      	cmp	r0, #0
 20a:	d008      	beq.n	21e <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x21e>
 20c:	e7ff      	b.n	20e <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x20e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 20e:	984c      	ldr	r0, [sp, #304]	; 0x130
 210:	994a      	ldr	r1, [sp, #296]	; 0x128
 212:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 216:	904f      	str	r0, [sp, #316]	; 0x13c
 218:	2001      	movs	r0, #1
 21a:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 21c:	e005      	b.n	22a <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x22a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 21e:	984c      	ldr	r0, [sp, #304]	; 0x130
 220:	2101      	movs	r1, #1
 222:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 226:	904c      	str	r0, [sp, #304]	; 0x130
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 228:	e7dd      	b.n	1e6 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x1e6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 22a:	984e      	ldr	r0, [sp, #312]	; 0x138
 22c:	994f      	ldr	r1, [sp, #316]	; 0x13c
_ZN6memchr8fallback6memchr17h853148c99a6eebe2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 22e:	911f      	str	r1, [sp, #124]	; 0x7c
 230:	901e      	str	r0, [sp, #120]	; 0x78
 232:	e00c      	b.n	24e <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x24e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 234:	9827      	ldr	r0, [sp, #156]	; 0x9c
 236:	9924      	ldr	r1, [sp, #144]	; 0x90
 238:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 23a:	4011      	ands	r1, r2
 23c:	f1c1 0204 	rsb	r2, r1, #4
 240:	2304      	movs	r3, #4
 242:	428b      	cmp	r3, r1
 244:	900d      	str	r0, [sp, #52]	; 0x34
 246:	920c      	str	r2, [sp, #48]	; 0x30
 248:	f0c0 8143 	bcc.w	4d2 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x4d2>
 24c:	e000      	b.n	250 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x250>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:61
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 24e:	e791      	b.n	174 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x174>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 250:	980d      	ldr	r0, [sp, #52]	; 0x34
 252:	990c      	ldr	r1, [sp, #48]	; 0x30
 254:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 258:	900b      	str	r0, [sp, #44]	; 0x2c
 25a:	e7ff      	b.n	25c <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x25c>
 25c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 25e:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:65
        debug_assert!(ptr > start_ptr);
 260:	9927      	ldr	r1, [sp, #156]	; 0x9c
 262:	9a24      	ldr	r2, [sp, #144]	; 0x90
 264:	4291      	cmp	r1, r2
 266:	d807      	bhi.n	278 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x278>
 268:	e7ff      	b.n	26a <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x26a>
 26a:	f240 0000 	movw	r0, #0
 26e:	f2c0 0000 	movt	r0, #0
 272:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 276:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:66
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 278:	9825      	ldr	r0, [sp, #148]	; 0x94
 27a:	2104      	movs	r1, #4
 27c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 280:	900a      	str	r0, [sp, #40]	; 0x28
 282:	e7ff      	b.n	284 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x284>
 284:	9824      	ldr	r0, [sp, #144]	; 0x90
 286:	990a      	ldr	r1, [sp, #40]	; 0x28
 288:	4281      	cmp	r1, r0
 28a:	d207      	bcs.n	29c <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x29c>
 28c:	e7ff      	b.n	28e <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x28e>
 28e:	f240 0000 	movw	r0, #0
 292:	f2c0 0000 	movt	r0, #0
 296:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 29a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 29c:	e7ff      	b.n	29e <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x29e>
 29e:	9822      	ldr	r0, [sp, #136]	; 0x88
 2a0:	2808      	cmp	r0, #8
 2a2:	d04c      	beq.n	33e <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x33e>
 2a4:	e047      	b.n	336 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x336>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:79
        forward_search(start_ptr, end_ptr, ptr, confirm)
 2a6:	9824      	ldr	r0, [sp, #144]	; 0x90
 2a8:	9925      	ldr	r1, [sp, #148]	; 0x94
 2aa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 2ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 2ae:	9051      	str	r0, [sp, #324]	; 0x144
 2b0:	9152      	str	r1, [sp, #328]	; 0x148
 2b2:	9253      	str	r2, [sp, #332]	; 0x14c
 2b4:	9354      	str	r3, [sp, #336]	; 0x150
_ZN6memchr8fallback14forward_search17h12e7d1b71c425bcfE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 2b6:	9851      	ldr	r0, [sp, #324]	; 0x144
 2b8:	9953      	ldr	r1, [sp, #332]	; 0x14c
 2ba:	4288      	cmp	r0, r1
 2bc:	d907      	bls.n	2ce <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x2ce>
 2be:	e7ff      	b.n	2c0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x2c0>
 2c0:	f240 0000 	movw	r0, #0
 2c4:	f2c0 0000 	movt	r0, #0
 2c8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2cc:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 2ce:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2d0:	9952      	ldr	r1, [sp, #328]	; 0x148
 2d2:	4288      	cmp	r0, r1
 2d4:	d907      	bls.n	2e6 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x2e6>
 2d6:	e7ff      	b.n	2d8 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x2d8>
 2d8:	f240 0000 	movw	r0, #0
 2dc:	f2c0 0000 	movt	r0, #0
 2e0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2e4:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2e6:	e7ff      	b.n	2e8 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x2e8>
 2e8:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2ea:	9952      	ldr	r1, [sp, #328]	; 0x148
 2ec:	4288      	cmp	r0, r1
 2ee:	d303      	bcc.n	2f8 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x2f8>
 2f0:	e7ff      	b.n	2f2 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x2f2>
 2f2:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 2f4:	9055      	str	r0, [sp, #340]	; 0x154
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 2f6:	e019      	b.n	32c <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x32c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 2f8:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2fa:	7800      	ldrb	r0, [r0, #0]
 2fc:	f88d 015f 	strb.w	r0, [sp, #351]	; 0x15f
 300:	f89d 115f 	ldrb.w	r1, [sp, #351]	; 0x15f
 304:	a854      	add	r0, sp, #336	; 0x150
 306:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 30a:	2800      	cmp	r0, #0
 30c:	d008      	beq.n	320 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x320>
 30e:	e7ff      	b.n	310 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x310>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 310:	9853      	ldr	r0, [sp, #332]	; 0x14c
 312:	9951      	ldr	r1, [sp, #324]	; 0x144
 314:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 318:	9056      	str	r0, [sp, #344]	; 0x158
 31a:	2001      	movs	r0, #1
 31c:	9055      	str	r0, [sp, #340]	; 0x154
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 31e:	e005      	b.n	32c <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x32c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 320:	9853      	ldr	r0, [sp, #332]	; 0x14c
 322:	2101      	movs	r1, #1
 324:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 328:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 32a:	e7dd      	b.n	2e8 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x2e8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 32c:	9855      	ldr	r0, [sp, #340]	; 0x154
 32e:	9956      	ldr	r1, [sp, #344]	; 0x158
_ZN6memchr8fallback6memchr17h853148c99a6eebe2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:79
        forward_search(start_ptr, end_ptr, ptr, confirm)
 330:	911f      	str	r1, [sp, #124]	; 0x7c
 332:	901e      	str	r0, [sp, #120]	; 0x78
 334:	e0c5      	b.n	4c2 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x4c2>
 336:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 338:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 33c:	e009      	b.n	352 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x352>
 33e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 340:	9925      	ldr	r1, [sp, #148]	; 0x94
 342:	9a22      	ldr	r2, [sp, #136]	; 0x88
 344:	9009      	str	r0, [sp, #36]	; 0x24
 346:	4608      	mov	r0, r1
 348:	4611      	mov	r1, r2
 34a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 34e:	9008      	str	r0, [sp, #32]
 350:	e005      	b.n	35e <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x35e>
 352:	f89d 00a7 	ldrb.w	r0, [sp, #167]	; 0xa7
 356:	07c0      	lsls	r0, r0, #31
 358:	2800      	cmp	r0, #0
 35a:	d109      	bne.n	370 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x370>
 35c:	e7a3      	b.n	2a6 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x2a6>
 35e:	2000      	movs	r0, #0
 360:	9909      	ldr	r1, [sp, #36]	; 0x24
 362:	9a08      	ldr	r2, [sp, #32]
 364:	4291      	cmp	r1, r2
 366:	bf98      	it	ls
 368:	2001      	movls	r0, #1
 36a:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 36e:	e7f0      	b.n	352 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x352>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:68
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 370:	9827      	ldr	r0, [sp, #156]	; 0x9c
 372:	9007      	str	r0, [sp, #28]
 374:	e7ff      	b.n	376 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x376>
 376:	9807      	ldr	r0, [sp, #28]
 378:	f000 0103 	and.w	r1, r0, #3
 37c:	912c      	str	r1, [sp, #176]	; 0xb0
 37e:	f240 0100 	movw	r1, #0
 382:	f2c0 0100 	movt	r1, #0
 386:	912a      	str	r1, [sp, #168]	; 0xa8
 388:	a92c      	add	r1, sp, #176	; 0xb0
 38a:	912b      	str	r1, [sp, #172]	; 0xac
 38c:	992a      	ldr	r1, [sp, #168]	; 0xa8
 38e:	912d      	str	r1, [sp, #180]	; 0xb4
 390:	992b      	ldr	r1, [sp, #172]	; 0xac
 392:	912e      	str	r1, [sp, #184]	; 0xb8
 394:	992d      	ldr	r1, [sp, #180]	; 0xb4
 396:	6809      	ldr	r1, [r1, #0]
 398:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 39a:	6812      	ldr	r2, [r2, #0]
 39c:	4291      	cmp	r1, r2
 39e:	d016      	beq.n	3ce <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x3ce>
 3a0:	e7ff      	b.n	3a2 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x3a2>
 3a2:	982d      	ldr	r0, [sp, #180]	; 0xb4
 3a4:	903b      	str	r0, [sp, #236]	; 0xec
 3a6:	982e      	ldr	r0, [sp, #184]	; 0xb8
 3a8:	903c      	str	r0, [sp, #240]	; 0xf0
 3aa:	a83b      	add	r0, sp, #236	; 0xec
 3ac:	9039      	str	r0, [sp, #228]	; 0xe4
 3ae:	a83c      	add	r0, sp, #240	; 0xf0
 3b0:	903a      	str	r0, [sp, #232]	; 0xe8
 3b2:	9839      	ldr	r0, [sp, #228]	; 0xe4
 3b4:	903d      	str	r0, [sp, #244]	; 0xf4
 3b6:	983a      	ldr	r0, [sp, #232]	; 0xe8
 3b8:	903e      	str	r0, [sp, #248]	; 0xf8
 3ba:	983d      	ldr	r0, [sp, #244]	; 0xf4
 3bc:	f240 0100 	movw	r1, #0
 3c0:	f2c0 0100 	movt	r1, #0
 3c4:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 3c8:	9006      	str	r0, [sp, #24]
 3ca:	9105      	str	r1, [sp, #20]
 3cc:	e008      	b.n	3e0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x3e0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:70
            let a = *(ptr as *const usize);
 3ce:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3d0:	6800      	ldr	r0, [r0, #0]
 3d2:	903f      	str	r0, [sp, #252]	; 0xfc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:71
            let b = *(ptr_add(ptr, USIZE_BYTES) as *const usize);
 3d4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3d6:	2104      	movs	r1, #4
 3d8:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 3dc:	9004      	str	r0, [sp, #16]
 3de:	e028      	b.n	432 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x432>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:68
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3e0:	983e      	ldr	r0, [sp, #248]	; 0xf8
 3e2:	f240 0100 	movw	r1, #0
 3e6:	f2c0 0100 	movt	r1, #0
 3ea:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 3ee:	9003      	str	r0, [sp, #12]
 3f0:	9102      	str	r1, [sp, #8]
 3f2:	e7ff      	b.n	3f4 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x3f4>
 3f4:	9806      	ldr	r0, [sp, #24]
 3f6:	9035      	str	r0, [sp, #212]	; 0xd4
 3f8:	9905      	ldr	r1, [sp, #20]
 3fa:	9136      	str	r1, [sp, #216]	; 0xd8
 3fc:	9a03      	ldr	r2, [sp, #12]
 3fe:	9237      	str	r2, [sp, #220]	; 0xdc
 400:	9b02      	ldr	r3, [sp, #8]
 402:	9338      	str	r3, [sp, #224]	; 0xe0
 404:	46ec      	mov	ip, sp
 406:	f04f 0e02 	mov.w	lr, #2
 40a:	f8cc e000 	str.w	lr, [ip]
 40e:	f240 0100 	movw	r1, #0
 412:	f2c0 0100 	movt	r1, #0
 416:	a82f      	add	r0, sp, #188	; 0xbc
 418:	2203      	movs	r2, #3
 41a:	ab35      	add	r3, sp, #212	; 0xd4
 41c:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E>
 420:	e7ff      	b.n	2 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x2>
 422:	f240 0100 	movw	r1, #0
 426:	f2c0 0100 	movt	r1, #0
 42a:	a82f      	add	r0, sp, #188	; 0xbc
 42c:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 430:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:71
            let b = *(ptr_add(ptr, USIZE_BYTES) as *const usize);
 432:	9804      	ldr	r0, [sp, #16]
 434:	6801      	ldr	r1, [r0, #0]
 436:	9140      	str	r1, [sp, #256]	; 0x100
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:72
            let eqa = contains_zero_byte(a ^ vn1);
 438:	993f      	ldr	r1, [sp, #252]	; 0xfc
 43a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 43c:	4051      	eors	r1, r2
 43e:	9158      	str	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 440:	9858      	ldr	r0, [sp, #352]	; 0x160
 442:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 446:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 44a:	9958      	ldr	r1, [sp, #352]	; 0x160
 44c:	4388      	bics	r0, r1
 44e:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 452:	2800      	cmp	r0, #0
 454:	bf18      	it	ne
 456:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17h853148c99a6eebe2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:72
            let eqa = contains_zero_byte(a ^ vn1);
 458:	f88d 0104 	strb.w	r0, [sp, #260]	; 0x104
 45c:	e7ff      	b.n	45e <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x45e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:73
            let eqb = contains_zero_byte(b ^ vn1);
 45e:	9840      	ldr	r0, [sp, #256]	; 0x100
 460:	9920      	ldr	r1, [sp, #128]	; 0x80
 462:	4048      	eors	r0, r1
 464:	9059      	str	r0, [sp, #356]	; 0x164
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 466:	9859      	ldr	r0, [sp, #356]	; 0x164
 468:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 46c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 470:	9959      	ldr	r1, [sp, #356]	; 0x164
 472:	4388      	bics	r0, r1
 474:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 478:	2800      	cmp	r0, #0
 47a:	bf18      	it	ne
 47c:	2001      	movne	r0, #1
_ZN6memchr8fallback6memchr17h853148c99a6eebe2E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:73
            let eqb = contains_zero_byte(b ^ vn1);
 47e:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 482:	e7ff      	b.n	484 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x484>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:74
            if eqa || eqb {
 484:	f89d 0104 	ldrb.w	r0, [sp, #260]	; 0x104
 488:	07c0      	lsls	r0, r0, #31
 48a:	2800      	cmp	r0, #0
 48c:	d004      	beq.n	498 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x498>
 48e:	e7ff      	b.n	490 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x490>
 490:	2001      	movs	r0, #1
 492:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
 496:	e004      	b.n	4a2 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x4a2>
 498:	f89d 0105 	ldrb.w	r0, [sp, #261]	; 0x105
 49c:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
 4a0:	e7ff      	b.n	4a2 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x4a2>
 4a2:	f89d 0106 	ldrb.w	r0, [sp, #262]	; 0x106
 4a6:	07c0      	lsls	r0, r0, #31
 4a8:	2800      	cmp	r0, #0
 4aa:	d001      	beq.n	4b0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x4b0>
 4ac:	e7ff      	b.n	4ae <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x4ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:75
                break;
 4ae:	e6fa      	b.n	2a6 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x2a6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:77
            ptr = ptr_add(ptr, LOOP_SIZE);
 4b0:	9827      	ldr	r0, [sp, #156]	; 0x9c
 4b2:	2108      	movs	r1, #8
 4b4:	f7ff fffe 	bl	0 <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E>
 4b8:	9001      	str	r0, [sp, #4]
 4ba:	e7ff      	b.n	4bc <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x4bc>
 4bc:	9801      	ldr	r0, [sp, #4]
 4be:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:67
        while loop_size == LOOP_SIZE && ptr <= ptr_sub(end_ptr, loop_size) {
 4c0:	e6ed      	b.n	29e <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x29e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:81
}
 4c2:	e653      	b.n	16c <_ZN6memchr8fallback6memchr17h853148c99a6eebe2E+0x16c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:49
    let align = USIZE_BYTES - 1;
 4c4:	f240 0000 	movw	r0, #0
 4c8:	f2c0 0000 	movt	r0, #0
 4cc:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 4d0:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:64
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 4d2:	f240 0000 	movw	r0, #0
 4d6:	f2c0 0000 	movt	r0, #0
 4da:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 4de:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h307f68df366103daE:

00000000 <_ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h307f68df366103daE>:
_ZN6memchr8fallback6memchr28_$u7b$$u7b$closure$u7d$$u7d$17h307f68df366103daE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:47
    let confirm = |byte| byte == n1;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
   c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	1a40      	subs	r0, r0, r1
  18:	fab0 f080 	clz	r0, r0
  1c:	0940      	lsrs	r0, r0, #5
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b004      	add	sp, #16
  24:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE:

00000000 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>:
_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:84
pub fn memchr2(n1: u8, n2: u8, haystack: &[u8]) -> Option<usize> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0de      	sub	sp, #376	; 0x178
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	f88d 006a 	strb.w	r0, [sp, #106]	; 0x6a
  10:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
  14:	921b      	str	r2, [sp, #108]	; 0x6c
  16:	931c      	str	r3, [sp, #112]	; 0x70
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:85
    let vn1 = repeat_byte(n1);
  18:	f89d 006a 	ldrb.w	r0, [sp, #106]	; 0x6a
  1c:	f88d 0106 	strb.w	r0, [sp, #262]	; 0x106
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  20:	f89d 0106 	ldrb.w	r0, [sp, #262]	; 0x106
  24:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  28:	fba0 0101 	umull	r0, r1, r0, r1
  2c:	2900      	cmp	r1, #0
  2e:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
  32:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
  36:	9417      	str	r4, [sp, #92]	; 0x5c
  38:	9516      	str	r5, [sp, #88]	; 0x58
  3a:	9015      	str	r0, [sp, #84]	; 0x54
  3c:	d007      	beq.n	4e <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x4e>
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x40>
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  4c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:85
    let vn1 = repeat_byte(n1);
  4e:	9815      	ldr	r0, [sp, #84]	; 0x54
  50:	901f      	str	r0, [sp, #124]	; 0x7c
  52:	e7ff      	b.n	54 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x54>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:86
    let vn2 = repeat_byte(n2);
  54:	f89d 006b 	ldrb.w	r0, [sp, #107]	; 0x6b
  58:	f88d 0107 	strb.w	r0, [sp, #263]	; 0x107
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  5c:	f89d 0107 	ldrb.w	r0, [sp, #263]	; 0x107
  60:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  64:	fba0 0101 	umull	r0, r1, r0, r1
  68:	2900      	cmp	r1, #0
  6a:	9014      	str	r0, [sp, #80]	; 0x50
  6c:	d007      	beq.n	7e <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x7e>
  6e:	e7ff      	b.n	70 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x70>
  70:	f240 0000 	movw	r0, #0
  74:	f2c0 0000 	movt	r0, #0
  78:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  7c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:86
    let vn2 = repeat_byte(n2);
  7e:	9814      	ldr	r0, [sp, #80]	; 0x50
  80:	9020      	str	r0, [sp, #128]	; 0x80
  82:	e7ff      	b.n	84 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x84>
  84:	f10d 006a 	add.w	r0, sp, #106	; 0x6a
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:87
    let confirm = |byte| byte == n1 || byte == n2;
  88:	9021      	str	r0, [sp, #132]	; 0x84
  8a:	f10d 006b 	add.w	r0, sp, #107	; 0x6b
  8e:	9022      	str	r0, [sp, #136]	; 0x88
  90:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:88
    let align = USIZE_BYTES - 1;
  92:	1e41      	subs	r1, r0, #1
  94:	2801      	cmp	r0, #1
  96:	9113      	str	r1, [sp, #76]	; 0x4c
  98:	f0c0 823c 	bcc.w	514 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x514>
  9c:	e7ff      	b.n	9e <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x9e>
  9e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  a0:	9023      	str	r0, [sp, #140]	; 0x8c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:89
    let start_ptr = haystack.as_ptr();
  a2:	981b      	ldr	r0, [sp, #108]	; 0x6c
  a4:	991c      	ldr	r1, [sp, #112]	; 0x70
  a6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  aa:	9024      	str	r0, [sp, #144]	; 0x90
  ac:	e7ff      	b.n	ae <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0xae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:90
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ae:	981b      	ldr	r0, [sp, #108]	; 0x6c
  b0:	991c      	ldr	r1, [sp, #112]	; 0x70
  b2:	9012      	str	r0, [sp, #72]	; 0x48
  b4:	9111      	str	r1, [sp, #68]	; 0x44
  b6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  ba:	9010      	str	r0, [sp, #64]	; 0x40
  bc:	e7ff      	b.n	be <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0xbe>
  be:	9810      	ldr	r0, [sp, #64]	; 0x40
  c0:	9026      	str	r0, [sp, #152]	; 0x98
  c2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  c4:	9812      	ldr	r0, [sp, #72]	; 0x48
  c6:	9911      	ldr	r1, [sp, #68]	; 0x44
  c8:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E>
  cc:	900f      	str	r0, [sp, #60]	; 0x3c
  ce:	910e      	str	r1, [sp, #56]	; 0x38
  d0:	e7ff      	b.n	d2 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0xd2>
  d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
  d4:	990e      	ldr	r1, [sp, #56]	; 0x38
  d6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  da:	9025      	str	r0, [sp, #148]	; 0x94
  dc:	e7ff      	b.n	de <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0xde>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:91
    let mut ptr = start_ptr;
  de:	9824      	ldr	r0, [sp, #144]	; 0x90
  e0:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:94
        if haystack.len() < USIZE_BYTES {
  e2:	981b      	ldr	r0, [sp, #108]	; 0x6c
  e4:	991c      	ldr	r1, [sp, #112]	; 0x70
  e6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  ea:	900d      	str	r0, [sp, #52]	; 0x34
  ec:	e7ff      	b.n	ee <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0xee>
  ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  f0:	2803      	cmp	r0, #3
  f2:	d84c      	bhi.n	18e <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x18e>
  f4:	e7ff      	b.n	f6 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0xf6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
  f6:	9824      	ldr	r0, [sp, #144]	; 0x90
  f8:	9925      	ldr	r1, [sp, #148]	; 0x94
  fa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  fe:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 102:	9042      	str	r0, [sp, #264]	; 0x108
 104:	9143      	str	r1, [sp, #268]	; 0x10c
 106:	9244      	str	r2, [sp, #272]	; 0x110
 108:	9345      	str	r3, [sp, #276]	; 0x114
 10a:	f8cd c118 	str.w	ip, [sp, #280]	; 0x118
_ZN6memchr8fallback14forward_search17h16cf100b7c2908f1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 10e:	9842      	ldr	r0, [sp, #264]	; 0x108
 110:	9944      	ldr	r1, [sp, #272]	; 0x110
 112:	4288      	cmp	r0, r1
 114:	d907      	bls.n	126 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x126>
 116:	e7ff      	b.n	118 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x118>
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 124:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 126:	9844      	ldr	r0, [sp, #272]	; 0x110
 128:	9943      	ldr	r1, [sp, #268]	; 0x10c
 12a:	4288      	cmp	r0, r1
 12c:	d907      	bls.n	13e <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x13e>
 12e:	e7ff      	b.n	130 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x130>
 130:	f240 0000 	movw	r0, #0
 134:	f2c0 0000 	movt	r0, #0
 138:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 13c:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 13e:	e7ff      	b.n	140 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x140>
 140:	9844      	ldr	r0, [sp, #272]	; 0x110
 142:	9943      	ldr	r1, [sp, #268]	; 0x10c
 144:	4288      	cmp	r0, r1
 146:	d303      	bcc.n	150 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x150>
 148:	e7ff      	b.n	14a <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x14a>
 14a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 14c:	9047      	str	r0, [sp, #284]	; 0x11c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 14e:	e019      	b.n	184 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x184>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 150:	9844      	ldr	r0, [sp, #272]	; 0x110
 152:	7800      	ldrb	r0, [r0, #0]
 154:	f88d 0127 	strb.w	r0, [sp, #295]	; 0x127
 158:	f89d 1127 	ldrb.w	r1, [sp, #295]	; 0x127
 15c:	a845      	add	r0, sp, #276	; 0x114
 15e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>
 162:	2800      	cmp	r0, #0
 164:	d008      	beq.n	178 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x178>
 166:	e7ff      	b.n	168 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x168>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 168:	9844      	ldr	r0, [sp, #272]	; 0x110
 16a:	9942      	ldr	r1, [sp, #264]	; 0x108
 16c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>
 170:	9048      	str	r0, [sp, #288]	; 0x120
 172:	2001      	movs	r0, #1
 174:	9047      	str	r0, [sp, #284]	; 0x11c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 176:	e005      	b.n	184 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x184>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 178:	9844      	ldr	r0, [sp, #272]	; 0x110
 17a:	2101      	movs	r1, #1
 17c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 180:	9044      	str	r0, [sp, #272]	; 0x110
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 182:	e7dd      	b.n	140 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x140>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 184:	9847      	ldr	r0, [sp, #284]	; 0x11c
 186:	9948      	ldr	r1, [sp, #288]	; 0x120
_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 188:	911e      	str	r1, [sp, #120]	; 0x78
 18a:	901d      	str	r0, [sp, #116]	; 0x74
 18c:	e004      	b.n	198 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x198>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:98
        let chunk = read_unaligned_usize(ptr);
 18e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 190:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>
 194:	9028      	str	r0, [sp, #160]	; 0xa0
 196:	e005      	b.n	1a4 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x1a4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 198:	e003      	b.n	1a2 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x1a2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:121
}
 19a:	981d      	ldr	r0, [sp, #116]	; 0x74
 19c:	991e      	ldr	r1, [sp, #120]	; 0x78
 19e:	b05e      	add	sp, #376	; 0x178
 1a0:	bdb0      	pop	{r4, r5, r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:95
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1a2:	e7fa      	b.n	19a <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x19a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:99
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1a4:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1a6:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1a8:	4048      	eors	r0, r1
 1aa:	904a      	str	r0, [sp, #296]	; 0x128
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1ac:	984a      	ldr	r0, [sp, #296]	; 0x128
 1ae:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1b2:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 1b6:	994a      	ldr	r1, [sp, #296]	; 0x128
 1b8:	4388      	bics	r0, r1
 1ba:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1be:	2800      	cmp	r0, #0
 1c0:	bf18      	it	ne
 1c2:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:99
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1c4:	f88d 00a5 	strb.w	r0, [sp, #165]	; 0xa5
 1c8:	e7ff      	b.n	1ca <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x1ca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:100
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1ca:	9828      	ldr	r0, [sp, #160]	; 0xa0
 1cc:	9920      	ldr	r1, [sp, #128]	; 0x80
 1ce:	4048      	eors	r0, r1
 1d0:	904b      	str	r0, [sp, #300]	; 0x12c
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1d2:	984b      	ldr	r0, [sp, #300]	; 0x12c
 1d4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1d8:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 1dc:	994b      	ldr	r1, [sp, #300]	; 0x12c
 1de:	4388      	bics	r0, r1
 1e0:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1e4:	2800      	cmp	r0, #0
 1e6:	bf18      	it	ne
 1e8:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:100
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1ea:	f88d 00a6 	strb.w	r0, [sp, #166]	; 0xa6
 1ee:	e7ff      	b.n	1f0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x1f0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:101
        if eq1 || eq2 {
 1f0:	f89d 00a5 	ldrb.w	r0, [sp, #165]	; 0xa5
 1f4:	07c0      	lsls	r0, r0, #31
 1f6:	2800      	cmp	r0, #0
 1f8:	d004      	beq.n	204 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x204>
 1fa:	e7ff      	b.n	1fc <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x1fc>
 1fc:	2001      	movs	r0, #1
 1fe:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 202:	e004      	b.n	20e <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x20e>
 204:	f89d 00a6 	ldrb.w	r0, [sp, #166]	; 0xa6
 208:	f88d 00a7 	strb.w	r0, [sp, #167]	; 0xa7
 20c:	e7ff      	b.n	20e <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x20e>
 20e:	f89d 00a7 	ldrb.w	r0, [sp, #167]	; 0xa7
 212:	07c0      	lsls	r0, r0, #31
 214:	2800      	cmp	r0, #0
 216:	d04c      	beq.n	2b2 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x2b2>
 218:	e7ff      	b.n	21a <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x21a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 21a:	9824      	ldr	r0, [sp, #144]	; 0x90
 21c:	9925      	ldr	r1, [sp, #148]	; 0x94
 21e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 220:	9b21      	ldr	r3, [sp, #132]	; 0x84
 222:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 226:	904c      	str	r0, [sp, #304]	; 0x130
 228:	914d      	str	r1, [sp, #308]	; 0x134
 22a:	924e      	str	r2, [sp, #312]	; 0x138
 22c:	934f      	str	r3, [sp, #316]	; 0x13c
 22e:	f8cd c140 	str.w	ip, [sp, #320]	; 0x140
_ZN6memchr8fallback14forward_search17h16cf100b7c2908f1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 232:	984c      	ldr	r0, [sp, #304]	; 0x130
 234:	994e      	ldr	r1, [sp, #312]	; 0x138
 236:	4288      	cmp	r0, r1
 238:	d907      	bls.n	24a <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x24a>
 23a:	e7ff      	b.n	23c <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x23c>
 23c:	f240 0000 	movw	r0, #0
 240:	f2c0 0000 	movt	r0, #0
 244:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 248:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 24a:	984e      	ldr	r0, [sp, #312]	; 0x138
 24c:	994d      	ldr	r1, [sp, #308]	; 0x134
 24e:	4288      	cmp	r0, r1
 250:	d907      	bls.n	262 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x262>
 252:	e7ff      	b.n	254 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x254>
 254:	f240 0000 	movw	r0, #0
 258:	f2c0 0000 	movt	r0, #0
 25c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 260:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 262:	e7ff      	b.n	264 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x264>
 264:	984e      	ldr	r0, [sp, #312]	; 0x138
 266:	994d      	ldr	r1, [sp, #308]	; 0x134
 268:	4288      	cmp	r0, r1
 26a:	d303      	bcc.n	274 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x274>
 26c:	e7ff      	b.n	26e <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x26e>
 26e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 270:	9051      	str	r0, [sp, #324]	; 0x144
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 272:	e019      	b.n	2a8 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x2a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 274:	984e      	ldr	r0, [sp, #312]	; 0x138
 276:	7800      	ldrb	r0, [r0, #0]
 278:	f88d 014f 	strb.w	r0, [sp, #335]	; 0x14f
 27c:	f89d 114f 	ldrb.w	r1, [sp, #335]	; 0x14f
 280:	a84f      	add	r0, sp, #316	; 0x13c
 282:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>
 286:	2800      	cmp	r0, #0
 288:	d008      	beq.n	29c <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x29c>
 28a:	e7ff      	b.n	28c <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x28c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 28c:	984e      	ldr	r0, [sp, #312]	; 0x138
 28e:	994c      	ldr	r1, [sp, #304]	; 0x130
 290:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>
 294:	9052      	str	r0, [sp, #328]	; 0x148
 296:	2001      	movs	r0, #1
 298:	9051      	str	r0, [sp, #324]	; 0x144
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 29a:	e005      	b.n	2a8 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x2a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 29c:	984e      	ldr	r0, [sp, #312]	; 0x138
 29e:	2101      	movs	r1, #1
 2a0:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 2a4:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2a6:	e7dd      	b.n	264 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x264>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 2a8:	9851      	ldr	r0, [sp, #324]	; 0x144
 2aa:	9952      	ldr	r1, [sp, #328]	; 0x148
_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2ac:	911e      	str	r1, [sp, #120]	; 0x78
 2ae:	901d      	str	r0, [sp, #116]	; 0x74
 2b0:	e00c      	b.n	2cc <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x2cc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 2b2:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2b4:	9924      	ldr	r1, [sp, #144]	; 0x90
 2b6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 2b8:	4011      	ands	r1, r2
 2ba:	f1c1 0204 	rsb	r2, r1, #4
 2be:	2304      	movs	r3, #4
 2c0:	428b      	cmp	r3, r1
 2c2:	900c      	str	r0, [sp, #48]	; 0x30
 2c4:	920b      	str	r2, [sp, #44]	; 0x2c
 2c6:	f0c0 812c 	bcc.w	522 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x522>
 2ca:	e000      	b.n	2ce <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x2ce>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:102
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2cc:	e769      	b.n	1a2 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x1a2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 2ce:	980c      	ldr	r0, [sp, #48]	; 0x30
 2d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 2d2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>
 2d6:	900a      	str	r0, [sp, #40]	; 0x28
 2d8:	e7ff      	b.n	2da <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x2da>
 2da:	980a      	ldr	r0, [sp, #40]	; 0x28
 2dc:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:106
        debug_assert!(ptr > start_ptr);
 2de:	9927      	ldr	r1, [sp, #156]	; 0x9c
 2e0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 2e2:	4291      	cmp	r1, r2
 2e4:	d807      	bhi.n	2f6 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x2f6>
 2e6:	e7ff      	b.n	2e8 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x2e8>
 2e8:	f240 0000 	movw	r0, #0
 2ec:	f2c0 0000 	movt	r0, #0
 2f0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2f4:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:107
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 2f6:	9825      	ldr	r0, [sp, #148]	; 0x94
 2f8:	2104      	movs	r1, #4
 2fa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>
 2fe:	9009      	str	r0, [sp, #36]	; 0x24
 300:	e7ff      	b.n	302 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x302>
 302:	9824      	ldr	r0, [sp, #144]	; 0x90
 304:	9909      	ldr	r1, [sp, #36]	; 0x24
 306:	4281      	cmp	r1, r0
 308:	d207      	bcs.n	31a <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x31a>
 30a:	e7ff      	b.n	30c <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x30c>
 30c:	f240 0000 	movw	r0, #0
 310:	f2c0 0000 	movt	r0, #0
 314:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 318:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 31a:	e7ff      	b.n	31c <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x31c>
 31c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 31e:	9925      	ldr	r1, [sp, #148]	; 0x94
 320:	2204      	movs	r2, #4
 322:	9008      	str	r0, [sp, #32]
 324:	4608      	mov	r0, r1
 326:	4611      	mov	r1, r2
 328:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>
 32c:	9007      	str	r0, [sp, #28]
 32e:	e04b      	b.n	3c8 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x3c8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:119
        forward_search(start_ptr, end_ptr, ptr, confirm)
 330:	9824      	ldr	r0, [sp, #144]	; 0x90
 332:	9925      	ldr	r1, [sp, #148]	; 0x94
 334:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 336:	9b21      	ldr	r3, [sp, #132]	; 0x84
 338:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 33c:	9054      	str	r0, [sp, #336]	; 0x150
 33e:	9155      	str	r1, [sp, #340]	; 0x154
 340:	9256      	str	r2, [sp, #344]	; 0x158
 342:	9357      	str	r3, [sp, #348]	; 0x15c
 344:	f8cd c160 	str.w	ip, [sp, #352]	; 0x160
_ZN6memchr8fallback14forward_search17h16cf100b7c2908f1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 348:	9854      	ldr	r0, [sp, #336]	; 0x150
 34a:	9956      	ldr	r1, [sp, #344]	; 0x158
 34c:	4288      	cmp	r0, r1
 34e:	d907      	bls.n	360 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x360>
 350:	e7ff      	b.n	352 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x352>
 352:	f240 0000 	movw	r0, #0
 356:	f2c0 0000 	movt	r0, #0
 35a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 35e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 360:	9856      	ldr	r0, [sp, #344]	; 0x158
 362:	9955      	ldr	r1, [sp, #340]	; 0x154
 364:	4288      	cmp	r0, r1
 366:	d907      	bls.n	378 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x378>
 368:	e7ff      	b.n	36a <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x36a>
 36a:	f240 0000 	movw	r0, #0
 36e:	f2c0 0000 	movt	r0, #0
 372:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 376:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 378:	e7ff      	b.n	37a <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x37a>
 37a:	9856      	ldr	r0, [sp, #344]	; 0x158
 37c:	9955      	ldr	r1, [sp, #340]	; 0x154
 37e:	4288      	cmp	r0, r1
 380:	d303      	bcc.n	38a <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x38a>
 382:	e7ff      	b.n	384 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x384>
 384:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 386:	9059      	str	r0, [sp, #356]	; 0x164
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 388:	e019      	b.n	3be <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x3be>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 38a:	9856      	ldr	r0, [sp, #344]	; 0x158
 38c:	7800      	ldrb	r0, [r0, #0]
 38e:	f88d 016f 	strb.w	r0, [sp, #367]	; 0x16f
 392:	f89d 116f 	ldrb.w	r1, [sp, #367]	; 0x16f
 396:	a857      	add	r0, sp, #348	; 0x15c
 398:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>
 39c:	2800      	cmp	r0, #0
 39e:	d008      	beq.n	3b2 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x3b2>
 3a0:	e7ff      	b.n	3a2 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x3a2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 3a2:	9856      	ldr	r0, [sp, #344]	; 0x158
 3a4:	9954      	ldr	r1, [sp, #336]	; 0x150
 3a6:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>
 3aa:	905a      	str	r0, [sp, #360]	; 0x168
 3ac:	2001      	movs	r0, #1
 3ae:	9059      	str	r0, [sp, #356]	; 0x164
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 3b0:	e005      	b.n	3be <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x3be>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 3b2:	9856      	ldr	r0, [sp, #344]	; 0x158
 3b4:	2101      	movs	r1, #1
 3b6:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 3ba:	9056      	str	r0, [sp, #344]	; 0x158
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 3bc:	e7dd      	b.n	37a <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x37a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 3be:	9859      	ldr	r0, [sp, #356]	; 0x164
 3c0:	995a      	ldr	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:119
        forward_search(start_ptr, end_ptr, ptr, confirm)
 3c2:	911e      	str	r1, [sp, #120]	; 0x78
 3c4:	901d      	str	r0, [sp, #116]	; 0x74
 3c6:	e0a4      	b.n	512 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x512>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 3c8:	9808      	ldr	r0, [sp, #32]
 3ca:	9907      	ldr	r1, [sp, #28]
 3cc:	4288      	cmp	r0, r1
 3ce:	d8af      	bhi.n	330 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x330>
 3d0:	e7ff      	b.n	3d2 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x3d2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:109
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3d2:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3d4:	9006      	str	r0, [sp, #24]
 3d6:	e7ff      	b.n	3d8 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x3d8>
 3d8:	9806      	ldr	r0, [sp, #24]
 3da:	f000 0103 	and.w	r1, r0, #3
 3de:	912c      	str	r1, [sp, #176]	; 0xb0
 3e0:	f240 0100 	movw	r1, #0
 3e4:	f2c0 0100 	movt	r1, #0
 3e8:	912a      	str	r1, [sp, #168]	; 0xa8
 3ea:	a92c      	add	r1, sp, #176	; 0xb0
 3ec:	912b      	str	r1, [sp, #172]	; 0xac
 3ee:	992a      	ldr	r1, [sp, #168]	; 0xa8
 3f0:	912d      	str	r1, [sp, #180]	; 0xb4
 3f2:	992b      	ldr	r1, [sp, #172]	; 0xac
 3f4:	912e      	str	r1, [sp, #184]	; 0xb8
 3f6:	992d      	ldr	r1, [sp, #180]	; 0xb4
 3f8:	6809      	ldr	r1, [r1, #0]
 3fa:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 3fc:	6812      	ldr	r2, [r2, #0]
 3fe:	4291      	cmp	r1, r2
 400:	d016      	beq.n	430 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x430>
 402:	e7ff      	b.n	404 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x404>
 404:	982d      	ldr	r0, [sp, #180]	; 0xb4
 406:	903b      	str	r0, [sp, #236]	; 0xec
 408:	982e      	ldr	r0, [sp, #184]	; 0xb8
 40a:	903c      	str	r0, [sp, #240]	; 0xf0
 40c:	a83b      	add	r0, sp, #236	; 0xec
 40e:	9039      	str	r0, [sp, #228]	; 0xe4
 410:	a83c      	add	r0, sp, #240	; 0xf0
 412:	903a      	str	r0, [sp, #232]	; 0xe8
 414:	9839      	ldr	r0, [sp, #228]	; 0xe4
 416:	903d      	str	r0, [sp, #244]	; 0xf4
 418:	983a      	ldr	r0, [sp, #232]	; 0xe8
 41a:	903e      	str	r0, [sp, #248]	; 0xf8
 41c:	983d      	ldr	r0, [sp, #244]	; 0xf4
 41e:	f240 0100 	movw	r1, #0
 422:	f2c0 0100 	movt	r1, #0
 426:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 42a:	9005      	str	r0, [sp, #20]
 42c:	9104      	str	r1, [sp, #16]
 42e:	e015      	b.n	45c <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x45c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:111
            let chunk = *(ptr as *const usize);
 430:	9827      	ldr	r0, [sp, #156]	; 0x9c
 432:	6800      	ldr	r0, [r0, #0]
 434:	903f      	str	r0, [sp, #252]	; 0xfc
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:112
            let eq1 = contains_zero_byte(chunk ^ vn1);
 436:	983f      	ldr	r0, [sp, #252]	; 0xfc
 438:	991f      	ldr	r1, [sp, #124]	; 0x7c
 43a:	4048      	eors	r0, r1
 43c:	905c      	str	r0, [sp, #368]	; 0x170
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 43e:	985c      	ldr	r0, [sp, #368]	; 0x170
 440:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 444:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 448:	995c      	ldr	r1, [sp, #368]	; 0x170
 44a:	4388      	bics	r0, r1
 44c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 450:	2800      	cmp	r0, #0
 452:	bf18      	it	ne
 454:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:112
            let eq1 = contains_zero_byte(chunk ^ vn1);
 456:	f88d 0103 	strb.w	r0, [sp, #259]	; 0x103
 45a:	e028      	b.n	4ae <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x4ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:109
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 45c:	983e      	ldr	r0, [sp, #248]	; 0xf8
 45e:	f240 0100 	movw	r1, #0
 462:	f2c0 0100 	movt	r1, #0
 466:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 46a:	9003      	str	r0, [sp, #12]
 46c:	9102      	str	r1, [sp, #8]
 46e:	e7ff      	b.n	470 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x470>
 470:	9805      	ldr	r0, [sp, #20]
 472:	9035      	str	r0, [sp, #212]	; 0xd4
 474:	9904      	ldr	r1, [sp, #16]
 476:	9136      	str	r1, [sp, #216]	; 0xd8
 478:	9a03      	ldr	r2, [sp, #12]
 47a:	9237      	str	r2, [sp, #220]	; 0xdc
 47c:	9b02      	ldr	r3, [sp, #8]
 47e:	9338      	str	r3, [sp, #224]	; 0xe0
 480:	46ec      	mov	ip, sp
 482:	f04f 0e02 	mov.w	lr, #2
 486:	f8cc e000 	str.w	lr, [ip]
 48a:	f240 0100 	movw	r1, #0
 48e:	f2c0 0100 	movt	r1, #0
 492:	a82f      	add	r0, sp, #188	; 0xbc
 494:	2203      	movs	r2, #3
 496:	ab35      	add	r3, sp, #212	; 0xd4
 498:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E>
 49c:	e7ff      	b.n	2 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x2>
 49e:	f240 0100 	movw	r1, #0
 4a2:	f2c0 0100 	movt	r1, #0
 4a6:	a82f      	add	r0, sp, #188	; 0xbc
 4a8:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 4ac:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:113
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4ae:	983f      	ldr	r0, [sp, #252]	; 0xfc
 4b0:	9920      	ldr	r1, [sp, #128]	; 0x80
 4b2:	4048      	eors	r0, r1
 4b4:	905d      	str	r0, [sp, #372]	; 0x174
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4b6:	985d      	ldr	r0, [sp, #372]	; 0x174
 4b8:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4bc:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 4c0:	995d      	ldr	r1, [sp, #372]	; 0x174
 4c2:	4388      	bics	r0, r1
 4c4:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4c8:	2800      	cmp	r0, #0
 4ca:	bf18      	it	ne
 4cc:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:113
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4ce:	f88d 0104 	strb.w	r0, [sp, #260]	; 0x104
 4d2:	e7ff      	b.n	4d4 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x4d4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:114
            if eq1 || eq2 {
 4d4:	f89d 0103 	ldrb.w	r0, [sp, #259]	; 0x103
 4d8:	07c0      	lsls	r0, r0, #31
 4da:	2800      	cmp	r0, #0
 4dc:	d004      	beq.n	4e8 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x4e8>
 4de:	e7ff      	b.n	4e0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x4e0>
 4e0:	2001      	movs	r0, #1
 4e2:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 4e6:	e004      	b.n	4f2 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x4f2>
 4e8:	f89d 0104 	ldrb.w	r0, [sp, #260]	; 0x104
 4ec:	f88d 0105 	strb.w	r0, [sp, #261]	; 0x105
 4f0:	e7ff      	b.n	4f2 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x4f2>
 4f2:	f89d 0105 	ldrb.w	r0, [sp, #261]	; 0x105
 4f6:	07c0      	lsls	r0, r0, #31
 4f8:	2800      	cmp	r0, #0
 4fa:	d001      	beq.n	500 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x500>
 4fc:	e7ff      	b.n	4fe <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x4fe>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:115
                break;
 4fe:	e717      	b.n	330 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x330>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:117
            ptr = ptr_add(ptr, USIZE_BYTES);
 500:	9827      	ldr	r0, [sp, #156]	; 0x9c
 502:	2104      	movs	r1, #4
 504:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE>
 508:	9001      	str	r0, [sp, #4]
 50a:	e7ff      	b.n	50c <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x50c>
 50c:	9801      	ldr	r0, [sp, #4]
 50e:	9027      	str	r0, [sp, #156]	; 0x9c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:108
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 510:	e704      	b.n	31c <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x31c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:121
}
 512:	e642      	b.n	19a <_ZN6memchr8fallback7memchr217h4490c6e4dc628d4fE+0x19a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:88
    let align = USIZE_BYTES - 1;
 514:	f240 0000 	movw	r0, #0
 518:	f2c0 0000 	movt	r0, #0
 51c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 520:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:105
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 522:	f240 0000 	movw	r0, #0
 526:	f2c0 0000 	movt	r0, #0
 52a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 52e:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h0bff6289d893feb1E:

00000000 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h0bff6289d893feb1E>:
_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h0bff6289d893feb1E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:87
    let confirm = |byte| byte == n1 || byte == n2;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100e 	strb.w	r1, [sp, #14]
   c:	f89d 000e 	ldrb.w	r0, [sp, #14]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d104      	bne.n	28 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h0bff6289d893feb1E+0x28>
  1e:	e7ff      	b.n	20 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h0bff6289d893feb1E+0x20>
  20:	2001      	movs	r0, #1
  22:	f88d 000f 	strb.w	r0, [sp, #15]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h0bff6289d893feb1E+0x40>
  28:	f89d 000e 	ldrb.w	r0, [sp, #14]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6849      	ldr	r1, [r1, #4]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000f 	strb.w	r0, [sp, #15]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr228_$u7b$$u7b$closure$u7d$$u7d$17h0bff6289d893feb1E+0x40>
  40:	f89d 000f 	ldrb.w	r0, [sp, #15]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback7memchr317h77066d419c5d6aafE:

00000000 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>:
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:124
pub fn memchr3(n1: u8, n2: u8, n3: u8, haystack: &[u8]) -> Option<usize> {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b0e8      	sub	sp, #416	; 0x1a0
   4:	f8dd c1b0 	ldr.w	ip, [sp, #432]	; 0x1b0
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	f88d 006d 	strb.w	r0, [sp, #109]	; 0x6d
  14:	f88d 106e 	strb.w	r1, [sp, #110]	; 0x6e
  18:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  1c:	931c      	str	r3, [sp, #112]	; 0x70
  1e:	f8cd c074 	str.w	ip, [sp, #116]	; 0x74
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:125
    let vn1 = repeat_byte(n1);
  22:	f89d 006d 	ldrb.w	r0, [sp, #109]	; 0x6d
  26:	f88d 013d 	strb.w	r0, [sp, #317]	; 0x13d
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  2a:	f89d 013d 	ldrb.w	r0, [sp, #317]	; 0x13d
  2e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  32:	fba0 0101 	umull	r0, r1, r0, r1
  36:	2900      	cmp	r1, #0
  38:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
  3c:	9419      	str	r4, [sp, #100]	; 0x64
  3e:	9518      	str	r5, [sp, #96]	; 0x60
  40:	9617      	str	r6, [sp, #92]	; 0x5c
  42:	9016      	str	r0, [sp, #88]	; 0x58
  44:	d007      	beq.n	56 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x56>
  46:	e7ff      	b.n	48 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x48>
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  54:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:125
    let vn1 = repeat_byte(n1);
  56:	9816      	ldr	r0, [sp, #88]	; 0x58
  58:	9020      	str	r0, [sp, #128]	; 0x80
  5a:	e7ff      	b.n	5c <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:126
    let vn2 = repeat_byte(n2);
  5c:	f89d 006e 	ldrb.w	r0, [sp, #110]	; 0x6e
  60:	f88d 013e 	strb.w	r0, [sp, #318]	; 0x13e
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  64:	f89d 013e 	ldrb.w	r0, [sp, #318]	; 0x13e
  68:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  6c:	fba0 0101 	umull	r0, r1, r0, r1
  70:	2900      	cmp	r1, #0
  72:	9015      	str	r0, [sp, #84]	; 0x54
  74:	d007      	beq.n	86 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x86>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x78>
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  84:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:126
    let vn2 = repeat_byte(n2);
  86:	9815      	ldr	r0, [sp, #84]	; 0x54
  88:	9021      	str	r0, [sp, #132]	; 0x84
  8a:	e7ff      	b.n	8c <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x8c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:127
    let vn3 = repeat_byte(n3);
  8c:	f89d 006f 	ldrb.w	r0, [sp, #111]	; 0x6f
  90:	f88d 013f 	strb.w	r0, [sp, #319]	; 0x13f
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  94:	f89d 013f 	ldrb.w	r0, [sp, #319]	; 0x13f
  98:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  9c:	fba0 0101 	umull	r0, r1, r0, r1
  a0:	2900      	cmp	r1, #0
  a2:	9014      	str	r0, [sp, #80]	; 0x50
  a4:	d007      	beq.n	b6 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0xb6>
  a6:	e7ff      	b.n	a8 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0xa8>
  a8:	f240 0000 	movw	r0, #0
  ac:	f2c0 0000 	movt	r0, #0
  b0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  b4:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:127
    let vn3 = repeat_byte(n3);
  b6:	9814      	ldr	r0, [sp, #80]	; 0x50
  b8:	9022      	str	r0, [sp, #136]	; 0x88
  ba:	e7ff      	b.n	bc <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0xbc>
  bc:	f10d 006d 	add.w	r0, sp, #109	; 0x6d
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:128
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
  c0:	9023      	str	r0, [sp, #140]	; 0x8c
  c2:	f10d 006e 	add.w	r0, sp, #110	; 0x6e
  c6:	9024      	str	r0, [sp, #144]	; 0x90
  c8:	f10d 006f 	add.w	r0, sp, #111	; 0x6f
  cc:	9025      	str	r0, [sp, #148]	; 0x94
  ce:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:129
    let align = USIZE_BYTES - 1;
  d0:	1e41      	subs	r1, r0, #1
  d2:	2801      	cmp	r0, #1
  d4:	9113      	str	r1, [sp, #76]	; 0x4c
  d6:	f0c0 828c 	bcc.w	5f2 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5f2>
  da:	e7ff      	b.n	dc <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0xdc>
  dc:	9813      	ldr	r0, [sp, #76]	; 0x4c
  de:	9026      	str	r0, [sp, #152]	; 0x98
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:130
    let start_ptr = haystack.as_ptr();
  e0:	981c      	ldr	r0, [sp, #112]	; 0x70
  e2:	991d      	ldr	r1, [sp, #116]	; 0x74
  e4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  e8:	9027      	str	r0, [sp, #156]	; 0x9c
  ea:	e7ff      	b.n	ec <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0xec>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:131
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ec:	981c      	ldr	r0, [sp, #112]	; 0x70
  ee:	991d      	ldr	r1, [sp, #116]	; 0x74
  f0:	9012      	str	r0, [sp, #72]	; 0x48
  f2:	9111      	str	r1, [sp, #68]	; 0x44
  f4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  f8:	9010      	str	r0, [sp, #64]	; 0x40
  fa:	e7ff      	b.n	fc <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0xfc>
  fc:	9810      	ldr	r0, [sp, #64]	; 0x40
  fe:	9029      	str	r0, [sp, #164]	; 0xa4
 100:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 102:	9812      	ldr	r0, [sp, #72]	; 0x48
 104:	9911      	ldr	r1, [sp, #68]	; 0x44
 106:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E>
 10a:	900f      	str	r0, [sp, #60]	; 0x3c
 10c:	910e      	str	r1, [sp, #56]	; 0x38
 10e:	e7ff      	b.n	110 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x110>
 110:	980f      	ldr	r0, [sp, #60]	; 0x3c
 112:	990e      	ldr	r1, [sp, #56]	; 0x38
 114:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
 118:	9028      	str	r0, [sp, #160]	; 0xa0
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x11c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:132
    let mut ptr = start_ptr;
 11c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 11e:	902a      	str	r0, [sp, #168]	; 0xa8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:135
        if haystack.len() < USIZE_BYTES {
 120:	981c      	ldr	r0, [sp, #112]	; 0x70
 122:	991d      	ldr	r1, [sp, #116]	; 0x74
 124:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
 128:	900d      	str	r0, [sp, #52]	; 0x34
 12a:	e7ff      	b.n	12c <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x12c>
 12c:	980d      	ldr	r0, [sp, #52]	; 0x34
 12e:	2803      	cmp	r0, #3
 130:	d850      	bhi.n	1d4 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x1d4>
 132:	e7ff      	b.n	134 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x134>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 134:	9827      	ldr	r0, [sp, #156]	; 0x9c
 136:	9928      	ldr	r1, [sp, #160]	; 0xa0
 138:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 13a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 13c:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 140:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 144:	f8cd e0b4 	str.w	lr, [sp, #180]	; 0xb4
 148:	f8cd c0b0 	str.w	ip, [sp, #176]	; 0xb0
 14c:	932b      	str	r3, [sp, #172]	; 0xac
 14e:	9050      	str	r0, [sp, #320]	; 0x140
 150:	9151      	str	r1, [sp, #324]	; 0x144
 152:	9252      	str	r2, [sp, #328]	; 0x148
_ZN6memchr8fallback14forward_search17h4ad95b7f51558d4bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 154:	9850      	ldr	r0, [sp, #320]	; 0x140
 156:	9952      	ldr	r1, [sp, #328]	; 0x148
 158:	4288      	cmp	r0, r1
 15a:	d907      	bls.n	16c <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x16c>
 15c:	e7ff      	b.n	15e <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x15e>
 15e:	f240 0000 	movw	r0, #0
 162:	f2c0 0000 	movt	r0, #0
 166:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 16a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 16c:	9852      	ldr	r0, [sp, #328]	; 0x148
 16e:	9951      	ldr	r1, [sp, #324]	; 0x144
 170:	4288      	cmp	r0, r1
 172:	d907      	bls.n	184 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x184>
 174:	e7ff      	b.n	176 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x176>
 176:	f240 0000 	movw	r0, #0
 17a:	f2c0 0000 	movt	r0, #0
 17e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 182:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 184:	e7ff      	b.n	186 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x186>
 186:	9852      	ldr	r0, [sp, #328]	; 0x148
 188:	9951      	ldr	r1, [sp, #324]	; 0x144
 18a:	4288      	cmp	r0, r1
 18c:	d303      	bcc.n	196 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x196>
 18e:	e7ff      	b.n	190 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x190>
 190:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 192:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 194:	e019      	b.n	1ca <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x1ca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 196:	9852      	ldr	r0, [sp, #328]	; 0x148
 198:	7800      	ldrb	r0, [r0, #0]
 19a:	f88d 0157 	strb.w	r0, [sp, #343]	; 0x157
 19e:	f89d 1157 	ldrb.w	r1, [sp, #343]	; 0x157
 1a2:	a82b      	add	r0, sp, #172	; 0xac
 1a4:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>
 1a8:	2800      	cmp	r0, #0
 1aa:	d008      	beq.n	1be <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x1be>
 1ac:	e7ff      	b.n	1ae <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x1ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 1ae:	9852      	ldr	r0, [sp, #328]	; 0x148
 1b0:	9950      	ldr	r1, [sp, #320]	; 0x140
 1b2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>
 1b6:	9054      	str	r0, [sp, #336]	; 0x150
 1b8:	2001      	movs	r0, #1
 1ba:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1bc:	e005      	b.n	1ca <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x1ca>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 1be:	9852      	ldr	r0, [sp, #328]	; 0x148
 1c0:	2101      	movs	r1, #1
 1c2:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 1c6:	9052      	str	r0, [sp, #328]	; 0x148
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 1c8:	e7dd      	b.n	186 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 1ca:	9853      	ldr	r0, [sp, #332]	; 0x14c
 1cc:	9954      	ldr	r1, [sp, #336]	; 0x150
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1ce:	911f      	str	r1, [sp, #124]	; 0x7c
 1d0:	901e      	str	r0, [sp, #120]	; 0x78
 1d2:	e004      	b.n	1de <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x1de>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:139
        let chunk = read_unaligned_usize(ptr);
 1d4:	982a      	ldr	r0, [sp, #168]	; 0xa8
 1d6:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>
 1da:	902e      	str	r0, [sp, #184]	; 0xb8
 1dc:	e005      	b.n	1ea <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x1ea>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1de:	e003      	b.n	1e8 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x1e8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:164
}
 1e0:	981e      	ldr	r0, [sp, #120]	; 0x78
 1e2:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1e4:	b068      	add	sp, #416	; 0x1a0
 1e6:	bd70      	pop	{r4, r5, r6, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:136
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 1e8:	e7fa      	b.n	1e0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x1e0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:140
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1ea:	982e      	ldr	r0, [sp, #184]	; 0xb8
 1ec:	9920      	ldr	r1, [sp, #128]	; 0x80
 1ee:	4048      	eors	r0, r1
 1f0:	9056      	str	r0, [sp, #344]	; 0x158
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1f2:	9856      	ldr	r0, [sp, #344]	; 0x158
 1f4:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1f8:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 1fc:	9956      	ldr	r1, [sp, #344]	; 0x158
 1fe:	4388      	bics	r0, r1
 200:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 204:	2800      	cmp	r0, #0
 206:	bf18      	it	ne
 208:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:140
        let eq1 = contains_zero_byte(chunk ^ vn1);
 20a:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 20e:	e7ff      	b.n	210 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x210>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:141
        let eq2 = contains_zero_byte(chunk ^ vn2);
 210:	982e      	ldr	r0, [sp, #184]	; 0xb8
 212:	9921      	ldr	r1, [sp, #132]	; 0x84
 214:	4048      	eors	r0, r1
 216:	9057      	str	r0, [sp, #348]	; 0x15c
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 218:	9857      	ldr	r0, [sp, #348]	; 0x15c
 21a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 21e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 222:	9957      	ldr	r1, [sp, #348]	; 0x15c
 224:	4388      	bics	r0, r1
 226:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 22a:	2800      	cmp	r0, #0
 22c:	bf18      	it	ne
 22e:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:141
        let eq2 = contains_zero_byte(chunk ^ vn2);
 230:	f88d 00c0 	strb.w	r0, [sp, #192]	; 0xc0
 234:	e7ff      	b.n	236 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x236>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:142
        let eq3 = contains_zero_byte(chunk ^ vn3);
 236:	982e      	ldr	r0, [sp, #184]	; 0xb8
 238:	9922      	ldr	r1, [sp, #136]	; 0x88
 23a:	4048      	eors	r0, r1
 23c:	9058      	str	r0, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 23e:	9858      	ldr	r0, [sp, #352]	; 0x160
 240:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 244:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 248:	9958      	ldr	r1, [sp, #352]	; 0x160
 24a:	4388      	bics	r0, r1
 24c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 250:	2800      	cmp	r0, #0
 252:	bf18      	it	ne
 254:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:142
        let eq3 = contains_zero_byte(chunk ^ vn3);
 256:	f88d 00c1 	strb.w	r0, [sp, #193]	; 0xc1
 25a:	e7ff      	b.n	25c <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x25c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:143
        if eq1 || eq2 || eq3 {
 25c:	f89d 00bf 	ldrb.w	r0, [sp, #191]	; 0xbf
 260:	07c0      	lsls	r0, r0, #31
 262:	2800      	cmp	r0, #0
 264:	d10f      	bne.n	286 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x286>
 266:	e012      	b.n	28e <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x28e>
 268:	2001      	movs	r0, #1
 26a:	f88d 00c2 	strb.w	r0, [sp, #194]	; 0xc2
 26e:	e004      	b.n	27a <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x27a>
 270:	f89d 00c1 	ldrb.w	r0, [sp, #193]	; 0xc1
 274:	f88d 00c2 	strb.w	r0, [sp, #194]	; 0xc2
 278:	e7ff      	b.n	27a <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x27a>
 27a:	f89d 00c2 	ldrb.w	r0, [sp, #194]	; 0xc2
 27e:	07c0      	lsls	r0, r0, #31
 280:	2800      	cmp	r0, #0
 282:	d10f      	bne.n	2a4 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x2a4>
 284:	e05e      	b.n	344 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x344>
 286:	2001      	movs	r0, #1
 288:	f88d 00c3 	strb.w	r0, [sp, #195]	; 0xc3
 28c:	e004      	b.n	298 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x298>
 28e:	f89d 00c0 	ldrb.w	r0, [sp, #192]	; 0xc0
 292:	f88d 00c3 	strb.w	r0, [sp, #195]	; 0xc3
 296:	e7ff      	b.n	298 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x298>
 298:	f89d 00c3 	ldrb.w	r0, [sp, #195]	; 0xc3
 29c:	07c0      	lsls	r0, r0, #31
 29e:	2800      	cmp	r0, #0
 2a0:	d1e2      	bne.n	268 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x268>
 2a2:	e7e5      	b.n	270 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x270>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 2a4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 2a6:	9928      	ldr	r1, [sp, #160]	; 0xa0
 2a8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 2aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 2ac:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 2b0:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 2b4:	f8cd e0cc 	str.w	lr, [sp, #204]	; 0xcc
 2b8:	f8cd c0c8 	str.w	ip, [sp, #200]	; 0xc8
 2bc:	9331      	str	r3, [sp, #196]	; 0xc4
 2be:	9059      	str	r0, [sp, #356]	; 0x164
 2c0:	915a      	str	r1, [sp, #360]	; 0x168
 2c2:	925b      	str	r2, [sp, #364]	; 0x16c
_ZN6memchr8fallback14forward_search17h4ad95b7f51558d4bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 2c4:	9859      	ldr	r0, [sp, #356]	; 0x164
 2c6:	995b      	ldr	r1, [sp, #364]	; 0x16c
 2c8:	4288      	cmp	r0, r1
 2ca:	d907      	bls.n	2dc <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x2dc>
 2cc:	e7ff      	b.n	2ce <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x2ce>
 2ce:	f240 0000 	movw	r0, #0
 2d2:	f2c0 0000 	movt	r0, #0
 2d6:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2da:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 2dc:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2de:	995a      	ldr	r1, [sp, #360]	; 0x168
 2e0:	4288      	cmp	r0, r1
 2e2:	d907      	bls.n	2f4 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x2f4>
 2e4:	e7ff      	b.n	2e6 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x2e6>
 2e6:	f240 0000 	movw	r0, #0
 2ea:	f2c0 0000 	movt	r0, #0
 2ee:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2f2:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 2f4:	e7ff      	b.n	2f6 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x2f6>
 2f6:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2f8:	995a      	ldr	r1, [sp, #360]	; 0x168
 2fa:	4288      	cmp	r0, r1
 2fc:	d303      	bcc.n	306 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x306>
 2fe:	e7ff      	b.n	300 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x300>
 300:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 302:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 304:	e019      	b.n	33a <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x33a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 306:	985b      	ldr	r0, [sp, #364]	; 0x16c
 308:	7800      	ldrb	r0, [r0, #0]
 30a:	f88d 017b 	strb.w	r0, [sp, #379]	; 0x17b
 30e:	f89d 117b 	ldrb.w	r1, [sp, #379]	; 0x17b
 312:	a831      	add	r0, sp, #196	; 0xc4
 314:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>
 318:	2800      	cmp	r0, #0
 31a:	d008      	beq.n	32e <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x32e>
 31c:	e7ff      	b.n	31e <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x31e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 31e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 320:	9959      	ldr	r1, [sp, #356]	; 0x164
 322:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>
 326:	905d      	str	r0, [sp, #372]	; 0x174
 328:	2001      	movs	r0, #1
 32a:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 32c:	e005      	b.n	33a <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x33a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 32e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 330:	2101      	movs	r1, #1
 332:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 336:	905b      	str	r0, [sp, #364]	; 0x16c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 338:	e7dd      	b.n	2f6 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x2f6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 33a:	985c      	ldr	r0, [sp, #368]	; 0x170
 33c:	995d      	ldr	r1, [sp, #372]	; 0x174
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 33e:	911f      	str	r1, [sp, #124]	; 0x7c
 340:	901e      	str	r0, [sp, #120]	; 0x78
 342:	e00c      	b.n	35e <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x35e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 344:	982a      	ldr	r0, [sp, #168]	; 0xa8
 346:	9927      	ldr	r1, [sp, #156]	; 0x9c
 348:	9a26      	ldr	r2, [sp, #152]	; 0x98
 34a:	4011      	ands	r1, r2
 34c:	f1c1 0204 	rsb	r2, r1, #4
 350:	2304      	movs	r3, #4
 352:	428b      	cmp	r3, r1
 354:	900c      	str	r0, [sp, #48]	; 0x30
 356:	920b      	str	r2, [sp, #44]	; 0x2c
 358:	f0c0 8152 	bcc.w	600 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x600>
 35c:	e000      	b.n	360 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x360>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:144
            return forward_search(start_ptr, end_ptr, ptr, confirm);
 35e:	e743      	b.n	1e8 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x1e8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 360:	980c      	ldr	r0, [sp, #48]	; 0x30
 362:	990b      	ldr	r1, [sp, #44]	; 0x2c
 364:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>
 368:	900a      	str	r0, [sp, #40]	; 0x28
 36a:	e7ff      	b.n	36c <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x36c>
 36c:	980a      	ldr	r0, [sp, #40]	; 0x28
 36e:	902a      	str	r0, [sp, #168]	; 0xa8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:148
        debug_assert!(ptr > start_ptr);
 370:	992a      	ldr	r1, [sp, #168]	; 0xa8
 372:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 374:	4291      	cmp	r1, r2
 376:	d807      	bhi.n	388 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x388>
 378:	e7ff      	b.n	37a <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x37a>
 37a:	f240 0000 	movw	r0, #0
 37e:	f2c0 0000 	movt	r0, #0
 382:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 386:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:149
        debug_assert!(ptr_sub(end_ptr, USIZE_BYTES) >= start_ptr);
 388:	9828      	ldr	r0, [sp, #160]	; 0xa0
 38a:	2104      	movs	r1, #4
 38c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>
 390:	9009      	str	r0, [sp, #36]	; 0x24
 392:	e7ff      	b.n	394 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x394>
 394:	9827      	ldr	r0, [sp, #156]	; 0x9c
 396:	9909      	ldr	r1, [sp, #36]	; 0x24
 398:	4281      	cmp	r1, r0
 39a:	d207      	bcs.n	3ac <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x3ac>
 39c:	e7ff      	b.n	39e <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x39e>
 39e:	f240 0000 	movw	r0, #0
 3a2:	f2c0 0000 	movt	r0, #0
 3a6:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 3aa:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 3ac:	e7ff      	b.n	3ae <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x3ae>
 3ae:	982a      	ldr	r0, [sp, #168]	; 0xa8
 3b0:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3b2:	2204      	movs	r2, #4
 3b4:	9008      	str	r0, [sp, #32]
 3b6:	4608      	mov	r0, r1
 3b8:	4611      	mov	r1, r2
 3ba:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>
 3be:	9007      	str	r0, [sp, #28]
 3c0:	e04f      	b.n	462 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x462>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:162
        forward_search(start_ptr, end_ptr, ptr, confirm)
 3c2:	9827      	ldr	r0, [sp, #156]	; 0x9c
 3c4:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3c6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 3c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 3ca:	f8dd c090 	ldr.w	ip, [sp, #144]	; 0x90
 3ce:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 3d2:	f8cd e138 	str.w	lr, [sp, #312]	; 0x138
 3d6:	f8cd c134 	str.w	ip, [sp, #308]	; 0x134
 3da:	934c      	str	r3, [sp, #304]	; 0x130
 3dc:	905f      	str	r0, [sp, #380]	; 0x17c
 3de:	9160      	str	r1, [sp, #384]	; 0x180
 3e0:	9261      	str	r2, [sp, #388]	; 0x184
_ZN6memchr8fallback14forward_search17h4ad95b7f51558d4bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:292
    debug_assert!(start_ptr <= ptr);
 3e2:	985f      	ldr	r0, [sp, #380]	; 0x17c
 3e4:	9961      	ldr	r1, [sp, #388]	; 0x184
 3e6:	4288      	cmp	r0, r1
 3e8:	d907      	bls.n	3fa <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x3fa>
 3ea:	e7ff      	b.n	3ec <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x3ec>
 3ec:	f240 0000 	movw	r0, #0
 3f0:	f2c0 0000 	movt	r0, #0
 3f4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 3f8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:293
    debug_assert!(ptr <= end_ptr);
 3fa:	9861      	ldr	r0, [sp, #388]	; 0x184
 3fc:	9960      	ldr	r1, [sp, #384]	; 0x180
 3fe:	4288      	cmp	r0, r1
 400:	d907      	bls.n	412 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x412>
 402:	e7ff      	b.n	404 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x404>
 404:	f240 0000 	movw	r0, #0
 408:	f2c0 0000 	movt	r0, #0
 40c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 410:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 412:	e7ff      	b.n	414 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x414>
 414:	9861      	ldr	r0, [sp, #388]	; 0x184
 416:	9960      	ldr	r1, [sp, #384]	; 0x180
 418:	4288      	cmp	r0, r1
 41a:	d303      	bcc.n	424 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x424>
 41c:	e7ff      	b.n	41e <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x41e>
 41e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:301
    None
 420:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 422:	e019      	b.n	458 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x458>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:296
        if confirm(*ptr) {
 424:	9861      	ldr	r0, [sp, #388]	; 0x184
 426:	7800      	ldrb	r0, [r0, #0]
 428:	f88d 0193 	strb.w	r0, [sp, #403]	; 0x193
 42c:	f89d 1193 	ldrb.w	r1, [sp, #403]	; 0x193
 430:	a84c      	add	r0, sp, #304	; 0x130
 432:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>
 436:	2800      	cmp	r0, #0
 438:	d008      	beq.n	44c <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x44c>
 43a:	e7ff      	b.n	43c <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x43c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:297
            return Some(sub(ptr, start_ptr));
 43c:	9861      	ldr	r0, [sp, #388]	; 0x184
 43e:	995f      	ldr	r1, [sp, #380]	; 0x17c
 440:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>
 444:	9063      	str	r0, [sp, #396]	; 0x18c
 446:	2001      	movs	r0, #1
 448:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 44a:	e005      	b.n	458 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x458>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:299
        ptr = ptr.offset(1);
 44c:	9861      	ldr	r0, [sp, #388]	; 0x184
 44e:	2101      	movs	r1, #1
 450:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 454:	9061      	str	r0, [sp, #388]	; 0x184
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:295
    while ptr < end_ptr {
 456:	e7dd      	b.n	414 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x414>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:302
}
 458:	9862      	ldr	r0, [sp, #392]	; 0x188
 45a:	9963      	ldr	r1, [sp, #396]	; 0x18c
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:162
        forward_search(start_ptr, end_ptr, ptr, confirm)
 45c:	911f      	str	r1, [sp, #124]	; 0x7c
 45e:	901e      	str	r0, [sp, #120]	; 0x78
 460:	e0c6      	b.n	5f0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5f0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 462:	9808      	ldr	r0, [sp, #32]
 464:	9907      	ldr	r1, [sp, #28]
 466:	4288      	cmp	r0, r1
 468:	d8ab      	bhi.n	3c2 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x3c2>
 46a:	e7ff      	b.n	46c <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x46c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:151
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 46c:	982a      	ldr	r0, [sp, #168]	; 0xa8
 46e:	9006      	str	r0, [sp, #24]
 470:	e7ff      	b.n	472 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x472>
 472:	9806      	ldr	r0, [sp, #24]
 474:	f000 0103 	and.w	r1, r0, #3
 478:	9136      	str	r1, [sp, #216]	; 0xd8
 47a:	f240 0100 	movw	r1, #0
 47e:	f2c0 0100 	movt	r1, #0
 482:	9134      	str	r1, [sp, #208]	; 0xd0
 484:	a936      	add	r1, sp, #216	; 0xd8
 486:	9135      	str	r1, [sp, #212]	; 0xd4
 488:	9934      	ldr	r1, [sp, #208]	; 0xd0
 48a:	9137      	str	r1, [sp, #220]	; 0xdc
 48c:	9935      	ldr	r1, [sp, #212]	; 0xd4
 48e:	9138      	str	r1, [sp, #224]	; 0xe0
 490:	9937      	ldr	r1, [sp, #220]	; 0xdc
 492:	6809      	ldr	r1, [r1, #0]
 494:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 496:	6812      	ldr	r2, [r2, #0]
 498:	4291      	cmp	r1, r2
 49a:	d016      	beq.n	4ca <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x4ca>
 49c:	e7ff      	b.n	49e <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x49e>
 49e:	9837      	ldr	r0, [sp, #220]	; 0xdc
 4a0:	9045      	str	r0, [sp, #276]	; 0x114
 4a2:	9838      	ldr	r0, [sp, #224]	; 0xe0
 4a4:	9046      	str	r0, [sp, #280]	; 0x118
 4a6:	a845      	add	r0, sp, #276	; 0x114
 4a8:	9043      	str	r0, [sp, #268]	; 0x10c
 4aa:	a846      	add	r0, sp, #280	; 0x118
 4ac:	9044      	str	r0, [sp, #272]	; 0x110
 4ae:	9843      	ldr	r0, [sp, #268]	; 0x10c
 4b0:	9047      	str	r0, [sp, #284]	; 0x11c
 4b2:	9844      	ldr	r0, [sp, #272]	; 0x110
 4b4:	9048      	str	r0, [sp, #288]	; 0x120
 4b6:	9847      	ldr	r0, [sp, #284]	; 0x11c
 4b8:	f240 0100 	movw	r1, #0
 4bc:	f2c0 0100 	movt	r1, #0
 4c0:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 4c4:	9005      	str	r0, [sp, #20]
 4c6:	9104      	str	r1, [sp, #16]
 4c8:	e015      	b.n	4f6 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x4f6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:153
            let chunk = *(ptr as *const usize);
 4ca:	982a      	ldr	r0, [sp, #168]	; 0xa8
 4cc:	6800      	ldr	r0, [r0, #0]
 4ce:	9049      	str	r0, [sp, #292]	; 0x124
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:154
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4d0:	9849      	ldr	r0, [sp, #292]	; 0x124
 4d2:	9920      	ldr	r1, [sp, #128]	; 0x80
 4d4:	4048      	eors	r0, r1
 4d6:	9065      	str	r0, [sp, #404]	; 0x194
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4d8:	9865      	ldr	r0, [sp, #404]	; 0x194
 4da:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4de:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 4e2:	9965      	ldr	r1, [sp, #404]	; 0x194
 4e4:	4388      	bics	r0, r1
 4e6:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4ea:	2800      	cmp	r0, #0
 4ec:	bf18      	it	ne
 4ee:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:154
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4f0:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 4f4:	e028      	b.n	548 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x548>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:151
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 4f6:	9848      	ldr	r0, [sp, #288]	; 0x120
 4f8:	f240 0100 	movw	r1, #0
 4fc:	f2c0 0100 	movt	r1, #0
 500:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 504:	9003      	str	r0, [sp, #12]
 506:	9102      	str	r1, [sp, #8]
 508:	e7ff      	b.n	50a <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x50a>
 50a:	9805      	ldr	r0, [sp, #20]
 50c:	903f      	str	r0, [sp, #252]	; 0xfc
 50e:	9904      	ldr	r1, [sp, #16]
 510:	9140      	str	r1, [sp, #256]	; 0x100
 512:	9a03      	ldr	r2, [sp, #12]
 514:	9241      	str	r2, [sp, #260]	; 0x104
 516:	9b02      	ldr	r3, [sp, #8]
 518:	9342      	str	r3, [sp, #264]	; 0x108
 51a:	46ec      	mov	ip, sp
 51c:	f04f 0e02 	mov.w	lr, #2
 520:	f8cc e000 	str.w	lr, [ip]
 524:	f240 0100 	movw	r1, #0
 528:	f2c0 0100 	movt	r1, #0
 52c:	a839      	add	r0, sp, #228	; 0xe4
 52e:	2203      	movs	r2, #3
 530:	ab3f      	add	r3, sp, #252	; 0xfc
 532:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E>
 536:	e7ff      	b.n	2 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x2>
 538:	f240 0100 	movw	r1, #0
 53c:	f2c0 0100 	movt	r1, #0
 540:	a839      	add	r0, sp, #228	; 0xe4
 542:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 546:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:155
            let eq2 = contains_zero_byte(chunk ^ vn2);
 548:	9849      	ldr	r0, [sp, #292]	; 0x124
 54a:	9921      	ldr	r1, [sp, #132]	; 0x84
 54c:	4048      	eors	r0, r1
 54e:	9066      	str	r0, [sp, #408]	; 0x198
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 550:	9866      	ldr	r0, [sp, #408]	; 0x198
 552:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 556:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 55a:	9966      	ldr	r1, [sp, #408]	; 0x198
 55c:	4388      	bics	r0, r1
 55e:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 562:	2800      	cmp	r0, #0
 564:	bf18      	it	ne
 566:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:155
            let eq2 = contains_zero_byte(chunk ^ vn2);
 568:	f88d 012c 	strb.w	r0, [sp, #300]	; 0x12c
 56c:	e7ff      	b.n	56e <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x56e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:156
            let eq3 = contains_zero_byte(chunk ^ vn3);
 56e:	9849      	ldr	r0, [sp, #292]	; 0x124
 570:	9922      	ldr	r1, [sp, #136]	; 0x88
 572:	4048      	eors	r0, r1
 574:	9067      	str	r0, [sp, #412]	; 0x19c
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 576:	9867      	ldr	r0, [sp, #412]	; 0x19c
 578:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 57c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 580:	9967      	ldr	r1, [sp, #412]	; 0x19c
 582:	4388      	bics	r0, r1
 584:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 588:	2800      	cmp	r0, #0
 58a:	bf18      	it	ne
 58c:	2001      	movne	r0, #1
_ZN6memchr8fallback7memchr317h77066d419c5d6aafE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:156
            let eq3 = contains_zero_byte(chunk ^ vn3);
 58e:	f88d 012d 	strb.w	r0, [sp, #301]	; 0x12d
 592:	e7ff      	b.n	594 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x594>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:157
            if eq1 || eq2 || eq3 {
 594:	f89d 012b 	ldrb.w	r0, [sp, #299]	; 0x12b
 598:	07c0      	lsls	r0, r0, #31
 59a:	2800      	cmp	r0, #0
 59c:	d10f      	bne.n	5be <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5be>
 59e:	e012      	b.n	5c6 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5c6>
 5a0:	2001      	movs	r0, #1
 5a2:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5a6:	e004      	b.n	5b2 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5b2>
 5a8:	f89d 012d 	ldrb.w	r0, [sp, #301]	; 0x12d
 5ac:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5b0:	e7ff      	b.n	5b2 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5b2>
 5b2:	f89d 012e 	ldrb.w	r0, [sp, #302]	; 0x12e
 5b6:	07c0      	lsls	r0, r0, #31
 5b8:	2800      	cmp	r0, #0
 5ba:	d10f      	bne.n	5dc <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5dc>
 5bc:	e00f      	b.n	5de <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5de>
 5be:	2001      	movs	r0, #1
 5c0:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5c4:	e004      	b.n	5d0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5d0>
 5c6:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 5ca:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5ce:	e7ff      	b.n	5d0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5d0>
 5d0:	f89d 012f 	ldrb.w	r0, [sp, #303]	; 0x12f
 5d4:	07c0      	lsls	r0, r0, #31
 5d6:	2800      	cmp	r0, #0
 5d8:	d1e2      	bne.n	5a0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5a0>
 5da:	e7e5      	b.n	5a8 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:158
                break;
 5dc:	e6f1      	b.n	3c2 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x3c2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:160
            ptr = ptr_add(ptr, USIZE_BYTES);
 5de:	982a      	ldr	r0, [sp, #168]	; 0xa8
 5e0:	2104      	movs	r1, #4
 5e2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE>
 5e6:	9001      	str	r0, [sp, #4]
 5e8:	e7ff      	b.n	5ea <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x5ea>
 5ea:	9801      	ldr	r0, [sp, #4]
 5ec:	902a      	str	r0, [sp, #168]	; 0xa8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:150
        while ptr <= ptr_sub(end_ptr, USIZE_BYTES) {
 5ee:	e6de      	b.n	3ae <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x3ae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:164
}
 5f0:	e5f6      	b.n	1e0 <_ZN6memchr8fallback7memchr317h77066d419c5d6aafE+0x1e0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:129
    let align = USIZE_BYTES - 1;
 5f2:	f240 0000 	movw	r0, #0
 5f6:	f2c0 0000 	movt	r0, #0
 5fa:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 5fe:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:147
        ptr = ptr_add(ptr, USIZE_BYTES - (start_ptr as usize & align));
 600:	f240 0000 	movw	r0, #0
 604:	f2c0 0000 	movt	r0, #0
 608:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 60c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E:

00000000 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E>:
_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:128
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100d 	strb.w	r1, [sp, #13]
   c:	f89d 000d 	ldrb.w	r0, [sp, #13]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d014      	beq.n	48 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E+0x48>
  1e:	e017      	b.n	50 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E+0x50>
  20:	2001      	movs	r0, #1
  22:	f88d 000e 	strb.w	r0, [sp, #14]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E+0x40>
  28:	f89d 000d 	ldrb.w	r0, [sp, #13]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6889      	ldr	r1, [r1, #8]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000e 	strb.w	r0, [sp, #14]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E+0x40>
  40:	f89d 000e 	ldrb.w	r0, [sp, #14]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr
  48:	2001      	movs	r0, #1
  4a:	f88d 000f 	strb.w	r0, [sp, #15]
  4e:	e00b      	b.n	68 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E+0x68>
  50:	f89d 000d 	ldrb.w	r0, [sp, #13]
  54:	9902      	ldr	r1, [sp, #8]
  56:	6849      	ldr	r1, [r1, #4]
  58:	7809      	ldrb	r1, [r1, #0]
  5a:	1a40      	subs	r0, r0, r1
  5c:	fab0 f080 	clz	r0, r0
  60:	0940      	lsrs	r0, r0, #5
  62:	f88d 000f 	strb.w	r0, [sp, #15]
  66:	e7ff      	b.n	68 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E+0x68>
  68:	f89d 000f 	ldrb.w	r0, [sp, #15]
  6c:	07c0      	lsls	r0, r0, #31
  6e:	2800      	cmp	r0, #0
  70:	d1d6      	bne.n	20 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E+0x20>
  72:	e7d9      	b.n	28 <_ZN6memchr8fallback7memchr328_$u7b$$u7b$closure$u7d$$u7d$17hc1aa7f9bd992ec40E+0x28>

Disassembly of section .text._ZN6memchr8fallback7memrchr17h44207f638c83d6c7E:

00000000 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>:
_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:167
pub fn memrchr(n1: u8, haystack: &[u8]) -> Option<usize> {
   0:	b580      	push	{r7, lr}
   2:	b0dc      	sub	sp, #368	; 0x170
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	f88d 0077 	strb.w	r0, [sp, #119]	; 0x77
   e:	911e      	str	r1, [sp, #120]	; 0x78
  10:	921f      	str	r2, [sp, #124]	; 0x7c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:168
    let vn1 = repeat_byte(n1);
  12:	f89d 0077 	ldrb.w	r0, [sp, #119]	; 0x77
  16:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  1a:	f89d 010f 	ldrb.w	r0, [sp, #271]	; 0x10f
  1e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  22:	fba0 0101 	umull	r0, r1, r0, r1
  26:	2900      	cmp	r1, #0
  28:	931c      	str	r3, [sp, #112]	; 0x70
  2a:	f8cd c06c 	str.w	ip, [sp, #108]	; 0x6c
  2e:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
  32:	9019      	str	r0, [sp, #100]	; 0x64
  34:	d007      	beq.n	46 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x46>
  36:	e7ff      	b.n	38 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x38>
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  44:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:168
    let vn1 = repeat_byte(n1);
  46:	9819      	ldr	r0, [sp, #100]	; 0x64
  48:	9022      	str	r0, [sp, #136]	; 0x88
  4a:	e7ff      	b.n	4c <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4c>
  4c:	f10d 0077 	add.w	r0, sp, #119	; 0x77
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:169
    let confirm = |byte| byte == n1;
  50:	9023      	str	r0, [sp, #140]	; 0x8c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:170
    let loop_size = cmp::min(LOOP_SIZE, haystack.len());
  52:	981e      	ldr	r0, [sp, #120]	; 0x78
  54:	991f      	ldr	r1, [sp, #124]	; 0x7c
  56:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  5a:	9018      	str	r0, [sp, #96]	; 0x60
  5c:	e7ff      	b.n	5e <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x5e>
  5e:	2008      	movs	r0, #8
  60:	9918      	ldr	r1, [sp, #96]	; 0x60
  62:	f7ff fffe 	bl	0 <_ZN4core3cmp3min17hd10133ae8742815bE>
  66:	9024      	str	r0, [sp, #144]	; 0x90
  68:	e7ff      	b.n	6a <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x6a>
  6a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:171
    let align = USIZE_BYTES - 1;
  6c:	1e41      	subs	r1, r0, #1
  6e:	2801      	cmp	r0, #1
  70:	9117      	str	r1, [sp, #92]	; 0x5c
  72:	f0c0 823b 	bcc.w	4ec <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4ec>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x78>
  78:	9817      	ldr	r0, [sp, #92]	; 0x5c
  7a:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:172
    let start_ptr = haystack.as_ptr();
  7c:	981e      	ldr	r0, [sp, #120]	; 0x78
  7e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  80:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  84:	9026      	str	r0, [sp, #152]	; 0x98
  86:	e7ff      	b.n	88 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x88>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:173
    let end_ptr = haystack[haystack.len()..].as_ptr();
  88:	981e      	ldr	r0, [sp, #120]	; 0x78
  8a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  8c:	9016      	str	r0, [sp, #88]	; 0x58
  8e:	9115      	str	r1, [sp, #84]	; 0x54
  90:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  94:	9014      	str	r0, [sp, #80]	; 0x50
  96:	e7ff      	b.n	98 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x98>
  98:	9814      	ldr	r0, [sp, #80]	; 0x50
  9a:	9028      	str	r0, [sp, #160]	; 0xa0
  9c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  9e:	9816      	ldr	r0, [sp, #88]	; 0x58
  a0:	9915      	ldr	r1, [sp, #84]	; 0x54
  a2:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E>
  a6:	9013      	str	r0, [sp, #76]	; 0x4c
  a8:	9112      	str	r1, [sp, #72]	; 0x48
  aa:	e7ff      	b.n	ac <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0xac>
  ac:	9813      	ldr	r0, [sp, #76]	; 0x4c
  ae:	9912      	ldr	r1, [sp, #72]	; 0x48
  b0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  b4:	9027      	str	r0, [sp, #156]	; 0x9c
  b6:	e7ff      	b.n	b8 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0xb8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:174
    let mut ptr = end_ptr;
  b8:	9827      	ldr	r0, [sp, #156]	; 0x9c
  ba:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:177
        if haystack.len() < USIZE_BYTES {
  bc:	981e      	ldr	r0, [sp, #120]	; 0x78
  be:	991f      	ldr	r1, [sp, #124]	; 0x7c
  c0:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  c4:	9011      	str	r0, [sp, #68]	; 0x44
  c6:	e7ff      	b.n	c8 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0xc8>
  c8:	9811      	ldr	r0, [sp, #68]	; 0x44
  ca:	2803      	cmp	r0, #3
  cc:	d849      	bhi.n	162 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x162>
  ce:	e7ff      	b.n	d0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0xd0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
  d0:	9826      	ldr	r0, [sp, #152]	; 0x98
  d2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  d4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
  d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  d8:	9044      	str	r0, [sp, #272]	; 0x110
  da:	9145      	str	r1, [sp, #276]	; 0x114
  dc:	9246      	str	r2, [sp, #280]	; 0x118
  de:	9347      	str	r3, [sp, #284]	; 0x11c
_ZN6memchr8fallback14reverse_search17hdf95f25b7c3a34dbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    start_ptr: *const u8,
    end_ptr: *const u8,
    mut ptr: *const u8,
    confirm: F,
) -> Option<usize> {
    debug_assert!(start_ptr <= ptr);
  e0:	9844      	ldr	r0, [sp, #272]	; 0x110
  e2:	9946      	ldr	r1, [sp, #280]	; 0x118
  e4:	4288      	cmp	r0, r1
  e6:	d907      	bls.n	f8 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0xf8>
  e8:	e7ff      	b.n	ea <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0xea>
  ea:	f240 0000 	movw	r0, #0
  ee:	f2c0 0000 	movt	r0, #0
  f2:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  f6:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
  f8:	9846      	ldr	r0, [sp, #280]	; 0x118
  fa:	9945      	ldr	r1, [sp, #276]	; 0x114
  fc:	4288      	cmp	r0, r1
  fe:	d907      	bls.n	110 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x110>
 100:	e7ff      	b.n	102 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x102>
 102:	f240 0000 	movw	r0, #0
 106:	f2c0 0000 	movt	r0, #0
 10a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 10e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314

    while ptr > start_ptr {
 110:	e7ff      	b.n	112 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x112>
 112:	9846      	ldr	r0, [sp, #280]	; 0x118
 114:	9944      	ldr	r1, [sp, #272]	; 0x110
 116:	4288      	cmp	r0, r1
 118:	d803      	bhi.n	122 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x122>
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x11c>
 11c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
        ptr = ptr.offset(-1);
        if confirm(*ptr) {
            return Some(sub(ptr, start_ptr));
        }
    }
    None
 11e:	9048      	str	r0, [sp, #288]	; 0x120
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 120:	e01a      	b.n	158 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x158>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 122:	9846      	ldr	r0, [sp, #280]	; 0x118
 124:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 128:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 12c:	9046      	str	r0, [sp, #280]	; 0x118
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 12e:	9846      	ldr	r0, [sp, #280]	; 0x118
 130:	7800      	ldrb	r0, [r0, #0]
 132:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 136:	f89d 112b 	ldrb.w	r1, [sp, #299]	; 0x12b
 13a:	a847      	add	r0, sp, #284	; 0x11c
 13c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 140:	2800      	cmp	r0, #0
 142:	d008      	beq.n	156 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x156>
 144:	e7ff      	b.n	146 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x146>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 146:	9846      	ldr	r0, [sp, #280]	; 0x118
 148:	9944      	ldr	r1, [sp, #272]	; 0x110
 14a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 14e:	9049      	str	r0, [sp, #292]	; 0x124
 150:	2001      	movs	r0, #1
 152:	9048      	str	r0, [sp, #288]	; 0x120
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 154:	e000      	b.n	158 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x158>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 156:	e7dc      	b.n	112 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x112>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 158:	9848      	ldr	r0, [sp, #288]	; 0x120
 15a:	9949      	ldr	r1, [sp, #292]	; 0x124
_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 15c:	9121      	str	r1, [sp, #132]	; 0x84
 15e:	9020      	str	r0, [sp, #128]	; 0x80
 160:	e005      	b.n	16e <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x16e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:181
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 162:	9829      	ldr	r0, [sp, #164]	; 0xa4
 164:	2104      	movs	r1, #4
 166:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 16a:	9010      	str	r0, [sp, #64]	; 0x40
 16c:	e005      	b.n	17a <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x17a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 16e:	e003      	b.n	178 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x178>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:202
}
 170:	9820      	ldr	r0, [sp, #128]	; 0x80
 172:	9921      	ldr	r1, [sp, #132]	; 0x84
 174:	b05c      	add	sp, #368	; 0x170
 176:	bd80      	pop	{r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:178
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 178:	e7fa      	b.n	170 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x170>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:181
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 17a:	9810      	ldr	r0, [sp, #64]	; 0x40
 17c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 180:	902a      	str	r0, [sp, #168]	; 0xa8
 182:	e7ff      	b.n	184 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x184>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:182
        if contains_zero_byte(chunk ^ vn1) {
 184:	982a      	ldr	r0, [sp, #168]	; 0xa8
 186:	9922      	ldr	r1, [sp, #136]	; 0x88
 188:	4048      	eors	r0, r1
 18a:	904b      	str	r0, [sp, #300]	; 0x12c
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 18c:	984b      	ldr	r0, [sp, #300]	; 0x12c
 18e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 192:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 196:	994b      	ldr	r1, [sp, #300]	; 0x12c
 198:	4388      	bics	r0, r1
 19a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 19e:	2800      	cmp	r0, #0
 1a0:	bf18      	it	ne
 1a2:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:182
        if contains_zero_byte(chunk ^ vn1) {
 1a4:	900f      	str	r0, [sp, #60]	; 0x3c
 1a6:	e7ff      	b.n	1a8 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x1a8>
 1a8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 1aa:	07c1      	lsls	r1, r0, #31
 1ac:	2900      	cmp	r1, #0
 1ae:	d049      	beq.n	244 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x244>
 1b0:	e7ff      	b.n	1b2 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x1b2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 1b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 1b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 1b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 1ba:	904c      	str	r0, [sp, #304]	; 0x130
 1bc:	914d      	str	r1, [sp, #308]	; 0x134
 1be:	924e      	str	r2, [sp, #312]	; 0x138
 1c0:	934f      	str	r3, [sp, #316]	; 0x13c
_ZN6memchr8fallback14reverse_search17hdf95f25b7c3a34dbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 1c2:	984c      	ldr	r0, [sp, #304]	; 0x130
 1c4:	994e      	ldr	r1, [sp, #312]	; 0x138
 1c6:	4288      	cmp	r0, r1
 1c8:	d907      	bls.n	1da <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x1da>
 1ca:	e7ff      	b.n	1cc <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x1cc>
 1cc:	f240 0000 	movw	r0, #0
 1d0:	f2c0 0000 	movt	r0, #0
 1d4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 1d8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 1da:	984e      	ldr	r0, [sp, #312]	; 0x138
 1dc:	994d      	ldr	r1, [sp, #308]	; 0x134
 1de:	4288      	cmp	r0, r1
 1e0:	d907      	bls.n	1f2 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x1f2>
 1e2:	e7ff      	b.n	1e4 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x1e4>
 1e4:	f240 0000 	movw	r0, #0
 1e8:	f2c0 0000 	movt	r0, #0
 1ec:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 1f0:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 1f2:	e7ff      	b.n	1f4 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x1f4>
 1f4:	984e      	ldr	r0, [sp, #312]	; 0x138
 1f6:	994c      	ldr	r1, [sp, #304]	; 0x130
 1f8:	4288      	cmp	r0, r1
 1fa:	d803      	bhi.n	204 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x204>
 1fc:	e7ff      	b.n	1fe <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x1fe>
 1fe:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 200:	9050      	str	r0, [sp, #320]	; 0x140
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 202:	e01a      	b.n	23a <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x23a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 204:	984e      	ldr	r0, [sp, #312]	; 0x138
 206:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 20a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 20e:	904e      	str	r0, [sp, #312]	; 0x138
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 210:	984e      	ldr	r0, [sp, #312]	; 0x138
 212:	7800      	ldrb	r0, [r0, #0]
 214:	f88d 014b 	strb.w	r0, [sp, #331]	; 0x14b
 218:	f89d 114b 	ldrb.w	r1, [sp, #331]	; 0x14b
 21c:	a84f      	add	r0, sp, #316	; 0x13c
 21e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 222:	2800      	cmp	r0, #0
 224:	d008      	beq.n	238 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x238>
 226:	e7ff      	b.n	228 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x228>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 228:	984e      	ldr	r0, [sp, #312]	; 0x138
 22a:	994c      	ldr	r1, [sp, #304]	; 0x130
 22c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 230:	9051      	str	r0, [sp, #324]	; 0x144
 232:	2001      	movs	r0, #1
 234:	9050      	str	r0, [sp, #320]	; 0x140
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 236:	e000      	b.n	23a <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x23a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 238:	e7dc      	b.n	1f4 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x1f4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 23a:	9850      	ldr	r0, [sp, #320]	; 0x140
 23c:	9951      	ldr	r1, [sp, #324]	; 0x144
_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 23e:	9121      	str	r1, [sp, #132]	; 0x84
 240:	9020      	str	r0, [sp, #128]	; 0x80
 242:	e008      	b.n	256 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x256>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:186
        ptr = (end_ptr as usize & !align) as *const u8;
 244:	9827      	ldr	r0, [sp, #156]	; 0x9c
 246:	9925      	ldr	r1, [sp, #148]	; 0x94
 248:	4388      	bics	r0, r1
 24a:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:187
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 24c:	9826      	ldr	r0, [sp, #152]	; 0x98
 24e:	9929      	ldr	r1, [sp, #164]	; 0xa4
 250:	4288      	cmp	r0, r1
 252:	d905      	bls.n	260 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x260>
 254:	e000      	b.n	258 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x258>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:183
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 256:	e78f      	b.n	178 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x178>
 258:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:187
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 25a:	f88d 00ae 	strb.w	r0, [sp, #174]	; 0xae
 25e:	e008      	b.n	272 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x272>
 260:	9829      	ldr	r0, [sp, #164]	; 0xa4
 262:	9927      	ldr	r1, [sp, #156]	; 0x9c
 264:	2200      	movs	r2, #0
 266:	4288      	cmp	r0, r1
 268:	bf98      	it	ls
 26a:	2201      	movls	r2, #1
 26c:	f88d 20ae 	strb.w	r2, [sp, #174]	; 0xae
 270:	e7ff      	b.n	272 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x272>
 272:	f89d 00ae 	ldrb.w	r0, [sp, #174]	; 0xae
 276:	07c0      	lsls	r0, r0, #31
 278:	2800      	cmp	r0, #0
 27a:	d107      	bne.n	28c <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x28c>
 27c:	e7ff      	b.n	27e <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x27e>
 27e:	f240 0000 	movw	r0, #0
 282:	f2c0 0000 	movt	r0, #0
 286:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 28a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 28c:	e7ff      	b.n	28e <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x28e>
 28e:	9824      	ldr	r0, [sp, #144]	; 0x90
 290:	2808      	cmp	r0, #8
 292:	d04d      	beq.n	330 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x330>
 294:	e048      	b.n	328 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x328>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:200
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 296:	9826      	ldr	r0, [sp, #152]	; 0x98
 298:	9927      	ldr	r1, [sp, #156]	; 0x9c
 29a:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 29c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 29e:	9053      	str	r0, [sp, #332]	; 0x14c
 2a0:	9154      	str	r1, [sp, #336]	; 0x150
 2a2:	9255      	str	r2, [sp, #340]	; 0x154
 2a4:	9356      	str	r3, [sp, #344]	; 0x158
_ZN6memchr8fallback14reverse_search17hdf95f25b7c3a34dbE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 2a6:	9853      	ldr	r0, [sp, #332]	; 0x14c
 2a8:	9955      	ldr	r1, [sp, #340]	; 0x154
 2aa:	4288      	cmp	r0, r1
 2ac:	d907      	bls.n	2be <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x2be>
 2ae:	e7ff      	b.n	2b0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x2b0>
 2b0:	f240 0000 	movw	r0, #0
 2b4:	f2c0 0000 	movt	r0, #0
 2b8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2bc:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 2be:	9855      	ldr	r0, [sp, #340]	; 0x154
 2c0:	9954      	ldr	r1, [sp, #336]	; 0x150
 2c2:	4288      	cmp	r0, r1
 2c4:	d907      	bls.n	2d6 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x2d6>
 2c6:	e7ff      	b.n	2c8 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x2c8>
 2c8:	f240 0000 	movw	r0, #0
 2cc:	f2c0 0000 	movt	r0, #0
 2d0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2d4:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 2d6:	e7ff      	b.n	2d8 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x2d8>
 2d8:	9855      	ldr	r0, [sp, #340]	; 0x154
 2da:	9953      	ldr	r1, [sp, #332]	; 0x14c
 2dc:	4288      	cmp	r0, r1
 2de:	d803      	bhi.n	2e8 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x2e8>
 2e0:	e7ff      	b.n	2e2 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x2e2>
 2e2:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 2e4:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2e6:	e01a      	b.n	31e <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x31e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 2e8:	9855      	ldr	r0, [sp, #340]	; 0x154
 2ea:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 2ee:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 2f2:	9055      	str	r0, [sp, #340]	; 0x154
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 2f4:	9855      	ldr	r0, [sp, #340]	; 0x154
 2f6:	7800      	ldrb	r0, [r0, #0]
 2f8:	f88d 0167 	strb.w	r0, [sp, #359]	; 0x167
 2fc:	f89d 1167 	ldrb.w	r1, [sp, #359]	; 0x167
 300:	a856      	add	r0, sp, #344	; 0x158
 302:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 306:	2800      	cmp	r0, #0
 308:	d008      	beq.n	31c <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x31c>
 30a:	e7ff      	b.n	30c <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x30c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 30c:	9855      	ldr	r0, [sp, #340]	; 0x154
 30e:	9953      	ldr	r1, [sp, #332]	; 0x14c
 310:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 314:	9058      	str	r0, [sp, #352]	; 0x160
 316:	2001      	movs	r0, #1
 318:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 31a:	e000      	b.n	31e <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x31e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 31c:	e7dc      	b.n	2d8 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x2d8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 31e:	9857      	ldr	r0, [sp, #348]	; 0x15c
 320:	9958      	ldr	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:200
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 322:	9121      	str	r1, [sp, #132]	; 0x84
 324:	9020      	str	r0, [sp, #128]	; 0x80
 326:	e0e0      	b.n	4ea <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4ea>
 328:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 32a:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 32e:	e009      	b.n	344 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x344>
 330:	9829      	ldr	r0, [sp, #164]	; 0xa4
 332:	9926      	ldr	r1, [sp, #152]	; 0x98
 334:	9a24      	ldr	r2, [sp, #144]	; 0x90
 336:	900e      	str	r0, [sp, #56]	; 0x38
 338:	4608      	mov	r0, r1
 33a:	4611      	mov	r1, r2
 33c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 340:	900d      	str	r0, [sp, #52]	; 0x34
 342:	e005      	b.n	350 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x350>
 344:	f89d 00af 	ldrb.w	r0, [sp, #175]	; 0xaf
 348:	07c0      	lsls	r0, r0, #31
 34a:	2800      	cmp	r0, #0
 34c:	d109      	bne.n	362 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x362>
 34e:	e7a2      	b.n	296 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x296>
 350:	2000      	movs	r0, #0
 352:	990e      	ldr	r1, [sp, #56]	; 0x38
 354:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 356:	4291      	cmp	r1, r2
 358:	bf28      	it	cs
 35a:	2001      	movcs	r0, #1
 35c:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 360:	e7f0      	b.n	344 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x344>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:189
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 362:	9829      	ldr	r0, [sp, #164]	; 0xa4
 364:	900c      	str	r0, [sp, #48]	; 0x30
 366:	e7ff      	b.n	368 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x368>
 368:	980c      	ldr	r0, [sp, #48]	; 0x30
 36a:	f000 0103 	and.w	r1, r0, #3
 36e:	912e      	str	r1, [sp, #184]	; 0xb8
 370:	f240 0100 	movw	r1, #0
 374:	f2c0 0100 	movt	r1, #0
 378:	912c      	str	r1, [sp, #176]	; 0xb0
 37a:	a92e      	add	r1, sp, #184	; 0xb8
 37c:	912d      	str	r1, [sp, #180]	; 0xb4
 37e:	992c      	ldr	r1, [sp, #176]	; 0xb0
 380:	912f      	str	r1, [sp, #188]	; 0xbc
 382:	992d      	ldr	r1, [sp, #180]	; 0xb4
 384:	9130      	str	r1, [sp, #192]	; 0xc0
 386:	992f      	ldr	r1, [sp, #188]	; 0xbc
 388:	6809      	ldr	r1, [r1, #0]
 38a:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 38c:	6812      	ldr	r2, [r2, #0]
 38e:	4291      	cmp	r1, r2
 390:	d016      	beq.n	3c0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x3c0>
 392:	e7ff      	b.n	394 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x394>
 394:	982f      	ldr	r0, [sp, #188]	; 0xbc
 396:	903d      	str	r0, [sp, #244]	; 0xf4
 398:	9830      	ldr	r0, [sp, #192]	; 0xc0
 39a:	903e      	str	r0, [sp, #248]	; 0xf8
 39c:	a83d      	add	r0, sp, #244	; 0xf4
 39e:	903b      	str	r0, [sp, #236]	; 0xec
 3a0:	a83e      	add	r0, sp, #248	; 0xf8
 3a2:	903c      	str	r0, [sp, #240]	; 0xf0
 3a4:	983b      	ldr	r0, [sp, #236]	; 0xec
 3a6:	903f      	str	r0, [sp, #252]	; 0xfc
 3a8:	983c      	ldr	r0, [sp, #240]	; 0xf0
 3aa:	9040      	str	r0, [sp, #256]	; 0x100
 3ac:	983f      	ldr	r0, [sp, #252]	; 0xfc
 3ae:	f240 0100 	movw	r1, #0
 3b2:	f2c0 0100 	movt	r1, #0
 3b6:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 3ba:	900b      	str	r0, [sp, #44]	; 0x2c
 3bc:	910a      	str	r1, [sp, #40]	; 0x28
 3be:	e00a      	b.n	3d6 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x3d6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 3c0:	9829      	ldr	r0, [sp, #164]	; 0xa4
 3c2:	2104      	movs	r1, #4
 3c4:	2202      	movs	r2, #2
 3c6:	fba2 1201 	umull	r1, r2, r2, r1
 3ca:	2a00      	cmp	r2, #0
 3cc:	9009      	str	r0, [sp, #36]	; 0x24
 3ce:	9108      	str	r1, [sp, #32]
 3d0:	f040 8093 	bne.w	4fa <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4fa>
 3d4:	e028      	b.n	428 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x428>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:189
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3d6:	9840      	ldr	r0, [sp, #256]	; 0x100
 3d8:	f240 0100 	movw	r1, #0
 3dc:	f2c0 0100 	movt	r1, #0
 3e0:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 3e4:	9007      	str	r0, [sp, #28]
 3e6:	9106      	str	r1, [sp, #24]
 3e8:	e7ff      	b.n	3ea <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x3ea>
 3ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
 3ec:	9037      	str	r0, [sp, #220]	; 0xdc
 3ee:	990a      	ldr	r1, [sp, #40]	; 0x28
 3f0:	9138      	str	r1, [sp, #224]	; 0xe0
 3f2:	9a07      	ldr	r2, [sp, #28]
 3f4:	9239      	str	r2, [sp, #228]	; 0xe4
 3f6:	9b06      	ldr	r3, [sp, #24]
 3f8:	933a      	str	r3, [sp, #232]	; 0xe8
 3fa:	46ec      	mov	ip, sp
 3fc:	f04f 0e02 	mov.w	lr, #2
 400:	f8cc e000 	str.w	lr, [ip]
 404:	f240 0100 	movw	r1, #0
 408:	f2c0 0100 	movt	r1, #0
 40c:	a831      	add	r0, sp, #196	; 0xc4
 40e:	2203      	movs	r2, #3
 410:	ab37      	add	r3, sp, #220	; 0xdc
 412:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E>
 416:	e7ff      	b.n	2 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x2>
 418:	f240 0100 	movw	r1, #0
 41c:	f2c0 0100 	movt	r1, #0
 420:	a831      	add	r0, sp, #196	; 0xc4
 422:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 426:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 428:	9809      	ldr	r0, [sp, #36]	; 0x24
 42a:	9908      	ldr	r1, [sp, #32]
 42c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 430:	9005      	str	r0, [sp, #20]
 432:	e7ff      	b.n	434 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x434>
 434:	9805      	ldr	r0, [sp, #20]
 436:	6801      	ldr	r1, [r0, #0]
 438:	9141      	str	r1, [sp, #260]	; 0x104
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:192
            let b = *(ptr_sub(ptr, 1 * USIZE_BYTES) as *const usize);
 43a:	9829      	ldr	r0, [sp, #164]	; 0xa4
 43c:	2104      	movs	r1, #4
 43e:	2201      	movs	r2, #1
 440:	fba2 1201 	umull	r1, r2, r2, r1
 444:	2a00      	cmp	r2, #0
 446:	9004      	str	r0, [sp, #16]
 448:	9103      	str	r1, [sp, #12]
 44a:	d15d      	bne.n	508 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x508>
 44c:	e7ff      	b.n	44e <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x44e>
 44e:	9804      	ldr	r0, [sp, #16]
 450:	9903      	ldr	r1, [sp, #12]
 452:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 456:	9002      	str	r0, [sp, #8]
 458:	e7ff      	b.n	45a <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x45a>
 45a:	9802      	ldr	r0, [sp, #8]
 45c:	6801      	ldr	r1, [r0, #0]
 45e:	9142      	str	r1, [sp, #264]	; 0x108
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:193
            let eqa = contains_zero_byte(a ^ vn1);
 460:	9941      	ldr	r1, [sp, #260]	; 0x104
 462:	9a22      	ldr	r2, [sp, #136]	; 0x88
 464:	4051      	eors	r1, r2
 466:	915a      	str	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 468:	985a      	ldr	r0, [sp, #360]	; 0x168
 46a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 46e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 472:	995a      	ldr	r1, [sp, #360]	; 0x168
 474:	4388      	bics	r0, r1
 476:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 47a:	2800      	cmp	r0, #0
 47c:	bf18      	it	ne
 47e:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:193
            let eqa = contains_zero_byte(a ^ vn1);
 480:	f88d 010c 	strb.w	r0, [sp, #268]	; 0x10c
 484:	e7ff      	b.n	486 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x486>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:194
            let eqb = contains_zero_byte(b ^ vn1);
 486:	9842      	ldr	r0, [sp, #264]	; 0x108
 488:	9922      	ldr	r1, [sp, #136]	; 0x88
 48a:	4048      	eors	r0, r1
 48c:	905b      	str	r0, [sp, #364]	; 0x16c
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 48e:	985b      	ldr	r0, [sp, #364]	; 0x16c
 490:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 494:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 498:	995b      	ldr	r1, [sp, #364]	; 0x16c
 49a:	4388      	bics	r0, r1
 49c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4a0:	2800      	cmp	r0, #0
 4a2:	bf18      	it	ne
 4a4:	2001      	movne	r0, #1
_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:194
            let eqb = contains_zero_byte(b ^ vn1);
 4a6:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 4aa:	e7ff      	b.n	4ac <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4ac>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:195
            if eqa || eqb {
 4ac:	f89d 010c 	ldrb.w	r0, [sp, #268]	; 0x10c
 4b0:	07c0      	lsls	r0, r0, #31
 4b2:	2800      	cmp	r0, #0
 4b4:	d004      	beq.n	4c0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4c0>
 4b6:	e7ff      	b.n	4b8 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4b8>
 4b8:	2001      	movs	r0, #1
 4ba:	f88d 010e 	strb.w	r0, [sp, #270]	; 0x10e
 4be:	e004      	b.n	4ca <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4ca>
 4c0:	f89d 010d 	ldrb.w	r0, [sp, #269]	; 0x10d
 4c4:	f88d 010e 	strb.w	r0, [sp, #270]	; 0x10e
 4c8:	e7ff      	b.n	4ca <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4ca>
 4ca:	f89d 010e 	ldrb.w	r0, [sp, #270]	; 0x10e
 4ce:	07c0      	lsls	r0, r0, #31
 4d0:	2800      	cmp	r0, #0
 4d2:	d001      	beq.n	4d8 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4d8>
 4d4:	e7ff      	b.n	4d6 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4d6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:196
                break;
 4d6:	e6de      	b.n	296 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x296>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:198
            ptr = ptr_sub(ptr, loop_size);
 4d8:	9829      	ldr	r0, [sp, #164]	; 0xa4
 4da:	9924      	ldr	r1, [sp, #144]	; 0x90
 4dc:	f7ff fffe 	bl	0 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E>
 4e0:	9001      	str	r0, [sp, #4]
 4e2:	e7ff      	b.n	4e4 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x4e4>
 4e4:	9801      	ldr	r0, [sp, #4]
 4e6:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:188
        while loop_size == LOOP_SIZE && ptr >= ptr_add(start_ptr, loop_size) {
 4e8:	e6d1      	b.n	28e <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x28e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:202
}
 4ea:	e641      	b.n	170 <_ZN6memchr8fallback7memrchr17h44207f638c83d6c7E+0x170>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:171
    let align = USIZE_BYTES - 1;
 4ec:	f240 0000 	movw	r0, #0
 4f0:	f2c0 0000 	movt	r0, #0
 4f4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 4f8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:191
            let a = *(ptr_sub(ptr, 2 * USIZE_BYTES) as *const usize);
 4fa:	f240 0000 	movw	r0, #0
 4fe:	f2c0 0000 	movt	r0, #0
 502:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 506:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:192
            let b = *(ptr_sub(ptr, 1 * USIZE_BYTES) as *const usize);
 508:	f240 0000 	movw	r0, #0
 50c:	f2c0 0000 	movt	r0, #0
 510:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 514:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17hfdaa6edf592ed907E:

00000000 <_ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17hfdaa6edf592ed907E>:
_ZN6memchr8fallback7memrchr28_$u7b$$u7b$closure$u7d$$u7d$17hfdaa6edf592ed907E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:169
    let confirm = |byte| byte == n1;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100f 	strb.w	r1, [sp, #15]
   c:	f89d 000f 	ldrb.w	r0, [sp, #15]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	1a40      	subs	r0, r0, r1
  18:	fab0 f080 	clz	r0, r0
  1c:	0940      	lsrs	r0, r0, #5
  1e:	9201      	str	r2, [sp, #4]
  20:	9300      	str	r3, [sp, #0]
  22:	b004      	add	sp, #16
  24:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback8memrchr217h84e770e2a4916055E:

00000000 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>:
_ZN6memchr8fallback8memrchr217h84e770e2a4916055E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:205
pub fn memrchr2(n1: u8, n2: u8, haystack: &[u8]) -> Option<usize> {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b0dc      	sub	sp, #368	; 0x170
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	f88d 0062 	strb.w	r0, [sp, #98]	; 0x62
  10:	f88d 1063 	strb.w	r1, [sp, #99]	; 0x63
  14:	9219      	str	r2, [sp, #100]	; 0x64
  16:	931a      	str	r3, [sp, #104]	; 0x68
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:206
    let vn1 = repeat_byte(n1);
  18:	f89d 0062 	ldrb.w	r0, [sp, #98]	; 0x62
  1c:	f88d 00fe 	strb.w	r0, [sp, #254]	; 0xfe
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  20:	f89d 00fe 	ldrb.w	r0, [sp, #254]	; 0xfe
  24:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  28:	fba0 0101 	umull	r0, r1, r0, r1
  2c:	2900      	cmp	r1, #0
  2e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
  32:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
  36:	9415      	str	r4, [sp, #84]	; 0x54
  38:	9514      	str	r5, [sp, #80]	; 0x50
  3a:	9013      	str	r0, [sp, #76]	; 0x4c
  3c:	d007      	beq.n	4e <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x4e>
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x40>
  40:	f240 0000 	movw	r0, #0
  44:	f2c0 0000 	movt	r0, #0
  48:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  4c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr217h84e770e2a4916055E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:206
    let vn1 = repeat_byte(n1);
  4e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  50:	901d      	str	r0, [sp, #116]	; 0x74
  52:	e7ff      	b.n	54 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x54>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:207
    let vn2 = repeat_byte(n2);
  54:	f89d 0063 	ldrb.w	r0, [sp, #99]	; 0x63
  58:	f88d 00ff 	strb.w	r0, [sp, #255]	; 0xff
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  5c:	f89d 00ff 	ldrb.w	r0, [sp, #255]	; 0xff
  60:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  64:	fba0 0101 	umull	r0, r1, r0, r1
  68:	2900      	cmp	r1, #0
  6a:	9012      	str	r0, [sp, #72]	; 0x48
  6c:	d007      	beq.n	7e <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x7e>
  6e:	e7ff      	b.n	70 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x70>
  70:	f240 0000 	movw	r0, #0
  74:	f2c0 0000 	movt	r0, #0
  78:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  7c:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr217h84e770e2a4916055E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:207
    let vn2 = repeat_byte(n2);
  7e:	9812      	ldr	r0, [sp, #72]	; 0x48
  80:	901e      	str	r0, [sp, #120]	; 0x78
  82:	e7ff      	b.n	84 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x84>
  84:	f10d 0062 	add.w	r0, sp, #98	; 0x62
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:208
    let confirm = |byte| byte == n1 || byte == n2;
  88:	901f      	str	r0, [sp, #124]	; 0x7c
  8a:	f10d 0063 	add.w	r0, sp, #99	; 0x63
  8e:	9020      	str	r0, [sp, #128]	; 0x80
  90:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:209
    let align = USIZE_BYTES - 1;
  92:	1e41      	subs	r1, r0, #1
  94:	2801      	cmp	r0, #1
  96:	9111      	str	r1, [sp, #68]	; 0x44
  98:	f0c0 823b 	bcc.w	512 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x512>
  9c:	e7ff      	b.n	9e <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x9e>
  9e:	9811      	ldr	r0, [sp, #68]	; 0x44
  a0:	9021      	str	r0, [sp, #132]	; 0x84
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:210
    let start_ptr = haystack.as_ptr();
  a2:	9819      	ldr	r0, [sp, #100]	; 0x64
  a4:	991a      	ldr	r1, [sp, #104]	; 0x68
  a6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  aa:	9022      	str	r0, [sp, #136]	; 0x88
  ac:	e7ff      	b.n	ae <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0xae>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:211
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ae:	9819      	ldr	r0, [sp, #100]	; 0x64
  b0:	991a      	ldr	r1, [sp, #104]	; 0x68
  b2:	9010      	str	r0, [sp, #64]	; 0x40
  b4:	910f      	str	r1, [sp, #60]	; 0x3c
  b6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  ba:	900e      	str	r0, [sp, #56]	; 0x38
  bc:	e7ff      	b.n	be <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0xbe>
  be:	980e      	ldr	r0, [sp, #56]	; 0x38
  c0:	9024      	str	r0, [sp, #144]	; 0x90
  c2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  c4:	9810      	ldr	r0, [sp, #64]	; 0x40
  c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  c8:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E>
  cc:	900d      	str	r0, [sp, #52]	; 0x34
  ce:	910c      	str	r1, [sp, #48]	; 0x30
  d0:	e7ff      	b.n	d2 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0xd2>
  d2:	980d      	ldr	r0, [sp, #52]	; 0x34
  d4:	990c      	ldr	r1, [sp, #48]	; 0x30
  d6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  da:	9023      	str	r0, [sp, #140]	; 0x8c
  dc:	e7ff      	b.n	de <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0xde>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:212
    let mut ptr = end_ptr;
  de:	9823      	ldr	r0, [sp, #140]	; 0x8c
  e0:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:215
        if haystack.len() < USIZE_BYTES {
  e2:	9819      	ldr	r0, [sp, #100]	; 0x64
  e4:	991a      	ldr	r1, [sp, #104]	; 0x68
  e6:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  ea:	900b      	str	r0, [sp, #44]	; 0x2c
  ec:	e7ff      	b.n	ee <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0xee>
  ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
  f0:	2803      	cmp	r0, #3
  f2:	d84d      	bhi.n	190 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x190>
  f4:	e7ff      	b.n	f6 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0xf6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
  f6:	9822      	ldr	r0, [sp, #136]	; 0x88
  f8:	9923      	ldr	r1, [sp, #140]	; 0x8c
  fa:	9a25      	ldr	r2, [sp, #148]	; 0x94
  fc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  fe:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 102:	9040      	str	r0, [sp, #256]	; 0x100
 104:	9141      	str	r1, [sp, #260]	; 0x104
 106:	9242      	str	r2, [sp, #264]	; 0x108
 108:	9343      	str	r3, [sp, #268]	; 0x10c
 10a:	f8cd c110 	str.w	ip, [sp, #272]	; 0x110
_ZN6memchr8fallback14reverse_search17h825eda40396fb902E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 10e:	9840      	ldr	r0, [sp, #256]	; 0x100
 110:	9942      	ldr	r1, [sp, #264]	; 0x108
 112:	4288      	cmp	r0, r1
 114:	d907      	bls.n	126 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x126>
 116:	e7ff      	b.n	118 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x118>
 118:	f240 0000 	movw	r0, #0
 11c:	f2c0 0000 	movt	r0, #0
 120:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 124:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 126:	9842      	ldr	r0, [sp, #264]	; 0x108
 128:	9941      	ldr	r1, [sp, #260]	; 0x104
 12a:	4288      	cmp	r0, r1
 12c:	d907      	bls.n	13e <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x13e>
 12e:	e7ff      	b.n	130 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x130>
 130:	f240 0000 	movw	r0, #0
 134:	f2c0 0000 	movt	r0, #0
 138:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 13c:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 13e:	e7ff      	b.n	140 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x140>
 140:	9842      	ldr	r0, [sp, #264]	; 0x108
 142:	9940      	ldr	r1, [sp, #256]	; 0x100
 144:	4288      	cmp	r0, r1
 146:	d803      	bhi.n	150 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x150>
 148:	e7ff      	b.n	14a <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x14a>
 14a:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 14c:	9045      	str	r0, [sp, #276]	; 0x114
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 14e:	e01a      	b.n	186 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 150:	9842      	ldr	r0, [sp, #264]	; 0x108
 152:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 156:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 15a:	9042      	str	r0, [sp, #264]	; 0x108
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 15c:	9842      	ldr	r0, [sp, #264]	; 0x108
 15e:	7800      	ldrb	r0, [r0, #0]
 160:	f88d 011f 	strb.w	r0, [sp, #287]	; 0x11f
 164:	f89d 111f 	ldrb.w	r1, [sp, #287]	; 0x11f
 168:	a843      	add	r0, sp, #268	; 0x10c
 16a:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>
 16e:	2800      	cmp	r0, #0
 170:	d008      	beq.n	184 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x184>
 172:	e7ff      	b.n	174 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x174>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 174:	9842      	ldr	r0, [sp, #264]	; 0x108
 176:	9940      	ldr	r1, [sp, #256]	; 0x100
 178:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>
 17c:	9046      	str	r0, [sp, #280]	; 0x118
 17e:	2001      	movs	r0, #1
 180:	9045      	str	r0, [sp, #276]	; 0x114
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 182:	e000      	b.n	186 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 184:	e7dc      	b.n	140 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x140>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 186:	9845      	ldr	r0, [sp, #276]	; 0x114
 188:	9946      	ldr	r1, [sp, #280]	; 0x118
_ZN6memchr8fallback8memrchr217h84e770e2a4916055E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 18a:	911c      	str	r1, [sp, #112]	; 0x70
 18c:	901b      	str	r0, [sp, #108]	; 0x6c
 18e:	e005      	b.n	19c <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x19c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:219
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 190:	9825      	ldr	r0, [sp, #148]	; 0x94
 192:	2104      	movs	r1, #4
 194:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>
 198:	900a      	str	r0, [sp, #40]	; 0x28
 19a:	e005      	b.n	1a8 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x1a8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 19c:	e003      	b.n	1a6 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x1a6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:241
}
 19e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 1a0:	991c      	ldr	r1, [sp, #112]	; 0x70
 1a2:	b05c      	add	sp, #368	; 0x170
 1a4:	bdb0      	pop	{r4, r5, r7, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:216
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1a6:	e7fa      	b.n	19e <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x19e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:219
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 1a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 1aa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>
 1ae:	9026      	str	r0, [sp, #152]	; 0x98
 1b0:	e7ff      	b.n	1b2 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x1b2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:220
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 1b4:	991d      	ldr	r1, [sp, #116]	; 0x74
 1b6:	4048      	eors	r0, r1
 1b8:	9048      	str	r0, [sp, #288]	; 0x120
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1ba:	9848      	ldr	r0, [sp, #288]	; 0x120
 1bc:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1c0:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 1c4:	9948      	ldr	r1, [sp, #288]	; 0x120
 1c6:	4388      	bics	r0, r1
 1c8:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1cc:	2800      	cmp	r0, #0
 1ce:	bf18      	it	ne
 1d0:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h84e770e2a4916055E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:220
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1d2:	f88d 009c 	strb.w	r0, [sp, #156]	; 0x9c
 1d6:	e7ff      	b.n	1d8 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x1d8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:221
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1d8:	9826      	ldr	r0, [sp, #152]	; 0x98
 1da:	991e      	ldr	r1, [sp, #120]	; 0x78
 1dc:	4048      	eors	r0, r1
 1de:	9049      	str	r0, [sp, #292]	; 0x124
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 1e0:	9849      	ldr	r0, [sp, #292]	; 0x124
 1e2:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 1e6:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 1ea:	9949      	ldr	r1, [sp, #292]	; 0x124
 1ec:	4388      	bics	r0, r1
 1ee:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 1f2:	2800      	cmp	r0, #0
 1f4:	bf18      	it	ne
 1f6:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h84e770e2a4916055E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:221
        let eq2 = contains_zero_byte(chunk ^ vn2);
 1f8:	f88d 009d 	strb.w	r0, [sp, #157]	; 0x9d
 1fc:	e7ff      	b.n	1fe <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x1fe>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:222
        if eq1 || eq2 {
 1fe:	f89d 009c 	ldrb.w	r0, [sp, #156]	; 0x9c
 202:	07c0      	lsls	r0, r0, #31
 204:	2800      	cmp	r0, #0
 206:	d004      	beq.n	212 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x212>
 208:	e7ff      	b.n	20a <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x20a>
 20a:	2001      	movs	r0, #1
 20c:	f88d 009e 	strb.w	r0, [sp, #158]	; 0x9e
 210:	e004      	b.n	21c <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x21c>
 212:	f89d 009d 	ldrb.w	r0, [sp, #157]	; 0x9d
 216:	f88d 009e 	strb.w	r0, [sp, #158]	; 0x9e
 21a:	e7ff      	b.n	21c <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x21c>
 21c:	f89d 009e 	ldrb.w	r0, [sp, #158]	; 0x9e
 220:	07c0      	lsls	r0, r0, #31
 222:	2800      	cmp	r0, #0
 224:	d04d      	beq.n	2c2 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2c2>
 226:	e7ff      	b.n	228 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x228>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 228:	9822      	ldr	r0, [sp, #136]	; 0x88
 22a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 22c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 22e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 230:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 234:	904a      	str	r0, [sp, #296]	; 0x128
 236:	914b      	str	r1, [sp, #300]	; 0x12c
 238:	924c      	str	r2, [sp, #304]	; 0x130
 23a:	934d      	str	r3, [sp, #308]	; 0x134
 23c:	f8cd c138 	str.w	ip, [sp, #312]	; 0x138
_ZN6memchr8fallback14reverse_search17h825eda40396fb902E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 240:	984a      	ldr	r0, [sp, #296]	; 0x128
 242:	994c      	ldr	r1, [sp, #304]	; 0x130
 244:	4288      	cmp	r0, r1
 246:	d907      	bls.n	258 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x258>
 248:	e7ff      	b.n	24a <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x24a>
 24a:	f240 0000 	movw	r0, #0
 24e:	f2c0 0000 	movt	r0, #0
 252:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 256:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 258:	984c      	ldr	r0, [sp, #304]	; 0x130
 25a:	994b      	ldr	r1, [sp, #300]	; 0x12c
 25c:	4288      	cmp	r0, r1
 25e:	d907      	bls.n	270 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x270>
 260:	e7ff      	b.n	262 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x262>
 262:	f240 0000 	movw	r0, #0
 266:	f2c0 0000 	movt	r0, #0
 26a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 26e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 270:	e7ff      	b.n	272 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x272>
 272:	984c      	ldr	r0, [sp, #304]	; 0x130
 274:	994a      	ldr	r1, [sp, #296]	; 0x128
 276:	4288      	cmp	r0, r1
 278:	d803      	bhi.n	282 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x282>
 27a:	e7ff      	b.n	27c <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x27c>
 27c:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 27e:	904f      	str	r0, [sp, #316]	; 0x13c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 280:	e01a      	b.n	2b8 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2b8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 282:	984c      	ldr	r0, [sp, #304]	; 0x130
 284:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 288:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 28c:	904c      	str	r0, [sp, #304]	; 0x130
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 28e:	984c      	ldr	r0, [sp, #304]	; 0x130
 290:	7800      	ldrb	r0, [r0, #0]
 292:	f88d 0147 	strb.w	r0, [sp, #327]	; 0x147
 296:	f89d 1147 	ldrb.w	r1, [sp, #327]	; 0x147
 29a:	a84d      	add	r0, sp, #308	; 0x134
 29c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>
 2a0:	2800      	cmp	r0, #0
 2a2:	d008      	beq.n	2b6 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2b6>
 2a4:	e7ff      	b.n	2a6 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2a6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 2a6:	984c      	ldr	r0, [sp, #304]	; 0x130
 2a8:	994a      	ldr	r1, [sp, #296]	; 0x128
 2aa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>
 2ae:	9050      	str	r0, [sp, #320]	; 0x140
 2b0:	2001      	movs	r0, #1
 2b2:	904f      	str	r0, [sp, #316]	; 0x13c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2b4:	e000      	b.n	2b8 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2b8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 2b6:	e7dc      	b.n	272 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x272>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 2b8:	984f      	ldr	r0, [sp, #316]	; 0x13c
 2ba:	9950      	ldr	r1, [sp, #320]	; 0x140
_ZN6memchr8fallback8memrchr217h84e770e2a4916055E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2bc:	911c      	str	r1, [sp, #112]	; 0x70
 2be:	901b      	str	r0, [sp, #108]	; 0x6c
 2c0:	e008      	b.n	2d4 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2d4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:226
        ptr = (end_ptr as usize & !align) as *const u8;
 2c2:	9823      	ldr	r0, [sp, #140]	; 0x8c
 2c4:	9921      	ldr	r1, [sp, #132]	; 0x84
 2c6:	4388      	bics	r0, r1
 2c8:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:227
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 2ca:	9822      	ldr	r0, [sp, #136]	; 0x88
 2cc:	9925      	ldr	r1, [sp, #148]	; 0x94
 2ce:	4288      	cmp	r0, r1
 2d0:	d905      	bls.n	2de <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2de>
 2d2:	e000      	b.n	2d6 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2d6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:223
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2d4:	e767      	b.n	1a6 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x1a6>
 2d6:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:227
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 2d8:	f88d 009f 	strb.w	r0, [sp, #159]	; 0x9f
 2dc:	e008      	b.n	2f0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2f0>
 2de:	9825      	ldr	r0, [sp, #148]	; 0x94
 2e0:	9923      	ldr	r1, [sp, #140]	; 0x8c
 2e2:	2200      	movs	r2, #0
 2e4:	4288      	cmp	r0, r1
 2e6:	bf98      	it	ls
 2e8:	2201      	movls	r2, #1
 2ea:	f88d 209f 	strb.w	r2, [sp, #159]	; 0x9f
 2ee:	e7ff      	b.n	2f0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2f0>
 2f0:	f89d 009f 	ldrb.w	r0, [sp, #159]	; 0x9f
 2f4:	07c0      	lsls	r0, r0, #31
 2f6:	2800      	cmp	r0, #0
 2f8:	d107      	bne.n	30a <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x30a>
 2fa:	e7ff      	b.n	2fc <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2fc>
 2fc:	f240 0000 	movw	r0, #0
 300:	f2c0 0000 	movt	r0, #0
 304:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 308:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 30a:	e7ff      	b.n	30c <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x30c>
 30c:	9825      	ldr	r0, [sp, #148]	; 0x94
 30e:	9922      	ldr	r1, [sp, #136]	; 0x88
 310:	2204      	movs	r2, #4
 312:	9009      	str	r0, [sp, #36]	; 0x24
 314:	4608      	mov	r0, r1
 316:	4611      	mov	r1, r2
 318:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>
 31c:	9008      	str	r0, [sp, #32]
 31e:	e04c      	b.n	3ba <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x3ba>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:239
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 320:	9822      	ldr	r0, [sp, #136]	; 0x88
 322:	9923      	ldr	r1, [sp, #140]	; 0x8c
 324:	9a25      	ldr	r2, [sp, #148]	; 0x94
 326:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 328:	f8dd c080 	ldr.w	ip, [sp, #128]	; 0x80
 32c:	9052      	str	r0, [sp, #328]	; 0x148
 32e:	9153      	str	r1, [sp, #332]	; 0x14c
 330:	9254      	str	r2, [sp, #336]	; 0x150
 332:	9355      	str	r3, [sp, #340]	; 0x154
 334:	f8cd c158 	str.w	ip, [sp, #344]	; 0x158
_ZN6memchr8fallback14reverse_search17h825eda40396fb902E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 338:	9852      	ldr	r0, [sp, #328]	; 0x148
 33a:	9954      	ldr	r1, [sp, #336]	; 0x150
 33c:	4288      	cmp	r0, r1
 33e:	d907      	bls.n	350 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x350>
 340:	e7ff      	b.n	342 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x342>
 342:	f240 0000 	movw	r0, #0
 346:	f2c0 0000 	movt	r0, #0
 34a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 34e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 350:	9854      	ldr	r0, [sp, #336]	; 0x150
 352:	9953      	ldr	r1, [sp, #332]	; 0x14c
 354:	4288      	cmp	r0, r1
 356:	d907      	bls.n	368 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x368>
 358:	e7ff      	b.n	35a <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x35a>
 35a:	f240 0000 	movw	r0, #0
 35e:	f2c0 0000 	movt	r0, #0
 362:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 366:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 368:	e7ff      	b.n	36a <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x36a>
 36a:	9854      	ldr	r0, [sp, #336]	; 0x150
 36c:	9952      	ldr	r1, [sp, #328]	; 0x148
 36e:	4288      	cmp	r0, r1
 370:	d803      	bhi.n	37a <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x37a>
 372:	e7ff      	b.n	374 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x374>
 374:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 376:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 378:	e01a      	b.n	3b0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x3b0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 37a:	9854      	ldr	r0, [sp, #336]	; 0x150
 37c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 380:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 384:	9054      	str	r0, [sp, #336]	; 0x150
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 386:	9854      	ldr	r0, [sp, #336]	; 0x150
 388:	7800      	ldrb	r0, [r0, #0]
 38a:	f88d 0167 	strb.w	r0, [sp, #359]	; 0x167
 38e:	f89d 1167 	ldrb.w	r1, [sp, #359]	; 0x167
 392:	a855      	add	r0, sp, #340	; 0x154
 394:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>
 398:	2800      	cmp	r0, #0
 39a:	d008      	beq.n	3ae <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x3ae>
 39c:	e7ff      	b.n	39e <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x39e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 39e:	9854      	ldr	r0, [sp, #336]	; 0x150
 3a0:	9952      	ldr	r1, [sp, #328]	; 0x148
 3a2:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>
 3a6:	9058      	str	r0, [sp, #352]	; 0x160
 3a8:	2001      	movs	r0, #1
 3aa:	9057      	str	r0, [sp, #348]	; 0x15c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 3ac:	e000      	b.n	3b0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x3b0>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 3ae:	e7dc      	b.n	36a <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x36a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 3b0:	9857      	ldr	r0, [sp, #348]	; 0x15c
 3b2:	9958      	ldr	r1, [sp, #352]	; 0x160
_ZN6memchr8fallback8memrchr217h84e770e2a4916055E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:239
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 3b4:	911c      	str	r1, [sp, #112]	; 0x70
 3b6:	901b      	str	r0, [sp, #108]	; 0x6c
 3b8:	e0aa      	b.n	510 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x510>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 3ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 3bc:	9908      	ldr	r1, [sp, #32]
 3be:	4288      	cmp	r0, r1
 3c0:	d3ae      	bcc.n	320 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x320>
 3c2:	e7ff      	b.n	3c4 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x3c4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:229
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 3c4:	9825      	ldr	r0, [sp, #148]	; 0x94
 3c6:	9007      	str	r0, [sp, #28]
 3c8:	e7ff      	b.n	3ca <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x3ca>
 3ca:	9807      	ldr	r0, [sp, #28]
 3cc:	f000 0103 	and.w	r1, r0, #3
 3d0:	912a      	str	r1, [sp, #168]	; 0xa8
 3d2:	f240 0100 	movw	r1, #0
 3d6:	f2c0 0100 	movt	r1, #0
 3da:	9128      	str	r1, [sp, #160]	; 0xa0
 3dc:	a92a      	add	r1, sp, #168	; 0xa8
 3de:	9129      	str	r1, [sp, #164]	; 0xa4
 3e0:	9928      	ldr	r1, [sp, #160]	; 0xa0
 3e2:	912b      	str	r1, [sp, #172]	; 0xac
 3e4:	9929      	ldr	r1, [sp, #164]	; 0xa4
 3e6:	912c      	str	r1, [sp, #176]	; 0xb0
 3e8:	992b      	ldr	r1, [sp, #172]	; 0xac
 3ea:	6809      	ldr	r1, [r1, #0]
 3ec:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 3ee:	6812      	ldr	r2, [r2, #0]
 3f0:	4291      	cmp	r1, r2
 3f2:	d016      	beq.n	422 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x422>
 3f4:	e7ff      	b.n	3f6 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x3f6>
 3f6:	982b      	ldr	r0, [sp, #172]	; 0xac
 3f8:	9039      	str	r0, [sp, #228]	; 0xe4
 3fa:	982c      	ldr	r0, [sp, #176]	; 0xb0
 3fc:	903a      	str	r0, [sp, #232]	; 0xe8
 3fe:	a839      	add	r0, sp, #228	; 0xe4
 400:	9037      	str	r0, [sp, #220]	; 0xdc
 402:	a83a      	add	r0, sp, #232	; 0xe8
 404:	9038      	str	r0, [sp, #224]	; 0xe0
 406:	9837      	ldr	r0, [sp, #220]	; 0xdc
 408:	903b      	str	r0, [sp, #236]	; 0xec
 40a:	9838      	ldr	r0, [sp, #224]	; 0xe0
 40c:	903c      	str	r0, [sp, #240]	; 0xf0
 40e:	983b      	ldr	r0, [sp, #236]	; 0xec
 410:	f240 0100 	movw	r1, #0
 414:	f2c0 0100 	movt	r1, #0
 418:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 41c:	9006      	str	r0, [sp, #24]
 41e:	9105      	str	r1, [sp, #20]
 420:	e005      	b.n	42e <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x42e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:231
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 422:	9825      	ldr	r0, [sp, #148]	; 0x94
 424:	2104      	movs	r1, #4
 426:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>
 42a:	9004      	str	r0, [sp, #16]
 42c:	e028      	b.n	480 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x480>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:229
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 42e:	983c      	ldr	r0, [sp, #240]	; 0xf0
 430:	f240 0100 	movw	r1, #0
 434:	f2c0 0100 	movt	r1, #0
 438:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 43c:	9003      	str	r0, [sp, #12]
 43e:	9102      	str	r1, [sp, #8]
 440:	e7ff      	b.n	442 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x442>
 442:	9806      	ldr	r0, [sp, #24]
 444:	9033      	str	r0, [sp, #204]	; 0xcc
 446:	9905      	ldr	r1, [sp, #20]
 448:	9134      	str	r1, [sp, #208]	; 0xd0
 44a:	9a03      	ldr	r2, [sp, #12]
 44c:	9235      	str	r2, [sp, #212]	; 0xd4
 44e:	9b02      	ldr	r3, [sp, #8]
 450:	9336      	str	r3, [sp, #216]	; 0xd8
 452:	46ec      	mov	ip, sp
 454:	f04f 0e02 	mov.w	lr, #2
 458:	f8cc e000 	str.w	lr, [ip]
 45c:	f240 0100 	movw	r1, #0
 460:	f2c0 0100 	movt	r1, #0
 464:	a82d      	add	r0, sp, #180	; 0xb4
 466:	2203      	movs	r2, #3
 468:	ab33      	add	r3, sp, #204	; 0xcc
 46a:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E>
 46e:	e7ff      	b.n	2 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x2>
 470:	f240 0100 	movw	r1, #0
 474:	f2c0 0100 	movt	r1, #0
 478:	a82d      	add	r0, sp, #180	; 0xb4
 47a:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 47e:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:231
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 480:	9804      	ldr	r0, [sp, #16]
 482:	6801      	ldr	r1, [r0, #0]
 484:	913d      	str	r1, [sp, #244]	; 0xf4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:232
            let eq1 = contains_zero_byte(chunk ^ vn1);
 486:	993d      	ldr	r1, [sp, #244]	; 0xf4
 488:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 48a:	4051      	eors	r1, r2
 48c:	915a      	str	r1, [sp, #360]	; 0x168
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 48e:	985a      	ldr	r0, [sp, #360]	; 0x168
 490:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 494:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 498:	995a      	ldr	r1, [sp, #360]	; 0x168
 49a:	4388      	bics	r0, r1
 49c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4a0:	2800      	cmp	r0, #0
 4a2:	bf18      	it	ne
 4a4:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h84e770e2a4916055E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:232
            let eq1 = contains_zero_byte(chunk ^ vn1);
 4a6:	f88d 00fb 	strb.w	r0, [sp, #251]	; 0xfb
 4aa:	e7ff      	b.n	4ac <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x4ac>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:233
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4ac:	983d      	ldr	r0, [sp, #244]	; 0xf4
 4ae:	991e      	ldr	r1, [sp, #120]	; 0x78
 4b0:	4048      	eors	r0, r1
 4b2:	905b      	str	r0, [sp, #364]	; 0x16c
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 4b4:	985b      	ldr	r0, [sp, #364]	; 0x16c
 4b6:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 4ba:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 4be:	995b      	ldr	r1, [sp, #364]	; 0x16c
 4c0:	4388      	bics	r0, r1
 4c2:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 4c6:	2800      	cmp	r0, #0
 4c8:	bf18      	it	ne
 4ca:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr217h84e770e2a4916055E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:233
            let eq2 = contains_zero_byte(chunk ^ vn2);
 4cc:	f88d 00fc 	strb.w	r0, [sp, #252]	; 0xfc
 4d0:	e7ff      	b.n	4d2 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x4d2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:234
            if eq1 || eq2 {
 4d2:	f89d 00fb 	ldrb.w	r0, [sp, #251]	; 0xfb
 4d6:	07c0      	lsls	r0, r0, #31
 4d8:	2800      	cmp	r0, #0
 4da:	d004      	beq.n	4e6 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x4e6>
 4dc:	e7ff      	b.n	4de <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x4de>
 4de:	2001      	movs	r0, #1
 4e0:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 4e4:	e004      	b.n	4f0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x4f0>
 4e6:	f89d 00fc 	ldrb.w	r0, [sp, #252]	; 0xfc
 4ea:	f88d 00fd 	strb.w	r0, [sp, #253]	; 0xfd
 4ee:	e7ff      	b.n	4f0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x4f0>
 4f0:	f89d 00fd 	ldrb.w	r0, [sp, #253]	; 0xfd
 4f4:	07c0      	lsls	r0, r0, #31
 4f6:	2800      	cmp	r0, #0
 4f8:	d001      	beq.n	4fe <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x4fe>
 4fa:	e7ff      	b.n	4fc <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x4fc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:235
                break;
 4fc:	e710      	b.n	320 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x320>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:237
            ptr = ptr_sub(ptr, USIZE_BYTES);
 4fe:	9825      	ldr	r0, [sp, #148]	; 0x94
 500:	2104      	movs	r1, #4
 502:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E>
 506:	9001      	str	r0, [sp, #4]
 508:	e7ff      	b.n	50a <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x50a>
 50a:	9801      	ldr	r0, [sp, #4]
 50c:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:228
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 50e:	e6fd      	b.n	30c <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x30c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:241
}
 510:	e645      	b.n	19e <_ZN6memchr8fallback8memrchr217h84e770e2a4916055E+0x19e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:209
    let align = USIZE_BYTES - 1;
 512:	f240 0000 	movw	r0, #0
 516:	f2c0 0000 	movt	r0, #0
 51a:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 51e:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17hb4c7022bc8068815E:

00000000 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17hb4c7022bc8068815E>:
_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17hb4c7022bc8068815E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:208
    let confirm = |byte| byte == n1 || byte == n2;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100e 	strb.w	r1, [sp, #14]
   c:	f89d 000e 	ldrb.w	r0, [sp, #14]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d104      	bne.n	28 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17hb4c7022bc8068815E+0x28>
  1e:	e7ff      	b.n	20 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17hb4c7022bc8068815E+0x20>
  20:	2001      	movs	r0, #1
  22:	f88d 000f 	strb.w	r0, [sp, #15]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17hb4c7022bc8068815E+0x40>
  28:	f89d 000e 	ldrb.w	r0, [sp, #14]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6849      	ldr	r1, [r1, #4]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000f 	strb.w	r0, [sp, #15]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr228_$u7b$$u7b$closure$u7d$$u7d$17hb4c7022bc8068815E+0x40>
  40:	f89d 000f 	ldrb.w	r0, [sp, #15]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr

Disassembly of section .text._ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E:

00000000 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>:
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:244
pub fn memrchr3(n1: u8, n2: u8, n3: u8, haystack: &[u8]) -> Option<usize> {
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b0e8      	sub	sp, #416	; 0x1a0
   4:	f8dd c1b0 	ldr.w	ip, [sp, #432]	; 0x1b0
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	f88d 0069 	strb.w	r0, [sp, #105]	; 0x69
  14:	f88d 106a 	strb.w	r1, [sp, #106]	; 0x6a
  18:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
  1c:	931b      	str	r3, [sp, #108]	; 0x6c
  1e:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:245
    let vn1 = repeat_byte(n1);
  22:	f89d 0069 	ldrb.w	r0, [sp, #105]	; 0x69
  26:	f88d 013d 	strb.w	r0, [sp, #317]	; 0x13d
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  2a:	f89d 013d 	ldrb.w	r0, [sp, #317]	; 0x13d
  2e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  32:	fba0 0101 	umull	r0, r1, r0, r1
  36:	2900      	cmp	r1, #0
  38:	f8cd e064 	str.w	lr, [sp, #100]	; 0x64
  3c:	9418      	str	r4, [sp, #96]	; 0x60
  3e:	9517      	str	r5, [sp, #92]	; 0x5c
  40:	9616      	str	r6, [sp, #88]	; 0x58
  42:	9015      	str	r0, [sp, #84]	; 0x54
  44:	d007      	beq.n	56 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x56>
  46:	e7ff      	b.n	48 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x48>
  48:	f240 0000 	movw	r0, #0
  4c:	f2c0 0000 	movt	r0, #0
  50:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  54:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:245
    let vn1 = repeat_byte(n1);
  56:	9815      	ldr	r0, [sp, #84]	; 0x54
  58:	901f      	str	r0, [sp, #124]	; 0x7c
  5a:	e7ff      	b.n	5c <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:246
    let vn2 = repeat_byte(n2);
  5c:	f89d 006a 	ldrb.w	r0, [sp, #106]	; 0x6a
  60:	f88d 013e 	strb.w	r0, [sp, #318]	; 0x13e
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  64:	f89d 013e 	ldrb.w	r0, [sp, #318]	; 0x13e
  68:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  6c:	fba0 0101 	umull	r0, r1, r0, r1
  70:	2900      	cmp	r1, #0
  72:	9014      	str	r0, [sp, #80]	; 0x50
  74:	d007      	beq.n	86 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x86>
  76:	e7ff      	b.n	78 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x78>
  78:	f240 0000 	movw	r0, #0
  7c:	f2c0 0000 	movt	r0, #0
  80:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  84:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:246
    let vn2 = repeat_byte(n2);
  86:	9814      	ldr	r0, [sp, #80]	; 0x50
  88:	9020      	str	r0, [sp, #128]	; 0x80
  8a:	e7ff      	b.n	8c <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x8c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:247
    let vn3 = repeat_byte(n3);
  8c:	f89d 006b 	ldrb.w	r0, [sp, #107]	; 0x6b
  90:	f88d 013f 	strb.w	r0, [sp, #319]	; 0x13f
_ZN6memchr8fallback11repeat_byte17h69f4d48bc47e255cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:42
    (b as usize) * (usize::MAX / 255)
  94:	f89d 013f 	ldrb.w	r0, [sp, #319]	; 0x13f
  98:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
  9c:	fba0 0101 	umull	r0, r1, r0, r1
  a0:	2900      	cmp	r1, #0
  a2:	9013      	str	r0, [sp, #76]	; 0x4c
  a4:	d007      	beq.n	b6 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0xb6>
  a6:	e7ff      	b.n	a8 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0xa8>
  a8:	f240 0000 	movw	r0, #0
  ac:	f2c0 0000 	movt	r0, #0
  b0:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  b4:	defe      	udf	#254	; 0xfe
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:247
    let vn3 = repeat_byte(n3);
  b6:	9813      	ldr	r0, [sp, #76]	; 0x4c
  b8:	9021      	str	r0, [sp, #132]	; 0x84
  ba:	e7ff      	b.n	bc <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0xbc>
  bc:	f10d 0069 	add.w	r0, sp, #105	; 0x69
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:248
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
  c0:	9022      	str	r0, [sp, #136]	; 0x88
  c2:	f10d 006a 	add.w	r0, sp, #106	; 0x6a
  c6:	9023      	str	r0, [sp, #140]	; 0x8c
  c8:	f10d 006b 	add.w	r0, sp, #107	; 0x6b
  cc:	9024      	str	r0, [sp, #144]	; 0x90
  ce:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:249
    let align = USIZE_BYTES - 1;
  d0:	1e41      	subs	r1, r0, #1
  d2:	2801      	cmp	r0, #1
  d4:	9112      	str	r1, [sp, #72]	; 0x48
  d6:	f0c0 828b 	bcc.w	5f0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5f0>
  da:	e7ff      	b.n	dc <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0xdc>
  dc:	9812      	ldr	r0, [sp, #72]	; 0x48
  de:	9025      	str	r0, [sp, #148]	; 0x94
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:250
    let start_ptr = haystack.as_ptr();
  e0:	981b      	ldr	r0, [sp, #108]	; 0x6c
  e2:	991c      	ldr	r1, [sp, #112]	; 0x70
  e4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  e8:	9026      	str	r0, [sp, #152]	; 0x98
  ea:	e7ff      	b.n	ec <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0xec>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:251
    let end_ptr = haystack[haystack.len()..].as_ptr();
  ec:	981b      	ldr	r0, [sp, #108]	; 0x6c
  ee:	991c      	ldr	r1, [sp, #112]	; 0x70
  f0:	9011      	str	r0, [sp, #68]	; 0x44
  f2:	9110      	str	r1, [sp, #64]	; 0x40
  f4:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  f8:	900f      	str	r0, [sp, #60]	; 0x3c
  fa:	e7ff      	b.n	fc <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0xfc>
  fc:	980f      	ldr	r0, [sp, #60]	; 0x3c
  fe:	9028      	str	r0, [sp, #160]	; 0xa0
 100:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 102:	9811      	ldr	r0, [sp, #68]	; 0x44
 104:	9910      	ldr	r1, [sp, #64]	; 0x40
 106:	f7ff fffe 	bl	0 <_ZN4core5slice74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17he1db0546f2a184f0E>
 10a:	900e      	str	r0, [sp, #56]	; 0x38
 10c:	910d      	str	r1, [sp, #52]	; 0x34
 10e:	e7ff      	b.n	110 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x110>
 110:	980e      	ldr	r0, [sp, #56]	; 0x38
 112:	990d      	ldr	r1, [sp, #52]	; 0x34
 114:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
 118:	9027      	str	r0, [sp, #156]	; 0x9c
 11a:	e7ff      	b.n	11c <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x11c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:252
    let mut ptr = end_ptr;
 11c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 11e:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:255
        if haystack.len() < USIZE_BYTES {
 120:	981b      	ldr	r0, [sp, #108]	; 0x6c
 122:	991c      	ldr	r1, [sp, #112]	; 0x70
 124:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
 128:	900c      	str	r0, [sp, #48]	; 0x30
 12a:	e7ff      	b.n	12c <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x12c>
 12c:	980c      	ldr	r0, [sp, #48]	; 0x30
 12e:	2803      	cmp	r0, #3
 130:	d851      	bhi.n	1d6 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1d6>
 132:	e7ff      	b.n	134 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x134>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 134:	9826      	ldr	r0, [sp, #152]	; 0x98
 136:	9927      	ldr	r1, [sp, #156]	; 0x9c
 138:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 13a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 13c:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 140:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 144:	f8cd e0b0 	str.w	lr, [sp, #176]	; 0xb0
 148:	f8cd c0ac 	str.w	ip, [sp, #172]	; 0xac
 14c:	932a      	str	r3, [sp, #168]	; 0xa8
 14e:	9050      	str	r0, [sp, #320]	; 0x140
 150:	9151      	str	r1, [sp, #324]	; 0x144
 152:	9252      	str	r2, [sp, #328]	; 0x148
_ZN6memchr8fallback14reverse_search17hbc698c193cc89b4cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 154:	9850      	ldr	r0, [sp, #320]	; 0x140
 156:	9952      	ldr	r1, [sp, #328]	; 0x148
 158:	4288      	cmp	r0, r1
 15a:	d907      	bls.n	16c <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x16c>
 15c:	e7ff      	b.n	15e <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x15e>
 15e:	f240 0000 	movw	r0, #0
 162:	f2c0 0000 	movt	r0, #0
 166:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 16a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 16c:	9852      	ldr	r0, [sp, #328]	; 0x148
 16e:	9951      	ldr	r1, [sp, #324]	; 0x144
 170:	4288      	cmp	r0, r1
 172:	d907      	bls.n	184 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x184>
 174:	e7ff      	b.n	176 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x176>
 176:	f240 0000 	movw	r0, #0
 17a:	f2c0 0000 	movt	r0, #0
 17e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 182:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 184:	e7ff      	b.n	186 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x186>
 186:	9852      	ldr	r0, [sp, #328]	; 0x148
 188:	9950      	ldr	r1, [sp, #320]	; 0x140
 18a:	4288      	cmp	r0, r1
 18c:	d803      	bhi.n	196 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x196>
 18e:	e7ff      	b.n	190 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x190>
 190:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 192:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 194:	e01a      	b.n	1cc <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1cc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 196:	9852      	ldr	r0, [sp, #328]	; 0x148
 198:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 19c:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 1a0:	9052      	str	r0, [sp, #328]	; 0x148
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 1a2:	9852      	ldr	r0, [sp, #328]	; 0x148
 1a4:	7800      	ldrb	r0, [r0, #0]
 1a6:	f88d 0157 	strb.w	r0, [sp, #343]	; 0x157
 1aa:	f89d 1157 	ldrb.w	r1, [sp, #343]	; 0x157
 1ae:	a82a      	add	r0, sp, #168	; 0xa8
 1b0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>
 1b4:	2800      	cmp	r0, #0
 1b6:	d008      	beq.n	1ca <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1ca>
 1b8:	e7ff      	b.n	1ba <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1ba>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 1ba:	9852      	ldr	r0, [sp, #328]	; 0x148
 1bc:	9950      	ldr	r1, [sp, #320]	; 0x140
 1be:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>
 1c2:	9054      	str	r0, [sp, #336]	; 0x150
 1c4:	2001      	movs	r0, #1
 1c6:	9053      	str	r0, [sp, #332]	; 0x14c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 1c8:	e000      	b.n	1cc <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1cc>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 1ca:	e7dc      	b.n	186 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x186>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 1cc:	9853      	ldr	r0, [sp, #332]	; 0x14c
 1ce:	9954      	ldr	r1, [sp, #336]	; 0x150
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1d0:	911e      	str	r1, [sp, #120]	; 0x78
 1d2:	901d      	str	r0, [sp, #116]	; 0x74
 1d4:	e005      	b.n	1e2 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1e2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:259
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 1d6:	9829      	ldr	r0, [sp, #164]	; 0xa4
 1d8:	2104      	movs	r1, #4
 1da:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>
 1de:	900b      	str	r0, [sp, #44]	; 0x2c
 1e0:	e005      	b.n	1ee <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1ee>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1e2:	e003      	b.n	1ec <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1ec>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:283
}
 1e4:	981d      	ldr	r0, [sp, #116]	; 0x74
 1e6:	991e      	ldr	r1, [sp, #120]	; 0x78
 1e8:	b068      	add	sp, #416	; 0x1a0
 1ea:	bd70      	pop	{r4, r5, r6, pc}
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:256
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 1ec:	e7fa      	b.n	1e4 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1e4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:259
        let chunk = read_unaligned_usize(ptr_sub(ptr, USIZE_BYTES));
 1ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1f0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>
 1f4:	902d      	str	r0, [sp, #180]	; 0xb4
 1f6:	e7ff      	b.n	1f8 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1f8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:260
        let eq1 = contains_zero_byte(chunk ^ vn1);
 1f8:	982d      	ldr	r0, [sp, #180]	; 0xb4
 1fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1fc:	4048      	eors	r0, r1
 1fe:	9056      	str	r0, [sp, #344]	; 0x158
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 200:	9856      	ldr	r0, [sp, #344]	; 0x158
 202:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 206:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 20a:	9956      	ldr	r1, [sp, #344]	; 0x158
 20c:	4388      	bics	r0, r1
 20e:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 212:	2800      	cmp	r0, #0
 214:	bf18      	it	ne
 216:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:260
        let eq1 = contains_zero_byte(chunk ^ vn1);
 218:	f88d 00bb 	strb.w	r0, [sp, #187]	; 0xbb
 21c:	e7ff      	b.n	21e <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x21e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:261
        let eq2 = contains_zero_byte(chunk ^ vn2);
 21e:	982d      	ldr	r0, [sp, #180]	; 0xb4
 220:	9920      	ldr	r1, [sp, #128]	; 0x80
 222:	4048      	eors	r0, r1
 224:	9057      	str	r0, [sp, #348]	; 0x15c
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 226:	9857      	ldr	r0, [sp, #348]	; 0x15c
 228:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 22c:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 230:	9957      	ldr	r1, [sp, #348]	; 0x15c
 232:	4388      	bics	r0, r1
 234:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 238:	2800      	cmp	r0, #0
 23a:	bf18      	it	ne
 23c:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:261
        let eq2 = contains_zero_byte(chunk ^ vn2);
 23e:	f88d 00bc 	strb.w	r0, [sp, #188]	; 0xbc
 242:	e7ff      	b.n	244 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x244>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:262
        let eq3 = contains_zero_byte(chunk ^ vn3);
 244:	982d      	ldr	r0, [sp, #180]	; 0xb4
 246:	9921      	ldr	r1, [sp, #132]	; 0x84
 248:	4048      	eors	r0, r1
 24a:	9058      	str	r0, [sp, #352]	; 0x160
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 24c:	9858      	ldr	r0, [sp, #352]	; 0x160
 24e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 252:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 256:	9958      	ldr	r1, [sp, #352]	; 0x160
 258:	4388      	bics	r0, r1
 25a:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 25e:	2800      	cmp	r0, #0
 260:	bf18      	it	ne
 262:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:262
        let eq3 = contains_zero_byte(chunk ^ vn3);
 264:	f88d 00bd 	strb.w	r0, [sp, #189]	; 0xbd
 268:	e7ff      	b.n	26a <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x26a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:263
        if eq1 || eq2 || eq3 {
 26a:	f89d 00bb 	ldrb.w	r0, [sp, #187]	; 0xbb
 26e:	07c0      	lsls	r0, r0, #31
 270:	2800      	cmp	r0, #0
 272:	d10f      	bne.n	294 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x294>
 274:	e012      	b.n	29c <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x29c>
 276:	2001      	movs	r0, #1
 278:	f88d 00be 	strb.w	r0, [sp, #190]	; 0xbe
 27c:	e004      	b.n	288 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x288>
 27e:	f89d 00bd 	ldrb.w	r0, [sp, #189]	; 0xbd
 282:	f88d 00be 	strb.w	r0, [sp, #190]	; 0xbe
 286:	e7ff      	b.n	288 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x288>
 288:	f89d 00be 	ldrb.w	r0, [sp, #190]	; 0xbe
 28c:	07c0      	lsls	r0, r0, #31
 28e:	2800      	cmp	r0, #0
 290:	d10f      	bne.n	2b2 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x2b2>
 292:	e05f      	b.n	354 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x354>
 294:	2001      	movs	r0, #1
 296:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 29a:	e004      	b.n	2a6 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x2a6>
 29c:	f89d 00bc 	ldrb.w	r0, [sp, #188]	; 0xbc
 2a0:	f88d 00bf 	strb.w	r0, [sp, #191]	; 0xbf
 2a4:	e7ff      	b.n	2a6 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x2a6>
 2a6:	f89d 00bf 	ldrb.w	r0, [sp, #191]	; 0xbf
 2aa:	07c0      	lsls	r0, r0, #31
 2ac:	2800      	cmp	r0, #0
 2ae:	d1e2      	bne.n	276 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x276>
 2b0:	e7e5      	b.n	27e <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x27e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 2b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 2b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 2b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 2b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 2ba:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 2be:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 2c2:	f8cd e0c8 	str.w	lr, [sp, #200]	; 0xc8
 2c6:	f8cd c0c4 	str.w	ip, [sp, #196]	; 0xc4
 2ca:	9330      	str	r3, [sp, #192]	; 0xc0
 2cc:	9059      	str	r0, [sp, #356]	; 0x164
 2ce:	915a      	str	r1, [sp, #360]	; 0x168
 2d0:	925b      	str	r2, [sp, #364]	; 0x16c
_ZN6memchr8fallback14reverse_search17hbc698c193cc89b4cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 2d2:	9859      	ldr	r0, [sp, #356]	; 0x164
 2d4:	995b      	ldr	r1, [sp, #364]	; 0x16c
 2d6:	4288      	cmp	r0, r1
 2d8:	d907      	bls.n	2ea <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x2ea>
 2da:	e7ff      	b.n	2dc <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x2dc>
 2dc:	f240 0000 	movw	r0, #0
 2e0:	f2c0 0000 	movt	r0, #0
 2e4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 2e8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 2ea:	985b      	ldr	r0, [sp, #364]	; 0x16c
 2ec:	995a      	ldr	r1, [sp, #360]	; 0x168
 2ee:	4288      	cmp	r0, r1
 2f0:	d907      	bls.n	302 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x302>
 2f2:	e7ff      	b.n	2f4 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x2f4>
 2f4:	f240 0000 	movw	r0, #0
 2f8:	f2c0 0000 	movt	r0, #0
 2fc:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 300:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 302:	e7ff      	b.n	304 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x304>
 304:	985b      	ldr	r0, [sp, #364]	; 0x16c
 306:	9959      	ldr	r1, [sp, #356]	; 0x164
 308:	4288      	cmp	r0, r1
 30a:	d803      	bhi.n	314 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x314>
 30c:	e7ff      	b.n	30e <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x30e>
 30e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 310:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 312:	e01a      	b.n	34a <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x34a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 314:	985b      	ldr	r0, [sp, #364]	; 0x16c
 316:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 31a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 31e:	905b      	str	r0, [sp, #364]	; 0x16c
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 320:	985b      	ldr	r0, [sp, #364]	; 0x16c
 322:	7800      	ldrb	r0, [r0, #0]
 324:	f88d 017b 	strb.w	r0, [sp, #379]	; 0x17b
 328:	f89d 117b 	ldrb.w	r1, [sp, #379]	; 0x17b
 32c:	a830      	add	r0, sp, #192	; 0xc0
 32e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>
 332:	2800      	cmp	r0, #0
 334:	d008      	beq.n	348 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x348>
 336:	e7ff      	b.n	338 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x338>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 338:	985b      	ldr	r0, [sp, #364]	; 0x16c
 33a:	9959      	ldr	r1, [sp, #356]	; 0x164
 33c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>
 340:	905d      	str	r0, [sp, #372]	; 0x174
 342:	2001      	movs	r0, #1
 344:	905c      	str	r0, [sp, #368]	; 0x170
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 346:	e000      	b.n	34a <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x34a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 348:	e7dc      	b.n	304 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x304>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 34a:	985c      	ldr	r0, [sp, #368]	; 0x170
 34c:	995d      	ldr	r1, [sp, #372]	; 0x174
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 34e:	911e      	str	r1, [sp, #120]	; 0x78
 350:	901d      	str	r0, [sp, #116]	; 0x74
 352:	e008      	b.n	366 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x366>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:267
        ptr = (end_ptr as usize & !align) as *const u8;
 354:	9827      	ldr	r0, [sp, #156]	; 0x9c
 356:	9925      	ldr	r1, [sp, #148]	; 0x94
 358:	4388      	bics	r0, r1
 35a:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:268
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 35c:	9826      	ldr	r0, [sp, #152]	; 0x98
 35e:	9929      	ldr	r1, [sp, #164]	; 0xa4
 360:	4288      	cmp	r0, r1
 362:	d905      	bls.n	370 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x370>
 364:	e000      	b.n	368 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x368>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:264
            return reverse_search(start_ptr, end_ptr, ptr, confirm);
 366:	e741      	b.n	1ec <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1ec>
 368:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:268
        debug_assert!(start_ptr <= ptr && ptr <= end_ptr);
 36a:	f88d 00cf 	strb.w	r0, [sp, #207]	; 0xcf
 36e:	e008      	b.n	382 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x382>
 370:	9829      	ldr	r0, [sp, #164]	; 0xa4
 372:	9927      	ldr	r1, [sp, #156]	; 0x9c
 374:	2200      	movs	r2, #0
 376:	4288      	cmp	r0, r1
 378:	bf98      	it	ls
 37a:	2201      	movls	r2, #1
 37c:	f88d 20cf 	strb.w	r2, [sp, #207]	; 0xcf
 380:	e7ff      	b.n	382 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x382>
 382:	f89d 00cf 	ldrb.w	r0, [sp, #207]	; 0xcf
 386:	07c0      	lsls	r0, r0, #31
 388:	2800      	cmp	r0, #0
 38a:	d107      	bne.n	39c <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x39c>
 38c:	e7ff      	b.n	38e <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x38e>
 38e:	f240 0000 	movw	r0, #0
 392:	f2c0 0000 	movt	r0, #0
 396:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 39a:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 39c:	e7ff      	b.n	39e <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x39e>
 39e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 3a0:	9926      	ldr	r1, [sp, #152]	; 0x98
 3a2:	2204      	movs	r2, #4
 3a4:	900a      	str	r0, [sp, #40]	; 0x28
 3a6:	4608      	mov	r0, r1
 3a8:	4611      	mov	r1, r2
 3aa:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>
 3ae:	9009      	str	r0, [sp, #36]	; 0x24
 3b0:	e050      	b.n	454 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x454>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:281
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 3b2:	9826      	ldr	r0, [sp, #152]	; 0x98
 3b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 3b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 3b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 3ba:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 3be:	f8dd e090 	ldr.w	lr, [sp, #144]	; 0x90
 3c2:	f8cd e138 	str.w	lr, [sp, #312]	; 0x138
 3c6:	f8cd c134 	str.w	ip, [sp, #308]	; 0x134
 3ca:	934c      	str	r3, [sp, #304]	; 0x130
 3cc:	905f      	str	r0, [sp, #380]	; 0x17c
 3ce:	9160      	str	r1, [sp, #384]	; 0x180
 3d0:	9261      	str	r2, [sp, #388]	; 0x184
_ZN6memchr8fallback14reverse_search17hbc698c193cc89b4cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:311
    debug_assert!(start_ptr <= ptr);
 3d2:	985f      	ldr	r0, [sp, #380]	; 0x17c
 3d4:	9961      	ldr	r1, [sp, #388]	; 0x184
 3d6:	4288      	cmp	r0, r1
 3d8:	d907      	bls.n	3ea <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x3ea>
 3da:	e7ff      	b.n	3dc <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x3dc>
 3dc:	f240 0000 	movw	r0, #0
 3e0:	f2c0 0000 	movt	r0, #0
 3e4:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 3e8:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:312
    debug_assert!(ptr <= end_ptr);
 3ea:	9861      	ldr	r0, [sp, #388]	; 0x184
 3ec:	9960      	ldr	r1, [sp, #384]	; 0x180
 3ee:	4288      	cmp	r0, r1
 3f0:	d907      	bls.n	402 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x402>
 3f2:	e7ff      	b.n	3f4 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x3f4>
 3f4:	f240 0000 	movw	r0, #0
 3f8:	f2c0 0000 	movt	r0, #0
 3fc:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 400:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 402:	e7ff      	b.n	404 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x404>
 404:	9861      	ldr	r0, [sp, #388]	; 0x184
 406:	995f      	ldr	r1, [sp, #380]	; 0x17c
 408:	4288      	cmp	r0, r1
 40a:	d803      	bhi.n	414 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x414>
 40c:	e7ff      	b.n	40e <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x40e>
 40e:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:320
    None
 410:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 412:	e01a      	b.n	44a <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x44a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:315
        ptr = ptr.offset(-1);
 414:	9861      	ldr	r0, [sp, #388]	; 0x184
 416:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 41a:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
 41e:	9061      	str	r0, [sp, #388]	; 0x184
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:316
        if confirm(*ptr) {
 420:	9861      	ldr	r0, [sp, #388]	; 0x184
 422:	7800      	ldrb	r0, [r0, #0]
 424:	f88d 0193 	strb.w	r0, [sp, #403]	; 0x193
 428:	f89d 1193 	ldrb.w	r1, [sp, #403]	; 0x193
 42c:	a84c      	add	r0, sp, #304	; 0x130
 42e:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>
 432:	2800      	cmp	r0, #0
 434:	d008      	beq.n	448 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x448>
 436:	e7ff      	b.n	438 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x438>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:317
            return Some(sub(ptr, start_ptr));
 438:	9861      	ldr	r0, [sp, #388]	; 0x184
 43a:	995f      	ldr	r1, [sp, #380]	; 0x17c
 43c:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>
 440:	9063      	str	r0, [sp, #396]	; 0x18c
 442:	2001      	movs	r0, #1
 444:	9062      	str	r0, [sp, #392]	; 0x188
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 446:	e000      	b.n	44a <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x44a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:314
    while ptr > start_ptr {
 448:	e7dc      	b.n	404 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x404>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:321
}
 44a:	9862      	ldr	r0, [sp, #392]	; 0x188
 44c:	9963      	ldr	r1, [sp, #396]	; 0x18c
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:281
        reverse_search(start_ptr, end_ptr, ptr, confirm)
 44e:	911e      	str	r1, [sp, #120]	; 0x78
 450:	901d      	str	r0, [sp, #116]	; 0x74
 452:	e0cc      	b.n	5ee <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5ee>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 454:	980a      	ldr	r0, [sp, #40]	; 0x28
 456:	9909      	ldr	r1, [sp, #36]	; 0x24
 458:	4288      	cmp	r0, r1
 45a:	d3aa      	bcc.n	3b2 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x3b2>
 45c:	e7ff      	b.n	45e <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x45e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:270
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 45e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 460:	9008      	str	r0, [sp, #32]
 462:	e7ff      	b.n	464 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x464>
 464:	9808      	ldr	r0, [sp, #32]
 466:	f000 0103 	and.w	r1, r0, #3
 46a:	9136      	str	r1, [sp, #216]	; 0xd8
 46c:	f240 0100 	movw	r1, #0
 470:	f2c0 0100 	movt	r1, #0
 474:	9134      	str	r1, [sp, #208]	; 0xd0
 476:	a936      	add	r1, sp, #216	; 0xd8
 478:	9135      	str	r1, [sp, #212]	; 0xd4
 47a:	9934      	ldr	r1, [sp, #208]	; 0xd0
 47c:	9137      	str	r1, [sp, #220]	; 0xdc
 47e:	9935      	ldr	r1, [sp, #212]	; 0xd4
 480:	9138      	str	r1, [sp, #224]	; 0xe0
 482:	9937      	ldr	r1, [sp, #220]	; 0xdc
 484:	6809      	ldr	r1, [r1, #0]
 486:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 488:	6812      	ldr	r2, [r2, #0]
 48a:	4291      	cmp	r1, r2
 48c:	d016      	beq.n	4bc <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x4bc>
 48e:	e7ff      	b.n	490 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x490>
 490:	9837      	ldr	r0, [sp, #220]	; 0xdc
 492:	9045      	str	r0, [sp, #276]	; 0x114
 494:	9838      	ldr	r0, [sp, #224]	; 0xe0
 496:	9046      	str	r0, [sp, #280]	; 0x118
 498:	a845      	add	r0, sp, #276	; 0x114
 49a:	9043      	str	r0, [sp, #268]	; 0x10c
 49c:	a846      	add	r0, sp, #280	; 0x118
 49e:	9044      	str	r0, [sp, #272]	; 0x110
 4a0:	9843      	ldr	r0, [sp, #268]	; 0x10c
 4a2:	9047      	str	r0, [sp, #284]	; 0x11c
 4a4:	9844      	ldr	r0, [sp, #272]	; 0x110
 4a6:	9048      	str	r0, [sp, #288]	; 0x120
 4a8:	9847      	ldr	r0, [sp, #284]	; 0x11c
 4aa:	f240 0100 	movw	r1, #0
 4ae:	f2c0 0100 	movt	r1, #0
 4b2:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 4b6:	9007      	str	r0, [sp, #28]
 4b8:	9106      	str	r1, [sp, #24]
 4ba:	e005      	b.n	4c8 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x4c8>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:272
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 4bc:	9829      	ldr	r0, [sp, #164]	; 0xa4
 4be:	2104      	movs	r1, #4
 4c0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>
 4c4:	9005      	str	r0, [sp, #20]
 4c6:	e028      	b.n	51a <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x51a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:270
            debug_assert_eq!(0, (ptr as usize) % USIZE_BYTES);
 4c8:	9848      	ldr	r0, [sp, #288]	; 0x120
 4ca:	f240 0100 	movw	r1, #0
 4ce:	f2c0 0100 	movt	r1, #0
 4d2:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17hd20398277255f1baE>
 4d6:	9004      	str	r0, [sp, #16]
 4d8:	9103      	str	r1, [sp, #12]
 4da:	e7ff      	b.n	4dc <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x4dc>
 4dc:	9807      	ldr	r0, [sp, #28]
 4de:	903f      	str	r0, [sp, #252]	; 0xfc
 4e0:	9906      	ldr	r1, [sp, #24]
 4e2:	9140      	str	r1, [sp, #256]	; 0x100
 4e4:	9a04      	ldr	r2, [sp, #16]
 4e6:	9241      	str	r2, [sp, #260]	; 0x104
 4e8:	9b03      	ldr	r3, [sp, #12]
 4ea:	9342      	str	r3, [sp, #264]	; 0x108
 4ec:	46ec      	mov	ip, sp
 4ee:	f04f 0e02 	mov.w	lr, #2
 4f2:	f8cc e000 	str.w	lr, [ip]
 4f6:	f240 0100 	movw	r1, #0
 4fa:	f2c0 0100 	movt	r1, #0
 4fe:	a839      	add	r0, sp, #228	; 0xe4
 500:	2203      	movs	r2, #3
 502:	ab3f      	add	r3, sp, #252	; 0xfc
 504:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h5a431c64daa77da1E>
 508:	e7ff      	b.n	2 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x2>
 50a:	f240 0100 	movw	r1, #0
 50e:	f2c0 0100 	movt	r1, #0
 512:	a839      	add	r0, sp, #228	; 0xe4
 514:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
 518:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:272
            let chunk = *(ptr_sub(ptr, USIZE_BYTES) as *const usize);
 51a:	9805      	ldr	r0, [sp, #20]
 51c:	6801      	ldr	r1, [r0, #0]
 51e:	9149      	str	r1, [sp, #292]	; 0x124
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:273
            let eq1 = contains_zero_byte(chunk ^ vn1);
 520:	9949      	ldr	r1, [sp, #292]	; 0x124
 522:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 524:	4051      	eors	r1, r2
 526:	9165      	str	r1, [sp, #404]	; 0x194
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 528:	9865      	ldr	r0, [sp, #404]	; 0x194
 52a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 52e:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 532:	9965      	ldr	r1, [sp, #404]	; 0x194
 534:	4388      	bics	r0, r1
 536:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 53a:	2800      	cmp	r0, #0
 53c:	bf18      	it	ne
 53e:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:273
            let eq1 = contains_zero_byte(chunk ^ vn1);
 540:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 544:	e7ff      	b.n	546 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x546>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:274
            let eq2 = contains_zero_byte(chunk ^ vn2);
 546:	9849      	ldr	r0, [sp, #292]	; 0x124
 548:	9920      	ldr	r1, [sp, #128]	; 0x80
 54a:	4048      	eors	r0, r1
 54c:	9066      	str	r0, [sp, #408]	; 0x198
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 54e:	9866      	ldr	r0, [sp, #408]	; 0x198
 550:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 554:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 558:	9966      	ldr	r1, [sp, #408]	; 0x198
 55a:	4388      	bics	r0, r1
 55c:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 560:	2800      	cmp	r0, #0
 562:	bf18      	it	ne
 564:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:274
            let eq2 = contains_zero_byte(chunk ^ vn2);
 566:	f88d 012c 	strb.w	r0, [sp, #300]	; 0x12c
 56a:	e7ff      	b.n	56c <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x56c>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:275
            let eq3 = contains_zero_byte(chunk ^ vn3);
 56c:	9849      	ldr	r0, [sp, #292]	; 0x124
 56e:	9921      	ldr	r1, [sp, #132]	; 0x84
 570:	4048      	eors	r0, r1
 572:	9067      	str	r0, [sp, #412]	; 0x19c
_ZN6memchr8fallback18contains_zero_byte17h5b71f581664923fdE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:33
    x.wrapping_sub(LO_USIZE) & !x & HI_USIZE != 0
 574:	9867      	ldr	r0, [sp, #412]	; 0x19c
 576:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 57a:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$usize$GT$12wrapping_sub17haf28d42bf297010dE>
 57e:	9967      	ldr	r1, [sp, #412]	; 0x19c
 580:	4388      	bics	r0, r1
 582:	f020 307f 	bic.w	r0, r0, #2139062143	; 0x7f7f7f7f
 586:	2800      	cmp	r0, #0
 588:	bf18      	it	ne
 58a:	2001      	movne	r0, #1
_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:275
            let eq3 = contains_zero_byte(chunk ^ vn3);
 58c:	f88d 012d 	strb.w	r0, [sp, #301]	; 0x12d
 590:	e7ff      	b.n	592 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x592>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:276
            if eq1 || eq2 || eq3 {
 592:	f89d 012b 	ldrb.w	r0, [sp, #299]	; 0x12b
 596:	07c0      	lsls	r0, r0, #31
 598:	2800      	cmp	r0, #0
 59a:	d10f      	bne.n	5bc <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5bc>
 59c:	e012      	b.n	5c4 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5c4>
 59e:	2001      	movs	r0, #1
 5a0:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5a4:	e004      	b.n	5b0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5b0>
 5a6:	f89d 012d 	ldrb.w	r0, [sp, #301]	; 0x12d
 5aa:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 5ae:	e7ff      	b.n	5b0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5b0>
 5b0:	f89d 012e 	ldrb.w	r0, [sp, #302]	; 0x12e
 5b4:	07c0      	lsls	r0, r0, #31
 5b6:	2800      	cmp	r0, #0
 5b8:	d10f      	bne.n	5da <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5da>
 5ba:	e00f      	b.n	5dc <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5dc>
 5bc:	2001      	movs	r0, #1
 5be:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5c2:	e004      	b.n	5ce <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5ce>
 5c4:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 5c8:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 5cc:	e7ff      	b.n	5ce <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5ce>
 5ce:	f89d 012f 	ldrb.w	r0, [sp, #303]	; 0x12f
 5d2:	07c0      	lsls	r0, r0, #31
 5d4:	2800      	cmp	r0, #0
 5d6:	d1e2      	bne.n	59e <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x59e>
 5d8:	e7e5      	b.n	5a6 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5a6>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:277
                break;
 5da:	e6ea      	b.n	3b2 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x3b2>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:279
            ptr = ptr_sub(ptr, USIZE_BYTES);
 5dc:	9829      	ldr	r0, [sp, #164]	; 0xa4
 5de:	2104      	movs	r1, #4
 5e0:	f7ff fffe 	bl	0 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E>
 5e4:	9002      	str	r0, [sp, #8]
 5e6:	e7ff      	b.n	5e8 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x5e8>
 5e8:	9802      	ldr	r0, [sp, #8]
 5ea:	9029      	str	r0, [sp, #164]	; 0xa4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:269
        while ptr >= ptr_add(start_ptr, USIZE_BYTES) {
 5ec:	e6d7      	b.n	39e <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x39e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:283
}
 5ee:	e5f9      	b.n	1e4 <_ZN6memchr8fallback8memrchr317h0bf22178d703c4c4E+0x1e4>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:249
    let align = USIZE_BYTES - 1;
 5f0:	f240 0000 	movw	r0, #0
 5f4:	f2c0 0000 	movt	r0, #0
 5f8:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 5fc:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E:

00000000 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E>:
_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:248
    let confirm = |byte| byte == n1 || byte == n2 || byte == n3;
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	f88d 100d 	strb.w	r1, [sp, #13]
   c:	f89d 000d 	ldrb.w	r0, [sp, #13]
  10:	9902      	ldr	r1, [sp, #8]
  12:	6809      	ldr	r1, [r1, #0]
  14:	7809      	ldrb	r1, [r1, #0]
  16:	4288      	cmp	r0, r1
  18:	9201      	str	r2, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	d014      	beq.n	48 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E+0x48>
  1e:	e017      	b.n	50 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E+0x50>
  20:	2001      	movs	r0, #1
  22:	f88d 000e 	strb.w	r0, [sp, #14]
  26:	e00b      	b.n	40 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E+0x40>
  28:	f89d 000d 	ldrb.w	r0, [sp, #13]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	6889      	ldr	r1, [r1, #8]
  30:	7809      	ldrb	r1, [r1, #0]
  32:	1a40      	subs	r0, r0, r1
  34:	fab0 f080 	clz	r0, r0
  38:	0940      	lsrs	r0, r0, #5
  3a:	f88d 000e 	strb.w	r0, [sp, #14]
  3e:	e7ff      	b.n	40 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E+0x40>
  40:	f89d 000e 	ldrb.w	r0, [sp, #14]
  44:	b004      	add	sp, #16
  46:	4770      	bx	lr
  48:	2001      	movs	r0, #1
  4a:	f88d 000f 	strb.w	r0, [sp, #15]
  4e:	e00b      	b.n	68 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E+0x68>
  50:	f89d 000d 	ldrb.w	r0, [sp, #13]
  54:	9902      	ldr	r1, [sp, #8]
  56:	6849      	ldr	r1, [r1, #4]
  58:	7809      	ldrb	r1, [r1, #0]
  5a:	1a40      	subs	r0, r0, r1
  5c:	fab0 f080 	clz	r0, r0
  60:	0940      	lsrs	r0, r0, #5
  62:	f88d 000f 	strb.w	r0, [sp, #15]
  66:	e7ff      	b.n	68 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E+0x68>
  68:	f89d 000f 	ldrb.w	r0, [sp, #15]
  6c:	07c0      	lsls	r0, r0, #31
  6e:	2800      	cmp	r0, #0
  70:	d1d6      	bne.n	20 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E+0x20>
  72:	e7d9      	b.n	28 <_ZN6memchr8fallback8memrchr328_$u7b$$u7b$closure$u7d$$u7d$17h806e841719334d04E+0x28>

Disassembly of section .text._ZN6memchr8fallback7ptr_add17h2113524b9c281068E:

00000000 <_ZN6memchr8fallback7ptr_add17h2113524b9c281068E>:
_ZN6memchr8fallback7ptr_add17h2113524b9c281068E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:324

/// Increment the given pointer by the given amount.
unsafe fn ptr_add(ptr: *const u8, amt: usize) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:325
    debug_assert!(amt < ::core::isize::MAX as usize);
   c:	9805      	ldr	r0, [sp, #20]
   e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  12:	4288      	cmp	r0, r1
  14:	9203      	str	r2, [sp, #12]
  16:	9302      	str	r3, [sp, #8]
  18:	d307      	bcc.n	2a <_ZN6memchr8fallback7ptr_add17h2113524b9c281068E+0x2a>
  1a:	e7ff      	b.n	1c <_ZN6memchr8fallback7ptr_add17h2113524b9c281068E+0x1c>
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  28:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:326
    ptr.offset(amt as isize)
  2a:	9804      	ldr	r0, [sp, #16]
  2c:	9905      	ldr	r1, [sp, #20]
  2e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
  32:	9001      	str	r0, [sp, #4]
  34:	e7ff      	b.n	36 <_ZN6memchr8fallback7ptr_add17h2113524b9c281068E+0x36>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:327
}
  36:	9801      	ldr	r0, [sp, #4]
  38:	b006      	add	sp, #24
  3a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback7ptr_sub17h84061b2f599e631cE:

00000000 <_ZN6memchr8fallback7ptr_sub17h84061b2f599e631cE>:
_ZN6memchr8fallback7ptr_sub17h84061b2f599e631cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:330

/// Decrement the given pointer by the given amount.
unsafe fn ptr_sub(ptr: *const u8, amt: usize) -> *const u8 {
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:331
    debug_assert!(amt < ::core::isize::MAX as usize);
   c:	9807      	ldr	r0, [sp, #28]
   e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  12:	4288      	cmp	r0, r1
  14:	9205      	str	r2, [sp, #20]
  16:	9304      	str	r3, [sp, #16]
  18:	d307      	bcc.n	2a <_ZN6memchr8fallback7ptr_sub17h84061b2f599e631cE+0x2a>
  1a:	e7ff      	b.n	1c <_ZN6memchr8fallback7ptr_sub17h84061b2f599e631cE+0x1c>
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  28:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:332
    ptr.offset((amt as isize).wrapping_neg())
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	9003      	str	r0, [sp, #12]
  30:	4608      	mov	r0, r1
  32:	f7ff fffe 	bl	0 <_ZN4core3num23_$LT$impl$u20$isize$GT$12wrapping_neg17hbced7def4b98a7f8E>
  36:	9002      	str	r0, [sp, #8]
  38:	e7ff      	b.n	3a <_ZN6memchr8fallback7ptr_sub17h84061b2f599e631cE+0x3a>
  3a:	9803      	ldr	r0, [sp, #12]
  3c:	9902      	ldr	r1, [sp, #8]
  3e:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>
  42:	9001      	str	r0, [sp, #4]
  44:	e7ff      	b.n	46 <_ZN6memchr8fallback7ptr_sub17h84061b2f599e631cE+0x46>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:333
}
  46:	9801      	ldr	r0, [sp, #4]
  48:	b008      	add	sp, #32
  4a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback20read_unaligned_usize17hae81282efbea2ed0E:

00000000 <_ZN6memchr8fallback20read_unaligned_usize17hae81282efbea2ed0E>:
_ZN6memchr8fallback20read_unaligned_usize17hae81282efbea2ed0E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:335

unsafe fn read_unaligned_usize(ptr: *const u8) -> usize {
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	4601      	mov	r1, r0
   6:	9002      	str	r0, [sp, #8]
   8:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:336
    let mut n: usize = 0;
   a:	9003      	str	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:337
    ptr::copy_nonoverlapping(ptr, &mut n as *mut _ as *mut u8, USIZE_BYTES);
   c:	9802      	ldr	r0, [sp, #8]
   e:	aa03      	add	r2, sp, #12
  10:	2304      	movs	r3, #4
  12:	9101      	str	r1, [sp, #4]
  14:	4611      	mov	r1, r2
  16:	461a      	mov	r2, r3
  18:	f7ff fffe 	bl	0 <_ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E>
  1c:	e7ff      	b.n	1e <_ZN6memchr8fallback20read_unaligned_usize17hae81282efbea2ed0E+0x1e>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:338
    n
  1e:	9803      	ldr	r0, [sp, #12]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:339
}
  20:	b004      	add	sp, #16
  22:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN6memchr8fallback3sub17h93310a7426e14b11E:

00000000 <_ZN6memchr8fallback3sub17h93310a7426e14b11E>:
_ZN6memchr8fallback3sub17h93310a7426e14b11E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:343

/// Subtract `b` from `a` and return the difference. `a` should be greater than
/// or equal to `b`.
fn sub(a: *const u8, b: *const u8) -> usize {
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:344
    debug_assert!(a >= b);
   a:	9804      	ldr	r0, [sp, #16]
   c:	9905      	ldr	r1, [sp, #20]
   e:	4288      	cmp	r0, r1
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	d207      	bcs.n	26 <_ZN6memchr8fallback3sub17h93310a7426e14b11E+0x26>
  16:	e7ff      	b.n	18 <_ZN6memchr8fallback3sub17h93310a7426e14b11E+0x18>
  18:	f240 0000 	movw	r0, #0
  1c:	f2c0 0000 	movt	r0, #0
  20:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  24:	defe      	udf	#254	; 0xfe
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:345
    (a as usize) - (b as usize)
  26:	9804      	ldr	r0, [sp, #16]
  28:	9905      	ldr	r1, [sp, #20]
  2a:	1a42      	subs	r2, r0, r1
  2c:	4288      	cmp	r0, r1
  2e:	9201      	str	r2, [sp, #4]
  30:	d303      	bcc.n	3a <_ZN6memchr8fallback3sub17h93310a7426e14b11E+0x3a>
  32:	e7ff      	b.n	34 <_ZN6memchr8fallback3sub17h93310a7426e14b11E+0x34>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:346
}
  34:	9801      	ldr	r0, [sp, #4]
  36:	b006      	add	sp, #24
  38:	4770      	bx	lr
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/memchr-2.2.0/src/fallback.rs:345
    (a as usize) - (b as usize)
  3a:	f240 0000 	movw	r0, #0
  3e:	f2c0 0000 	movt	r0, #0
  42:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  46:	defe      	udf	#254	; 0xfe

memchr-aafdca3e5d824d70.memchr.571a8asi-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.571a8asi-cgu.5
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000164 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h021cacd6b329d310E	00000000 .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h021cacd6b329d310E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h021cacd6b329d310E	00000028 .hidden _ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h021cacd6b329d310E



Disassembly of section .text._ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h021cacd6b329d310E:

00000000 <_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h021cacd6b329d310E>:
_ZN4core3cmp5impls57_$LT$impl$u20$core..cmp..PartialOrd$u20$for$u20$usize$GT$2le17h021cacd6b329d310E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/cmp.rs:976
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
   a:	9802      	ldr	r0, [sp, #8]
   c:	6800      	ldr	r0, [r0, #0]
   e:	9903      	ldr	r1, [sp, #12]
  10:	6809      	ldr	r1, [r1, #0]
  12:	f04f 0c00 	mov.w	ip, #0
  16:	4288      	cmp	r0, r1
  18:	bf98      	it	ls
  1a:	f04f 0c01 	movls.w	ip, #1
  1e:	4660      	mov	r0, ip
  20:	9201      	str	r2, [sp, #4]
  22:	9300      	str	r3, [sp, #0]
  24:	b004      	add	sp, #16
  26:	4770      	bx	lr

memchr-aafdca3e5d824d70.memchr.571a8asi-cgu.6.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.571a8asi-cgu.6
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000df l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
00000188 l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
00000199 l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
00000243 l       .debug_str	00000000 
000002c6 l       .debug_str	00000000 
000002cb l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002db l       .debug_str	00000000 
000002df l       .debug_str	00000000 
000002f0 l       .debug_str	00000000 
000002f4 l       .debug_str	00000000 
00000000 l    d  .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE	00000000 .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h6a214c370091cb08E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h6a214c370091cb08E
00000000 l    d  .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E	00000000 .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE	00000050 _ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE
00000000         *UND*	00000000 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E
00000000         *UND*	00000000 _ZN4core5slice14from_raw_parts17h4e6a8e068a000ba7E
00000000         *UND*	00000000 _ZN4core5slice20slice_index_len_fail17hbeb3bb6238e26ddbE
00000000         *UND*	00000000 _ZN4core5slice22slice_index_order_fail17h168c6dff5594bafeE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h6a214c370091cb08E	00000052 _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h6a214c370091cb08E
00000000 g     F .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E	0000008a _ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E



Disassembly of section .text._ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE:

00000000 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE>:
_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2817
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9007      	str	r0, [sp, #28]
   c:	9108      	str	r1, [sp, #32]
   e:	9209      	str	r2, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2818
  10:	9807      	ldr	r0, [sp, #28]
  12:	9908      	ldr	r1, [sp, #32]
  14:	9a09      	ldr	r2, [sp, #36]	; 0x24
  16:	9006      	str	r0, [sp, #24]
  18:	4608      	mov	r0, r1
  1a:	4611      	mov	r1, r2
  1c:	9305      	str	r3, [sp, #20]
  1e:	f8cd c010 	str.w	ip, [sp, #16]
  22:	f8cd e00c 	str.w	lr, [sp, #12]
  26:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  2a:	9002      	str	r0, [sp, #8]
  2c:	e7ff      	b.n	2e <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE+0x2e>
  2e:	9806      	ldr	r0, [sp, #24]
  30:	900a      	str	r0, [sp, #40]	; 0x28
  32:	9902      	ldr	r1, [sp, #8]
  34:	910b      	str	r1, [sp, #44]	; 0x2c
  36:	9a08      	ldr	r2, [sp, #32]
  38:	9b09      	ldr	r3, [sp, #36]	; 0x24
  3a:	980a      	ldr	r0, [sp, #40]	; 0x28
  3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  3e:	f7ff fffe 	bl	0 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE>
  42:	9001      	str	r0, [sp, #4]
  44:	9100      	str	r1, [sp, #0]
  46:	e7ff      	b.n	48 <_ZN103_$LT$core..ops..range..RangeFrom$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2d7215f7c2bb34aaE+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2819
  48:	9801      	ldr	r0, [sp, #4]
  4a:	9900      	ldr	r1, [sp, #0]
  4c:	b00c      	add	sp, #48	; 0x30
  4e:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h6a214c370091cb08E:

00000000 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h6a214c370091cb08E>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h6a214c370091cb08E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2723
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9008      	str	r0, [sp, #32]
   e:	9109      	str	r1, [sp, #36]	; 0x24
  10:	920a      	str	r2, [sp, #40]	; 0x28
  12:	930b      	str	r3, [sp, #44]	; 0x2c
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2724
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	f8cd c01c 	str.w	ip, [sp, #28]
  1c:	f8cd e018 	str.w	lr, [sp, #24]
  20:	9405      	str	r4, [sp, #20]
  22:	9504      	str	r5, [sp, #16]
  24:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h87e3e01467832f45E>
  28:	9003      	str	r0, [sp, #12]
  2a:	e7ff      	b.n	2c <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h6a214c370091cb08E+0x2c>
  2c:	9908      	ldr	r1, [sp, #32]
  2e:	9803      	ldr	r0, [sp, #12]
  30:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E>
  34:	9002      	str	r0, [sp, #8]
  36:	e7ff      	b.n	38 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h6a214c370091cb08E+0x38>
  38:	9808      	ldr	r0, [sp, #32]
  3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  3c:	1a09      	subs	r1, r1, r0
  3e:	9802      	ldr	r0, [sp, #8]
  40:	f7ff fffe 	bl	0 <_ZN4core5slice14from_raw_parts17h4e6a8e068a000ba7E>
  44:	9001      	str	r0, [sp, #4]
  46:	9100      	str	r1, [sp, #0]
  48:	e7ff      	b.n	4a <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$13get_unchecked17h6a214c370091cb08E+0x4a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2725
  4a:	9801      	ldr	r0, [sp, #4]
  4c:	9900      	ldr	r1, [sp, #0]
  4e:	b00c      	add	sp, #48	; 0x30
  50:	bdb0      	pop	{r4, r5, r7, pc}

Disassembly of section .text._ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E:

00000000 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E>:
_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2733
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08e      	sub	sp, #56	; 0x38
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	900a      	str	r0, [sp, #40]	; 0x28
   e:	910b      	str	r1, [sp, #44]	; 0x2c
  10:	920c      	str	r2, [sp, #48]	; 0x30
  12:	930d      	str	r3, [sp, #52]	; 0x34
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2734
  14:	980a      	ldr	r0, [sp, #40]	; 0x28
  16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  18:	4288      	cmp	r0, r1
  1a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  1e:	f8cd e020 	str.w	lr, [sp, #32]
  22:	9407      	str	r4, [sp, #28]
  24:	9506      	str	r5, [sp, #24]
  26:	d905      	bls.n	34 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E+0x34>
  28:	e7ff      	b.n	2a <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E+0x2a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2735
  2a:	980a      	ldr	r0, [sp, #40]	; 0x28
  2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice22slice_index_order_fail17h168c6dff5594bafeE>
  32:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2736
  34:	980b      	ldr	r0, [sp, #44]	; 0x2c
  36:	990c      	ldr	r1, [sp, #48]	; 0x30
  38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  3a:	9005      	str	r0, [sp, #20]
  3c:	4608      	mov	r0, r1
  3e:	4611      	mov	r1, r2
  40:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  44:	9004      	str	r0, [sp, #16]
  46:	e7ff      	b.n	48 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E+0x48>
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9904      	ldr	r1, [sp, #16]
  4c:	4288      	cmp	r0, r1
  4e:	d90a      	bls.n	66 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E+0x66>
  50:	e7ff      	b.n	52 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E+0x52>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2737
  52:	980b      	ldr	r0, [sp, #44]	; 0x2c
  54:	990c      	ldr	r1, [sp, #48]	; 0x30
  56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  58:	9003      	str	r0, [sp, #12]
  5a:	4608      	mov	r0, r1
  5c:	4611      	mov	r1, r2
  5e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17hf399514464025489E>
  62:	9002      	str	r0, [sp, #8]
  64:	e008      	b.n	78 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E+0x78>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2740
  66:	980a      	ldr	r0, [sp, #40]	; 0x28
  68:	990b      	ldr	r1, [sp, #44]	; 0x2c
  6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  6e:	f7ff fffe 	bl	0 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E>
  72:	9001      	str	r0, [sp, #4]
  74:	9100      	str	r1, [sp, #0]
  76:	e004      	b.n	82 <_ZN99_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb1a26ed8a8c0b8c2E+0x82>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2737
  78:	9803      	ldr	r0, [sp, #12]
  7a:	9902      	ldr	r1, [sp, #8]
  7c:	f7ff fffe 	bl	0 <_ZN4core5slice20slice_index_len_fail17hbeb3bb6238e26ddbE>
  80:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/slice/mod.rs:2742
  82:	9801      	ldr	r0, [sp, #4]
  84:	9900      	ldr	r1, [sp, #0]
  86:	b00e      	add	sp, #56	; 0x38
  88:	bdb0      	pop	{r4, r5, r7, pc}

memchr-aafdca3e5d824d70.memchr.571a8asi-cgu.7.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.571a8asi-cgu.7
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000106 l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000115 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
00000196 l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
0000019f l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001a9 l       .debug_str	00000000 
000001ae l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001d6 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001fa l       .debug_str	00000000 
00000202 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
0000021d l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
00000241 l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
0000024b l       .debug_str	00000000 
00000251 l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
0000026a l       .debug_str	00000000 
0000026e l       .debug_str	00000000 
00000277 l       .debug_str	00000000 
00000283 l       .debug_str	00000000 
0000029c l       .debug_str	00000000 
000002a1 l       .debug_str	00000000 
000002b2 l       .debug_str	00000000 
000002bc l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000342 l       .debug_str	00000000 
00000346 l       .debug_str	00000000 
0000034e l       .debug_str	00000000 
00000365 l       .debug_str	00000000 
00000389 l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003aa l       .debug_str	00000000 
000003b3 l       .debug_str	00000000 
000003ba l       .debug_str	00000000 
000003d3 l       .debug_str	00000000 
000003dd l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E	00000000 .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7745c70378224f37E
00000000 g     F .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E	00000072 .hidden _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E
00000000         *UND*	00000000 _ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17hed8544291e881046E
00000000         *UND*	00000000 _ZN4core3fmt3num55_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$usize$GT$3fmt17h7664323894ca776cE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_lower_hex17h9d5bb9d6334ce85bE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_upper_hex17h4ec2023d886cbb56E



Disassembly of section .text._ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E:

00000000 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E>:
_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h9d5bb9d6334ce85bE>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d007      	beq.n	32 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x32>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x24>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$usize$GT$3fmt17hed8544291e881046E>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e004      	b.n	3c <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x3c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  32:	9806      	ldr	r0, [sp, #24]
  34:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17h4ec2023d886cbb56E>
  38:	9001      	str	r0, [sp, #4]
  3a:	e000      	b.n	3e <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x3e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
  3c:	e015      	b.n	6a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d007      	beq.n	56 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x56>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num55_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$usize$GT$3fmt17h7664323894ca776cE>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e006      	b.n	64 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x64>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:152
  56:	9805      	ldr	r0, [sp, #20]
  58:	9906      	ldr	r1, [sp, #24]
  5a:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp54_$LT$impl$u20$core..fmt..Display$u20$for$u20$usize$GT$3fmt17h7745c70378224f37E>
  5e:	f88d 001f 	strb.w	r0, [sp, #31]
  62:	e000      	b.n	66 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x66>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  64:	e000      	b.n	68 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x68>
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x68>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h40c29d32603c7ea1E+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

memchr-aafdca3e5d824d70.memchr.571a8asi-cgu.8.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.571a8asi-cgu.8
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015f l       .debug_str	00000000 
00000000 l    d  .text._ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E	00000000 .text._ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E	0000002c _ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E
00000000         *UND*	00000000 __aeabi_memcpy



Disassembly of section .text._ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E:

00000000 <_ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E>:
_ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1421
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9005      	str	r0, [sp, #20]
   c:	9106      	str	r1, [sp, #24]
   e:	9207      	str	r2, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1422
  10:	9905      	ldr	r1, [sp, #20]
  12:	9806      	ldr	r0, [sp, #24]
  14:	9a07      	ldr	r2, [sp, #28]
  16:	9304      	str	r3, [sp, #16]
  18:	f8cd c00c 	str.w	ip, [sp, #12]
  1c:	f8cd e008 	str.w	lr, [sp, #8]
  20:	f7ff fffe 	bl	0 <__aeabi_memcpy>
  24:	9001      	str	r0, [sp, #4]
  26:	e7ff      	b.n	28 <_ZN4core10intrinsics19copy_nonoverlapping17h362ff0a6258f6ff0E+0x28>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/intrinsics.rs:1423
  28:	b008      	add	sp, #32
  2a:	bd80      	pop	{r7, pc}

memchr-aafdca3e5d824d70.memchr.571a8asi-cgu.9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 memchr.571a8asi-cgu.9
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
000000d4 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000e9 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000145 l       .debug_str	00000000 
00000190 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001ac l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E
00000000 l    d  .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E	00000000 .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E
00000000 g     F .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E	00000022 _ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E



Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1294
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1297
   c:	9804      	ldr	r0, [sp, #16]
   e:	9905      	ldr	r1, [sp, #20]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	f7ff fffe 	bl	0 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E>
  18:	9001      	str	r0, [sp, #4]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hd0b40919b8912211E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1298
  1c:	9801      	ldr	r0, [sp, #4]
  1e:	b006      	add	sp, #24
  20:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E:

00000000 <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E>:
_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1076
   0:	b086      	sub	sp, #24
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9003      	str	r0, [sp, #12]
   8:	9104      	str	r1, [sp, #16]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1077
   a:	9803      	ldr	r0, [sp, #12]
   c:	9904      	ldr	r1, [sp, #16]
   e:	4408      	add	r0, r1
  10:	9005      	str	r0, [sp, #20]
  12:	9805      	ldr	r0, [sp, #20]
  14:	9202      	str	r2, [sp, #8]
  16:	9301      	str	r3, [sp, #4]
  18:	9000      	str	r0, [sp, #0]
  1a:	e7ff      	b.n	1c <_ZN4core3ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h0763101ebc23e354E+0x1c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/ptr.rs:1078
  1c:	9800      	ldr	r0, [sp, #0]
  1e:	b006      	add	sp, #24
  20:	4770      	bx	lr

mylib-eed4e7b28bb0580b.141pm8f8vciiccpi.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 141pm8f8vciiccpi
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000044 l       .debug_str	00000000 
00000067 l       .debug_str	00000000 
0000006c l       .debug_str	00000000 
00000073 l       .debug_str	00000000 
00000077 l       .debug_str	00000000 
0000007a l       .debug_str	00000000 
0000007e l       .debug_str	00000000 
00000081 l       .debug_str	00000000 
00000083 l       .debug_str	00000000 
00000087 l       .debug_str	00000000 
00000089 l       .debug_str	00000000 
0000008d l       .debug_str	00000000 
0000009d l       .debug_str	00000000 
000000d0 l       .debug_str	00000000 
000000e3 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
00000141 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
0000015b l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016b l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000176 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.ea51ae73bd0970099189bb8dca896c90.2	00000010 .Lanon.ea51ae73bd0970099189bb8dca896c90.2
00000000 l     O .rodata..Lanon.ea51ae73bd0970099189bb8dca896c90.4	00000010 .Lanon.ea51ae73bd0970099189bb8dca896c90.4
00000000 l    d  .text._ZN4core6result13unwrap_failed17h030bb7a6b0baccddE	00000000 .text._ZN4core6result13unwrap_failed17h030bb7a6b0baccddE
00000000 l    d  .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E	00000000 .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E
00000000 l    d  .rodata..Lanon.ea51ae73bd0970099189bb8dca896c90.0	00000000 .rodata..Lanon.ea51ae73bd0970099189bb8dca896c90.0
00000000 l    d  .rodata..Lanon.ea51ae73bd0970099189bb8dca896c90.1	00000000 .rodata..Lanon.ea51ae73bd0970099189bb8dca896c90.1
00000000 l    d  .rodata..Lanon.ea51ae73bd0970099189bb8dca896c90.3	00000000 .rodata..Lanon.ea51ae73bd0970099189bb8dca896c90.3
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hfcd3b0558eb56eacE
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h403d2fa2fc9a63d7E
00000000         *UND*	00000000 _ZN4core3fmt10ArgumentV13new17h8eac5c5e78f58866E
00000000         *UND*	00000000 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E
00000000         *UND*	00000000 .hidden _ZN4core3fmt9Arguments6new_v117h0288ea1756362242E
00000000 g     F .text._ZN4core6result13unwrap_failed17h030bb7a6b0baccddE	0000008e _ZN4core6result13unwrap_failed17h030bb7a6b0baccddE
00000000 g     F .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E	00000052 _ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E
00000000         *UND*	00000000 _ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E



Disassembly of section .text._ZN4core6result13unwrap_failed17h030bb7a6b0baccddE:

00000000 <_ZN4core6result13unwrap_failed17h030bb7a6b0baccddE>:
_ZN4core6result13unwrap_failed17h030bb7a6b0baccddE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:996
   0:	b09a      	sub	sp, #104	; 0x68
   2:	4613      	mov	r3, r2
   4:	468c      	mov	ip, r1
   6:	4686      	mov	lr, r0
   8:	9009      	str	r0, [sp, #36]	; 0x24
   a:	910a      	str	r1, [sp, #40]	; 0x28
   c:	920b      	str	r2, [sp, #44]	; 0x2c
   e:	a809      	add	r0, sp, #36	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:997
  10:	9016      	str	r0, [sp, #88]	; 0x58
  12:	a80b      	add	r0, sp, #44	; 0x2c
  14:	9017      	str	r0, [sp, #92]	; 0x5c
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:1
//!  Sensor app that reads sensor data from a temperature sensor and sends the sensor data to a CoAP server or Collector Node.
  16:	9816      	ldr	r0, [sp, #88]	; 0x58
  18:	9018      	str	r0, [sp, #96]	; 0x60
  1a:	9817      	ldr	r0, [sp, #92]	; 0x5c
  1c:	9019      	str	r0, [sp, #100]	; 0x64
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:997
  1e:	9818      	ldr	r0, [sp, #96]	; 0x60
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/macros.rs:18
  20:	f240 0100 	movw	r1, #0
  24:	f2c0 0100 	movt	r1, #0
  28:	9308      	str	r3, [sp, #32]
  2a:	f8cd c01c 	str.w	ip, [sp, #28]
  2e:	f8cd e018 	str.w	lr, [sp, #24]
  32:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h403d2fa2fc9a63d7E>
  36:	9005      	str	r0, [sp, #20]
  38:	9104      	str	r1, [sp, #16]
  3a:	e7ff      	b.n	3c <_ZN4core6result13unwrap_failed17h030bb7a6b0baccddE+0x3c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:997
  3c:	9819      	ldr	r0, [sp, #100]	; 0x64
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/macros.rs:18
  3e:	f240 0100 	movw	r1, #0
  42:	f2c0 0100 	movt	r1, #0
  46:	f7ff fffe 	bl	0 <_ZN4core3fmt10ArgumentV13new17h8eac5c5e78f58866E>
  4a:	9003      	str	r0, [sp, #12]
  4c:	9102      	str	r1, [sp, #8]
  4e:	e7ff      	b.n	50 <_ZN4core6result13unwrap_failed17h030bb7a6b0baccddE+0x50>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:997
  50:	9805      	ldr	r0, [sp, #20]
  52:	9012      	str	r0, [sp, #72]	; 0x48
  54:	9904      	ldr	r1, [sp, #16]
  56:	9113      	str	r1, [sp, #76]	; 0x4c
  58:	9a03      	ldr	r2, [sp, #12]
  5a:	9214      	str	r2, [sp, #80]	; 0x50
  5c:	9b02      	ldr	r3, [sp, #8]
  5e:	9315      	str	r3, [sp, #84]	; 0x54
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/macros.rs:18
  60:	46ec      	mov	ip, sp
  62:	f04f 0e02 	mov.w	lr, #2
  66:	f8cc e000 	str.w	lr, [ip]
  6a:	f240 0100 	movw	r1, #0
  6e:	f2c0 0100 	movt	r1, #0
  72:	a80c      	add	r0, sp, #48	; 0x30
  74:	ab12      	add	r3, sp, #72	; 0x48
  76:	4672      	mov	r2, lr
  78:	f7ff fffe 	bl	0 <_ZN4core3fmt9Arguments6new_v117h0288ea1756362242E>
  7c:	e7ff      	b.n	2 <_ZN4core6result13unwrap_failed17h030bb7a6b0baccddE+0x2>
  7e:	f240 0100 	movw	r1, #0
  82:	f2c0 0100 	movt	r1, #0
  86:	a80c      	add	r0, sp, #48	; 0x30
  88:	f7ff fffe 	bl	0 <_ZN4core9panicking9panic_fmt17h0d6d5c8b201e3246E>
  8c:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E:

00000000 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E>:
_ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:822
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	9006      	str	r0, [sp, #24]
   e:	9107      	str	r1, [sp, #28]
  10:	9208      	str	r2, [sp, #32]
  12:	9309      	str	r3, [sp, #36]	; 0x24
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:824
  14:	9806      	ldr	r0, [sp, #24]
  16:	2800      	cmp	r0, #0
  18:	f8cd c014 	str.w	ip, [sp, #20]
  1c:	f8cd e010 	str.w	lr, [sp, #16]
  20:	9403      	str	r4, [sp, #12]
  22:	9502      	str	r5, [sp, #8]
  24:	9001      	str	r0, [sp, #4]
  26:	d005      	beq.n	34 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E+0x34>
  28:	e7ff      	b.n	2a <_ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E+0x2a>
  2a:	9801      	ldr	r0, [sp, #4]
  2c:	2801      	cmp	r0, #1
  2e:	d005      	beq.n	3c <_ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E+0x3c>
  30:	e7ff      	b.n	32 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E+0x32>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:827
  32:	defe      	udf	#254	; 0xfe
  34:	9806      	ldr	r0, [sp, #24]
  36:	2800      	cmp	r0, #0
  38:	d008      	beq.n	4c <_ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E+0x4c>
  3a:	e009      	b.n	50 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E+0x50>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:825
  3c:	9807      	ldr	r0, [sp, #28]
  3e:	900b      	str	r0, [sp, #44]	; 0x2c
  40:	9808      	ldr	r0, [sp, #32]
  42:	9909      	ldr	r1, [sp, #36]	; 0x24
  44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  46:	f7ff fffe 	bl	0 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E>
  4a:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/result.rs:827
  4c:	b00c      	add	sp, #48	; 0x30
  4e:	bdb0      	pop	{r4, r5, r7, pc}
  50:	e7fc      	b.n	4c <_ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E+0x4c>

mylib-eed4e7b28bb0580b.25jruvcuc6pjte9.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 25jruvcuc6pjte9
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000044 l       .debug_str	00000000 
00000067 l       .debug_str	00000000 
0000006c l       .debug_str	00000000 
00000073 l       .debug_str	00000000 
00000076 l       .debug_str	00000000 
00000079 l       .debug_str	00000000 
0000007d l       .debug_str	00000000 
00000084 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008b l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000a0 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
000000b2 l       .debug_str	00000000 
000000bb l       .debug_str	00000000 
000000c1 l       .debug_str	00000000 
000000c7 l       .debug_str	00000000 
000000ca l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
00000171 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
00000180 l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
0000018b l       .debug_str	00000000 
00000191 l       .debug_str	00000000 
00000198 l       .debug_str	00000000 
0000019d l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a6 l       .debug_str	00000000 
000001b4 l       .debug_str	00000000 
000001be l       .debug_str	00000000 
000001c2 l       .debug_str	00000000 
000001cd l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
000001ff l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000242 l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
00000273 l       .debug_str	00000000 
0000028c l       .debug_str	00000000 
00000296 l       .debug_str	00000000 
000002b0 l       .debug_str	00000000 
0000030e l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
0000031c l       .debug_str	00000000 
00000366 l       .debug_str	00000000 
0000036f l       .debug_str	00000000 
00000379 l       .debug_str	00000000 
0000037e l       .debug_str	00000000 
000003af l       .debug_str	00000000 
000003b9 l       .debug_str	00000000 
000003bd l       .debug_str	00000000 
000003ee l       .debug_str	00000000 
000003f7 l       .debug_str	00000000 
000003fc l       .debug_str	00000000 
00000402 l       .debug_str	00000000 
00000404 l       .debug_str	00000000 
00000406 l       .debug_str	00000000 
00000459 l       .debug_str	00000000 
0000045e l       .debug_str	00000000 
00000000 l    d  .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hfcd3b0558eb56eacE	00000000 .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hfcd3b0558eb56eacE
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h403d2fa2fc9a63d7E	00000000 .text._ZN4core3fmt10ArgumentV13new17h403d2fa2fc9a63d7E
00000000 l    d  .text._ZN4core3fmt10ArgumentV13new17h8eac5c5e78f58866E	00000000 .text._ZN4core3fmt10ArgumentV13new17h8eac5c5e78f58866E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN42_$LT$str$u20$as$u20$core..fmt..Display$GT$3fmt17h6cd70c1fc6d3156fE
00000000 g     F .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hfcd3b0558eb56eacE	00000034 _ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hfcd3b0558eb56eacE
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h403d2fa2fc9a63d7E	00000032 _ZN4core3fmt10ArgumentV13new17h403d2fa2fc9a63d7E
00000000 g     F .text._ZN4core3fmt10ArgumentV13new17h8eac5c5e78f58866E	00000032 _ZN4core3fmt10ArgumentV13new17h8eac5c5e78f58866E



Disassembly of section .text._ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hfcd3b0558eb56eacE:

00000000 <_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hfcd3b0558eb56eacE>:
_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hfcd3b0558eb56eacE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:1914
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9004      	str	r0, [sp, #16]
   a:	9105      	str	r1, [sp, #20]
   c:	9804      	ldr	r0, [sp, #16]
   e:	6801      	ldr	r1, [r0, #0]
  10:	6840      	ldr	r0, [r0, #4]
  12:	f8dd c014 	ldr.w	ip, [sp, #20]
  16:	9003      	str	r0, [sp, #12]
  18:	4608      	mov	r0, r1
  1a:	9903      	ldr	r1, [sp, #12]
  1c:	9202      	str	r2, [sp, #8]
  1e:	4662      	mov	r2, ip
  20:	9301      	str	r3, [sp, #4]
  22:	f7ff fffe 	bl	0 <_ZN42_$LT$str$u20$as$u20$core..fmt..Display$GT$3fmt17h6cd70c1fc6d3156fE>
  26:	9000      	str	r0, [sp, #0]
  28:	e7ff      	b.n	2a <_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hfcd3b0558eb56eacE+0x2a>
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f000 0001 	and.w	r0, r0, #1
  30:	b006      	add	sp, #24
  32:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h403d2fa2fc9a63d7E:

00000000 <_ZN4core3fmt10ArgumentV13new17h403d2fa2fc9a63d7E>:
_ZN4core3fmt10ArgumentV13new17h403d2fa2fc9a63d7E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h403d2fa2fc9a63d7E+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h403d2fa2fc9a63d7E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

Disassembly of section .text._ZN4core3fmt10ArgumentV13new17h8eac5c5e78f58866E:

00000000 <_ZN4core3fmt10ArgumentV13new17h8eac5c5e78f58866E>:
_ZN4core3fmt10ArgumentV13new17h8eac5c5e78f58866E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:278
   0:	b08a      	sub	sp, #40	; 0x28
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9004      	str	r0, [sp, #16]
   8:	9105      	str	r1, [sp, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:282
   a:	9805      	ldr	r0, [sp, #20]
   c:	9008      	str	r0, [sp, #32]
   e:	9808      	ldr	r0, [sp, #32]
  10:	9203      	str	r2, [sp, #12]
  12:	9302      	str	r3, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <_ZN4core3fmt10ArgumentV13new17h8eac5c5e78f58866E+0x18>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:283
  18:	9804      	ldr	r0, [sp, #16]
  1a:	9009      	str	r0, [sp, #36]	; 0x24
  1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  1e:	9000      	str	r0, [sp, #0]
  20:	e7ff      	b.n	22 <_ZN4core3fmt10ArgumentV13new17h8eac5c5e78f58866E+0x22>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:281
  22:	9800      	ldr	r0, [sp, #0]
  24:	9006      	str	r0, [sp, #24]
  26:	9901      	ldr	r1, [sp, #4]
  28:	9107      	str	r1, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:286
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	9907      	ldr	r1, [sp, #28]
  2e:	b00a      	add	sp, #40	; 0x28
  30:	4770      	bx	lr

mylib-eed4e7b28bb0580b.39necw0v8nw7c926.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 39necw0v8nw7c926
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000044 l       .debug_str	00000000 
00000067 l       .debug_str	00000000 
0000006d l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
00000086 l       .debug_str	00000000 
00000095 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000a1 l       .debug_str	00000000 
000000a5 l       .debug_str	00000000 
000000a9 l       .debug_str	00000000 
000000b3 l       .debug_str	00000000 
000000bd l       .debug_str	00000000 
000000c3 l       .debug_str	00000000 
000000df l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
0000022a l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
0000023b l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.6e136d36624a7dd78c24a8f17ea2458f.2	00000018 .Lanon.6e136d36624a7dd78c24a8f17ea2458f.2
00000000 l     O .data._ZN5mylib6sensor17LISTENER_INTERNAL17h6d2b02c129e25059E	00000018 _ZN5mylib6sensor17LISTENER_INTERNAL17h6d2b02c129e25059E
00000000 l     F .text._ZN5mylib6sensor21null_sensor_data_func17hacc68131f62506e3E	0000002a _ZN5mylib6sensor21null_sensor_data_func17hacc68131f62506e3E
00000000 l    d  .text._ZN5mylib6sensor17register_listener17h484fcc782443ca2bE	00000000 .text._ZN5mylib6sensor17register_listener17h484fcc782443ca2bE
00000000 l    d  .text._ZN5mylib6sensor21null_sensor_data_func17hacc68131f62506e3E	00000000 .text._ZN5mylib6sensor21null_sensor_data_func17hacc68131f62506e3E
00000000 l    d  .rodata..Lanon.6e136d36624a7dd78c24a8f17ea2458f.0	00000000 .rodata..Lanon.6e136d36624a7dd78c24a8f17ea2458f.0
00000000 l    d  .rodata..Lanon.6e136d36624a7dd78c24a8f17ea2458f.1	00000000 .rodata..Lanon.6e136d36624a7dd78c24a8f17ea2458f.1
00000000 l    d  .data._ZN5mylib6sensor17LISTENER_INTERNAL17h6d2b02c129e25059E	00000000 .data._ZN5mylib6sensor17LISTENER_INTERNAL17h6d2b02c129e25059E
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000 g     F .text._ZN5mylib6sensor17register_listener17h484fcc782443ca2bE	0000005e .hidden _ZN5mylib6sensor17register_listener17h484fcc782443ca2bE
00000000         *UND*	00000000 sensor_register_listener



Disassembly of section .text._ZN5mylib6sensor17register_listener17h484fcc782443ca2bE:

00000000 <_ZN5mylib6sensor17register_listener17h484fcc782443ca2bE>:
_ZN5mylib6sensor17register_listener17h484fcc782443ca2bE():
/mnt/c/stm32bluepill-mynewt-sensor/src/sensor.rs:14
///  for the sensor listener structure.
///
///  `sensor`: The sensor to register a listener on.
///  `listener`: The listener to register onto the sensor.
///  Return 0 on success, non-zero error code on failure.
pub fn register_listener(sensor: SensorPtr, listener: SensorListener) -> i32 {    
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	4602      	mov	r2, r0
   6:	9003      	str	r0, [sp, #12]
/mnt/c/stm32bluepill-mynewt-sensor/src/sensor.rs:15
    unsafe { assert!(LISTENER_INTERNAL.sl_sensor_type == 0) };  //  Make sure it's not used.
   8:	f240 0000 	movw	r0, #0
   c:	f2c0 0000 	movt	r0, #0
  10:	6803      	ldr	r3, [r0, #0]
  12:	6840      	ldr	r0, [r0, #4]
  14:	4318      	orrs	r0, r3
  16:	2800      	cmp	r0, #0
  18:	9102      	str	r1, [sp, #8]
  1a:	9201      	str	r2, [sp, #4]
  1c:	d007      	beq.n	2e <_ZN5mylib6sensor17register_listener17h484fcc782443ca2bE+0x2e>
  1e:	e7ff      	b.n	20 <_ZN5mylib6sensor17register_listener17h484fcc782443ca2bE+0x20>
  20:	f240 0000 	movw	r0, #0
  24:	f2c0 0000 	movt	r0, #0
  28:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  2c:	defe      	udf	#254	; 0xfe
  2e:	a804      	add	r0, sp, #16
/mnt/c/stm32bluepill-mynewt-sensor/src/sensor.rs:17
    //  Copy the caller's listener to the internal listener.
    unsafe { LISTENER_INTERNAL = listener };
  30:	9902      	ldr	r1, [sp, #8]
  32:	4602      	mov	r2, r0
  34:	e891 5078 	ldmia.w	r1, {r3, r4, r5, r6, ip, lr}
  38:	e882 5078 	stmia.w	r2, {r3, r4, r5, r6, ip, lr}
  3c:	f240 0100 	movw	r1, #0
  40:	f2c0 0100 	movt	r1, #0
  44:	460a      	mov	r2, r1
  46:	e890 5078 	ldmia.w	r0, {r3, r4, r5, r6, ip, lr}
  4a:	e882 5078 	stmia.w	r2, {r3, r4, r5, r6, ip, lr}
/mnt/c/stm32bluepill-mynewt-sensor/src/sensor.rs:19
    //  Pass the internal listener to the unsafe Mynewt API.
    unsafe { sensor_register_listener(sensor, &mut LISTENER_INTERNAL) }
  4e:	9803      	ldr	r0, [sp, #12]
  50:	f7ff fffe 	bl	0 <sensor_register_listener>
  54:	9000      	str	r0, [sp, #0]
  56:	e7ff      	b.n	58 <_ZN5mylib6sensor17register_listener17h484fcc782443ca2bE+0x58>
/mnt/c/stm32bluepill-mynewt-sensor/src/sensor.rs:20
}
  58:	9800      	ldr	r0, [sp, #0]
  5a:	b00a      	add	sp, #40	; 0x28
  5c:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text._ZN5mylib6sensor21null_sensor_data_func17hacc68131f62506e3E:

00000000 <_ZN5mylib6sensor21null_sensor_data_func17hacc68131f62506e3E>:
_ZN5mylib6sensor21null_sensor_data_func17hacc68131f62506e3E():
/mnt/c/stm32bluepill-mynewt-sensor/src/sensor.rs:33
    sl_arg        : 0,
    sl_next       : 0,
};

///  Define a dummy sensor data function in case there is none.
extern fn null_sensor_data_func(_sensor: SensorPtr, _arg: SensorArg, _sensor_data: SensorDataPtr, _sensor_type: SensorType) -> i32 { 0 }
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b088      	sub	sp, #32
   4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   6:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	4605      	mov	r5, r0
  10:	9003      	str	r0, [sp, #12]
  12:	9104      	str	r1, [sp, #16]
  14:	9205      	str	r2, [sp, #20]
  16:	9307      	str	r3, [sp, #28]
  18:	f8cd c018 	str.w	ip, [sp, #24]
  1c:	2000      	movs	r0, #0
  1e:	f8cd e008 	str.w	lr, [sp, #8]
  22:	9401      	str	r4, [sp, #4]
  24:	9500      	str	r5, [sp, #0]
  26:	b008      	add	sp, #32
  28:	bdb0      	pop	{r4, r5, r7, pc}

mylib-eed4e7b28bb0580b.3c5jnfw1ql847p01.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3c5jnfw1ql847p01
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000044 l       .debug_str	00000000 
00000067 l       .debug_str	00000000 
0000006d l       .debug_str	00000000 
00000074 l       .debug_str	00000000 
00000078 l       .debug_str	00000000 
00000082 l       .debug_str	00000000 
0000008c l       .debug_str	00000000 
00000092 l       .debug_str	00000000 
000000a0 l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000fa l       .debug_str	00000000 
000000fe l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
0000014e l       .debug_str	00000000 
0000018c l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001a1 l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001b2 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001c3 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001e1 l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
00000209 l       .debug_str	00000000 
00000218 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
00000284 l       .debug_str	00000000 
0000028c l       .debug_str	00000000 
0000029b l       .debug_str	00000000 
000002a0 l       .debug_str	00000000 
000002ac l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
000002bf l       .debug_str	00000000 
000002c5 l       .debug_str	00000000 
000002d1 l       .debug_str	00000000 
000002db l       .debug_str	00000000 
000002e1 l       .debug_str	00000000 
000002f5 l       .debug_str	00000000 
000002fa l       .debug_str	00000000 
0000030b l       .debug_str	00000000 
0000031d l       .debug_str	00000000 
0000032a l       .debug_str	00000000 
00000336 l       .debug_str	00000000 
00000344 l       .debug_str	00000000 
0000035b l       .debug_str	00000000 
0000036d l       .debug_str	00000000 
0000038d l       .debug_str	00000000 
00000396 l       .debug_str	00000000 
0000039f l       .debug_str	00000000 
000003b1 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.0	0000000a .Lanon.444ce8af9d7b2427991aa93897aa5d96.0
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.1	0000000d .Lanon.444ce8af9d7b2427991aa93897aa5d96.1
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.10	00000018 .Lanon.444ce8af9d7b2427991aa93897aa5d96.10
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.12	00000018 .Lanon.444ce8af9d7b2427991aa93897aa5d96.12
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.13	00000016 .Lanon.444ce8af9d7b2427991aa93897aa5d96.13
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.14	00000018 .Lanon.444ce8af9d7b2427991aa93897aa5d96.14
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.15	00000001 .Lanon.444ce8af9d7b2427991aa93897aa5d96.15
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.16	00000018 .Lanon.444ce8af9d7b2427991aa93897aa5d96.16
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.17	00000018 .Lanon.444ce8af9d7b2427991aa93897aa5d96.17
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.18	00000019 .Lanon.444ce8af9d7b2427991aa93897aa5d96.18
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.19	00000002 .Lanon.444ce8af9d7b2427991aa93897aa5d96.19
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.4	00000018 .Lanon.444ce8af9d7b2427991aa93897aa5d96.4
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.6	00000018 .Lanon.444ce8af9d7b2427991aa93897aa5d96.6
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.7	00000018 .Lanon.444ce8af9d7b2427991aa93897aa5d96.7
00000000 l     O .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.8	00000011 .Lanon.444ce8af9d7b2427991aa93897aa5d96.8
00000000 l     F .text._ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE	0000014c _ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE
00000000 l     F .text._ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE	00000120 _ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE
00000000 l    d  .text._ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE	00000000 .text._ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE
00000000 l    d  .text._ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE	00000000 .text._ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE
00000000 l    d  .text._ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE	00000000 .text._ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE
00000000 l    d  .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.2	00000000 .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.2
00000000 l    d  .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.3	00000000 .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.3
00000000 l    d  .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.5	00000000 .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.5
00000000 l    d  .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.9	00000000 .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.9
00000000 l    d  .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.11	00000000 .rodata..Lanon.444ce8af9d7b2427991aa93897aa5d96.11
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000 g     F .text._ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE	000000ca .hidden _ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h2db99686f84afdc9E
00000000         *UND*	00000000 .hidden _ZN5mylib6sensor17register_listener17h484fcc782443ca2bE
00000000         *UND*	00000000 .hidden _ZN5mylib9send_coap16send_sensor_data17he94f6f9b68f2455dE
00000000         *UND*	00000000 _ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E
00000000         *UND*	00000000 device_get_name
00000000         *UND*	00000000 get_temp_data
00000000         *UND*	00000000 get_temp_raw_data
00000000         *UND*	00000000 is_null_sensor
00000000         *UND*	00000000 is_null_sensor_data
00000000         *UND*	00000000 null_sensor
00000000         *UND*	00000000 sensor_get_device
00000000         *UND*	00000000 sensor_mgr_find_next_bydevname
00000000         *UND*	00000000 sensor_set_poll_rate_ms



Disassembly of section .text._ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE:

00000000 <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE>:
_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE():
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:30
///  Listener Function to send the sensor data to the Collector Node (if this is a Sensor Node)
///  or CoAP Server (is this is a Standalone Node).
///  For Collector Node: Start the Listeners for Remote Sensor 
///  Otherwise this is a Standalone Node with ESP8266, or a Sensor Node with nRF24L01.
///  Return 0 if successful.
pub fn start_sensor_listener() -> i32 {
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	b093      	sub	sp, #76	; 0x4c
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:31
    console_print(b"TMP poll \n");  //  SENSOR_DEVICE "\n";
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	210a      	movs	r1, #10
   e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h2db99686f84afdc9E>
  12:	e7ff      	b.n	2 <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:34

    //  Set the sensor polling time to 10 seconds.  SENSOR_DEVICE is either "bme280_0" or "temp_stm32_0"
    let rc = unsafe { sensor_set_poll_rate_ms(SENSOR_DEVICE, SENSOR_POLL_TIME) };
  14:	f240 0000 	movw	r0, #0
  18:	f2c0 0000 	movt	r0, #0
  1c:	f242 7110 	movw	r1, #10000	; 0x2710
  20:	f7ff fffe 	bl	0 <sensor_set_poll_rate_ms>
  24:	9002      	str	r0, [sp, #8]
  26:	e7ff      	b.n	28 <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0x28>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:35
    assert!(rc == 0);
  28:	9802      	ldr	r0, [sp, #8]
  2a:	2800      	cmp	r0, #0
  2c:	d007      	beq.n	3e <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0x3e>
  2e:	e7ff      	b.n	30 <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0x30>
  30:	f240 0000 	movw	r0, #0
  34:	f2c0 0000 	movt	r0, #0
  38:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  3c:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:38

    //  Fetch the sensor by name, without locking the driver for exclusive access.
    let listen_sensor = unsafe { sensor_mgr_find_next_bydevname(SENSOR_DEVICE, null_sensor()) };
  3e:	f7ff fffe 	bl	0 <null_sensor>
  42:	9001      	str	r0, [sp, #4]
  44:	e7ff      	b.n	46 <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0x46>
  46:	f240 0000 	movw	r0, #0
  4a:	f2c0 0000 	movt	r0, #0
  4e:	9901      	ldr	r1, [sp, #4]
  50:	f7ff fffe 	bl	0 <sensor_mgr_find_next_bydevname>
  54:	9003      	str	r0, [sp, #12]
  56:	e7ff      	b.n	58 <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0x58>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:39
    assert!(!unsafe{ is_null_sensor(listen_sensor) });
  58:	9803      	ldr	r0, [sp, #12]
  5a:	f7ff fffe 	bl	0 <is_null_sensor>
  5e:	9000      	str	r0, [sp, #0]
  60:	e7ff      	b.n	62 <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0x62>
  62:	9800      	ldr	r0, [sp, #0]
  64:	07c1      	lsls	r1, r0, #31
  66:	2900      	cmp	r1, #0
  68:	d007      	beq.n	7a <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0x7a>
  6a:	e7ff      	b.n	6c <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0x6c>
  6c:	f240 0000 	movw	r0, #0
  70:	f2c0 0000 	movt	r0, #0
  74:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  78:	defe      	udf	#254	; 0xfe
  7a:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:42

    //  Define the listener function to be called after polling the temperature sensor.
    let listener = SensorListener {
  7c:	9005      	str	r0, [sp, #20]
  7e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  82:	9104      	str	r1, [sp, #16]
  84:	f240 0100 	movw	r1, #0
  88:	f2c0 0100 	movt	r1, #0
  8c:	9106      	str	r1, [sp, #24]
  8e:	2101      	movs	r1, #1
  90:	9107      	str	r1, [sp, #28]
  92:	9008      	str	r0, [sp, #32]
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:50
        sl_arg        : LISTENER_CB,           //  Indicate to the listener function that this is a listener callback
        sl_next       : 0,                     //  Must be 0
    };

    //  Register the Listener Function to be called every 10 seconds, with the polled sensor data.
    let rc = register_listener(listen_sensor, listener);
  94:	9803      	ldr	r0, [sp, #12]
  96:	a904      	add	r1, sp, #16
  98:	aa0c      	add	r2, sp, #48	; 0x30
  9a:	4613      	mov	r3, r2
  9c:	e891 50f0 	ldmia.w	r1, {r4, r5, r6, r7, ip, lr}
  a0:	e883 50f0 	stmia.w	r3, {r4, r5, r6, r7, ip, lr}
  a4:	4611      	mov	r1, r2
  a6:	f7ff fffe 	bl	0 <_ZN5mylib6sensor17register_listener17h484fcc782443ca2bE>
  aa:	900b      	str	r0, [sp, #44]	; 0x2c
  ac:	e7ff      	b.n	ae <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0xae>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:51
    assert!(rc == 0);
  ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
  b0:	2800      	cmp	r0, #0
  b2:	d007      	beq.n	c4 <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0xc4>
  b4:	e7ff      	b.n	b6 <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0xb6>
  b6:	f240 0000 	movw	r0, #0
  ba:	f2c0 0000 	movt	r0, #0
  be:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  c2:	defe      	udf	#254	; 0xfe
  c4:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:55

    //  Return 0 to indicate success.  This line should not end with a semicolon (;).
    0
}
  c6:	b013      	add	sp, #76	; 0x4c
  c8:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text._ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE:

00000000 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE>:
_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE():
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:70
///  This listener function is called by Mynewt every 10 seconds (for local sensors) or when sensor data is received
///  (for Remote Sensors).  Mynewt has fetched the raw or computed temperature value, passed through `sensor_data`.
///  If this is a Sensor Node, we send the sensor data to the Collector Node.
///  If this is a Collector Node or Standalone Node, we send the sensor data to the CoAP server.  
///  Return 0 if we have processed the sensor data successfully.
extern fn read_temperature(sensor: SensorPtr, _arg: SensorArg, sensor_data: SensorDataPtr, sensor_type: SensorType) -> i32 {
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   6:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
   a:	4696      	mov	lr, r2
   c:	460c      	mov	r4, r1
   e:	4605      	mov	r5, r0
  10:	9007      	str	r0, [sp, #28]
  12:	9108      	str	r1, [sp, #32]
  14:	9209      	str	r2, [sp, #36]	; 0x24
  16:	930b      	str	r3, [sp, #44]	; 0x2c
  18:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:72
    unsafe {
        console_print(b"read_temperature\n");
  1c:	f240 0000 	movw	r0, #0
  20:	f2c0 0000 	movt	r0, #0
  24:	2111      	movs	r1, #17
  26:	f8cd e018 	str.w	lr, [sp, #24]
  2a:	9405      	str	r4, [sp, #20]
  2c:	9504      	str	r5, [sp, #16]
  2e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h2db99686f84afdc9E>
  32:	e7ff      	b.n	34 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x34>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:75
        //  Check that the temperature data is valid.
        //  TODO
        if is_null_sensor_data(sensor_data) { return SYS_EINVAL; }  //  Exit if data is missing
  34:	9809      	ldr	r0, [sp, #36]	; 0x24
  36:	f7ff fffe 	bl	0 <is_null_sensor_data>
  3a:	9003      	str	r0, [sp, #12]
  3c:	e7ff      	b.n	3e <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x3e>
  3e:	9803      	ldr	r0, [sp, #12]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d004      	beq.n	50 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x50>
  46:	e7ff      	b.n	48 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x48>
  48:	f06f 0001 	mvn.w	r0, #1
  4c:	900c      	str	r0, [sp, #48]	; 0x30
  4e:	e004      	b.n	5a <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x5a>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:76
        assert!(!is_null_sensor(sensor));
  50:	9807      	ldr	r0, [sp, #28]
  52:	f7ff fffe 	bl	0 <is_null_sensor>
  56:	9002      	str	r0, [sp, #8]
  58:	e002      	b.n	60 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x60>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:107
        }
        assert!(rc == 0);
        //#endif  //  MYNEWT_VAL(SENSOR_COAP)
    }
    0
}
  5a:	980c      	ldr	r0, [sp, #48]	; 0x30
  5c:	b016      	add	sp, #88	; 0x58
  5e:	bdb0      	pop	{r4, r5, r7, pc}
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:76
        assert!(!is_null_sensor(sensor));
  60:	9802      	ldr	r0, [sp, #8]
  62:	07c1      	lsls	r1, r0, #31
  64:	2900      	cmp	r1, #0
  66:	d007      	beq.n	78 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x78>
  68:	e7ff      	b.n	6a <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x6a>
  6a:	f240 0000 	movw	r0, #0
  6e:	f2c0 0000 	movt	r0, #0
  72:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  76:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:80
        let device = sensor_get_device(sensor);
  78:	9807      	ldr	r0, [sp, #28]
  7a:	f7ff fffe 	bl	0 <sensor_get_device>
  7e:	900d      	str	r0, [sp, #52]	; 0x34
  80:	e7ff      	b.n	82 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x82>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:81
        let c_buf: *const c_char = device_get_name(device);
  82:	980d      	ldr	r0, [sp, #52]	; 0x34
  84:	f7ff fffe 	bl	0 <device_get_name>
  88:	900e      	str	r0, [sp, #56]	; 0x38
  8a:	e7ff      	b.n	8c <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x8c>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:82
        let device_name: &CStr = CStr::from_ptr(c_buf);
  8c:	980e      	ldr	r0, [sp, #56]	; 0x38
  8e:	f7ff fffe 	bl	0 <_ZN9cstr_core4CStr8from_ptr17h8527c89e75313763E>
  92:	9001      	str	r0, [sp, #4]
  94:	9100      	str	r1, [sp, #0]
  96:	e7ff      	b.n	98 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x98>
  98:	9801      	ldr	r0, [sp, #4]
  9a:	900f      	str	r0, [sp, #60]	; 0x3c
  9c:	9900      	ldr	r1, [sp, #0]
  9e:	9110      	str	r1, [sp, #64]	; 0x40
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:86
        let temp_sensor_value = get_temperature(sensor_data, sensor_type);
  a0:	9909      	ldr	r1, [sp, #36]	; 0x24
  a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  a6:	a811      	add	r0, sp, #68	; 0x44
  a8:	f7ff fffe 	bl	0 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE>
  ac:	e7ff      	b.n	ae <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0xae>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:87
        assert!(temp_sensor_value.val_type != 0);
  ae:	9812      	ldr	r0, [sp, #72]	; 0x48
  b0:	2800      	cmp	r0, #0
  b2:	d107      	bne.n	c4 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0xc4>
  b4:	e7ff      	b.n	b6 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0xb6>
  b6:	f240 0000 	movw	r0, #0
  ba:	f2c0 0000 	movt	r0, #0
  be:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  c2:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:88
        if temp_sensor_value.val_type == 0 { return -1; }  //  Invalid type.
  c4:	9812      	ldr	r0, [sp, #72]	; 0x48
  c6:	2800      	cmp	r0, #0
  c8:	d104      	bne.n	d4 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0xd4>
  ca:	e7ff      	b.n	cc <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0xcc>
  cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  d0:	900c      	str	r0, [sp, #48]	; 0x30
  d2:	e006      	b.n	e2 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0xe2>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:95
        let rc = send_sensor_data(&temp_sensor_value, device_name);
  d4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  d6:	9a10      	ldr	r2, [sp, #64]	; 0x40
  d8:	a811      	add	r0, sp, #68	; 0x44
  da:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap16send_sensor_data17he94f6f9b68f2455dE>
  de:	9015      	str	r0, [sp, #84]	; 0x54
  e0:	e000      	b.n	e4 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0xe4>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:88
        if temp_sensor_value.val_type == 0 { return -1; }  //  Invalid type.
  e2:	e7ba      	b.n	5a <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x5a>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:99
        if rc == SYS_EAGAIN {
  e4:	9815      	ldr	r0, [sp, #84]	; 0x54
  e6:	3006      	adds	r0, #6
  e8:	2800      	cmp	r0, #0
  ea:	d108      	bne.n	fe <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0xfe>
  ec:	e7ff      	b.n	ee <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0xee>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:100
            console_print(b"TMP network not ready\n");
  ee:	f240 0000 	movw	r0, #0
  f2:	f2c0 0000 	movt	r0, #0
  f6:	2116      	movs	r1, #22
  f8:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h2db99686f84afdc9E>
  fc:	e003      	b.n	106 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x106>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:103
        assert!(rc == 0);
  fe:	9815      	ldr	r0, [sp, #84]	; 0x54
 100:	2800      	cmp	r0, #0
 102:	d103      	bne.n	10c <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x10c>
 104:	e009      	b.n	11a <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x11a>
 106:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:101
            return 0; 
 108:	900c      	str	r0, [sp, #48]	; 0x30
 10a:	e7ea      	b.n	e2 <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0xe2>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:103
        assert!(rc == 0);
 10c:	f240 0000 	movw	r0, #0
 110:	f2c0 0000 	movt	r0, #0
 114:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
 118:	defe      	udf	#254	; 0xfe
 11a:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:106
    0
 11c:	900c      	str	r0, [sp, #48]	; 0x30
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:107
}
 11e:	e79c      	b.n	5a <_ZN5mylib13listen_sensor16read_temperature17h755609f0e8efc75bE+0x5a>

Disassembly of section .text._ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE:

00000000 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE>:
_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE():
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:112

///  Get the temperature value, raw or computed.  `sensor_data` contains the raw or computed temperature. 
///  `sensor_type` indicates whether `sensor_data` contains raw or computed temperature.  We return 
///  the raw or computed temperature, as well as the key and value type.
fn get_temperature(sensor_data: *const CVoid, sensor_type: SensorType) -> SensorValue {
   0:	b510      	push	{r4, lr}
   2:	b096      	sub	sp, #88	; 0x58
   4:	469c      	mov	ip, r3
   6:	4696      	mov	lr, r2
   8:	460c      	mov	r4, r1
   a:	9105      	str	r1, [sp, #20]
   c:	9307      	str	r3, [sp, #28]
   e:	9206      	str	r2, [sp, #24]
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:114
    let mut return_value = SensorValue {
        key: b"\0".as_ptr(),
  10:	f240 0100 	movw	r1, #0
  14:	f2c0 0100 	movt	r1, #0
  18:	2201      	movs	r2, #1
  1a:	9004      	str	r0, [sp, #16]
  1c:	4608      	mov	r0, r1
  1e:	4611      	mov	r1, r2
  20:	f8cd c00c 	str.w	ip, [sp, #12]
  24:	f8cd e008 	str.w	lr, [sp, #8]
  28:	9401      	str	r4, [sp, #4]
  2a:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  2e:	9000      	str	r0, [sp, #0]
  30:	e7ff      	b.n	32 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0x32>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:113
    let mut return_value = SensorValue {
  32:	9800      	ldr	r0, [sp, #0]
  34:	9009      	str	r0, [sp, #36]	; 0x24
  36:	2100      	movs	r1, #0
  38:	910a      	str	r1, [sp, #40]	; 0x28
  3a:	f8ad 102c 	strh.w	r1, [sp, #44]	; 0x2c
  3e:	910c      	str	r1, [sp, #48]	; 0x30
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:122
        float_val: 0.0,
    };
    unsafe {
        //assert!(sensor_data);
        match sensor_type {                                //  Is this raw or computed temperature?
            SENSOR_TYPE_AMBIENT_TEMPERATURE_RAW => {  //  If this is raw temperature...
  40:	9906      	ldr	r1, [sp, #24]
  42:	9a07      	ldr	r2, [sp, #28]
  44:	f081 6180 	eor.w	r1, r1, #67108864	; 0x4000000
  48:	4311      	orrs	r1, r2
  4a:	2900      	cmp	r1, #0
  4c:	d138      	bne.n	c0 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0xc0>
  4e:	e7ff      	b.n	50 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0x50>
  50:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:124
                //  Interpret the sensor data as a sensor_temp_raw_data struct that contains raw temp.
                let mut rawtempdata = SensorTempRawData {
  52:	900d      	str	r0, [sp, #52]	; 0x34
  54:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:128
                    strd_temp_raw: 0,
                    strd_temp_raw_is_valid: 0,
                };
                let rc = get_temp_raw_data(sensor_data, &mut rawtempdata);
  58:	9805      	ldr	r0, [sp, #20]
  5a:	a90d      	add	r1, sp, #52	; 0x34
  5c:	f7ff fffe 	bl	0 <get_temp_raw_data>
  60:	900f      	str	r0, [sp, #60]	; 0x3c
  62:	e7ff      	b.n	64 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0x64>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:129
                assert!(rc == 0);
  64:	980f      	ldr	r0, [sp, #60]	; 0x3c
  66:	2800      	cmp	r0, #0
  68:	d007      	beq.n	7a <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0x7a>
  6a:	e7ff      	b.n	6c <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0x6c>
  6c:	f240 0000 	movw	r0, #0
  70:	f2c0 0000 	movt	r0, #0
  74:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  78:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:132

                //  Check that the raw temperature data is valid.
                if rawtempdata.strd_temp_raw_is_valid == 0 { return return_value; }  //  Exit if data is not valid
  7a:	f89d 0038 	ldrb.w	r0, [sp, #56]	; 0x38
  7e:	2800      	cmp	r0, #0
  80:	d10f      	bne.n	a2 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0xa2>
  82:	e7ff      	b.n	84 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0x84>
  84:	9809      	ldr	r0, [sp, #36]	; 0x24
  86:	990a      	ldr	r1, [sp, #40]	; 0x28
  88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  8c:	f8dd c010 	ldr.w	ip, [sp, #16]
  90:	f8cc 300c 	str.w	r3, [ip, #12]
  94:	f8cc 2008 	str.w	r2, [ip, #8]
  98:	f8cc 1004 	str.w	r1, [ip, #4]
  9c:	f8cc 0000 	str.w	r0, [ip]
  a0:	e00c      	b.n	bc <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0xbc>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:135

                //  Raw temperature data is valid.  Copy and display it.
                return_value.int_val = rawtempdata.strd_temp_raw as u16;  //  Raw Temperature in integer (0 to 4095)
  a2:	980d      	ldr	r0, [sp, #52]	; 0x34
  a4:	f8ad 002c 	strh.w	r0, [sp, #44]	; 0x2c
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:136
                console_print(b"TMP listener got rawtmp \n");  // return_value->int_val);
  a8:	f240 0000 	movw	r0, #0
  ac:	f2c0 0000 	movt	r0, #0
  b0:	2119      	movs	r1, #25
  b2:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h2db99686f84afdc9E>
  b6:	e002      	b.n	be <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0xbe>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:168
        //  Return the key and value type for raw or computed temperature, as defined in temp_stm32.h.
        return_value.key = TEMP_SENSOR_KEY;
        return_value.val_type = TEMP_SENSOR_VALUE_TYPE;
    };
    return_value
}
  b8:	b016      	add	sp, #88	; 0x58
  ba:	bd10      	pop	{r4, pc}
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:132
                if rawtempdata.strd_temp_raw_is_valid == 0 { return return_value; }  //  Exit if data is not valid
  bc:	e7fc      	b.n	b8 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0xb8>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:121
        match sensor_type {                                //  Is this raw or computed temperature?
  be:	e02f      	b.n	120 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0x120>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:138
            SENSOR_TYPE_AMBIENT_TEMPERATURE => {      //  If this is computed temperature...
  c0:	9806      	ldr	r0, [sp, #24]
  c2:	9907      	ldr	r1, [sp, #28]
  c4:	9111      	str	r1, [sp, #68]	; 0x44
  c6:	9010      	str	r0, [sp, #64]	; 0x40
  c8:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:140
                let mut tempdata = SensorTempData {
  ca:	9013      	str	r0, [sp, #76]	; 0x4c
  cc:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:144
                let rc = get_temp_data(sensor_data, &mut tempdata);
  d0:	9805      	ldr	r0, [sp, #20]
  d2:	a913      	add	r1, sp, #76	; 0x4c
  d4:	f7ff fffe 	bl	0 <get_temp_data>
  d8:	9015      	str	r0, [sp, #84]	; 0x54
  da:	e7ff      	b.n	dc <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0xdc>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:145
                assert!(rc == 0);
  dc:	9815      	ldr	r0, [sp, #84]	; 0x54
  de:	2800      	cmp	r0, #0
  e0:	d007      	beq.n	f2 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0xf2>
  e2:	e7ff      	b.n	e4 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0xe4>
  e4:	f240 0000 	movw	r0, #0
  e8:	f2c0 0000 	movt	r0, #0
  ec:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  f0:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:148
                if tempdata.std_temp_is_valid == 0 { return return_value; }  //  Exit if data is not valid
  f2:	f89d 0050 	ldrb.w	r0, [sp, #80]	; 0x50
  f6:	2800      	cmp	r0, #0
  f8:	d10f      	bne.n	11a <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0x11a>
  fa:	e7ff      	b.n	fc <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0xfc>
  fc:	9809      	ldr	r0, [sp, #36]	; 0x24
  fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 100:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 102:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 104:	f8dd c010 	ldr.w	ip, [sp, #16]
 108:	f8cc 300c 	str.w	r3, [ip, #12]
 10c:	f8cc 2008 	str.w	r2, [ip, #8]
 110:	f8cc 1004 	str.w	r1, [ip, #4]
 114:	f8cc 0000 	str.w	r0, [ip]
 118:	e7d0      	b.n	bc <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0xbc>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:151
                return_value.float_val = tempdata.std_temp;  //  Temperature in floating point.
 11a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 11c:	900c      	str	r0, [sp, #48]	; 0x30
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:121
        match sensor_type {                                //  Is this raw or computed temperature?
 11e:	e7ff      	b.n	120 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0x120>
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:164
        return_value.key = TEMP_SENSOR_KEY;
 120:	f240 0000 	movw	r0, #0
 124:	f2c0 0000 	movt	r0, #0
 128:	9009      	str	r0, [sp, #36]	; 0x24
 12a:	2001      	movs	r0, #1
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:165
        return_value.val_type = TEMP_SENSOR_VALUE_TYPE;
 12c:	900a      	str	r0, [sp, #40]	; 0x28
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:167
    return_value
 12e:	9809      	ldr	r0, [sp, #36]	; 0x24
 130:	990a      	ldr	r1, [sp, #40]	; 0x28
 132:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 134:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 136:	f8dd c010 	ldr.w	ip, [sp, #16]
 13a:	f8cc 300c 	str.w	r3, [ip, #12]
 13e:	f8cc 2008 	str.w	r2, [ip, #8]
 142:	f8cc 1004 	str.w	r1, [ip, #4]
 146:	f8cc 0000 	str.w	r0, [ip]
/mnt/c/stm32bluepill-mynewt-sensor/src/listen_sensor.rs:168
}
 14a:	e7b5      	b.n	b8 <_ZN5mylib13listen_sensor15get_temperature17hb55ecaf93dbccc7aE+0xb8>

mylib-eed4e7b28bb0580b.3hs5at6b2hafdrmt.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 3hs5at6b2hafdrmt
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000044 l       .debug_str	00000000 
00000067 l       .debug_str	00000000 
0000006c l       .debug_str	00000000 
00000070 l       .debug_str	00000000 
00000079 l       .debug_str	00000000 
000000ba l       .debug_str	00000000 
000000c3 l       .debug_str	00000000 
000000cc l       .debug_str	00000000 
000000cf l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ec l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
000000f6 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE	00000000 .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE
00000000 l    d  .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17h297a8c9749dc127bE	00000000 .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17h297a8c9749dc127bE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE	0000003c .hidden _ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE
00000000 g     F .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17h297a8c9749dc127bE	00000014 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17h297a8c9749dc127bE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE



Disassembly of section .text._ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE:

00000000 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE>:
_ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:2053
   0:	b580      	push	{r7, lr}
   2:	b08c      	sub	sp, #48	; 0x30
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9006      	str	r0, [sp, #24]
   a:	9107      	str	r1, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:2054
   c:	9806      	ldr	r0, [sp, #24]
   e:	9907      	ldr	r1, [sp, #28]
  10:	9008      	str	r0, [sp, #32]
  12:	9109      	str	r1, [sp, #36]	; 0x24
_ZN4core3str21_$LT$impl$u20$str$GT$8as_bytes17h85837ce7b4649004E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:2136
  14:	9808      	ldr	r0, [sp, #32]
  16:	9909      	ldr	r1, [sp, #36]	; 0x24
  18:	900a      	str	r0, [sp, #40]	; 0x28
  1a:	910b      	str	r1, [sp, #44]	; 0x2c
  1c:	980a      	ldr	r0, [sp, #40]	; 0x28
  1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
_ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:2054
  20:	9205      	str	r2, [sp, #20]
  22:	9304      	str	r3, [sp, #16]
  24:	9003      	str	r0, [sp, #12]
  26:	9102      	str	r1, [sp, #8]
  28:	e7ff      	b.n	2a <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE+0x2a>
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	9902      	ldr	r1, [sp, #8]
  2e:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  32:	9001      	str	r0, [sp, #4]
  34:	e7ff      	b.n	36 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE+0x36>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:2055
  36:	9801      	ldr	r0, [sp, #4]
  38:	b00c      	add	sp, #48	; 0x30
  3a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17h297a8c9749dc127bE:

00000000 <_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17h297a8c9749dc127bE>:
_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17h297a8c9749dc127bE():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:2196
   0:	b084      	sub	sp, #16
   2:	460a      	mov	r2, r1
   4:	4603      	mov	r3, r0
   6:	9002      	str	r0, [sp, #8]
   8:	9103      	str	r1, [sp, #12]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:2197
   a:	9802      	ldr	r0, [sp, #8]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/str/mod.rs:2198
   c:	9201      	str	r2, [sp, #4]
   e:	9300      	str	r3, [sp, #0]
  10:	b004      	add	sp, #16
  12:	4770      	bx	lr

mylib-eed4e7b28bb0580b.43qu2zuiswvpjgos.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 43qu2zuiswvpjgos
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000044 l       .debug_str	00000000 
00000067 l       .debug_str	00000000 
0000006d l       .debug_str	00000000 
00000072 l       .debug_str	00000000 
000000a4 l       .debug_str	00000000 
000000b2 l       .debug_str	00000000 
000000b6 l       .debug_str	00000000 
000000bf l       .debug_str	00000000 
000000c2 l       .debug_str	00000000 
000000cc l       .debug_str	00000000 
000000d3 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000df l       .debug_str	00000000 
00000000 l    d  .text._ZN5mylib4base13console_print17h2db99686f84afdc9E	00000000 .text._ZN5mylib4base13console_print17h2db99686f84afdc9E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE
00000000         *UND*	00000000 _ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E
00000000 g     F .text._ZN5mylib4base13console_print17h2db99686f84afdc9E	0000003c .hidden _ZN5mylib4base13console_print17h2db99686f84afdc9E
00000000         *UND*	00000000 console_buffer
00000000         *UND*	00000000 console_flush



Disassembly of section .text._ZN5mylib4base13console_print17h2db99686f84afdc9E:

00000000 <_ZN5mylib4base13console_print17h2db99686f84afdc9E>:
_ZN5mylib4base13console_print17h2db99686f84afdc9E():
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:7

use cty::*;            //  Import string utilities from cty library: https://crates.io/crates/cty
use crate::sensor::*;  //  Import sensor.rs for Mynewt Sensor API

///  Display message `msg` on the Arm Semihosting console (via OpenOCD).
pub fn console_print(msg: &[u8]) {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9003      	str	r0, [sp, #12]
   a:	9104      	str	r1, [sp, #16]
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:8
    let len = msg.len();
   c:	9803      	ldr	r0, [sp, #12]
   e:	9904      	ldr	r1, [sp, #16]
  10:	9202      	str	r2, [sp, #8]
  12:	9301      	str	r3, [sp, #4]
  14:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$3len17h87d4572053e87b3aE>
  18:	9005      	str	r0, [sp, #20]
  1a:	e7ff      	b.n	1c <_ZN5mylib4base13console_print17h2db99686f84afdc9E+0x1c>
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:11
    unsafe {
        //  Call the Semihosting Console API, which is unsafe.
        console_buffer(msg.as_ptr(), len as u32);
  1c:	9803      	ldr	r0, [sp, #12]
  1e:	9904      	ldr	r1, [sp, #16]
  20:	f7ff fffe 	bl	0 <_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc31f543c13b561c2E>
  24:	9000      	str	r0, [sp, #0]
  26:	e7ff      	b.n	28 <_ZN5mylib4base13console_print17h2db99686f84afdc9E+0x28>
  28:	9905      	ldr	r1, [sp, #20]
  2a:	9800      	ldr	r0, [sp, #0]
  2c:	f7ff fffe 	bl	0 <console_buffer>
  30:	e7ff      	b.n	2 <console_flush+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:12
        console_flush();  //  TODO: Remove this.
  32:	f7ff fffe 	bl	0 <console_flush>
  36:	e7ff      	b.n	38 <_ZN5mylib4base13console_print17h2db99686f84afdc9E+0x38>
/mnt/c/stm32bluepill-mynewt-sensor/src/base.rs:14
    }
}
  38:	b006      	add	sp, #24
  3a:	bd80      	pop	{r7, pc}

mylib-eed4e7b28bb0580b.4t80hukundikalau.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4t80hukundikalau
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000044 l       .debug_str	00000000 
00000067 l       .debug_str	00000000 
0000006c l       .debug_str	00000000 
00000070 l       .debug_str	00000000 
00000073 l       .debug_str	00000000 
00000076 l       .debug_str	00000000 
00000079 l       .debug_str	00000000 
0000007e l       .debug_str	00000000 
00000084 l       .debug_str	00000000 
0000008b l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
0000009d l       .debug_str	00000000 
000000a4 l       .debug_str	00000000 
000000a7 l       .debug_str	00000000 
000000ab l       .debug_str	00000000 
000000b2 l       .debug_str	00000000 
000000b8 l       .debug_str	00000000 
000000c1 l       .debug_str	00000000 
000000c5 l       .debug_str	00000000 
000000ef l       .debug_str	00000000 
000000f4 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fb l       .debug_str	00000000 
0000010d l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011a l       .debug_str	00000000 
0000011e l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000129 l       .debug_str	00000000 
00000139 l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000161 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
00000187 l       .debug_str	00000000 
0000018c l       .debug_str	00000000 
00000194 l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001ba l       .debug_str	00000000 
000001c1 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001da l       .debug_str	00000000 
000001e3 l       .debug_str	00000000 
000001e8 l       .debug_str	00000000 
000001eb l       .debug_str	00000000 
000001f4 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
0000020b l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
0000021b l       .debug_str	00000000 
0000021e l       .debug_str	00000000 
00000224 l       .debug_str	00000000 
0000022e l       .debug_str	00000000 
00000236 l       .debug_str	00000000 
0000023c l       .debug_str	00000000 
00000242 l       .debug_str	00000000 
0000024d l       .debug_str	00000000 
00000256 l       .debug_str	00000000 
00000279 l       .debug_str	00000000 
00000298 l       .debug_str	00000000 
0000029d l       .debug_str	00000000 
000002c4 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
000002eb l       .debug_str	00000000 
000002ef l       .debug_str	00000000 
000002f8 l       .debug_str	00000000 
00000304 l       .debug_str	00000000 
0000031d l       .debug_str	00000000 
00000322 l       .debug_str	00000000 
00000333 l       .debug_str	00000000 
0000033d l       .debug_str	00000000 
0000034b l       .debug_str	00000000 
0000034f l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
00000361 l       .debug_str	00000000 
00000367 l       .debug_str	00000000 
0000036b l       .debug_str	00000000 
0000036f l       .debug_str	00000000 
00000377 l       .debug_str	00000000 
0000038e l       .debug_str	00000000 
000003b2 l       .debug_str	00000000 
000003ce l       .debug_str	00000000 
000003d8 l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
00000450 l       .debug_str	00000000 
0000045b l       .debug_str	00000000 
00000478 l       .debug_str	00000000 
00000491 l       .debug_str	00000000 
0000049b l       .debug_str	00000000 
000004b1 l       .debug_str	00000000 
000004cf l       .debug_str	00000000 
000004d8 l       .debug_str	00000000 
000004dd l       .debug_str	00000000 
000004e2 l       .debug_str	00000000 
000004e6 l       .debug_str	00000000 
000004ef l       .debug_str	00000000 
000004f9 l       .debug_str	00000000 
00000511 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.0	00000000 .Lanon.3ed011473997af99b525cde47c9eaaac.0
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.3	00000018 .Lanon.3ed011473997af99b525cde47c9eaaac.3
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.4	00000012 .Lanon.3ed011473997af99b525cde47c9eaaac.4
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.5	00000009 .Lanon.3ed011473997af99b525cde47c9eaaac.5
00000000 l     O .rodata.cst8	00000008 .Lanon.3ed011473997af99b525cde47c9eaaac.6
00000000 l     O .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.7	00000001 .Lanon.3ed011473997af99b525cde47c9eaaac.7
00000000 l    d  .text.main	00000000 .text.main
00000000 l    d  .text.rust_begin_unwind	00000000 .text.rust_begin_unwind
00000000 l    d  .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.1	00000000 .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.1
00000000 l    d  .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.2	00000000 .rodata..Lanon.3ed011473997af99b525cde47c9eaaac.2
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE
00000000         *UND*	00000000 .hidden _ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17h297a8c9749dc127bE
00000000         *UND*	00000000 _ZN4core5panic8Location4file17h1da4a889aff017bfE
00000000         *UND*	00000000 _ZN4core5panic8Location4line17hd6076d198786fd77E
00000000         *UND*	00000000 _ZN4core5panic9PanicInfo8location17hd366b1d11e79703aE
00000000         *UND*	00000000 _ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000         *UND*	00000000 .hidden _ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h2db99686f84afdc9E
00000000         *UND*	00000000 .hidden _ZN5mylib9send_coap18start_network_task17h116f37bd80488122E
00000000         *UND*	00000000 __bkpt
00000000         *UND*	00000000 console_buffer
00000000         *UND*	00000000 console_flush
00000000         *UND*	00000000 console_printhex
00000000 g     F .text.main	0000005e main
00000000         *UND*	00000000 os_eventq_dflt_get
00000000         *UND*	00000000 os_eventq_run
00000000 g     F .text.rust_begin_unwind	000000b6 rust_begin_unwind
00000000         *UND*	00000000 rust_sysinit



Disassembly of section .text.main:

00000000 <main>:
main():
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:23
use crate::listen_sensor::*;    //  Import listen_sensor.rs for polling the temperature sensor
use crate::send_coap::*;        //  Import send_coap.rs for sending sensor data

///  main() will be called at Mynewt startup. It replaces the C version of the main() function.
#[no_mangle]                     //  Don't mangle the name "main"
pub extern "C" fn main() -> ! {  //  Declare extern "C" because it will be called by Mynewt
   0:	b084      	sub	sp, #16
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:25
    //  Init Mynewt system.
    unsafe { rust_sysinit()  };
   2:	f7ff fffe 	bl	0 <rust_sysinit>
   6:	e7ff      	b.n	2 <console_flush+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:26
    unsafe { console_flush() };
   8:	f7ff fffe 	bl	0 <console_flush>
   c:	e7ff      	b.n	2 <_ZN5mylib9send_coap18start_network_task17h116f37bd80488122E+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:31

    //  Start the Network Task in the background.  The Network Task prepares the ESP8266 or nRF24L01 transceiver for
    //  sending CoAP messages.  We connect the ESP8266 to the WiFi access point and register
    //  the ESP8266/nRF24L01 driver as the network transport for CoAP.  Also perform WiFi Geolocation if it is enabled.
    let rc = start_network_task();  
   e:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap18start_network_task17h116f37bd80488122E>
  12:	9102      	str	r1, [sp, #8]
  14:	9001      	str	r0, [sp, #4]
  16:	e7ff      	b.n	18 <main+0x18>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:32
    rc.expect("");
  18:	9801      	ldr	r0, [sp, #4]
  1a:	9902      	ldr	r1, [sp, #8]
  1c:	f240 0200 	movw	r2, #0
  20:	f2c0 0200 	movt	r2, #0
  24:	2300      	movs	r3, #0
  26:	f7ff fffe 	bl	0 <_ZN4core6result19Result$LT$T$C$E$GT$6expect17h47202b1d9e752542E>
  2a:	e7ff      	b.n	2 <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:38
    //  assert!(rc == 0);

    //  Starting polling the temperature sensor every 10 seconds in the background.  
    //  After polling the sensor, call the listener function to send the sensor data to the CoAP server or Collector Node.
    //  If this is the Collector Node, we shall wait for sensor data from the Sensor Nodes and transmit to the CoAP server.
    let rc = start_sensor_listener();  assert!(rc == 0);
  2c:	f7ff fffe 	bl	0 <_ZN5mylib13listen_sensor21start_sensor_listener17h39b964c3f7e46becE>
  30:	9003      	str	r0, [sp, #12]
  32:	e7ff      	b.n	34 <main+0x34>
  34:	9803      	ldr	r0, [sp, #12]
  36:	2800      	cmp	r0, #0
  38:	d007      	beq.n	4a <main+0x4a>
  3a:	e7ff      	b.n	3c <main+0x3c>
  3c:	f240 0000 	movw	r0, #0
  40:	f2c0 0000 	movt	r0, #0
  44:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  48:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:41

    //  Main event loop
    loop {                            //  Loop forever...
  4a:	e7ff      	b.n	4c <main+0x4c>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:44
        unsafe {
            os_eventq_run(            //  Process events...
                os_eventq_dflt_get()  //  From default event queue.
  4c:	f7ff fffe 	bl	0 <os_eventq_dflt_get>
  50:	9000      	str	r0, [sp, #0]
  52:	e7ff      	b.n	54 <main+0x54>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:43
            os_eventq_run(            //  Process events...
  54:	9800      	ldr	r0, [sp, #0]
  56:	f7ff fffe 	bl	0 <os_eventq_run>
  5a:	e7ff      	b.n	5c <main+0x5c>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:41
    loop {                            //  Loop forever...
  5c:	e7f6      	b.n	4c <main+0x4c>

Disassembly of section .text.rust_begin_unwind:

00000000 <rust_begin_unwind>:
rust_begin_unwind():
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:53
    //  Never comes here.
}

///  This function is called on panic, like an assertion failure. We display the filename and line number and pause in the debugger. From https://os.phil-opp.com/freestanding-rust-binary/
#[panic_handler]
fn panic(info: &PanicInfo) -> ! {
   0:	b08a      	sub	sp, #40	; 0x28
   2:	4601      	mov	r1, r0
   4:	9003      	str	r0, [sp, #12]
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:55
    //  Display the filename and line number to the Semihosting Console.
    if let Some(location) = info.location() {
   6:	9803      	ldr	r0, [sp, #12]
   8:	9102      	str	r1, [sp, #8]
   a:	f7ff fffe 	bl	0 <_ZN4core5panic9PanicInfo8location17hd366b1d11e79703aE>
   e:	9005      	str	r0, [sp, #20]
  10:	e7ff      	b.n	12 <rust_begin_unwind+0x12>
  12:	9805      	ldr	r0, [sp, #20]
  14:	2800      	cmp	r0, #0
  16:	d03f      	beq.n	98 <rust_begin_unwind+0x98>
  18:	e7ff      	b.n	1a <rust_begin_unwind+0x1a>
  1a:	9805      	ldr	r0, [sp, #20]
  1c:	9006      	str	r0, [sp, #24]
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:56
        let file = location.file();
  1e:	9806      	ldr	r0, [sp, #24]
  20:	f7ff fffe 	bl	0 <_ZN4core5panic8Location4file17h1da4a889aff017bfE>
  24:	9108      	str	r1, [sp, #32]
  26:	9007      	str	r0, [sp, #28]
  28:	e7ff      	b.n	2a <rust_begin_unwind+0x2a>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:57
        let line = location.line();
  2a:	9806      	ldr	r0, [sp, #24]
  2c:	f7ff fffe 	bl	0 <_ZN4core5panic8Location4line17hd6076d198786fd77E>
  30:	9009      	str	r0, [sp, #36]	; 0x24
  32:	e7ff      	b.n	34 <rust_begin_unwind+0x34>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:58
        console_print(b"panic at ");
  34:	f240 0000 	movw	r0, #0
  38:	f2c0 0000 	movt	r0, #0
  3c:	2109      	movs	r1, #9
  3e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h2db99686f84afdc9E>
  42:	e7ff      	b.n	44 <rust_begin_unwind+0x44>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:59
        unsafe { console_buffer(file.as_ptr(), file.len() as u32) }
  44:	9807      	ldr	r0, [sp, #28]
  46:	9908      	ldr	r1, [sp, #32]
  48:	f7ff fffe 	bl	0 <_ZN4core3str21_$LT$impl$u20$str$GT$6as_ptr17h297a8c9749dc127bE>
  4c:	9001      	str	r0, [sp, #4]
  4e:	e7ff      	b.n	50 <rust_begin_unwind+0x50>
  50:	9807      	ldr	r0, [sp, #28]
  52:	9908      	ldr	r1, [sp, #32]
  54:	f7ff fffe 	bl	0 <_ZN4core3str21_$LT$impl$u20$str$GT$3len17h63caa639473ff2eeE>
  58:	9000      	str	r0, [sp, #0]
  5a:	e7ff      	b.n	5c <rust_begin_unwind+0x5c>
  5c:	9801      	ldr	r0, [sp, #4]
  5e:	9900      	ldr	r1, [sp, #0]
  60:	f7ff fffe 	bl	0 <console_buffer>
  64:	e7ff      	b.n	2 <rust_begin_unwind+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:60
        console_print(b" line 0x");
  66:	f240 0000 	movw	r0, #0
  6a:	f2c0 0000 	movt	r0, #0
  6e:	2108      	movs	r1, #8
  70:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h2db99686f84afdc9E>
  74:	e7ff      	b.n	76 <rust_begin_unwind+0x76>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:61
        unsafe { console_printhex(line as u8) }  //  TODO: Print in decimal not hex. Allow more than 255 lines.
  76:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
  7a:	f7ff fffe 	bl	0 <console_printhex>
  7e:	e7ff      	b.n	2 <rust_begin_unwind+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:62
        console_print(b"\n");
  80:	f240 0000 	movw	r0, #0
  84:	f2c0 0000 	movt	r0, #0
  88:	2101      	movs	r1, #1
  8a:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h2db99686f84afdc9E>
  8e:	e7ff      	b.n	2 <console_flush+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:63
        unsafe { console_flush() }
  90:	f7ff fffe 	bl	0 <console_flush>
  94:	e7ff      	b.n	96 <rust_begin_unwind+0x96>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:55
    if let Some(location) = info.location() {
  96:	e00a      	b.n	ae <rust_begin_unwind+0xae>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:65
    } else {
        console_print(b"panic unknown loc\n");
  98:	f240 0000 	movw	r0, #0
  9c:	f2c0 0000 	movt	r0, #0
  a0:	2112      	movs	r1, #18
  a2:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h2db99686f84afdc9E>
  a6:	e7ff      	b.n	2 <console_flush+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:66
        unsafe { console_flush() }
  a8:	f7ff fffe 	bl	0 <console_flush>
  ac:	e7ff      	b.n	2 <__bkpt+0x2>
_ZN8cortex_m3asm4bkpt17hd31b8f5ea9f4abe8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.6.0/src/asm.rs:19
        () => unsafe {
            extern "C" {
                fn __bkpt();
            }

            __bkpt();
  ae:	f7ff fffe 	bl	0 <__bkpt>
rust_begin_unwind():
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:69
    }
    //  Pause in the debugger.
    bkpt();
  b2:	e7ff      	b.n	b4 <rust_begin_unwind+0xb4>
/mnt/c/stm32bluepill-mynewt-sensor/src/lib.rs:71
    //  Loop forever so that device won't restart.
    loop {}
  b4:	e7fe      	b.n	b4 <rust_begin_unwind+0xb4>

mylib-eed4e7b28bb0580b.4uah4q4c7z6z21ol.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 4uah4q4c7z6z21ol
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000044 l       .debug_str	00000000 
00000067 l       .debug_str	00000000 
0000006c l       .debug_str	00000000 
00000073 l       .debug_str	00000000 
00000076 l       .debug_str	00000000 
00000079 l       .debug_str	00000000 
0000007d l       .debug_str	00000000 
00000084 l       .debug_str	00000000 
00000088 l       .debug_str	00000000 
0000008b l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
00000099 l       .debug_str	00000000 
000000a0 l       .debug_str	00000000 
000000a8 l       .debug_str	00000000 
000000b2 l       .debug_str	00000000 
000000b6 l       .debug_str	00000000 
000000bf l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000121 l       .debug_str	00000000 
00000125 l       .debug_str	00000000 
0000012a l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000136 l       .debug_str	00000000 
0000013b l       .debug_str	00000000 
00000140 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000153 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000165 l       .debug_str	00000000 
00000169 l       .debug_str	00000000 
00000177 l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
00000185 l       .debug_str	00000000 
0000018d l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
0000019c l       .debug_str	00000000 
000001b0 l       .debug_str	00000000 
000001bc l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001ce l       .debug_str	00000000 
000001d4 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001e4 l       .debug_str	00000000 
000001e7 l       .debug_str	00000000 
000001f6 l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
00000216 l       .debug_str	00000000 
0000022f l       .debug_str	00000000 
00000234 l       .debug_str	00000000 
00000245 l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
000002ad l       .debug_str	00000000 
000002b8 l       .debug_str	00000000 
000002d5 l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002e1 l       .debug_str	00000000 
000002f8 l       .debug_str	00000000 
0000031c l       .debug_str	00000000 
00000338 l       .debug_str	00000000 
0000033d l       .debug_str	00000000 
00000346 l       .debug_str	00000000 
0000034d l       .debug_str	00000000 
00000366 l       .debug_str	00000000 
00000370 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E	00000000 .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$i32$GT$3fmt17h0626a48fe3cb5792E
00000000 g     F .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E	00000072 .hidden _ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i32$GT$3fmt17hf8d7263d89ddd044E
00000000         *UND*	00000000 _ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i32$GT$3fmt17hd277ba50f04f00c4E
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_lower_hex17h9d5bb9d6334ce85bE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter15debug_upper_hex17h4ec2023d886cbb56E



Disassembly of section .text._ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E:

00000000 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E>:
_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:146
   0:	b580      	push	{r7, lr}
   2:	b088      	sub	sp, #32
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
   c:	9806      	ldr	r0, [sp, #24]
   e:	9204      	str	r2, [sp, #16]
  10:	9303      	str	r3, [sp, #12]
  12:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_lower_hex17h9d5bb9d6334ce85bE>
  16:	9002      	str	r0, [sp, #8]
  18:	e7ff      	b.n	1a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x1a>
  1a:	9802      	ldr	r0, [sp, #8]
  1c:	07c1      	lsls	r1, r0, #31
  1e:	2900      	cmp	r1, #0
  20:	d007      	beq.n	32 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x32>
  22:	e7ff      	b.n	24 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x24>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:148
  24:	9805      	ldr	r0, [sp, #20]
  26:	9906      	ldr	r1, [sp, #24]
  28:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$i32$GT$3fmt17hf8d7263d89ddd044E>
  2c:	f88d 001f 	strb.w	r0, [sp, #31]
  30:	e004      	b.n	3c <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x3c>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  32:	9806      	ldr	r0, [sp, #24]
  34:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter15debug_upper_hex17h4ec2023d886cbb56E>
  38:	9001      	str	r0, [sp, #4]
  3a:	e000      	b.n	3e <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x3e>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
  3c:	e015      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  3e:	9801      	ldr	r0, [sp, #4]
  40:	07c1      	lsls	r1, r0, #31
  42:	2900      	cmp	r1, #0
  44:	d007      	beq.n	56 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x56>
  46:	e7ff      	b.n	48 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x48>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:150
  48:	9805      	ldr	r0, [sp, #20]
  4a:	9906      	ldr	r1, [sp, #24]
  4c:	f7ff fffe 	bl	0 <_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$i32$GT$3fmt17hd277ba50f04f00c4E>
  50:	f88d 001f 	strb.w	r0, [sp, #31]
  54:	e006      	b.n	64 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x64>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:152
  56:	9805      	ldr	r0, [sp, #20]
  58:	9906      	ldr	r1, [sp, #24]
  5a:	f7ff fffe 	bl	0 <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$i32$GT$3fmt17h0626a48fe3cb5792E>
  5e:	f88d 001f 	strb.w	r0, [sp, #31]
  62:	e000      	b.n	66 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x66>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:149
  64:	e000      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x68>
  66:	e7ff      	b.n	68 <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x68>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:147
  68:	e7ff      	b.n	6a <_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$i32$GT$3fmt17h4369431937d286c0E+0x6a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/num.rs:154
  6a:	f89d 001f 	ldrb.w	r0, [sp, #31]
  6e:	b008      	add	sp, #32
  70:	bd80      	pop	{r7, pc}

mylib-eed4e7b28bb0580b.6y6ojjyc0ncx09e.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 6y6ojjyc0ncx09e
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000044 l       .debug_str	00000000 
00000067 l       .debug_str	00000000 
0000006d l       .debug_str	00000000 
00000077 l       .debug_str	00000000 
000000ab l       .debug_str	00000000 
000000b6 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000f7 l       .debug_str	00000000 
00000133 l       .debug_str	00000000 
00000146 l       .debug_str	00000000 
0000014b l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
00000156 l       .debug_str	00000000 
00000159 l       .debug_str	00000000 
0000015d l       .debug_str	00000000 
00000160 l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000016c l       .debug_str	00000000 
0000017c l       .debug_str	00000000 
000001b6 l       .debug_str	00000000 
000001c7 l       .debug_str	00000000 
000001cc l       .debug_str	00000000 
000001d1 l       .debug_str	00000000 
000001d5 l       .debug_str	00000000 
000001d8 l       .debug_str	00000000 
000001e2 l       .debug_str	00000000 
000001eb l       .debug_str	00000000 
000001f3 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
00000201 l       .debug_str	00000000 
00000205 l       .debug_str	00000000 
00000211 l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
0000023e l       .debug_str	00000000 
00000248 l       .debug_str	00000000 
0000024e l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
00000267 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.15280808c1b4733f76732a0deefcbf7e.0	00000018 .Lanon.15280808c1b4733f76732a0deefcbf7e.0
00000000 l     O .rodata..Lanon.15280808c1b4733f76732a0deefcbf7e.1	00000018 .Lanon.15280808c1b4733f76732a0deefcbf7e.1
00000000 l     O .rodata..Lanon.15280808c1b4733f76732a0deefcbf7e.2	00000018 .Lanon.15280808c1b4733f76732a0deefcbf7e.2
00000000 l     O .rodata..Lanon.15280808c1b4733f76732a0deefcbf7e.3	00000013 .Lanon.15280808c1b4733f76732a0deefcbf7e.3
00000000 l     O .rodata..Lanon.15280808c1b4733f76732a0deefcbf7e.4	00000011 .Lanon.15280808c1b4733f76732a0deefcbf7e.4
00000000 l     F .text._ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE	00000062 _ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE
00000000 l     F .text._ZN5mylib9send_coap11test_macro217hd6419adb63ff3766E	00000006 _ZN5mylib9send_coap11test_macro217hd6419adb63ff3766E
00000000 l     O .rodata.str.0	00000010 str.0
00000000 l     O .rodata.str.1	0000001c str.1
00000000 l     O .rodata.str.2	00000021 str.2
00000000 l    d  .text._ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE	00000000 .text._ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE
00000000 l    d  .text._ZN5mylib9send_coap11test_macro217hd6419adb63ff3766E	00000000 .text._ZN5mylib9send_coap11test_macro217hd6419adb63ff3766E
00000000 l    d  .text._ZN5mylib9send_coap18start_network_task17h116f37bd80488122E	00000000 .text._ZN5mylib9send_coap18start_network_task17h116f37bd80488122E
00000000 l    d  .text._ZN5mylib9send_coap16send_sensor_data17he94f6f9b68f2455dE	00000000 .text._ZN5mylib9send_coap16send_sensor_data17he94f6f9b68f2455dE
00000000 l    d  .rodata.str.0	00000000 .rodata.str.0
00000000 l    d  .rodata.str.1	00000000 .rodata.str.1
00000000 l    d  .rodata.str.2	00000000 .rodata.str.2
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E
00000000         *UND*	00000000 .hidden _ZN5mylib4base13console_print17h2db99686f84afdc9E
00000000 g     F .text._ZN5mylib9send_coap16send_sensor_data17he94f6f9b68f2455dE	00000030 .hidden _ZN5mylib9send_coap16send_sensor_data17he94f6f9b68f2455dE
00000000 g     F .text._ZN5mylib9send_coap18start_network_task17h116f37bd80488122E	0000002c .hidden _ZN5mylib9send_coap18start_network_task17h116f37bd80488122E



Disassembly of section .text._ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE:

00000000 <_ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE>:
_ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE():
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:25
            //  println!("{} = {}", stringify!{$e}, val);
        }
    }};
}

fn test_macro() {
   0:	b086      	sub	sp, #24
   2:	2003      	movs	r0, #3
   4:	2100      	movs	r1, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:27
    calculate! {
        eval 1 + 2 // hehehe `eval` is _not_ a Rust keyword!
   6:	2900      	cmp	r1, #0
   8:	9003      	str	r0, [sp, #12]
   a:	d115      	bne.n	38 <_ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE+0x38>
   c:	e7ff      	b.n	e <_ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE+0xe>
   e:	9803      	ldr	r0, [sp, #12]
  10:	9004      	str	r0, [sp, #16]
  12:	2103      	movs	r1, #3
  14:	2200      	movs	r2, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:31
    }

    calculate! {
        eval (1 + 2) * (3 / 4)
  16:	2a00      	cmp	r2, #0
  18:	9102      	str	r1, [sp, #8]
  1a:	d114      	bne.n	46 <_ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE+0x46>
  1c:	e7ff      	b.n	1e <_ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE+0x1e>
  1e:	e7ff      	b.n	20 <_ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE+0x20>
  20:	2000      	movs	r0, #0
  22:	9902      	ldr	r1, [sp, #8]
  24:	fba1 0200 	umull	r0, r2, r1, r0
  28:	2a00      	cmp	r2, #0
  2a:	9001      	str	r0, [sp, #4]
  2c:	d112      	bne.n	54 <_ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE+0x54>
  2e:	e7ff      	b.n	30 <_ZN5mylib9send_coap10test_macro17hfb3d6b59df04b75fE+0x30>
  30:	9801      	ldr	r0, [sp, #4]
  32:	9005      	str	r0, [sp, #20]
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:33
    }
}
  34:	b006      	add	sp, #24
  36:	4770      	bx	lr
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:27
        eval 1 + 2 // hehehe `eval` is _not_ a Rust keyword!
  38:	f240 0000 	movw	r0, #0
  3c:	f2c0 0000 	movt	r0, #0
  40:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  44:	defe      	udf	#254	; 0xfe
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:31
        eval (1 + 2) * (3 / 4)
  46:	f240 0000 	movw	r0, #0
  4a:	f2c0 0000 	movt	r0, #0
  4e:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  52:	defe      	udf	#254	; 0xfe
  54:	f240 0000 	movw	r0, #0
  58:	f2c0 0000 	movt	r0, #0
  5c:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  60:	defe      	udf	#254	; 0xfe

Disassembly of section .text._ZN5mylib9send_coap11test_macro217hd6419adb63ff3766E:

00000000 <_ZN5mylib9send_coap11test_macro217hd6419adb63ff3766E>:
_ZN5mylib9send_coap11test_macro217hd6419adb63ff3766E():
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:62
            //  println!("{} = {}", stringify!{$e}, val);
        }
    }};
}

fn test_macro2() {
   0:	b081      	sub	sp, #4
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:97
            //  coap_item_int_val, coap_item_int, coap_item_uint, coap_item_float or coap_item_str

        }) //  Close the "values" array
    }); //  Close the payload root

}
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN5mylib9send_coap18start_network_task17h116f37bd80488122E:

00000000 <_ZN5mylib9send_coap18start_network_task17h116f37bd80488122E>:
_ZN5mylib9send_coap18start_network_task17h116f37bd80488122E():
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:103

///  TODO: Start the Network Task in the background.  The Network Task prepares the network drivers
///  (ESP8266 and nRF24L01) for transmitting sensor data messages.  
///  Connecting the ESP8266 to the WiFi access point may be slow so we do this in the background.
///  Also perform WiFi Geolocation if it is enabled.  Return 0 if successful.
pub fn start_network_task() -> Result<(), i32>  {  //  Returns an error code upon error.
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:105
//  pub fn start_network_task() -> i32  {
    console_print(b"start_network_task\n");
   4:	f240 0000 	movw	r0, #0
   8:	f2c0 0000 	movt	r0, #0
   c:	2113      	movs	r1, #19
   e:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h2db99686f84afdc9E>
  12:	e7ff      	b.n	2 <_ZN5mylib9send_coap18start_network_task17h116f37bd80488122E+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:106
    test_macro();
  14:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap18start_network_task17h116f37bd80488122E>
  18:	e7ff      	b.n	2 <_ZN5mylib9send_coap18start_network_task17h116f37bd80488122E+0x2>
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:107
    test_macro2();
  1a:	f7ff fffe 	bl	0 <_ZN5mylib9send_coap18start_network_task17h116f37bd80488122E>
  1e:	e7ff      	b.n	20 <_ZN5mylib9send_coap18start_network_task17h116f37bd80488122E+0x20>
  20:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:108
    Ok(())
  22:	9001      	str	r0, [sp, #4]
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:110
    //  0
}
  24:	9801      	ldr	r0, [sp, #4]
  26:	9902      	ldr	r1, [sp, #8]
  28:	b004      	add	sp, #16
  2a:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN5mylib9send_coap16send_sensor_data17he94f6f9b68f2455dE:

00000000 <_ZN5mylib9send_coap16send_sensor_data17he94f6f9b68f2455dE>:
_ZN5mylib9send_coap16send_sensor_data17he94f6f9b68f2455dE():
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:121
///  For Collector Node: sensor_node is the Sensor Node Address of the Sensor Node that transmitted
///  the sensor data (like `b3b4b5b6f1`)
///  The message will be enqueued for transmission by the CoAP / OIC Background Task 
///  so this function will return without waiting for the message to be transmitted.  
///  Return 0 if successful, SYS_EAGAIN if network is not ready yet.
pub fn send_sensor_data(_val: *const SensorValue, _sensor_node: &'static CStr) -> i32 {
   0:	b580      	push	{r7, lr}
   2:	b086      	sub	sp, #24
   4:	4613      	mov	r3, r2
   6:	468c      	mov	ip, r1
   8:	4686      	mov	lr, r0
   a:	9003      	str	r0, [sp, #12]
   c:	9104      	str	r1, [sp, #16]
   e:	9205      	str	r2, [sp, #20]
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:122
    console_print(b"send_sensor_data\n");
  10:	f240 0000 	movw	r0, #0
  14:	f2c0 0000 	movt	r0, #0
  18:	2111      	movs	r1, #17
  1a:	9302      	str	r3, [sp, #8]
  1c:	f8cd c004 	str.w	ip, [sp, #4]
  20:	f8cd e000 	str.w	lr, [sp]
  24:	f7ff fffe 	bl	0 <_ZN5mylib4base13console_print17h2db99686f84afdc9E>
  28:	e7ff      	b.n	2a <_ZN5mylib9send_coap16send_sensor_data17he94f6f9b68f2455dE+0x2a>
  2a:	2000      	movs	r0, #0
/mnt/c/stm32bluepill-mynewt-sensor/src/send_coap.rs:154

*/

    ;
    0
}
  2c:	b006      	add	sp, #24
  2e:	bd80      	pop	{r7, pc}

mylib-eed4e7b28bb0580b.85rh6kd10ltd49t.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 85rh6kd10ltd49t
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000044 l       .debug_str	00000000 
00000067 l       .debug_str	00000000 
0000006c l       .debug_str	00000000 
00000070 l       .debug_str	00000000 
00000073 l       .debug_str	00000000 
00000076 l       .debug_str	00000000 
00000079 l       .debug_str	00000000 
0000007e l       .debug_str	00000000 
00000084 l       .debug_str	00000000 
0000008b l       .debug_str	00000000 
00000093 l       .debug_str	00000000 
0000009d l       .debug_str	00000000 
000000a4 l       .debug_str	00000000 
000000a7 l       .debug_str	00000000 
000000ab l       .debug_str	00000000 
000000b2 l       .debug_str	00000000 
000000b9 l       .debug_str	00000000 
000000c2 l       .debug_str	00000000 
000000cc l       .debug_str	00000000 
000000d3 l       .debug_str	00000000 
000000d9 l       .debug_str	00000000 
000000de l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000f2 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fd l       .debug_str	00000000 
00000102 l       .debug_str	00000000 
0000010b l       .debug_str	00000000 
00000110 l       .debug_str	00000000 
00000113 l       .debug_str	00000000 
00000117 l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
0000012c l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013d l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
00000150 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
00000162 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000179 l       .debug_str	00000000 
00000182 l       .debug_str	00000000 
000001a5 l       .debug_str	00000000 
000001c4 l       .debug_str	00000000 
000001c6 l       .debug_str	00000000 
000001cb l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001f7 l       .debug_str	00000000 
000001fd l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000206 l       .debug_str	00000000 
00000215 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000220 l       .debug_str	00000000 
00000229 l       .debug_str	00000000 
00000231 l       .debug_str	00000000 
00000239 l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
00000254 l       .debug_str	00000000 
00000260 l       .debug_str	00000000 
0000026c l       .debug_str	00000000 
00000285 l       .debug_str	00000000 
0000028a l       .debug_str	00000000 
0000029b l       .debug_str	00000000 
000002a5 l       .debug_str	00000000 
000002b3 l       .debug_str	00000000 
000002b7 l       .debug_str	00000000 
000002c2 l       .debug_str	00000000 
000002c9 l       .debug_str	00000000 
000002cf l       .debug_str	00000000 
000002d3 l       .debug_str	00000000 
000002d7 l       .debug_str	00000000 
000002df l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
00000336 l       .debug_str	00000000 
00000340 l       .debug_str	00000000 
0000035a l       .debug_str	00000000 
000003b8 l       .debug_str	00000000 
000003c3 l       .debug_str	00000000 
000003e0 l       .debug_str	00000000 
000003f9 l       .debug_str	00000000 
00000403 l       .debug_str	00000000 
00000435 l       .debug_str	00000000 
00000000 l    d  .text._ZN4core3fmt9Arguments6new_v117h0288ea1756362242E	00000000 .text._ZN4core3fmt9Arguments6new_v117h0288ea1756362242E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core3fmt9Arguments6new_v117h0288ea1756362242E	0000004c .hidden _ZN4core3fmt9Arguments6new_v117h0288ea1756362242E



Disassembly of section .text._ZN4core3fmt9Arguments6new_v117h0288ea1756362242E:

00000000 <_ZN4core3fmt9Arguments6new_v117h0288ea1756362242E>:
_ZN4core3fmt9Arguments6new_v117h0288ea1756362242E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:314
   0:	b570      	push	{r4, r5, r6, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
   8:	469e      	mov	lr, r3
   a:	4614      	mov	r4, r2
   c:	460d      	mov	r5, r1
   e:	4606      	mov	r6, r0
  10:	9104      	str	r1, [sp, #16]
  12:	9205      	str	r2, [sp, #20]
  14:	9306      	str	r3, [sp, #24]
  16:	f8cd c01c 	str.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:317
  1a:	9904      	ldr	r1, [sp, #16]
  1c:	9a05      	ldr	r2, [sp, #20]
  1e:	2300      	movs	r3, #0
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:318
  20:	9309      	str	r3, [sp, #36]	; 0x24
  22:	9308      	str	r3, [sp, #32]
  24:	9308      	str	r3, [sp, #32]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:319
  26:	9b06      	ldr	r3, [sp, #24]
  28:	f8dd c01c 	ldr.w	ip, [sp, #28]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:316
  2c:	6001      	str	r1, [r0, #0]
  2e:	6042      	str	r2, [r0, #4]
  30:	9908      	ldr	r1, [sp, #32]
  32:	9a09      	ldr	r2, [sp, #36]	; 0x24
  34:	6081      	str	r1, [r0, #8]
  36:	60c2      	str	r2, [r0, #12]
  38:	6103      	str	r3, [r0, #16]
  3a:	f8c0 c014 	str.w	ip, [r0, #20]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/fmt/mod.rs:321
  3e:	f8cd e00c 	str.w	lr, [sp, #12]
  42:	9402      	str	r4, [sp, #8]
  44:	9501      	str	r5, [sp, #4]
  46:	9600      	str	r6, [sp, #0]
  48:	b00a      	add	sp, #40	; 0x28
  4a:	bd70      	pop	{r4, r5, r6, pc}

panic_halt-124c3f81fa1b23d1.panic_halt.9rlqal9r-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 panic_halt.9rlqal9r-cgu.0
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000090 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000252 l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
00000295 l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002b6 l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002e2 l       .debug_str	00000000 
000002e7 l       .debug_str	00000000 
000002ed l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
00000305 l       .debug_str	00000000 
0000030c l       .debug_str	00000000 
00000310 l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
0000033e l       .debug_str	00000000 
00000343 l       .debug_str	00000000 
00000354 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
0000036c l       .debug_str	00000000 
00000370 l       .debug_str	00000000 
0000037b l       .debug_str	00000000 
00000382 l       .debug_str	00000000 
00000388 l       .debug_str	00000000 
0000038c l       .debug_str	00000000 
00000390 l       .debug_str	00000000 
00000398 l       .debug_str	00000000 
000003af l       .debug_str	00000000 
000003d3 l       .debug_str	00000000 
000003ef l       .debug_str	00000000 
000003f9 l       .debug_str	00000000 
00000413 l       .debug_str	00000000 
00000471 l       .debug_str	00000000 
0000047c l       .debug_str	00000000 
00000499 l       .debug_str	00000000 
000004b2 l       .debug_str	00000000 
000004bc l       .debug_str	00000000 
000004d2 l       .debug_str	00000000 
000004f0 l       .debug_str	00000000 
000004f9 l       .debug_str	00000000 
000004fe l       .debug_str	00000000 
00000503 l       .debug_str	00000000 
00000507 l       .debug_str	00000000 
00000510 l       .debug_str	00000000 
0000051a l       .debug_str	00000000 
00000000 l    d  .text.rust_begin_unwind	00000000 .text.rust_begin_unwind
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E
00000000 g     F .text.rust_begin_unwind	0000001c rust_begin_unwind



Disassembly of section .text.rust_begin_unwind:

00000000 <rust_begin_unwind>:
rust_begin_unwind():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/panic-halt-0.2.0/src/lib.rs:31
use core::panic::PanicInfo;
use core::sync::atomic::{self, Ordering};

#[inline(never)]
#[panic_handler]
fn panic(_info: &PanicInfo) -> ! {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9101      	str	r1, [sp, #4]
   8:	e7ff      	b.n	a <rust_begin_unwind+0xa>
   a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/panic-halt-0.2.0/src/lib.rs:33
    loop {
        atomic::compiler_fence(Ordering::SeqCst);
   c:	f88d 000f 	strb.w	r0, [sp, #15]
  10:	f89d 000f 	ldrb.w	r0, [sp, #15]
  14:	f7ff fffe 	bl	0 <_ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E>
  18:	e7ff      	b.n	1a <rust_begin_unwind+0x1a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/panic-halt-0.2.0/src/lib.rs:32
    loop {
  1a:	e7f6      	b.n	a <rust_begin_unwind+0xa>

panic_halt-124c3f81fa1b23d1.panic_halt.9rlqal9r-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 panic_halt.9rlqal9r-cgu.1
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000090 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.896626ca45ecf0d9be06c2734e1fd9c0.2	00000018 .Lanon.896626ca45ecf0d9be06c2734e1fd9c0.2
00000000 l    d  .text._ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E	00000000 .text._ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E
00000000 l    d  .rodata..Lanon.896626ca45ecf0d9be06c2734e1fd9c0.0	00000000 .rodata..Lanon.896626ca45ecf0d9be06c2734e1fd9c0.0
00000000 l    d  .rodata..Lanon.896626ca45ecf0d9be06c2734e1fd9c0.1	00000000 .rodata..Lanon.896626ca45ecf0d9be06c2734e1fd9c0.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E	0000003e .hidden _ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E



Disassembly of section .text._ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E:

00000000 <_ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E>:
_ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2493
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	f88d 000b 	strb.w	r0, [sp, #11]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2496
   8:	f89d 000b 	ldrb.w	r0, [sp, #11]
   c:	4602      	mov	r2, r0
   e:	2804      	cmp	r0, #4
  10:	9101      	str	r1, [sp, #4]
  12:	9200      	str	r2, [sp, #0]
  14:	d805      	bhi.n	22 <_ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E+0x22>
  16:	9900      	ldr	r1, [sp, #0]
  18:	e8df f001 	tbb	[pc, r1]
  1c:	06040508 	.word	0x06040508
  20:	0007      	.short	0x0007
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2503
  22:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2496
  24:	e009      	b.n	3a <_ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E+0x3a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2497
  26:	e008      	b.n	3a <_ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E+0x3a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2498
  28:	e007      	b.n	3a <_ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E+0x3a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2499
  2a:	e006      	b.n	3a <_ZN4core4sync6atomic14compiler_fence17hcb608b4f73bbaa27E+0x3a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/macros.rs:12
  2c:	f240 0000 	movw	r0, #0
  30:	f2c0 0000 	movt	r0, #0
  34:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  38:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2503
  3a:	b004      	add	sp, #16
  3c:	4770      	bx	lr

panic_halt-427392b6316dd09d.panic_halt.25sa8lf0-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 panic_halt.25sa8lf0-cgu.0
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000090 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e6 l       .debug_str	00000000 
000000ed l       .debug_str	00000000 
000000f0 l       .debug_str	00000000 
000000f8 l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
0000010f l       .debug_str	00000000 
00000116 l       .debug_str	00000000 
0000011f l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
00000167 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.3379029195aa3fb148bef8203a98aaf9.2	00000018 .Lanon.3379029195aa3fb148bef8203a98aaf9.2
00000000 l    d  .text._ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E	00000000 .text._ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E
00000000 l    d  .rodata..Lanon.3379029195aa3fb148bef8203a98aaf9.0	00000000 .rodata..Lanon.3379029195aa3fb148bef8203a98aaf9.0
00000000 l    d  .rodata..Lanon.3379029195aa3fb148bef8203a98aaf9.1	00000000 .rodata..Lanon.3379029195aa3fb148bef8203a98aaf9.1
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E	0000003e .hidden _ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E
00000000         *UND*	00000000 _ZN4core9panicking5panic17h5137ce59069236b2E



Disassembly of section .text._ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E:

00000000 <_ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E>:
_ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E():
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2493
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	f88d 000b 	strb.w	r0, [sp, #11]
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2496
   8:	f89d 000b 	ldrb.w	r0, [sp, #11]
   c:	4602      	mov	r2, r0
   e:	2804      	cmp	r0, #4
  10:	9101      	str	r1, [sp, #4]
  12:	9200      	str	r2, [sp, #0]
  14:	d805      	bhi.n	22 <_ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E+0x22>
  16:	9900      	ldr	r1, [sp, #0]
  18:	e8df f001 	tbb	[pc, r1]
  1c:	06040508 	.word	0x06040508
  20:	0007      	.short	0x0007
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2503
  22:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2496
  24:	e009      	b.n	3a <_ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E+0x3a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2497
  26:	e008      	b.n	3a <_ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E+0x3a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2498
  28:	e007      	b.n	3a <_ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E+0x3a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2499
  2a:	e006      	b.n	3a <_ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E+0x3a>
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/macros.rs:12
  2c:	f240 0000 	movw	r0, #0
  30:	f2c0 0000 	movt	r0, #0
  34:	f7ff fffe 	bl	0 <_ZN4core9panicking5panic17h5137ce59069236b2E>
  38:	defe      	udf	#254	; 0xfe
/rustc/3c235d5600393dfe6c36eeed34042efad8d4f26e/src/libcore/sync/atomic.rs:2503
  3a:	b004      	add	sp, #16
  3c:	4770      	bx	lr

panic_halt-427392b6316dd09d.panic_halt.25sa8lf0-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 panic_halt.25sa8lf0-cgu.1
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
00000090 l       .debug_str	00000000 
000000dc l       .debug_str	00000000 
000000e1 l       .debug_str	00000000 
000000e5 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000eb l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f3 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
00000100 l       .debug_str	00000000 
00000108 l       .debug_str	00000000 
00000112 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
0000011c l       .debug_str	00000000 
00000120 l       .debug_str	00000000 
00000127 l       .debug_str	00000000 
00000132 l       .debug_str	00000000 
00000144 l       .debug_str	00000000 
0000014a l       .debug_str	00000000 
0000014c l       .debug_str	00000000 
00000152 l       .debug_str	00000000 
0000015a l       .debug_str	00000000 
0000015e l       .debug_str	00000000 
00000166 l       .debug_str	00000000 
0000016e l       .debug_str	00000000 
00000175 l       .debug_str	00000000 
0000017b l       .debug_str	00000000 
0000018f l       .debug_str	00000000 
0000019b l       .debug_str	00000000 
000001a0 l       .debug_str	00000000 
000001a8 l       .debug_str	00000000 
000001af l       .debug_str	00000000 
000001b3 l       .debug_str	00000000 
000001b8 l       .debug_str	00000000 
000001bf l       .debug_str	00000000 
000001c8 l       .debug_str	00000000 
000001d2 l       .debug_str	00000000 
000001d9 l       .debug_str	00000000 
000001de l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
000001f2 l       .debug_str	00000000 
000001fb l       .debug_str	00000000 
00000200 l       .debug_str	00000000 
00000203 l       .debug_str	00000000 
00000207 l       .debug_str	00000000 
00000210 l       .debug_str	00000000 
00000217 l       .debug_str	00000000 
0000021c l       .debug_str	00000000 
00000221 l       .debug_str	00000000 
00000227 l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000237 l       .debug_str	00000000 
0000023a l       .debug_str	00000000 
00000240 l       .debug_str	00000000 
0000024a l       .debug_str	00000000 
00000252 l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
0000025e l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
00000272 l       .debug_str	00000000 
00000295 l       .debug_str	00000000 
000002b4 l       .debug_str	00000000 
000002b6 l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002e2 l       .debug_str	00000000 
000002e7 l       .debug_str	00000000 
000002ed l       .debug_str	00000000 
000002f3 l       .debug_str	00000000 
000002f6 l       .debug_str	00000000 
00000305 l       .debug_str	00000000 
0000030c l       .debug_str	00000000 
00000310 l       .debug_str	00000000 
00000319 l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
0000033e l       .debug_str	00000000 
00000343 l       .debug_str	00000000 
00000354 l       .debug_str	00000000 
0000035e l       .debug_str	00000000 
0000036c l       .debug_str	00000000 
00000370 l       .debug_str	00000000 
0000037b l       .debug_str	00000000 
00000382 l       .debug_str	00000000 
00000388 l       .debug_str	00000000 
0000038c l       .debug_str	00000000 
00000390 l       .debug_str	00000000 
00000398 l       .debug_str	00000000 
000003af l       .debug_str	00000000 
000003d3 l       .debug_str	00000000 
000003ef l       .debug_str	00000000 
000003f9 l       .debug_str	00000000 
00000413 l       .debug_str	00000000 
00000471 l       .debug_str	00000000 
0000047c l       .debug_str	00000000 
00000499 l       .debug_str	00000000 
000004b2 l       .debug_str	00000000 
000004bc l       .debug_str	00000000 
000004d2 l       .debug_str	00000000 
000004f0 l       .debug_str	00000000 
000004f9 l       .debug_str	00000000 
000004fe l       .debug_str	00000000 
00000503 l       .debug_str	00000000 
00000507 l       .debug_str	00000000 
00000510 l       .debug_str	00000000 
0000051a l       .debug_str	00000000 
00000000 l    d  .text.rust_begin_unwind	00000000 .text.rust_begin_unwind
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 .hidden _ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E
00000000 g     F .text.rust_begin_unwind	0000001c rust_begin_unwind



Disassembly of section .text.rust_begin_unwind:

00000000 <rust_begin_unwind>:
rust_begin_unwind():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/panic-halt-0.2.0/src/lib.rs:31
use core::panic::PanicInfo;
use core::sync::atomic::{self, Ordering};

#[inline(never)]
#[panic_handler]
fn panic(_info: &PanicInfo) -> ! {
   0:	b084      	sub	sp, #16
   2:	4601      	mov	r1, r0
   4:	9002      	str	r0, [sp, #8]
   6:	9101      	str	r1, [sp, #4]
   8:	e7ff      	b.n	a <rust_begin_unwind+0xa>
   a:	2004      	movs	r0, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/panic-halt-0.2.0/src/lib.rs:33
    loop {
        atomic::compiler_fence(Ordering::SeqCst);
   c:	f88d 000f 	strb.w	r0, [sp, #15]
  10:	f89d 000f 	ldrb.w	r0, [sp, #15]
  14:	f7ff fffe 	bl	0 <_ZN4core4sync6atomic14compiler_fence17h5e56bab7bd04cc55E>
  18:	e7ff      	b.n	1a <rust_begin_unwind+0x1a>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/panic-halt-0.2.0/src/lib.rs:32
    loop {
  1a:	e7f6      	b.n	a <rust_begin_unwind+0xa>

stable_deref_trait-9e7d5e4eecdf916b.stable_deref_trait.7c4yuoe7-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 stable_deref_trait.7c4yuoe7-cgu.0



typenum-495975305afbbc5e.typenum.5yqoy0wt-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.5yqoy0wt-cgu.0
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000018e l       .debug_str	00000000 
00000192 l       .debug_str	00000000 
00000195 l       .debug_str	00000000 
000001eb l       .debug_str	00000000 
000001ee l       .debug_str	00000000 
00000262 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
000002c5 l       .debug_str	00000000 
0000031f l       .debug_str	00000000 
00000325 l       .debug_str	00000000 
00000397 l       .debug_str	00000000 
000003f3 l       .debug_str	00000000 
000003fa l       .debug_str	00000000 
0000046e l       .debug_str	00000000 
000004e2 l       .debug_str	00000000 
0000053e l       .debug_str	00000000 
0000059d l       .debug_str	00000000 
000005a1 l       .debug_str	00000000 
00000618 l       .debug_str	00000000 
0000068f l       .debug_str	00000000 
000006ee l       .debug_str	00000000 
0000074d l       .debug_str	00000000 
00000751 l       .debug_str	00000000 
000007c8 l       .debug_str	00000000 
0000083f l       .debug_str	00000000 
0000089e l       .debug_str	00000000 
000008f1 l       .debug_str	00000000 
00000944 l       .debug_str	00000000 
00000949 l       .debug_str	00000000 
0000094d l       .debug_str	00000000 
0000095f l       .debug_str	00000000 
00000961 l       .debug_str	00000000 
00000967 l       .debug_str	00000000 
0000096b l       .debug_str	00000000 
00000970 l       .debug_str	00000000 
00000975 l       .debug_str	00000000 
0000097b l       .debug_str	00000000 
00000981 l       .debug_str	00000000 
00000988 l       .debug_str	00000000 
0000098d l       .debug_str	00000000 
00000993 l       .debug_str	00000000 
00000995 l       .debug_str	00000000 
0000099a l       .debug_str	00000000 
0000099e l       .debug_str	00000000 
000009ac l       .debug_str	00000000 
000009b6 l       .debug_str	00000000 
000009ba l       .debug_str	00000000 
000009c2 l       .debug_str	00000000 
000009ca l       .debug_str	00000000 
000009d1 l       .debug_str	00000000 
000009e5 l       .debug_str	00000000 
000009f1 l       .debug_str	00000000 
000009fc l       .debug_str	00000000 
00000a03 l       .debug_str	00000000 
00000a09 l       .debug_str	00000000 
00000a0d l       .debug_str	00000000 
00000a13 l       .debug_str	00000000 
00000a19 l       .debug_str	00000000 
00000a1c l       .debug_str	00000000 
00000a2b l       .debug_str	00000000 
00000a32 l       .debug_str	00000000 
00000a36 l       .debug_str	00000000 
00000a3f l       .debug_str	00000000 
00000a4b l       .debug_str	00000000 
00000a64 l       .debug_str	00000000 
00000a69 l       .debug_str	00000000 
00000a7a l       .debug_str	00000000 
00000a84 l       .debug_str	00000000 
00000ae2 l       .debug_str	00000000 
00000aed l       .debug_str	00000000 
00000b0a l       .debug_str	00000000 
00000b0e l       .debug_str	00000000 
00000b16 l       .debug_str	00000000 
00000b2d l       .debug_str	00000000 
00000b51 l       .debug_str	00000000 
00000b6d l       .debug_str	00000000 
00000b72 l       .debug_str	00000000 
00000b7b l       .debug_str	00000000 
00000b82 l       .debug_str	00000000 
00000b9b l       .debug_str	00000000 
00000ba5 l       .debug_str	00000000 
00000bbf l       .debug_str	00000000 
00000bd3 l       .debug_str	00000000 
00000bdc l       .debug_str	00000000 
00000be3 l       .debug_str	00000000 
00000bee l       .debug_str	00000000 
00000bf3 l       .debug_str	00000000 
00000bfe l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.33f96dbe1c1c0370fcfe0982eddb66b7.0	00000002 .Lanon.33f96dbe1c1c0370fcfe0982eddb66b7.0
00000000 l     O .rodata..Lanon.33f96dbe1c1c0370fcfe0982eddb66b7.1	00000002 .Lanon.33f96dbe1c1c0370fcfe0982eddb66b7.1
00000000 l    d  .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h43dfd4de152e340fE	00000000 .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h43dfd4de152e340fE
00000000 l    d  .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h21fb7f9059d51583E	00000000 .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h21fb7f9059d51583E
00000000 l    d  .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h724f1b7a78312297E	00000000 .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h724f1b7a78312297E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h013e5120085700dcE	00000000 .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h013e5120085700dcE
00000000 l    d  .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h173d4a31d2a61d26E	00000000 .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h173d4a31d2a61d26E
00000000 l    d  .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h3381eb4269a663b7E	00000000 .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h3381eb4269a663b7E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc9ffc51af4d5dc14E	00000000 .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc9ffc51af4d5dc14E
00000000 l    d  .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h5396324c05fcf257E	00000000 .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h5396324c05fcf257E
00000000 l    d  .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17ha931b590444cbf76E	00000000 .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17ha931b590444cbf76E
00000000 l    d  .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h16538758a4114126E	00000000 .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h16538758a4114126E
00000000 l    d  .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17h97fb5b0194c36246E	00000000 .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17h97fb5b0194c36246E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h82d2d3db105ad035E	00000000 .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h82d2d3db105ad035E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h08142b976e14cdeaE	00000000 .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h08142b976e14cdeaE
00000000 l    d  .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h33d8dae094dabcfaE	00000000 .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h33d8dae094dabcfaE
00000000 l    d  .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17hd9c399ca5d8b0df6E	00000000 .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17hd9c399ca5d8b0df6E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17h820aa191175be942E	00000000 .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17h820aa191175be942E
00000000 l    d  .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h637544e84b9bcfb3E	00000000 .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h637544e84b9bcfb3E
00000000 l    d  .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h1b9bd2781b8ed6ffE	00000000 .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h1b9bd2781b8ed6ffE
00000000 l    d  .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hf2e5b0f754fa4d9cE	00000000 .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hf2e5b0f754fa4d9cE
00000000 l    d  .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h880dd54cdeaecaf8E	00000000 .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h880dd54cdeaecaf8E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000 g     F .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hf2e5b0f754fa4d9cE	00000048 _ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hf2e5b0f754fa4d9cE
00000000 g     F .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h880dd54cdeaecaf8E	00000048 _ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h880dd54cdeaecaf8E
00000000 g     F .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h43dfd4de152e340fE	00000006 _ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h43dfd4de152e340fE
00000000 g     F .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h21fb7f9059d51583E	00000006 _ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h21fb7f9059d51583E
00000000 g     F .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h173d4a31d2a61d26E	00000006 _ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h173d4a31d2a61d26E
00000000 g     F .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc9ffc51af4d5dc14E	00000006 _ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc9ffc51af4d5dc14E
00000000 g     F .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h013e5120085700dcE	00000006 _ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h013e5120085700dcE
00000000 g     F .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h16538758a4114126E	00000006 _ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h16538758a4114126E
00000000 g     F .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17hd9c399ca5d8b0df6E	00000006 _ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17hd9c399ca5d8b0df6E
00000000 g     F .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17h97fb5b0194c36246E	00000006 _ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17h97fb5b0194c36246E
00000000 g     F .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h1b9bd2781b8ed6ffE	00000006 _ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h1b9bd2781b8ed6ffE
00000000 g     F .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h33d8dae094dabcfaE	00000006 _ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h33d8dae094dabcfaE
00000000 g     F .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h3381eb4269a663b7E	00000006 _ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h3381eb4269a663b7E
00000000 g     F .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17ha931b590444cbf76E	00000006 _ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17ha931b590444cbf76E
00000000 g     F .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h724f1b7a78312297E	00000006 _ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h724f1b7a78312297E
00000000 g     F .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h5396324c05fcf257E	00000006 _ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h5396324c05fcf257E
00000000 g     F .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17h820aa191175be942E	00000006 _ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17h820aa191175be942E
00000000 g     F .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h82d2d3db105ad035E	00000006 _ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h82d2d3db105ad035E
00000000 g     F .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h637544e84b9bcfb3E	00000006 _ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h637544e84b9bcfb3E
00000000 g     F .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h08142b976e14cdeaE	00000006 _ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h08142b976e14cdeaE



Disassembly of section .text._ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h43dfd4de152e340fE:

00000000 <_ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h43dfd4de152e340fE>:
_ZN56_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..Not$GT$3not17h43dfd4de152e340fE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:76
impl PowerOfTwo for B1 {}

/// Not of 0 (!0 = 1)
impl Not for B0 {
    type Output = B1;
    fn not(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:78
        B1
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h21fb7f9059d51583E:

00000000 <_ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h21fb7f9059d51583E>:
_ZN56_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..Not$GT$3not17h21fb7f9059d51583E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:83
}
/// Not of 1 (!1 = 0)
impl Not for B1 {
    type Output = B0;
    fn not(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:85
        B0
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h724f1b7a78312297E:

00000000 <_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h724f1b7a78312297E>:
_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$LT$typenum..bit..B0$GT$$GT$6bitand17h724f1b7a78312297E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:99
}

/// And with 1 ( 1 & 0 = 0)
impl BitAnd<B0> for B1 {
    type Output = B0;
    fn bitand(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:101
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h013e5120085700dcE:

00000000 <_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h013e5120085700dcE>:
_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h013e5120085700dcE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:107
}

/// And with 1 ( 1 & 1 = 1)
impl BitAnd<B1> for B1 {
    type Output = B1;
    fn bitand(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:109
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h173d4a31d2a61d26E:

00000000 <_ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h173d4a31d2a61d26E>:
_ZN58_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h173d4a31d2a61d26E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:115
}

/// Or with 0 ( 0 | 0 = 0)
impl BitOr<B0> for B0 {
    type Output = B0;
    fn bitor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:117
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h3381eb4269a663b7E:

00000000 <_ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h3381eb4269a663b7E>:
_ZN82_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitOr$LT$typenum..bit..B1$GT$$GT$5bitor17h3381eb4269a663b7E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:123
}

/// Or with 0 ( 0 | 1 = 1)
impl BitOr<B1> for B0 {
    type Output = B1;
    fn bitor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:125
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc9ffc51af4d5dc14E:

00000000 <_ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc9ffc51af4d5dc14E>:
_ZN59_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17hc9ffc51af4d5dc14E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:139
}

/// Xor between 0 and 0 ( 0 ^ 0 = 0)
impl BitXor<B0> for B0 {
    type Output = B0;
    fn bitxor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:141
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h5396324c05fcf257E:

00000000 <_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h5396324c05fcf257E>:
_ZN83_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B0$GT$$GT$6bitxor17h5396324c05fcf257E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:146
}
/// Xor between 1 and 0 ( 1 ^ 0 = 1)
impl BitXor<B0> for B1 {
    type Output = B1;
    fn bitxor(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:148
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17ha931b590444cbf76E:

00000000 <_ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17ha931b590444cbf76E>:
_ZN83_$LT$typenum..bit..B0$u20$as$u20$core..ops..bit..BitXor$LT$typenum..bit..B1$GT$$GT$6bitxor17ha931b590444cbf76E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:153
}
/// Xor between 0 and 1 ( 0 ^ 1 = 1)
impl BitXor<B1> for B0 {
    type Output = B1;
    fn bitxor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:155
        B1
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h16538758a4114126E:

00000000 <_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h16538758a4114126E>:
_ZN59_$LT$typenum..bit..B1$u20$as$u20$core..ops..bit..BitXor$GT$6bitxor17h16538758a4114126E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:160
}
/// Xor between 1 and 1 ( 1 ^ 1 = 0)
impl BitXor<B1> for B1 {
    type Output = B0;
    fn bitxor(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:162
        B0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17h97fb5b0194c36246E:

00000000 <_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17h97fb5b0194c36246E>:
_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$GT$3min17h97fb5b0194c36246E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:225
}

use Min;
impl Min<B0> for B0 {
    type Output = B0;
    fn min(self, _: B0) -> B0 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:227
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h82d2d3db105ad035E:

00000000 <_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h82d2d3db105ad035E>:
_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B1$GT$$GT$3min17h82d2d3db105ad035E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:231
}
impl Min<B1> for B0 {
    type Output = B0;
    fn min(self, _: B1) -> B0 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:233
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h08142b976e14cdeaE:

00000000 <_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h08142b976e14cdeaE>:
_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$LT$typenum..bit..B0$GT$$GT$3min17h08142b976e14cdeaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:237
}
impl Min<B0> for B1 {
    type Output = B0;
    fn min(self, rhs: B0) -> B0 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:239
        rhs
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h33d8dae094dabcfaE:

00000000 <_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h33d8dae094dabcfaE>:
_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Min$GT$3min17h33d8dae094dabcfaE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:243
}
impl Min<B1> for B1 {
    type Output = B1;
    fn min(self, _: B1) -> B1 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:245
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17hd9c399ca5d8b0df6E:

00000000 <_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17hd9c399ca5d8b0df6E>:
_ZN65_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$GT$3max17hd9c399ca5d8b0df6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:251
}

use Max;
impl Max<B0> for B0 {
    type Output = B0;
    fn max(self, _: B0) -> B0 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:253
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17h820aa191175be942E:

00000000 <_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17h820aa191175be942E>:
_ZN89_$LT$typenum..bit..B0$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B1$GT$$GT$3max17h820aa191175be942E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:257
}
impl Max<B1> for B0 {
    type Output = B1;
    fn max(self, rhs: B1) -> B1 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:259
        rhs
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h637544e84b9bcfb3E:

00000000 <_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h637544e84b9bcfb3E>:
_ZN89_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$LT$typenum..bit..B0$GT$$GT$3max17h637544e84b9bcfb3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:263
}
impl Max<B0> for B1 {
    type Output = B1;
    fn max(self, _: B0) -> B1 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:265
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h1b9bd2781b8ed6ffE:

00000000 <_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h1b9bd2781b8ed6ffE>:
_ZN65_$LT$typenum..bit..B1$u20$as$u20$typenum..type_operators..Max$GT$3max17h1b9bd2781b8ed6ffE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:269
}
impl Max<B1> for B1 {
    type Output = B1;
    fn max(self, _: B1) -> B1 {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:271
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hf2e5b0f754fa4d9cE:

00000000 <_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hf2e5b0f754fa4d9cE>:
_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hf2e5b0f754fa4d9cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:19
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hf2e5b0f754fa4d9cE+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..bit..B0$u20$as$u20$core..fmt..Debug$GT$3fmt17hf2e5b0f754fa4d9cE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h880dd54cdeaecaf8E:

00000000 <_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h880dd54cdeaecaf8E>:
_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h880dd54cdeaecaf8E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/bit.rs:31
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h880dd54cdeaecaf8E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..bit..B1$u20$as$u20$core..fmt..Debug$GT$3fmt17h880dd54cdeaecaf8E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-495975305afbbc5e.typenum.5yqoy0wt-cgu.1.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.5yqoy0wt-cgu.1
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000e0 l       .debug_str	00000000 
000000e8 l       .debug_str	00000000 
000000f1 l       .debug_str	00000000 
00000168 l       .debug_str	00000000 
0000016f l       .debug_str	00000000 
00000000 l    d  .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417h5cc96c0130372494E	00000000 .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417h5cc96c0130372494E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417h5cc96c0130372494E	0000000c _ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417h5cc96c0130372494E



Disassembly of section .text._ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417h5cc96c0130372494E:

00000000 <_ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417h5cc96c0130372494E>:
_ZN86_$LT$typenum..private..InvertedUTerm$u20$as$u20$typenum..private..InvertedUnsigned$GT$6to_u6417h5cc96c0130372494E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/private.rs:114
pub trait InvertedUnsigned {
    fn to_u64() -> u64;
}

impl InvertedUnsigned for InvertedUTerm {
    fn to_u64() -> u64 {
   0:	b081      	sub	sp, #4
   2:	2000      	movs	r0, #0
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/private.rs:116
        0
    }
   4:	9000      	str	r0, [sp, #0]
   6:	9900      	ldr	r1, [sp, #0]
   8:	b001      	add	sp, #4
   a:	4770      	bx	lr

typenum-495975305afbbc5e.typenum.5yqoy0wt-cgu.2.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.5yqoy0wt-cgu.2
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000134 l       .debug_str	00000000 
00000187 l       .debug_str	00000000 
000001d7 l       .debug_str	00000000 
00000228 l       .debug_str	00000000 
0000022d l       .debug_str	00000000 
00000235 l       .debug_str	00000000 
00000247 l       .debug_str	00000000 
00000249 l       .debug_str	00000000 
0000024f l       .debug_str	00000000 
00000253 l       .debug_str	00000000 
00000258 l       .debug_str	00000000 
0000025d l       .debug_str	00000000 
00000263 l       .debug_str	00000000 
00000269 l       .debug_str	00000000 
00000270 l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
0000027b l       .debug_str	00000000 
0000027d l       .debug_str	00000000 
00000282 l       .debug_str	00000000 
00000286 l       .debug_str	00000000 
00000294 l       .debug_str	00000000 
0000029e l       .debug_str	00000000 
000002a2 l       .debug_str	00000000 
000002aa l       .debug_str	00000000 
000002b2 l       .debug_str	00000000 
000002b9 l       .debug_str	00000000 
000002cd l       .debug_str	00000000 
000002d9 l       .debug_str	00000000 
000002e4 l       .debug_str	00000000 
000002eb l       .debug_str	00000000 
000002f1 l       .debug_str	00000000 
000002f5 l       .debug_str	00000000 
000002fb l       .debug_str	00000000 
00000301 l       .debug_str	00000000 
00000304 l       .debug_str	00000000 
00000313 l       .debug_str	00000000 
0000031a l       .debug_str	00000000 
0000031e l       .debug_str	00000000 
00000327 l       .debug_str	00000000 
00000333 l       .debug_str	00000000 
0000034c l       .debug_str	00000000 
00000351 l       .debug_str	00000000 
00000362 l       .debug_str	00000000 
0000036c l       .debug_str	00000000 
000003ca l       .debug_str	00000000 
000003d5 l       .debug_str	00000000 
000003f2 l       .debug_str	00000000 
000003f6 l       .debug_str	00000000 
000003fe l       .debug_str	00000000 
00000415 l       .debug_str	00000000 
00000439 l       .debug_str	00000000 
00000455 l       .debug_str	00000000 
0000045a l       .debug_str	00000000 
00000463 l       .debug_str	00000000 
0000046a l       .debug_str	00000000 
00000483 l       .debug_str	00000000 
0000048d l       .debug_str	00000000 
000004a7 l       .debug_str	00000000 
000004bb l       .debug_str	00000000 
000004c4 l       .debug_str	00000000 
000004cb l       .debug_str	00000000 
000004d6 l       .debug_str	00000000 
000004db l       .debug_str	00000000 
000004e6 l       .debug_str	00000000 
000004eb l       .debug_str	00000000 
000004fa l       .debug_str	00000000 
00000500 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.96bb5e50b2d7915c21b7670d65d77258.0	00000007 .Lanon.96bb5e50b2d7915c21b7670d65d77258.0
00000000 l     O .rodata.cst4	00000004 .Lanon.96bb5e50b2d7915c21b7670d65d77258.1
00000000 l     O .rodata..Lanon.96bb5e50b2d7915c21b7670d65d77258.2	00000005 .Lanon.96bb5e50b2d7915c21b7670d65d77258.2
00000000 l    d  .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h398315aca940bad3E	00000000 .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h398315aca940bad3E
00000000 l    d  .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c44200622845604E	00000000 .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c44200622845604E
00000000 l    d  .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h496172fed7ae48ceE	00000000 .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h496172fed7ae48ceE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000 g     F .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c44200622845604E	00000048 _ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c44200622845604E
00000000 g     F .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h496172fed7ae48ceE	00000048 _ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h496172fed7ae48ceE
00000000 g     F .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h398315aca940bad3E	00000048 _ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h398315aca940bad3E



Disassembly of section .text._ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h398315aca940bad3E:

00000000 <_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h398315aca940bad3E>:
_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h398315aca940bad3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:84
pub use int::{NInt, PInt};
pub use array::{ATerm, TArr};

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Greater`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e07 	mov.w	lr, #7
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h398315aca940bad3E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..Greater$u20$as$u20$core..fmt..Debug$GT$3fmt17h398315aca940bad3E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c44200622845604E:

00000000 <_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c44200622845604E>:
_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c44200622845604E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:89
pub struct Greater;

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Less`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e04 	mov.w	lr, #4
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  32:	e7ff      	b.n	34 <_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c44200622845604E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN50_$LT$typenum..Less$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c44200622845604E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h496172fed7ae48ceE:

00000000 <_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h496172fed7ae48ceE>:
_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h496172fed7ae48ceE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/lib.rs:94
pub struct Less;

/// A potential output from `Cmp`, this is the type equivalent to the enum variant
/// `core::cmp::Ordering::Equal`.
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  32:	e7ff      	b.n	34 <_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h496172fed7ae48ceE+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN51_$LT$typenum..Equal$u20$as$u20$core..fmt..Debug$GT$3fmt17h496172fed7ae48ceE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-495975305afbbc5e.typenum.5yqoy0wt-cgu.3.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.5yqoy0wt-cgu.3
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
0000012f l       .debug_str	00000000 
00000137 l       .debug_str	00000000 
0000013e l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000147 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000155 l       .debug_str	00000000 
00000158 l       .debug_str	00000000 
00000181 l       .debug_str	00000000 
00000183 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001bb l       .debug_str	00000000 
000001bd l       .debug_str	00000000 
000001ea l       .debug_str	00000000 
00000233 l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
0000027e l       .debug_str	00000000 
00000284 l       .debug_str	00000000 
000002bb l       .debug_str	00000000 
000002fc l       .debug_str	00000000 
00000354 l       .debug_str	00000000 
00000358 l       .debug_str	00000000 
0000035b l       .debug_str	00000000 
000003b3 l       .debug_str	00000000 
000003b7 l       .debug_str	00000000 
0000042f l       .debug_str	00000000 
00000434 l       .debug_str	00000000 
00000493 l       .debug_str	00000000 
00000497 l       .debug_str	00000000 
000004f6 l       .debug_str	00000000 
000004fa l       .debug_str	00000000 
00000587 l       .debug_str	00000000 
0000058b l       .debug_str	00000000 
00000591 l       .debug_str	00000000 
000005e4 l       .debug_str	00000000 
000005e9 l       .debug_str	00000000 
000005fb l       .debug_str	00000000 
000005fd l       .debug_str	00000000 
00000603 l       .debug_str	00000000 
00000607 l       .debug_str	00000000 
0000060c l       .debug_str	00000000 
00000611 l       .debug_str	00000000 
00000617 l       .debug_str	00000000 
0000061d l       .debug_str	00000000 
00000624 l       .debug_str	00000000 
00000629 l       .debug_str	00000000 
0000062f l       .debug_str	00000000 
00000634 l       .debug_str	00000000 
00000642 l       .debug_str	00000000 
0000064c l       .debug_str	00000000 
00000650 l       .debug_str	00000000 
00000658 l       .debug_str	00000000 
00000660 l       .debug_str	00000000 
00000667 l       .debug_str	00000000 
0000067b l       .debug_str	00000000 
00000687 l       .debug_str	00000000 
00000692 l       .debug_str	00000000 
00000699 l       .debug_str	00000000 
0000069f l       .debug_str	00000000 
000006a3 l       .debug_str	00000000 
000006a9 l       .debug_str	00000000 
000006af l       .debug_str	00000000 
000006b2 l       .debug_str	00000000 
000006c1 l       .debug_str	00000000 
000006c5 l       .debug_str	00000000 
000006ce l       .debug_str	00000000 
000006da l       .debug_str	00000000 
000006f3 l       .debug_str	00000000 
000006f8 l       .debug_str	00000000 
00000709 l       .debug_str	00000000 
00000713 l       .debug_str	00000000 
00000771 l       .debug_str	00000000 
0000077c l       .debug_str	00000000 
00000799 l       .debug_str	00000000 
0000079d l       .debug_str	00000000 
000007b4 l       .debug_str	00000000 
000007d8 l       .debug_str	00000000 
000007f4 l       .debug_str	00000000 
000007f9 l       .debug_str	00000000 
00000802 l       .debug_str	00000000 
00000809 l       .debug_str	00000000 
00000822 l       .debug_str	00000000 
0000082c l       .debug_str	00000000 
00000846 l       .debug_str	00000000 
0000085a l       .debug_str	00000000 
00000863 l       .debug_str	00000000 
0000086a l       .debug_str	00000000 
00000875 l       .debug_str	00000000 
0000087a l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.582c823be5dfebd4cee3dd02ac695ca2.0	00000002 .Lanon.582c823be5dfebd4cee3dd02ac695ca2.0
00000000 l    d  .text._ZN7typenum3int13PInt$LT$U$GT$3new17hafb6fad44ac6bb60E	00000000 .text._ZN7typenum3int13PInt$LT$U$GT$3new17hafb6fad44ac6bb60E
00000000 l    d  .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17hef4be759e4f5c393E	00000000 .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17hef4be759e4f5c393E
00000000 l    d  .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h3c32f3b27a0a8b60E	00000000 .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h3c32f3b27a0a8b60E
00000000 l    d  .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h395d85a84fe467d5E	00000000 .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h395d85a84fe467d5E
00000000 l    d  .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hec4ad605e85c020dE	00000000 .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hec4ad605e85c020dE
00000000 l    d  .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17h052d2ff66652d9d6E	00000000 .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17h052d2ff66652d9d6E
00000000 l    d  .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h9a64ea31a343c69eE	00000000 .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h9a64ea31a343c69eE
00000000 l    d  .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h66f5753c6788071cE	00000000 .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h66f5753c6788071cE
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000 g     F .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h66f5753c6788071cE	00000048 _ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h66f5753c6788071cE
00000000 g     F .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17hef4be759e4f5c393E	00000006 _ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17hef4be759e4f5c393E
00000000 g     F .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h3c32f3b27a0a8b60E	00000006 _ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h3c32f3b27a0a8b60E
00000000 g     F .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17h052d2ff66652d9d6E	00000006 _ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17h052d2ff66652d9d6E
00000000 g     F .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hec4ad605e85c020dE	00000006 _ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hec4ad605e85c020dE
00000000 g     F .text._ZN7typenum3int13PInt$LT$U$GT$3new17hafb6fad44ac6bb60E	00000006 _ZN7typenum3int13PInt$LT$U$GT$3new17hafb6fad44ac6bb60E
00000000 g     F .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h9a64ea31a343c69eE	00000006 _ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h9a64ea31a343c69eE
00000000 g     F .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h395d85a84fe467d5E	0000000e _ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h395d85a84fe467d5E



Disassembly of section .text._ZN7typenum3int13PInt$LT$U$GT$3new17hafb6fad44ac6bb60E:

00000000 <_ZN7typenum3int13PInt$LT$U$GT$3new17hafb6fad44ac6bb60E>:
_ZN7typenum3int13PInt$LT$U$GT$3new17hafb6fad44ac6bb60E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:56
}

impl<U: Unsigned + NonZero> PInt<U> {
    /// Instantiates a singleton representing this strictly positive integer.
    #[inline]
    pub fn new() -> PInt<U> {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:60
        PInt {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17hef4be759e4f5c393E:

00000000 <_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17hef4be759e4f5c393E>:
_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Neg$GT$3neg17hef4be759e4f5c393E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:204
// Neg

/// `-Z0 = Z0`
impl Neg for Z0 {
    type Output = Z0;
    fn neg(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:206
        Z0
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h3c32f3b27a0a8b60E:

00000000 <_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h3c32f3b27a0a8b60E>:
_ZN58_$LT$typenum..int..Z0$u20$as$u20$core..ops..arith..Sub$GT$3sub17h3c32f3b27a0a8b60E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:328
// Sub

/// `Z0 - Z0 = Z0`
impl Sub<Z0> for Z0 {
    type Output = Z0;
    fn sub(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:330
        Z0
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h395d85a84fe467d5E:

00000000 <_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h395d85a84fe467d5E>:
_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h395d85a84fe467d5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:647
// Pow

/// 0^0 = 1
impl Pow<Z0> for Z0 {
    type Output = P1;
    fn powi(self, _: Z0) -> Self::Output {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:648
        P1::new()
   4:	f7ff fffe 	bl	0 <_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h395d85a84fe467d5E>
   8:	e7ff      	b.n	a <_ZN89_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Pow$LT$typenum..int..Z0$GT$$GT$4powi17h395d85a84fe467d5E+0xa>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:649
    }
   a:	b002      	add	sp, #8
   c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hec4ad605e85c020dE:

00000000 <_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hec4ad605e85c020dE>:
_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Min$GT$3min17hec4ad605e85c020dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:750
// Min
use {Max, Maximum, Min, Minimum};

impl Min<Z0> for Z0 {
    type Output = Z0;
    fn min(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:752
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17h052d2ff66652d9d6E:

00000000 <_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17h052d2ff66652d9d6E>:
_ZN65_$LT$typenum..int..Z0$u20$as$u20$typenum..type_operators..Max$GT$3max17h052d2ff66652d9d6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:846
// ---------------------------------------------------------------------------------------
// Max

impl Max<Z0> for Z0 {
    type Output = Z0;
    fn max(self, _: Z0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:848
        self
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h9a64ea31a343c69eE:

00000000 <_ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h9a64ea31a343c69eE>:
_ZN7typenum5array97_$LT$impl$u20$core..ops..arith..Mul$LT$typenum..array..ATerm$GT$$u20$for$u20$typenum..int..Z0$GT$3mul17h9a64ea31a343c69eE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:141
    }
}

impl Mul<ATerm> for Z0 {
    type Output = ATerm;
    fn mul(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:143
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h66f5753c6788071cE:

00000000 <_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h66f5753c6788071cE>:
_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h66f5753c6788071cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/int.rs:74
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e02 	mov.w	lr, #2
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  32:	e7ff      	b.n	34 <_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h66f5753c6788071cE+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN53_$LT$typenum..int..Z0$u20$as$u20$core..fmt..Debug$GT$3fmt17h66f5753c6788071cE+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-495975305afbbc5e.typenum.5yqoy0wt-cgu.4.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.5yqoy0wt-cgu.4
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000130 l       .debug_str	00000000 
00000138 l       .debug_str	00000000 
0000013f l       .debug_str	00000000 
00000143 l       .debug_str	00000000 
00000149 l       .debug_str	00000000 
0000014d l       .debug_str	00000000 
00000151 l       .debug_str	00000000 
00000154 l       .debug_str	00000000 
0000017d l       .debug_str	00000000 
0000017f l       .debug_str	00000000 
000001b5 l       .debug_str	00000000 
000001b7 l       .debug_str	00000000 
000001b9 l       .debug_str	00000000 
000001e6 l       .debug_str	00000000 
000001ef l       .debug_str	00000000 
0000022b l       .debug_str	00000000 
00000256 l       .debug_str	00000000 
000002b9 l       .debug_str	00000000 
000002bd l       .debug_str	00000000 
00000331 l       .debug_str	00000000 
00000335 l       .debug_str	00000000 
000003a9 l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
000004c4 l       .debug_str	00000000 
00000520 l       .debug_str	00000000 
00000592 l       .debug_str	00000000 
00000596 l       .debug_str	00000000 
00000608 l       .debug_str	00000000 
0000067a l       .debug_str	00000000 
0000067e l       .debug_str	00000000 
000006f0 l       .debug_str	00000000 
00000764 l       .debug_str	00000000 
00000768 l       .debug_str	00000000 
000007dc l       .debug_str	00000000 
00000833 l       .debug_str	00000000 
00000838 l       .debug_str	00000000 
0000084e l       .debug_str	00000000 
00000851 l       .debug_str	00000000 
00000853 l       .debug_str	00000000 
00000859 l       .debug_str	00000000 
0000085d l       .debug_str	00000000 
00000862 l       .debug_str	00000000 
00000867 l       .debug_str	00000000 
0000086d l       .debug_str	00000000 
00000873 l       .debug_str	00000000 
0000087a l       .debug_str	00000000 
0000087f l       .debug_str	00000000 
00000885 l       .debug_str	00000000 
0000088a l       .debug_str	00000000 
00000898 l       .debug_str	00000000 
000008a2 l       .debug_str	00000000 
000008a6 l       .debug_str	00000000 
000008ae l       .debug_str	00000000 
000008b6 l       .debug_str	00000000 
000008bd l       .debug_str	00000000 
000008d1 l       .debug_str	00000000 
000008dd l       .debug_str	00000000 
000008e8 l       .debug_str	00000000 
000008ef l       .debug_str	00000000 
000008f5 l       .debug_str	00000000 
000008f9 l       .debug_str	00000000 
000008ff l       .debug_str	00000000 
00000905 l       .debug_str	00000000 
00000908 l       .debug_str	00000000 
00000917 l       .debug_str	00000000 
0000091b l       .debug_str	00000000 
00000924 l       .debug_str	00000000 
00000930 l       .debug_str	00000000 
00000949 l       .debug_str	00000000 
0000094e l       .debug_str	00000000 
0000095f l       .debug_str	00000000 
00000969 l       .debug_str	00000000 
000009c7 l       .debug_str	00000000 
000009d2 l       .debug_str	00000000 
000009ef l       .debug_str	00000000 
000009f3 l       .debug_str	00000000 
00000a0a l       .debug_str	00000000 
00000a2e l       .debug_str	00000000 
00000a4a l       .debug_str	00000000 
00000a4f l       .debug_str	00000000 
00000a58 l       .debug_str	00000000 
00000a5f l       .debug_str	00000000 
00000a78 l       .debug_str	00000000 
00000a82 l       .debug_str	00000000 
00000a9c l       .debug_str	00000000 
00000ab0 l       .debug_str	00000000 
00000ab9 l       .debug_str	00000000 
00000ac0 l       .debug_str	00000000 
00000acb l       .debug_str	00000000 
00000ad0 l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.c768b5a77f1a396034dca3ce98284b0d.0	00000005 .Lanon.c768b5a77f1a396034dca3ce98284b0d.0
00000000 l    d  .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1ebbedf28089ded6E	00000000 .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1ebbedf28089ded6E
00000000 l    d  .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h044bfa1df9460d6dE	00000000 .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h044bfa1df9460d6dE
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h9081dbc08dc6e081E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h9081dbc08dc6e081E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17hb0cb2d3633b065c9E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17hb0cb2d3633b065c9E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17hf7771aed763f5536E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17hf7771aed763f5536E
00000000 l    d  .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h6a3747540f53a36bE	00000000 .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h6a3747540f53a36bE
00000000 l    d  .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h7e585d3a768f5cd6E	00000000 .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h7e585d3a768f5cd6E
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17h2490dcf985f74204E	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17h2490dcf985f74204E
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17h558802a1938c9988E	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17h558802a1938c9988E
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h40bbe45139ec4f14E	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h40bbe45139ec4f14E
00000000 l    d  .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h5bff47d1363779beE	00000000 .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h5bff47d1363779beE
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h491797d5bcc19f81E	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h491797d5bcc19f81E
00000000 l    d  .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h815050d4ab5a6e5bE	00000000 .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h815050d4ab5a6e5bE
00000000 l    d  .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h039429262f5797f3E	00000000 .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h039429262f5797f3E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000 g     F .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h6a3747540f53a36bE	00000006 _ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h6a3747540f53a36bE
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000 g     F .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h039429262f5797f3E	00000048 _ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h039429262f5797f3E
00000000 g     F .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h7e585d3a768f5cd6E	00000006 _ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h7e585d3a768f5cd6E
00000000 g     F .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h044bfa1df9460d6dE	0000000c _ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h044bfa1df9460d6dE
00000000 g     F .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1ebbedf28089ded6E	00000006 _ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1ebbedf28089ded6E
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17h2490dcf985f74204E	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17h2490dcf985f74204E
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17h558802a1938c9988E	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17h558802a1938c9988E
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h40bbe45139ec4f14E	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h40bbe45139ec4f14E
00000000 g     F .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h5bff47d1363779beE	00000006 _ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h5bff47d1363779beE
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h9081dbc08dc6e081E	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h9081dbc08dc6e081E
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17hb0cb2d3633b065c9E	0000000e _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17hb0cb2d3633b065c9E
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h491797d5bcc19f81E	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h491797d5bcc19f81E
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h815050d4ab5a6e5bE	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h815050d4ab5a6e5bE
00000000 g     F .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17hf7771aed763f5536E	00000006 _ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17hf7771aed763f5536E



Disassembly of section .text._ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1ebbedf28089ded6E:

00000000 <_ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1ebbedf28089ded6E>:
_ZN7typenum4uint17UInt$LT$U$C$B$GT$3new17h1ebbedf28089ded6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:154
}

impl<U: Unsigned, B: Bit> UInt<U, B> {
    /// Instantiates a singleton representing this unsigned integer.
    #[inline]
    pub fn new() -> UInt<U, B> {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:158
        UInt {
            _marker: PhantomData,
        }
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h044bfa1df9460d6dE:

00000000 <_ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h044bfa1df9460d6dE>:
_ZN69_$LT$typenum..uint..UTerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h044bfa1df9460d6dE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:242
// Getting length of unsigned integers, which is defined as the number of bits before `UTerm`

/// Length of `UTerm` by itself is 0
impl Len for UTerm {
    type Output = U0;
    fn len(&self) -> Self::Output {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:244
        UTerm
    }
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h9081dbc08dc6e081E:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h9081dbc08dc6e081E>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B0$GT$$GT$3add17h9081dbc08dc6e081E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:266
// Adding bits to unsigned integers

/// `UTerm + B0 = UTerm`
impl Add<B0> for UTerm {
    type Output = UTerm;
    fn add(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:268
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17hb0cb2d3633b065c9E:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17hb0cb2d3633b065c9E>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17hb0cb2d3633b065c9E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:282
}

/// `UTerm + B1 = UInt<UTerm, B1>`
impl Add<B1> for UTerm {
    type Output = UInt<UTerm, B1>;
    fn add(self, _: B1) -> Self::Output {
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:283
        UInt::new()
   4:	f7ff fffe 	bl	0 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17hb0cb2d3633b065c9E>
   8:	e7ff      	b.n	a <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Add$LT$typenum..bit..B1$GT$$GT$3add17hb0cb2d3633b065c9E+0xa>
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:284
    }
   a:	b002      	add	sp, #8
   c:	bd80      	pop	{r7, pc}

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17hf7771aed763f5536E:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17hf7771aed763f5536E>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B0$GT$$GT$3sub17hf7771aed763f5536E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:377
// Subtracting bits from unsigned integers

/// `UTerm - B0 = Term`
impl Sub<B0> for UTerm {
    type Output = UTerm;
    fn sub(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:379
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h6a3747540f53a36bE:

00000000 <_ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h6a3747540f53a36bE>:
_ZN132_$LT$typenum..uint..UInt$LT$typenum..uint..UTerm$C$typenum..bit..B1$GT$$u20$as$u20$core..ops..arith..Sub$LT$typenum..bit..B1$GT$$GT$3sub17h6a3747540f53a36bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:401
}

/// `UInt<UTerm, B1> - B1 = UTerm`
impl Sub<B1> for UInt<UTerm, B1> {
    type Output = UTerm;
    fn sub(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:403
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h7e585d3a768f5cd6E:

00000000 <_ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h7e585d3a768f5cd6E>:
_ZN62_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h7e585d3a768f5cd6E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:424
// Subtracting unsigned integers

/// `UTerm - UTerm = UTerm`
impl Sub<UTerm> for UTerm {
    type Output = UTerm;
    fn sub(self, _: UTerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:426
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17h2490dcf985f74204E:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17h2490dcf985f74204E>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B0$GT$$GT$3shl17h2490dcf985f74204E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:680
// Shl unsigned integers

/// Shifting `UTerm` by a 0 bit: `UTerm << B0 = UTerm`
impl Shl<B0> for UTerm {
    type Output = UTerm;
    fn shl(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:682
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17h558802a1938c9988E:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17h558802a1938c9988E>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shl$LT$typenum..bit..B1$GT$$GT$3shl17h558802a1938c9988E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:688
}

/// Shifting `UTerm` by a 1 bit: `UTerm << B1 = UTerm`
impl Shl<B1> for UTerm {
    type Output = UTerm;
    fn shl(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:690
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h40bbe45139ec4f14E:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h40bbe45139ec4f14E>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B0$GT$$GT$3shr17h40bbe45139ec4f14E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:759
}

/// Shifting right `UTerm` by a 0 bit: `UTerm >> B0 = UTerm`
impl Shr<B0> for UTerm {
    type Output = UTerm;
    fn shr(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:761
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h5bff47d1363779beE:

00000000 <_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h5bff47d1363779beE>:
_ZN84_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..bit..Shr$LT$typenum..bit..B1$GT$$GT$3shr17h5bff47d1363779beE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:767
}

/// Shifting right `UTerm` by a 1 bit: `UTerm >> B1 = UTerm`
impl Shr<B1> for UTerm {
    type Output = UTerm;
    fn shr(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:769
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h491797d5bcc19f81E:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h491797d5bcc19f81E>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B0$GT$$GT$3mul17h491797d5bcc19f81E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:814
}

/// `UTerm * B0 = UTerm`
impl Mul<B0> for UTerm {
    type Output = UTerm;
    fn mul(self, _: B0) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:816
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h815050d4ab5a6e5bE:

00000000 <_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h815050d4ab5a6e5bE>:
_ZN86_$LT$typenum..uint..UTerm$u20$as$u20$core..ops..arith..Mul$LT$typenum..bit..B1$GT$$GT$3mul17h815050d4ab5a6e5bE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:822
}

/// `UTerm * B1 = UTerm`
impl Mul<B1> for UTerm {
    type Output = UTerm;
    fn mul(self, _: B1) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:824
        UTerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h039429262f5797f3E:

00000000 <_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h039429262f5797f3E>:
_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h039429262f5797f3E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/uint.rs:49
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug, Default)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  32:	e7ff      	b.n	34 <_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h039429262f5797f3E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN57_$LT$typenum..uint..UTerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h039429262f5797f3E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

typenum-495975305afbbc5e.typenum.5yqoy0wt-cgu.5.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 typenum.5yqoy0wt-cgu.5
00000000 l       .debug_str	00000000 
00000039 l       .debug_str	00000000 
0000008e l       .debug_str	00000000 
000000d8 l       .debug_str	00000000 
000000dd l       .debug_str	00000000 
000000e4 l       .debug_str	00000000 
000000e7 l       .debug_str	00000000 
000000ea l       .debug_str	00000000 
000000ee l       .debug_str	00000000 
000000f5 l       .debug_str	00000000 
000000f9 l       .debug_str	00000000 
000000fc l       .debug_str	00000000 
000000ff l       .debug_str	00000000 
00000104 l       .debug_str	00000000 
0000010a l       .debug_str	00000000 
00000111 l       .debug_str	00000000 
00000119 l       .debug_str	00000000 
00000123 l       .debug_str	00000000 
0000012b l       .debug_str	00000000 
00000131 l       .debug_str	00000000 
0000013a l       .debug_str	00000000 
0000019e l       .debug_str	00000000 
000001a2 l       .debug_str	00000000 
000001a7 l       .debug_str	00000000 
000001ad l       .debug_str	00000000 
0000020a l       .debug_str	00000000 
0000020e l       .debug_str	00000000 
00000214 l       .debug_str	00000000 
00000271 l       .debug_str	00000000 
00000275 l       .debug_str	00000000 
000002d2 l       .debug_str	00000000 
000002d6 l       .debug_str	00000000 
0000032e l       .debug_str	00000000 
00000333 l       .debug_str	00000000 
0000034a l       .debug_str	00000000 
0000034c l       .debug_str	00000000 
00000352 l       .debug_str	00000000 
00000356 l       .debug_str	00000000 
0000035b l       .debug_str	00000000 
00000360 l       .debug_str	00000000 
00000366 l       .debug_str	00000000 
0000036c l       .debug_str	00000000 
00000373 l       .debug_str	00000000 
00000378 l       .debug_str	00000000 
0000037e l       .debug_str	00000000 
00000380 l       .debug_str	00000000 
00000385 l       .debug_str	00000000 
00000389 l       .debug_str	00000000 
00000397 l       .debug_str	00000000 
000003a1 l       .debug_str	00000000 
000003a5 l       .debug_str	00000000 
000003ad l       .debug_str	00000000 
000003b5 l       .debug_str	00000000 
000003bc l       .debug_str	00000000 
000003d0 l       .debug_str	00000000 
000003dc l       .debug_str	00000000 
000003e7 l       .debug_str	00000000 
000003ee l       .debug_str	00000000 
000003f4 l       .debug_str	00000000 
000003f8 l       .debug_str	00000000 
000003fe l       .debug_str	00000000 
00000404 l       .debug_str	00000000 
00000407 l       .debug_str	00000000 
00000416 l       .debug_str	00000000 
0000041d l       .debug_str	00000000 
00000421 l       .debug_str	00000000 
0000042a l       .debug_str	00000000 
00000436 l       .debug_str	00000000 
0000044f l       .debug_str	00000000 
00000454 l       .debug_str	00000000 
00000465 l       .debug_str	00000000 
0000046f l       .debug_str	00000000 
000004cd l       .debug_str	00000000 
000004d8 l       .debug_str	00000000 
000004f5 l       .debug_str	00000000 
000004f9 l       .debug_str	00000000 
00000501 l       .debug_str	00000000 
00000518 l       .debug_str	00000000 
0000053c l       .debug_str	00000000 
00000558 l       .debug_str	00000000 
0000055d l       .debug_str	00000000 
00000566 l       .debug_str	00000000 
0000056d l       .debug_str	00000000 
00000586 l       .debug_str	00000000 
00000590 l       .debug_str	00000000 
000005aa l       .debug_str	00000000 
000005be l       .debug_str	00000000 
000005c7 l       .debug_str	00000000 
000005ce l       .debug_str	00000000 
000005d9 l       .debug_str	00000000 
000005de l       .debug_str	00000000 
00000000 l     O .rodata..Lanon.92eee5745f037f8d44342e232bd79395.0	00000005 .Lanon.92eee5745f037f8d44342e232bd79395.0
00000000 l    d  .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h02f0e0566eb9449cE	00000000 .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h02f0e0566eb9449cE
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17heed53a2c03039957E	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17heed53a2c03039957E
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h483c30a8724b5329E	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h483c30a8724b5329E
00000000 l    d  .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17h772dd92ffd9caa4aE	00000000 .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17h772dd92ffd9caa4aE
00000000 l    d  .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h21970e0b90e3abd5E	00000000 .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h21970e0b90e3abd5E
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_line	00000000 .debug_line
00000000         *UND*	00000000 _ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE
00000000         *UND*	00000000 _ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E
00000000 g     F .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h21970e0b90e3abd5E	00000048 _ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h21970e0b90e3abd5E
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17heed53a2c03039957E	00000006 _ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17heed53a2c03039957E
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17h772dd92ffd9caa4aE	00000006 _ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17h772dd92ffd9caa4aE
00000000 g     F .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h483c30a8724b5329E	00000006 _ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h483c30a8724b5329E
00000000 g     F .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h02f0e0566eb9449cE	0000000c _ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h02f0e0566eb9449cE



Disassembly of section .text._ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h02f0e0566eb9449cE:

00000000 <_ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h02f0e0566eb9449cE>:
_ZN70_$LT$typenum..array..ATerm$u20$as$u20$typenum..type_operators..Len$GT$3len17h02f0e0566eb9449cE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:56
// Length

/// Length of `ATerm` by itself is 0
impl Len for ATerm {
    type Output = U0;
    fn len(&self) -> Self::Output {
   0:	b082      	sub	sp, #8
   2:	4601      	mov	r1, r0
   4:	9001      	str	r0, [sp, #4]
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:58
        UTerm
    }
   6:	9100      	str	r1, [sp, #0]
   8:	b002      	add	sp, #8
   a:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17heed53a2c03039957E:

00000000 <_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17heed53a2c03039957E>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Add$GT$3add17heed53a2c03039957E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:80
// Add arrays
// Note that two arrays are only addable if they are the same length.

impl Add<ATerm> for ATerm {
    type Output = ATerm;
    fn add(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:82
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h483c30a8724b5329E:

00000000 <_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h483c30a8724b5329E>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Sub$GT$3sub17h483c30a8724b5329E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:102
// Subtract arrays
// Note that two arrays are only subtractable if they are the same length.

impl Sub<ATerm> for ATerm {
    type Output = ATerm;
    fn sub(self, _: ATerm) -> Self::Output {
   0:	b082      	sub	sp, #8
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:104
        ATerm
    }
   2:	b002      	add	sp, #8
   4:	4770      	bx	lr

Disassembly of section .text._ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17h772dd92ffd9caa4aE:

00000000 <_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17h772dd92ffd9caa4aE>:
_ZN63_$LT$typenum..array..ATerm$u20$as$u20$core..ops..arith..Neg$GT$3neg17h772dd92ffd9caa4aE():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:268
// Negate an array
use core::ops::Neg;

impl Neg for ATerm {
    type Output = ATerm;
    fn neg(self) -> Self::Output {
   0:	b081      	sub	sp, #4
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:270
        ATerm
    }
   2:	b001      	add	sp, #4
   4:	4770      	bx	lr

Disassembly of section .text._ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h21970e0b90e3abd5E:

00000000 <_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h21970e0b90e3abd5E>:
_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h21970e0b90e3abd5E():
/home/user/.cargo/registry/src/github.com-1ecc6299db9ec823/typenum-1.10.0/src/array.rs:11
#[derive(Eq, PartialEq, Ord, PartialOrd, Clone, Copy, Hash, Debug)]
   0:	b580      	push	{r7, lr}
   2:	b08a      	sub	sp, #40	; 0x28
   4:	460a      	mov	r2, r1
   6:	4603      	mov	r3, r0
   8:	9005      	str	r0, [sp, #20]
   a:	9106      	str	r1, [sp, #24]
   c:	9906      	ldr	r1, [sp, #24]
   e:	f240 0000 	movw	r0, #0
  12:	f2c0 0000 	movt	r0, #0
  16:	f10d 0c1c 	add.w	ip, sp, #28
  1a:	f04f 0e05 	mov.w	lr, #5
  1e:	9004      	str	r0, [sp, #16]
  20:	4660      	mov	r0, ip
  22:	f8dd c010 	ldr.w	ip, [sp, #16]
  26:	9203      	str	r2, [sp, #12]
  28:	4662      	mov	r2, ip
  2a:	9302      	str	r3, [sp, #8]
  2c:	4673      	mov	r3, lr
  2e:	f7ff fffe 	bl	0 <_ZN4core3fmt9Formatter11debug_tuple17hb09a278574cafd80E>
  32:	e7ff      	b.n	34 <_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h21970e0b90e3abd5E+0x34>
  34:	a807      	add	r0, sp, #28
  36:	f7ff fffe 	bl	0 <_ZN4core3fmt8builders10DebugTuple6finish17hda59a12875f1e9ffE>
  3a:	9001      	str	r0, [sp, #4]
  3c:	e7ff      	b.n	3e <_ZN58_$LT$typenum..array..ATerm$u20$as$u20$core..fmt..Debug$GT$3fmt17h21970e0b90e3abd5E+0x3e>
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f000 0001 	and.w	r0, r0, #1
  44:	b00a      	add	sp, #40	; 0x28
  46:	bd80      	pop	{r7, pc}

vcell-7e82405900d5ccbf.vcell.3rw9kxpn-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 vcell.3rw9kxpn-cgu.0



volatile_register-01a34a8d111dbe9f.volatile_register.5wh7tbb9-cgu.0.rcgu.o:     file format elf32-littlearm

SYMBOL TABLE:
00000000 l    df *ABS*	00000000 volatile_register.5wh7tbb9-cgu.0


