$date
	Mon Feb  9 16:01:03 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_4bit $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # cin $end
$var wire 4 $ sum [3:0] $end
$var wire 5 % result [4:0] $end
$var wire 1 & cout $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
b1 %
b1 $
0#
b1 "
b0 !
$end
#1000
b11 $
b10 "
b11 %
b1 !
#2000
b101 $
b11 "
b101 %
b10 !
#3000
b111 $
b100 "
b111 %
b11 !
#4000
b1001 $
b101 "
b1001 %
b100 !
#5000
b1011 $
b110 "
b1011 %
b101 !
#6000
b1101 $
b111 "
b1101 %
b110 !
#7000
b1111 $
b1000 "
b1111 %
b111 !
#8000
b10 $
1&
1#
b1001 "
b10010 %
b1000 !
#9000
b100 $
b1010 "
b10100 %
b1001 !
#10000
b110 $
b1011 "
b10110 %
b1010 !
#11000
b1000 $
b1100 "
b11000 %
b1011 !
#12000
b1010 $
b1101 "
b11010 %
b1100 !
#13000
b1100 $
b1110 "
b11100 %
b1101 !
#14000
