INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DVCON/RTL_Vivado/src/alu_ip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/DVCON/RTL_Vivado/src/alu_ip_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ip_tb
