#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec 17 02:11:28 2025
# Process ID: 57364
# Current directory: /home/shivansh/cpre_4870/lab4
# Command line: vivado
# Log file: /home/shivansh/cpre_4870/lab4/vivado.log
# Journal file: /home/shivansh/cpre_4870/lab4/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/shivansh/cpre_4870/lab4/HW/simple_interface/vivado/simple_interface/simple_interface.xpr
INFO: [Project 1-313] Project file moved from '/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/Xilinx/2020.1/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7187.051 ; gain = 32.238 ; free physical = 4473 ; free virtual = 18308
open_bd_design {/home/shivansh/cpre_4870/lab4/HW/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:staged_mac:1.0 - staged_mac_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Successfully read diagram <staged_mac_bd> from BD file </home/shivansh/cpre_4870/lab4/HW/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7266.129 ; gain = 61.062 ; free physical = 4073 ; free virtual = 18002
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 17 02:12:33 2025...
