

================================================================
== Vitis HLS Report for 'relu_combined'
================================================================
* Date:           Fri May  6 15:04:46 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.451 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_1  |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_28_2  |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    172|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      81|    106|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     43|    -|
|Register         |        -|    -|     159|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     240|    321|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------+------------+---------+----+----+-----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  81|  106|    0|
    +--------------+------------+---------+----+----+-----+-----+
    |Total         |            |        0|   0|  81|  106|    0|
    +--------------+------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_187_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln28_fu_176_p2     |         +|   0|  0|  38|          31|           1|
    |cmp171_fu_138_p2       |      icmp|   0|  0|  18|          32|           1|
    |grp_fu_132_p2          |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln17_fu_193_p2    |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln28_fu_182_p2    |      icmp|   0|  0|  17|          31|          31|
    |select_ln18_fu_164_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln29_fu_152_p3  |    select|   0|  0|  16|           1|          16|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 172|         174|          97|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  25|          5|    1|          5|
    |i_1_reg_110  |   9|          2|   31|         62|
    |i_reg_121    |   9|          2|   31|         62|
    +-------------+----+-----------+-----+-----------+
    |Total        |  43|          9|   63|        129|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   4|   0|    4|          0|
    |i_1_reg_110             |  31|   0|   31|          0|
    |i_reg_121               |  31|   0|   31|          0|
    |select_ln29_reg_211     |  16|   0|   16|          0|
    |trunc_ln1494_1_reg_206  |  31|   0|   31|          0|
    |trunc_ln1494_reg_216    |  31|   0|   31|          0|
    |zext_ln17_reg_221       |  15|   0|   16|          1|
    +------------------------+----+----+-----+-----------+
    |Total                   | 159|   0|  160|          1|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|           CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  relu_combined|  return value|
|x                   |   in|   16|     ap_none|              x|       pointer|
|dx                  |  out|   16|      ap_vld|             dx|       pointer|
|dx_ap_vld           |  out|    1|      ap_vld|             dx|       pointer|
|y                   |  out|   16|      ap_vld|              y|       pointer|
|y_ap_vld            |  out|    1|      ap_vld|              y|       pointer|
|dy                  |   in|   16|     ap_none|             dy|       pointer|
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 4 
2 --> 3 2 
3 --> 
4 --> 3 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop" [relu_combined/main.cpp:4]   --->   Operation 21 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [relu_combined/main.cpp:4]   --->   Operation 22 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%cmp171 = icmp_sgt  i32 %dim_read, i32 0" [relu_combined/main.cpp:4]   --->   Operation 23 'icmp' 'cmp171' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %x"   --->   Operation 24 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i16 %x_read" [relu_combined/main.cpp:15]   --->   Operation 25 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %fwprop_read, void, void" [relu_combined/main.cpp:15]   --->   Operation 26 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %cmp171, void %._crit_edge, void %.lr.ph78" [relu_combined/main.cpp:28]   --->   Operation 27 'br' 'br_ln28' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i32 %dim_read"   --->   Operation 28 'trunc' 'trunc_ln1494_1' <Predicate = (!fwprop_read & cmp171)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i16 %x_read, i16 0"   --->   Operation 29 'icmp' 'icmp_ln1494_1' <Predicate = (!fwprop_read & cmp171)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dy_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %dy" [relu_combined/main.cpp:30]   --->   Operation 30 'read' 'dy_read' <Predicate = (!fwprop_read & cmp171)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.80ns)   --->   "%select_ln29 = select i1 %icmp_ln1494_1, i16 %dy_read, i16 0" [relu_combined/main.cpp:29]   --->   Operation 31 'select' 'select_ln29' <Predicate = (!fwprop_read & cmp171)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln28 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21" [relu_combined/main.cpp:28]   --->   Operation 32 'br' 'br_ln28' <Predicate = (!fwprop_read & cmp171)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %cmp171, void %._crit_edge, void %.lr.ph" [relu_combined/main.cpp:17]   --->   Operation 33 'br' 'br_ln17' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i32 %dim_read"   --->   Operation 34 'trunc' 'trunc_ln1494' <Predicate = (fwprop_read & cmp171)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %x_read, i16 0"   --->   Operation 35 'icmp' 'icmp_ln1494' <Predicate = (fwprop_read & cmp171)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.75ns)   --->   "%select_ln18 = select i1 %icmp_ln1494, i15 %trunc_ln15, i15 0" [relu_combined/main.cpp:18]   --->   Operation 36 'select' 'select_ln18' <Predicate = (fwprop_read & cmp171)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i15 %select_ln18" [relu_combined/main.cpp:17]   --->   Operation 37 'zext' 'zext_ln17' <Predicate = (fwprop_read & cmp171)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%br_ln17 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [relu_combined/main.cpp:17]   --->   Operation 38 'br' 'br_ln17' <Predicate = (fwprop_read & cmp171)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph78, i31 %add_ln28, void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21.split" [relu_combined/main.cpp:28]   --->   Operation 39 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.52ns)   --->   "%add_ln28 = add i31 %i_1, i31 1" [relu_combined/main.cpp:28]   --->   Operation 40 'add' 'add_ln28' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln28 = icmp_eq  i31 %i_1, i31 %trunc_ln1494_1" [relu_combined/main.cpp:28]   --->   Operation 42 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 43 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21.split, void %._crit_edge.loopexit" [relu_combined/main.cpp:28]   --->   Operation 44 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [relu_combined/main.cpp:28]   --->   Operation 45 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %dx, i16 %select_ln29" [relu_combined/main.cpp:30]   --->   Operation 46 'write' 'write_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp171)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 49 'br' 'br_ln0' <Predicate = (fwprop_read & cmp171)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [relu_combined/main.cpp:38]   --->   Operation 50 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 2.52>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph, i31 %add_ln17, void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split" [relu_combined/main.cpp:17]   --->   Operation 51 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.52ns)   --->   "%add_ln17 = add i31 %i, i31 1" [relu_combined/main.cpp:17]   --->   Operation 52 'add' 'add_ln17' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln17 = icmp_eq  i31 %i, i31 %trunc_ln1494" [relu_combined/main.cpp:17]   --->   Operation 54 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %._crit_edge.loopexit6" [relu_combined/main.cpp:17]   --->   Operation 56 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [relu_combined/main.cpp:17]   --->   Operation 57 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %y, i16 %zext_ln17" [relu_combined/main.cpp:19]   --->   Operation 58 'write' 'write_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
fwprop_read       (read             ) [ 01111]
dim_read          (read             ) [ 00000]
cmp171            (icmp             ) [ 01111]
x_read            (read             ) [ 00000]
trunc_ln15        (trunc            ) [ 00000]
br_ln15           (br               ) [ 00000]
br_ln28           (br               ) [ 00000]
trunc_ln1494_1    (trunc            ) [ 00100]
icmp_ln1494_1     (icmp             ) [ 00000]
dy_read           (read             ) [ 00000]
select_ln29       (select           ) [ 00100]
br_ln28           (br               ) [ 01100]
br_ln17           (br               ) [ 00000]
trunc_ln1494      (trunc            ) [ 00001]
icmp_ln1494       (icmp             ) [ 00000]
select_ln18       (select           ) [ 00000]
zext_ln17         (zext             ) [ 00001]
br_ln17           (br               ) [ 01001]
i_1               (phi              ) [ 00100]
add_ln28          (add              ) [ 01100]
specpipeline_ln0  (specpipeline     ) [ 00000]
icmp_ln28         (icmp             ) [ 00100]
empty_10          (speclooptripcount) [ 00000]
br_ln28           (br               ) [ 00000]
specloopname_ln28 (specloopname     ) [ 00000]
write_ln30        (write            ) [ 00000]
br_ln0            (br               ) [ 01100]
br_ln0            (br               ) [ 00000]
br_ln0            (br               ) [ 00000]
ret_ln38          (ret              ) [ 00000]
i                 (phi              ) [ 00001]
add_ln17          (add              ) [ 01001]
specpipeline_ln0  (specpipeline     ) [ 00000]
icmp_ln17         (icmp             ) [ 00001]
empty             (speclooptripcount) [ 00000]
br_ln17           (br               ) [ 00000]
specloopname_ln17 (specloopname     ) [ 00000]
write_ln19        (write            ) [ 00000]
br_ln0            (br               ) [ 01001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dy">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fwprop">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="fwprop_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="dim_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dy_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dy_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln30_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="1"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln19_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="0" index="2" bw="15" slack="1"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="1"/>
<pin id="112" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_1_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="31" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="31" slack="1"/>
<pin id="123" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="31" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/1 icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="cmp171_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp171/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln15_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln1494_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln29_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln1494_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln18_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="15" slack="0"/>
<pin id="167" dir="0" index="2" bw="15" slack="0"/>
<pin id="168" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln17_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="15" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln28_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln28_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="0" index="1" bw="31" slack="1"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln17_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln17_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="0" index="1" bw="31" slack="1"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="fwprop_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="cmp171_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp171 "/>
</bind>
</comp>

<comp id="206" class="1005" name="trunc_ln1494_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="1"/>
<pin id="208" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1494_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="select_ln29_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="1"/>
<pin id="213" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="216" class="1005" name="trunc_ln1494_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="1"/>
<pin id="218" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1494 "/>
</bind>
</comp>

<comp id="221" class="1005" name="zext_ln17_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="1"/>
<pin id="223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="226" class="1005" name="add_ln28_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="0"/>
<pin id="228" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="234" class="1005" name="add_ln17_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="68" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="68" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="84" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="78" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="84" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="78" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="132" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="90" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="78" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="132" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="144" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="114" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="114" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="125" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="125" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="72" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="138" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="148" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="214"><net_src comp="152" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="219"><net_src comp="160" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="224"><net_src comp="172" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="229"><net_src comp="176" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="237"><net_src comp="187" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="125" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dx | {2 }
	Port: y | {4 }
 - Input state : 
	Port: relu_combined : x | {1 }
	Port: relu_combined : dy | {1 }
	Port: relu_combined : dim | {1 }
	Port: relu_combined : fwprop | {1 }
  - Chain level:
	State 1
		br_ln28 : 1
		select_ln29 : 1
		br_ln17 : 1
		select_ln18 : 1
		zext_ln17 : 2
	State 2
		add_ln28 : 1
		icmp_ln28 : 1
		br_ln28 : 2
	State 3
	State 4
		add_ln17 : 1
		icmp_ln17 : 1
		br_ln17 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln28_fu_176     |    0    |    38   |
|          |     add_ln17_fu_187     |    0    |    38   |
|----------|-------------------------|---------|---------|
|          |        grp_fu_132       |    0    |    13   |
|   icmp   |      cmp171_fu_138      |    0    |    18   |
|          |     icmp_ln28_fu_182    |    0    |    17   |
|          |     icmp_ln17_fu_193    |    0    |    17   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln29_fu_152   |    0    |    16   |
|          |    select_ln18_fu_164   |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |  fwprop_read_read_fu_72 |    0    |    0    |
|   read   |   dim_read_read_fu_78   |    0    |    0    |
|          |    x_read_read_fu_84    |    0    |    0    |
|          |    dy_read_read_fu_90   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln30_write_fu_96 |    0    |    0    |
|          | write_ln19_write_fu_103 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln15_fu_144    |    0    |    0    |
|   trunc  |  trunc_ln1494_1_fu_148  |    0    |    0    |
|          |   trunc_ln1494_fu_160   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln17_fu_172    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   172   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln17_reg_234   |   31   |
|   add_ln28_reg_226   |   31   |
|    cmp171_reg_202    |    1   |
|  fwprop_read_reg_198 |    1   |
|      i_1_reg_110     |   31   |
|       i_reg_121      |   31   |
|  select_ln29_reg_211 |   16   |
|trunc_ln1494_1_reg_206|   31   |
| trunc_ln1494_reg_216 |   31   |
|   zext_ln17_reg_221  |   16   |
+----------------------+--------+
|         Total        |   220  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   172  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   220  |    -   |
+-----------+--------+--------+
|   Total   |   220  |   172  |
+-----------+--------+--------+
