#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xdcf570 .scope module, "dsp_tb" "dsp_tb" 2 3;
 .timescale 0 0;
P_0xddf4d0 .param/l "add" 0 2 14, C4<001>;
P_0xddf510 .param/l "oc_and" 0 2 16, C4<011>;
P_0xddf550 .param/l "oc_not" 0 2 19, C4<110>;
P_0xddf590 .param/l "oc_or" 0 2 17, C4<100>;
P_0xddf5d0 .param/l "oc_xor" 0 2 18, C4<101>;
P_0xddf610 .param/l "sto" 0 2 13, C4<000>;
P_0xddf650 .param/l "sto1" 0 2 20, C4<111>;
P_0xddf690 .param/l "sub" 0 2 15, C4<010>;
v0xe1a660_0 .var "clk", 0 0;
v0xe1a720_0 .net "dsp_out", 3 0, v0xe167b0_0;  1 drivers
v0xe1a7e0_0 .var "imm_val", 3 0;
v0xe1a8d0_0 .var "mem_addr", 3 0;
v0xe1a9e0_0 .var "opcode", 2 0;
v0xe1ab40_0 .var "rstn", 0 0;
S_0xdd2520 .scope module, "d0" "dsp" 2 23, 3 5 0, S_0xdcf570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "dsp_out"
    .port_info 1 /INPUT 3 "opcode"
    .port_info 2 /INPUT 4 "mem_addr"
    .port_info 3 /INPUT 4 "imm_val"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rstn"
v0xe198c0_0 .net "addr2mem", 3 0, v0xe183c0_0;  1 drivers
v0xe199a0_0 .net "cin2alu", 0 0, v0xe17ce0_0;  1 drivers
v0xe19ab0_0 .net "clk", 0 0, v0xe1a660_0;  1 drivers
o0x7f56acc3f288 .functor BUFZ 1, C4<z>; HiZ drive
v0xe19ba0_0 .net "cout", 0 0, o0x7f56acc3f288;  0 drivers
v0xe19c40_0 .net "csn2mem", 0 0, v0xe17f70_0;  1 drivers
v0xe19d80_0 .net "dataout", 3 0, L_0xe1bb60;  1 drivers
v0xe19e70_0 .net "dsp_out", 3 0, v0xe167b0_0;  alias, 1 drivers
v0xe19f60_0 .net "imm_val", 3 0, v0xe1a7e0_0;  1 drivers
v0xe1a000_0 .net "mem_addr", 3 0, v0xe1a8d0_0;  1 drivers
v0xe1a130_0 .net "opcode", 2 0, v0xe1a9e0_0;  1 drivers
v0xe1a1d0_0 .net "opsel2alu", 2 0, v0xe185f0_0;  1 drivers
v0xe1a270_0 .net "rstn", 0 0, v0xe1ab40_0;  1 drivers
v0xe1a360_0 .net "rwn2mem", 0 0, v0xe18760_0;  1 drivers
v0xe1a450_0 .net "val2alu", 3 0, v0xe18530_0;  1 drivers
S_0xdd2130 .scope module, "a0" "alu" 3 31, 4 1 0, S_0xdd2520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "reg_out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 4 "in1"
    .port_info 3 /INPUT 4 "in0"
    .port_info 4 /INPUT 1 "cin"
    .port_info 5 /INPUT 3 "instr"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "rstn"
L_0xe1abe0 .functor NOT 4, v0xe16510_0, C4<0000>, C4<0000>, C4<0000>;
L_0xe1ad10 .functor NOT 4, L_0xe1b370, C4<0000>, C4<0000>, C4<0000>;
L_0xe1b540 .functor OR 4, v0xe165f0_0, v0xe16510_0, C4<0000>, C4<0000>;
L_0xe1b6e0 .functor XOR 4, v0xe165f0_0, v0xe16510_0, C4<0000>, C4<0000>;
L_0xe1b7e0 .functor AND 4, v0xe165f0_0, v0xe16510_0, C4<1111>, C4<1111>;
L_0xe1b850 .functor NOT 4, v0xe165f0_0, C4<0000>, C4<0000>, C4<0000>;
v0xdca2e0_0 .net *"_s0", 3 0, L_0xe1abe0;  1 drivers
v0xe15290_0 .net *"_s10", 3 0, L_0xe1afb0;  1 drivers
v0xe15370_0 .net *"_s12", 3 0, L_0xe1b0f0;  1 drivers
L_0x7f56acbf6060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xe15460_0 .net *"_s15", 2 0, L_0x7f56acbf6060;  1 drivers
v0xe15540_0 .net *"_s18", 3 0, L_0xe1b370;  1 drivers
v0xe15670_0 .net *"_s2", 3 0, L_0xe1ac70;  1 drivers
v0xe15750_0 .net *"_s20", 3 0, L_0xe1ad10;  1 drivers
v0xe15830_0 .net *"_s4", 3 0, L_0xe1add0;  1 drivers
L_0x7f56acbf6018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xe15910_0 .net *"_s7", 2 0, L_0x7f56acbf6018;  1 drivers
v0xe15a80_0 .net "add_ans", 3 0, L_0xe1b230;  1 drivers
v0xe15b60_0 .net "and_ans", 3 0, L_0xe1b7e0;  1 drivers
v0xe15c40_0 .net "cin", 0 0, v0xe17ce0_0;  alias, 1 drivers
v0xe15d00_0 .net "clk", 0 0, v0xe1a660_0;  alias, 1 drivers
v0xe15dc0_0 .net "cout", 0 0, o0x7f56acc3f288;  alias, 0 drivers
v0xe15e80_0 .net "dec_ans", 3 0, L_0xe1b4a0;  1 drivers
v0xe15f60_0 .net "in0", 3 0, v0xe18530_0;  alias, 1 drivers
v0xe16040_0 .net "in1", 3 0, L_0xe1bb60;  alias, 1 drivers
v0xe161f0_0 .net "instr", 2 0, v0xe185f0_0;  alias, 1 drivers
v0xe16290_0 .net "not_ans", 3 0, L_0xe1b850;  1 drivers
v0xe16370_0 .net "or_ans", 3 0, L_0xe1b540;  1 drivers
v0xe16450_0 .var "reg_cin", 0 0;
v0xe16510_0 .var "reg_in0", 3 0;
v0xe165f0_0 .var "reg_in1", 3 0;
v0xe166d0_0 .var "reg_instr", 2 0;
v0xe167b0_0 .var "reg_out", 3 0;
v0xe16890_0 .net "rstn", 0 0, v0xe1ab40_0;  alias, 1 drivers
v0xe16950_0 .net "sub_ans", 3 0, L_0xe1ae70;  1 drivers
v0xe16a30_0 .net "xor_ans", 3 0, L_0xe1b6e0;  1 drivers
E_0xde7cf0/0 .event negedge, v0xe16890_0;
E_0xde7cf0/1 .event posedge, v0xe15d00_0;
E_0xde7cf0 .event/or E_0xde7cf0/0, E_0xde7cf0/1;
L_0xe1ac70 .arith/sum 4, v0xe165f0_0, L_0xe1abe0;
L_0xe1add0 .concat [ 1 3 0 0], v0xe16450_0, L_0x7f56acbf6018;
L_0xe1ae70 .arith/sum 4, L_0xe1ac70, L_0xe1add0;
L_0xe1afb0 .arith/sum 4, v0xe165f0_0, v0xe16510_0;
L_0xe1b0f0 .concat [ 1 3 0 0], v0xe16450_0, L_0x7f56acbf6060;
L_0xe1b230 .arith/sum 4, L_0xe1afb0, L_0xe1b0f0;
L_0xe1b370 .concat [ 1 1 1 1], v0xe16450_0, v0xe16450_0, v0xe16450_0, v0xe16450_0;
L_0xe1b4a0 .arith/sum 4, v0xe165f0_0, L_0xe1ad10;
S_0xe16c10 .scope module, "id0" "instr_decoder" 3 29, 5 1 0, S_0xdd2520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "reg_addr"
    .port_info 1 /OUTPUT 4 "reg_operand"
    .port_info 2 /OUTPUT 3 "reg_opsel"
    .port_info 3 /OUTPUT 1 "carryin"
    .port_info 4 /OUTPUT 1 "rwn"
    .port_info 5 /OUTPUT 1 "csn"
    .port_info 6 /INPUT 3 "opcode"
    .port_info 7 /INPUT 4 "mem_addr"
    .port_info 8 /INPUT 4 "imm_val"
    .port_info 9 /INPUT 1 "clk"
    .port_info 10 /INPUT 1 "rstn"
P_0xe16db0 .param/l "add" 0 5 33, C4<001>;
P_0xe16df0 .param/l "exec" 0 5 19, C4<10>;
P_0xe16e30 .param/l "fetch" 0 5 18, C4<01>;
P_0xe16e70 .param/l "init" 0 5 17, C4<00>;
P_0xe16eb0 .param/l "load" 0 5 20, C4<11>;
P_0xe16ef0 .param/l "oc_and" 0 5 35, C4<011>;
P_0xe16f30 .param/l "oc_not" 0 5 38, C4<110>;
P_0xe16f70 .param/l "oc_or" 0 5 36, C4<100>;
P_0xe16fb0 .param/l "oc_xor" 0 5 37, C4<101>;
P_0xe16ff0 .param/l "op_add" 0 5 24, C4<001>;
P_0xe17030 .param/l "op_and" 0 5 26, C4<110>;
P_0xe17070 .param/l "op_not" 0 5 29, C4<111>;
P_0xe170b0 .param/l "op_or" 0 5 28, C4<100>;
P_0xe170f0 .param/l "op_sto" 0 5 23, C4<000>;
P_0xe17130 .param/l "op_sub" 0 5 25, C4<010>;
P_0xe17170 .param/l "op_xor" 0 5 27, C4<101>;
P_0xe171b0 .param/l "sto" 0 5 32, C4<000>;
P_0xe171f0 .param/l "sto1" 0 5 39, C4<111>;
P_0xe17230 .param/l "sub" 0 5 34, C4<010>;
v0xe17ce0_0 .var "carryin", 0 0;
v0xe17dd0_0 .var "cin", 0 0;
v0xe17e70_0 .net "clk", 0 0, v0xe1a660_0;  alias, 1 drivers
v0xe17f70_0 .var "csn", 0 0;
v0xe18010_0 .net "imm_val", 3 0, v0xe1a7e0_0;  alias, 1 drivers
v0xe18120_0 .net "mem_addr", 3 0, v0xe1a8d0_0;  alias, 1 drivers
v0xe18200_0 .net "opcode", 2 0, v0xe1a9e0_0;  alias, 1 drivers
v0xe182e0_0 .var "opsel", 2 0;
v0xe183c0_0 .var "reg_addr", 3 0;
v0xe18530_0 .var "reg_operand", 3 0;
v0xe185f0_0 .var "reg_opsel", 2 0;
v0xe186c0_0 .net "rstn", 0 0, v0xe1ab40_0;  alias, 1 drivers
v0xe18760_0 .var "rwn", 0 0;
v0xe18800_0 .var "state", 1 0;
E_0xe17c20 .event edge, v0xe18200_0;
E_0xe17c80 .event edge, v0xe18800_0;
S_0xe18aa0 .scope module, "r0" "ram" 3 33, 6 1 0, S_0xdd2520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "dout"
    .port_info 1 /INPUT 4 "addr"
    .port_info 2 /INPUT 4 "din"
    .port_info 3 /INPUT 1 "rwn"
    .port_info 4 /INPUT 1 "csn"
L_0xe1b8c0 .functor NOT 1, v0xe17f70_0, C4<0>, C4<0>, C4<0>;
L_0xe1b930 .functor AND 1, L_0xe1b8c0, v0xe18760_0, C4<1>, C4<1>;
v0xe18d60_0 .net *"_s0", 0 0, L_0xe1b8c0;  1 drivers
o0x7f56acc3fac8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0xe18e60_0 name=_s10
v0xe18f40_0 .net *"_s2", 0 0, L_0xe1b930;  1 drivers
v0xe19010_0 .net *"_s4", 3 0, L_0xe1b9a0;  1 drivers
v0xe190f0_0 .net *"_s6", 5 0, L_0xe1ba70;  1 drivers
L_0x7f56acbf60a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xe19220_0 .net *"_s9", 1 0, L_0x7f56acbf60a8;  1 drivers
v0xe19300_0 .net "addr", 3 0, v0xe183c0_0;  alias, 1 drivers
v0xe193c0_0 .net "csn", 0 0, v0xe17f70_0;  alias, 1 drivers
v0xe19490_0 .net "din", 3 0, v0xe167b0_0;  alias, 1 drivers
v0xe195f0_0 .net "dout", 3 0, L_0xe1bb60;  alias, 1 drivers
v0xe196c0 .array "mem", 0 15, 3 0;
v0xe19760_0 .net "rwn", 0 0, v0xe18760_0;  alias, 1 drivers
E_0xe18d00 .event edge, v0xe167b0_0, v0xe17f70_0, v0xe18760_0;
L_0xe1b9a0 .array/port v0xe196c0, L_0xe1ba70;
L_0xe1ba70 .concat [ 4 2 0 0], v0xe183c0_0, L_0x7f56acbf60a8;
L_0xe1bb60 .functor MUXZ 4, o0x7f56acc3fac8, L_0xe1b9a0, L_0xe1b930, C4<>;
    .scope S_0xe16c10;
T_0 ;
    %wait E_0xde7cf0;
    %load/vec4 v0xe186c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xe18800_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xe18800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xe18800_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xe18800_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xe18800_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xe18800_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xe16c10;
T_1 ;
    %wait E_0xe17c80;
    %load/vec4 v0xe18800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe183c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe18530_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xe185f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe17ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe18760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe17f70_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0xe18120_0;
    %assign/vec4 v0xe183c0_0, 0;
    %load/vec4 v0xe18010_0;
    %assign/vec4 v0xe18530_0, 0;
    %load/vec4 v0xe182e0_0;
    %assign/vec4 v0xe185f0_0, 0;
    %load/vec4 v0xe17dd0_0;
    %assign/vec4 v0xe17ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe18760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe17f70_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0xe18120_0;
    %assign/vec4 v0xe183c0_0, 0;
    %load/vec4 v0xe18010_0;
    %assign/vec4 v0xe18530_0, 0;
    %load/vec4 v0xe182e0_0;
    %assign/vec4 v0xe185f0_0, 0;
    %load/vec4 v0xe17dd0_0;
    %assign/vec4 v0xe17ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe18760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe17f70_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0xe18120_0;
    %assign/vec4 v0xe183c0_0, 0;
    %load/vec4 v0xe18010_0;
    %assign/vec4 v0xe18530_0, 0;
    %load/vec4 v0xe182e0_0;
    %assign/vec4 v0xe185f0_0, 0;
    %load/vec4 v0xe17dd0_0;
    %assign/vec4 v0xe17ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe18760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe17f70_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xe16c10;
T_2 ;
    %wait E_0xe17c20;
    %load/vec4 v0xe18200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xe182e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe17dd0_0, 0;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xe182e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe17dd0_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xe182e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe17dd0_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xe182e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe17dd0_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xe182e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe17dd0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0xe182e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe17dd0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xe182e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe17dd0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xe182e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe17dd0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xdd2130;
T_3 ;
    %wait E_0xde7cf0;
    %load/vec4 v0xe16890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xe165f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xe16510_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xe166d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe16450_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xe16040_0;
    %store/vec4 v0xe165f0_0, 0, 4;
    %load/vec4 v0xe15f60_0;
    %store/vec4 v0xe16510_0, 0, 4;
    %load/vec4 v0xe161f0_0;
    %store/vec4 v0xe166d0_0, 0, 3;
    %load/vec4 v0xe15c40_0;
    %store/vec4 v0xe16450_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xdd2130;
T_4 ;
    %wait E_0xde7cf0;
    %load/vec4 v0xe16890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xe167b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xe161f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0xe16510_0;
    %assign/vec4 v0xe167b0_0, 0;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0xe16510_0;
    %assign/vec4 v0xe167b0_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0xe15a80_0;
    %assign/vec4 v0xe167b0_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0xe16950_0;
    %assign/vec4 v0xe167b0_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0xe15e80_0;
    %assign/vec4 v0xe167b0_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0xe16370_0;
    %assign/vec4 v0xe167b0_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0xe16a30_0;
    %assign/vec4 v0xe167b0_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0xe15b60_0;
    %assign/vec4 v0xe167b0_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe18aa0;
T_5 ;
    %wait E_0xe18d00;
    %load/vec4 v0xe19760_0;
    %inv;
    %load/vec4 v0xe193c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xe19490_0;
    %load/vec4 v0xe19300_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe196c0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xe19300_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0xe196c0, 4;
    %load/vec4 v0xe19300_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xe196c0, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xdcf570;
T_6 ;
    %vpi_call 2 26 "$monitor", $time, " rstn=%b, clk=%b, opcode=%d, mem_addr=%d, imm_val=%d, dsp_out=%d", v0xe1ab40_0, v0xe1a660_0, v0xe1a9e0_0, v0xe1a8d0_0, v0xe1a7e0_0, v0xe1a720_0 {0 0 0};
    %vpi_call 2 27 "$dumpfile", "dsp_tb.dmp" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xdcf570 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1a660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe1ab40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xe1a9e0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xe1a8d0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xe1a7e0_0, 0, 4;
    %delay 30, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xe1a9e0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xe1a8d0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xe1a7e0_0, 0, 4;
    %delay 30, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xe1a9e0_0, 0, 3;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xe1a8d0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xe1a7e0_0, 0, 4;
    %delay 30, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xe1a9e0_0, 0, 3;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xe1a8d0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xe1a7e0_0, 0, 4;
    %delay 40, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xdcf570;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0xe1a660_0;
    %inv;
    %store/vec4 v0xe1a660_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "dsp_tb.v";
    "./dsp.v";
    "./alu.v";
    "./instr_decoder.v";
    "./ram.v";
