# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do debo1dig_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is root@ubuntu-2204.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying /home/ubuntu/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/ubuntu/Documents/Quartus_Projects/debo1dig {/home/ubuntu/Documents/Quartus_Projects/debo1dig/debo1digit.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:24:44 on Apr 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ubuntu/Documents/Quartus_Projects/debo1dig" /home/ubuntu/Documents/Quartus_Projects/debo1dig/debo1digit.v 
# -- Compiling module debo1dig
# 
# Top level modules:
# 	debo1dig
# End time: 08:24:44 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/ubuntu/Documents/Quartus_Projects/debo1dig {/home/ubuntu/Documents/Quartus_Projects/debo1dig/seven_seg_decoder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:24:44 on Apr 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ubuntu/Documents/Quartus_Projects/debo1dig" /home/ubuntu/Documents/Quartus_Projects/debo1dig/seven_seg_decoder.v 
# -- Compiling module seven_seg_decoder
# 
# Top level modules:
# 	seven_seg_decoder
# End time: 08:24:44 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/ubuntu/Documents/Quartus_Projects/debo1dig {/home/ubuntu/Documents/Quartus_Projects/debo1dig/tb_debo1dig.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:24:45 on Apr 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ubuntu/Documents/Quartus_Projects/debo1dig" /home/ubuntu/Documents/Quartus_Projects/debo1dig/tb_debo1dig.v 
# -- Compiling module tb_debo1dig
# 
# Top level modules:
# 	tb_debo1dig
# End time: 08:24:45 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_debo1dig
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_debo1dig 
# Start time: 08:24:45 on Apr 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_debo1dig(fast)
# Loading work.debo1dig(fast)
# Loading work.seven_seg_decoder(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : /home/ubuntu/Documents/Quartus_Projects/debo1dig/tb_debo1dig.v(28)
#    Time: 160 ns  Iteration: 0  Instance: /tb_debo1dig
# Break in Module tb_debo1dig at /home/ubuntu/Documents/Quartus_Projects/debo1dig/tb_debo1dig.v line 28
# Causality operation skipped due to absence of debug database file
# End time: 08:25:36 on Apr 05,2024, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
