
 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'SARFastVerilog_DATA8'

No empty modules in design 'SARFastVerilog_DATA8'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'SARFastVerilog_DATA8'

No unloaded port in 'SARFastVerilog_DATA8'

 Assigns
 ------- 
Total number of assign statements in design 'SARFastVerilog_DATA8' : 0

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'SARFastVerilog_DATA8'

No undriven sequential pin in 'SARFastVerilog_DATA8'

No undriven hierarchical pin in 'SARFastVerilog_DATA8'

No undriven port in 'SARFastVerilog_DATA8'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'SARFastVerilog_DATA8'

No multidriven sequential pin in 'SARFastVerilog_DATA8'

No multidriven hierarchical pin in 'SARFastVerilog_DATA8'

No multidriven ports in 'SARFastVerilog_DATA8'

No multidriven unloaded nets in 'SARFastVerilog_DATA8'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'SARFastVerilog_DATA8'

No constant sequential pin(s) in design 'SARFastVerilog_DATA8'

design 'SARFastVerilog_DATA8' has the following constant input hierarchical pin(s)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_65_24/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_73_24/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_79_24/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_71_8/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_71_8/pins_in/in_3 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_120_36/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_120_57/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_120_59/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_120_61/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_120_63/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_120_65/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_120_67/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_36/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_69/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_70/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_71/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_72/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_73/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_74/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_75/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_132_36/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_132_78/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_132_80/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_132_82/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_132_84/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_132_86/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_132_88/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_36/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_90/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_91/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_92/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_93/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_94/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_95/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_96/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_90_16/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_63_11/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_63_11/pins_in/in_2 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_60_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_60_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateP_38_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateP_38_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_186_37/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_186_100/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_186_102/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_186_104/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_186_106/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_186_108/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_186_110/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_204_37/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_204_134/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_204_136/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_204_138/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_204_140/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_204_142/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_204_144/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_65_24/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_CheckID_48_11/pins_in/in_3[0] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_CheckID_48_11/pins_in/in_3[1] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_CheckID_45_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_CheckID_45_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_73_24/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_79_24/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_120_36/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_36/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_69/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_70/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_71/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_72/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_73/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_74/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_120_75/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagM_132_36/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_36/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_90/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_91/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_92/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_93/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_94/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_95/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetSAR_132_96/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_0[0] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_3[0] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_0[1] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_3[1] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_0[2] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_3[2] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_0[3] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_3[3] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_0[4] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_3[4] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_0[5] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_3[5] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_0[6] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_3[6] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_0[7] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_115_8/pins_in/in_3[7] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_0[0] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_3[0] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_0[1] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_3[1] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_0[2] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_3[2] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_0[3] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_3[3] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_0[4] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_3[4] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_0[5] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_3[5] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_0[6] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_3[6] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_0[7] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_2[7] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_108_11/pins_in/in_3[7] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_103_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_103_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_103_13/pins_in/in_1[2] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_103_13/pins_in/in_1[3] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_103_13/pins_in/in_1[4] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_103_13/pins_in/in_1[5] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_103_13/pins_in/in_1[6] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAR_103_13/pins_in/in_1[7] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_90_16/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_63_11/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_63_11/pins_in/in_3 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_StateN_63_98/pins_in/in_3 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_186_37/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_184_37/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_186_37/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_184_119/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_186_120/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_184_121/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_186_122/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_184_123/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_186_124/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_184_125/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_186_126/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_184_127/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_186_128/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_184_129/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_186_130/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_184_131/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_186_132/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_FlagN_204_37/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_202_37/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_204_37/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_202_153/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_204_154/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_202_155/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_204_156/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_202_157/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_204_158/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_202_159/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_204_160/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_202_161/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_204_162/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_202_163/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_204_164/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_202_165/pins_in/in_0 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SetTempSAR_204_166/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_TempSAR_162_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_TempSAR_162_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_TempSAR_162_13/pins_in/in_1[2] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_TempSAR_162_13/pins_in/in_1[3] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_TempSAR_162_13/pins_in/in_1[4] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_TempSAR_162_13/pins_in/in_1[5] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_TempSAR_162_13/pins_in/in_1[6] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_TempSAR_162_13/pins_in/in_1[7] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAROut_31_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAROut_31_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAROut_31_13/pins_in/in_1[2] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAROut_31_13/pins_in/in_1[3] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAROut_31_13/pins_in/in_1[4] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAROut_31_13/pins_in/in_1[5] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAROut_31_13/pins_in/in_1[6] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_SAROut_31_13/pins_in/in_1[7] 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_ClockCmp_23_15/pins_in/in_1 	 (fanout : 1)
/designs/SARFastVerilog_DATA8/instances_hier/mux_ClockCmp_20_13/pins_in/in_1 	 (fanout : 1)
Total number of constant hierarchical pins in design 'SARFastVerilog_DATA8' : 178

No constant connected ports in design 'SARFastVerilog_DATA8'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'SARFastVerilog_DATA8'
No preserved sequential instance(s) in design 'SARFastVerilog_DATA8'
No preserved hierarchical instance(s) in design 'SARFastVerilog_DATA8'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------

No physical (LEF) cells found.

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)               0 
Assigns                                  0 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)           178 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
