[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~D_BUF|RegEnable",
    "duplicate":"~D_BUF|D_BUF/reg_1:RegEnable",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~D_BUF|RegEnable_1",
    "duplicate":"~D_BUF|D_BUF/reg_2:RegEnable",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~D_BUF|RegEnable_2",
    "duplicate":"~D_BUF|D_BUF/reg_3:RegEnable_2",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~D_BUF|RegEnable_3",
    "duplicate":"~D_BUF|D_BUF/reg_4:RegEnable_2",
    "index":0.75
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~D_BUF|D_BUF>io_d_n",
    "sources":[
      "~D_BUF|D_BUF>io_d_p"
    ]
  }
]