Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  2 11:45:28 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_final_module_timing_summary_routed.rpt -pb Top_final_module_timing_summary_routed.pb -rpx Top_final_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_final_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (13)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: U_DHT/dht11_done_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_FND/U_CLK_DIV/r_clk_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: U_SEND/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: U_SEND/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: U_SEND/prepare_done_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_D/r_10khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_L/r_10khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_R/r_10khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_U/r_10khz_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: prev_done_dht11_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.296        0.000                      0                 1003        0.016        0.000                      0                 1003        3.750        0.000                       0                   597  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.296        0.000                      0                  896        0.016        0.000                      0                  896        3.750        0.000                       0                   597  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.889        0.000                      0                  107        0.418        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 U_RDP/U_HOUR_REAL/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RDP/U_HOUR_REAL/count_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.404ns (26.027%)  route 3.990ns (73.973%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.620     5.141    U_RDP/U_HOUR_REAL/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_RDP/U_HOUR_REAL/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.478     5.619 f  U_RDP/U_HOUR_REAL/count_reg_reg[1]/Q
                         net (fo=9, routed)           1.109     6.728    U_RDP/U_HOUR_REAL/watch_hour[1]
    SLICE_X57Y87         LUT5 (Prop_lut5_I4_O)        0.323     7.051 f  U_RDP/U_HOUR_REAL/count_reg[4]_i_5/O
                         net (fo=1, routed)           0.929     7.980    U_RDP/U_MIN_REAL/count_reg_reg[4]_1
    SLICE_X57Y84         LUT6 (Prop_lut6_I1_O)        0.326     8.306 f  U_RDP/U_MIN_REAL/count_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.643     8.949    U_RDP/U_MIN_REAL/count_reg[4]_i_3__0_n_0
    SLICE_X59Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.073 r  U_RDP/U_MIN_REAL/count_reg[4]_i_4__1/O
                         net (fo=4, routed)           0.745     9.818    U_RDP/U_HOUR_REAL/count_reg_reg[4]_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I0_O)        0.153     9.971 r  U_RDP/U_HOUR_REAL/count_reg[2]_i_1__4/O
                         net (fo=1, routed)           0.565    10.535    U_RDP/U_HOUR_REAL/count_next[2]
    SLICE_X59Y87         FDPE                                         r  U_RDP/U_HOUR_REAL/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.504    14.845    U_RDP/U_HOUR_REAL/clk_IBUF_BUFG
    SLICE_X59Y87         FDPE                                         r  U_RDP/U_HOUR_REAL/count_reg_reg[2]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y87         FDPE (Setup_fdpe_C_D)       -0.250    14.832    U_RDP/U_HOUR_REAL/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 U_SR04/U_Dis_Cal/quotient_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_DigitSpliter_SR04/digit_100_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 2.278ns (40.412%)  route 3.359ns (59.588%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.623     5.144    U_SR04/U_Dis_Cal/clk_IBUF_BUFG
    SLICE_X61Y90         FDCE                                         r  U_SR04/U_Dis_Cal/quotient_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U_SR04/U_Dis_Cal/quotient_reg_reg[3]/Q
                         net (fo=18, routed)          1.272     6.835    U_SR04/U_Dis_Cal/Q[3]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.297     7.132 r  U_SR04/U_Dis_Cal/digit_1001_carry_i_2/O
                         net (fo=1, routed)           0.000     7.132    U_FND/U_DigitSpliter_SR04/S[1]
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.530 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry/CO[3]
                         net (fo=1, routed)           0.000     7.530    U_FND/U_DigitSpliter_SR04/digit_1001_carry_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.644    U_FND/U_DigitSpliter_SR04/digit_1001_carry__0_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.883 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry__1/O[2]
                         net (fo=12, routed)          0.847     8.730    U_SR04/U_Dis_Cal/O[2]
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.302     9.032 r  U_SR04/U_Dis_Cal/digit_1001__22_carry__0_i_1/O
                         net (fo=1, routed)           0.406     9.438    U_FND/U_DigitSpliter_SR04/DI[3]
    SLICE_X55Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.823 r  U_FND/U_DigitSpliter_SR04/digit_1001__22_carry__0/CO[3]
                         net (fo=4, routed)           0.833    10.657    U_SR04/U_Dis_Cal/digit_100_reg[0][0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.781 r  U_SR04/U_Dis_Cal/digit_100[0]_i_1/O
                         net (fo=1, routed)           0.000    10.781    U_FND/U_DigitSpliter_SR04/digit_100_reg[3]_0[0]
    SLICE_X54Y90         FDRE                                         r  U_FND/U_DigitSpliter_SR04/digit_100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.440    14.781    U_FND/U_DigitSpliter_SR04/clk_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  U_FND/U_DigitSpliter_SR04/digit_100_reg[0]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.077    15.081    U_FND/U_DigitSpliter_SR04/digit_100_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 U_SR04/U_Dis_Cal/quotient_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_DigitSpliter_SR04/digit_100_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 2.278ns (40.434%)  route 3.356ns (59.566%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.623     5.144    U_SR04/U_Dis_Cal/clk_IBUF_BUFG
    SLICE_X61Y90         FDCE                                         r  U_SR04/U_Dis_Cal/quotient_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U_SR04/U_Dis_Cal/quotient_reg_reg[3]/Q
                         net (fo=18, routed)          1.272     6.835    U_SR04/U_Dis_Cal/Q[3]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.297     7.132 r  U_SR04/U_Dis_Cal/digit_1001_carry_i_2/O
                         net (fo=1, routed)           0.000     7.132    U_FND/U_DigitSpliter_SR04/S[1]
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.530 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry/CO[3]
                         net (fo=1, routed)           0.000     7.530    U_FND/U_DigitSpliter_SR04/digit_1001_carry_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.644    U_FND/U_DigitSpliter_SR04/digit_1001_carry__0_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.883 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry__1/O[2]
                         net (fo=12, routed)          0.847     8.730    U_SR04/U_Dis_Cal/O[2]
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.302     9.032 r  U_SR04/U_Dis_Cal/digit_1001__22_carry__0_i_1/O
                         net (fo=1, routed)           0.406     9.438    U_FND/U_DigitSpliter_SR04/DI[3]
    SLICE_X55Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.823 r  U_FND/U_DigitSpliter_SR04/digit_1001__22_carry__0/CO[3]
                         net (fo=4, routed)           0.830    10.654    U_SR04/U_Dis_Cal/digit_100_reg[0][0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.778 r  U_SR04/U_Dis_Cal/digit_100[1]_i_1/O
                         net (fo=1, routed)           0.000    10.778    U_FND/U_DigitSpliter_SR04/digit_100_reg[3]_0[1]
    SLICE_X54Y90         FDRE                                         r  U_FND/U_DigitSpliter_SR04/digit_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.440    14.781    U_FND/U_DigitSpliter_SR04/clk_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  U_FND/U_DigitSpliter_SR04/digit_100_reg[1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.081    15.085    U_FND/U_DigitSpliter_SR04/digit_100_reg[1]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 U_SR04/U_Dis_Cal/quotient_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_DigitSpliter_SR04/digit_100_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.278ns (41.860%)  route 3.164ns (58.140%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.623     5.144    U_SR04/U_Dis_Cal/clk_IBUF_BUFG
    SLICE_X61Y90         FDCE                                         r  U_SR04/U_Dis_Cal/quotient_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U_SR04/U_Dis_Cal/quotient_reg_reg[3]/Q
                         net (fo=18, routed)          1.272     6.835    U_SR04/U_Dis_Cal/Q[3]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.297     7.132 r  U_SR04/U_Dis_Cal/digit_1001_carry_i_2/O
                         net (fo=1, routed)           0.000     7.132    U_FND/U_DigitSpliter_SR04/S[1]
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.530 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry/CO[3]
                         net (fo=1, routed)           0.000     7.530    U_FND/U_DigitSpliter_SR04/digit_1001_carry_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.644    U_FND/U_DigitSpliter_SR04/digit_1001_carry__0_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.883 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry__1/O[2]
                         net (fo=12, routed)          0.847     8.730    U_SR04/U_Dis_Cal/O[2]
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.302     9.032 r  U_SR04/U_Dis_Cal/digit_1001__22_carry__0_i_1/O
                         net (fo=1, routed)           0.406     9.438    U_FND/U_DigitSpliter_SR04/DI[3]
    SLICE_X55Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.823 r  U_FND/U_DigitSpliter_SR04/digit_1001__22_carry__0/CO[3]
                         net (fo=4, routed)           0.638    10.462    U_SR04/U_Dis_Cal/digit_100_reg[0][0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124    10.586 r  U_SR04/U_Dis_Cal/digit_100[3]_i_2/O
                         net (fo=1, routed)           0.000    10.586    U_FND/U_DigitSpliter_SR04/digit_100_reg[3]_0[3]
    SLICE_X54Y90         FDRE                                         r  U_FND/U_DigitSpliter_SR04/digit_100_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.440    14.781    U_FND/U_DigitSpliter_SR04/clk_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  U_FND/U_DigitSpliter_SR04/digit_100_reg[3]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.079    15.083    U_FND/U_DigitSpliter_SR04/digit_100_reg[3]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 U_SR04/U_Dis_Cal/quotient_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_DigitSpliter_SR04/digit_100_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 2.278ns (41.937%)  route 3.154ns (58.063%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.623     5.144    U_SR04/U_Dis_Cal/clk_IBUF_BUFG
    SLICE_X61Y90         FDCE                                         r  U_SR04/U_Dis_Cal/quotient_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U_SR04/U_Dis_Cal/quotient_reg_reg[3]/Q
                         net (fo=18, routed)          1.272     6.835    U_SR04/U_Dis_Cal/Q[3]
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.297     7.132 r  U_SR04/U_Dis_Cal/digit_1001_carry_i_2/O
                         net (fo=1, routed)           0.000     7.132    U_FND/U_DigitSpliter_SR04/S[1]
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.530 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry/CO[3]
                         net (fo=1, routed)           0.000     7.530    U_FND/U_DigitSpliter_SR04/digit_1001_carry_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.644    U_FND/U_DigitSpliter_SR04/digit_1001_carry__0_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.883 r  U_FND/U_DigitSpliter_SR04/digit_1001_carry__1/O[2]
                         net (fo=12, routed)          0.847     8.730    U_SR04/U_Dis_Cal/O[2]
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.302     9.032 r  U_SR04/U_Dis_Cal/digit_1001__22_carry__0_i_1/O
                         net (fo=1, routed)           0.406     9.438    U_FND/U_DigitSpliter_SR04/DI[3]
    SLICE_X55Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.823 r  U_FND/U_DigitSpliter_SR04/digit_1001__22_carry__0/CO[3]
                         net (fo=4, routed)           0.628    10.452    U_SR04/U_Dis_Cal/digit_100_reg[0][0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124    10.576 r  U_SR04/U_Dis_Cal/digit_100[2]_i_1/O
                         net (fo=1, routed)           0.000    10.576    U_FND/U_DigitSpliter_SR04/digit_100_reg[3]_0[2]
    SLICE_X54Y90         FDRE                                         r  U_FND/U_DigitSpliter_SR04/digit_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.440    14.781    U_FND/U_DigitSpliter_SR04/clk_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  U_FND/U_DigitSpliter_SR04/digit_100_reg[2]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.079    15.083    U_FND/U_DigitSpliter_SR04/digit_100_reg[2]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 U_SEND/buf_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND/send_data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.499ns (30.814%)  route 3.366ns (69.186%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.738     5.259    U_SEND/clk_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  U_SEND/buf_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.478     5.737 r  U_SEND/buf_idx_reg[1]/Q
                         net (fo=44, routed)          1.129     6.866    U_SEND/buf_idx_reg[1]
    SLICE_X56Y105        LUT3 (Prop_lut3_I1_O)        0.321     7.187 f  U_SEND/send_data_reg[3]_i_9/O
                         net (fo=4, routed)           0.826     8.014    U_SEND/send_data_reg[3]_i_9_n_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I0_O)        0.328     8.342 r  U_SEND/send_data_reg[0]_i_10/O
                         net (fo=1, routed)           0.264     8.606    U_SEND/send_data_reg[0]_i_10_n_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.730 r  U_SEND/send_data_reg[0]_i_7/O
                         net (fo=1, routed)           0.573     9.303    U_SEND/send_data_reg[0]_i_7_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.427 r  U_SEND/send_data_reg[0]_i_2/O
                         net (fo=1, routed)           0.573    10.000    U_SEND/send_data_reg[0]_i_2_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  U_SEND/send_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.124    U_SEND/message_buffer__0[0]
    SLICE_X55Y106        FDCE                                         r  U_SEND/send_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.613    14.954    U_SEND/clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  U_SEND/send_data_reg_reg[0]/C
                         clock pessimism              0.283    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X55Y106        FDCE (Setup_fdce_C_D)        0.031    15.233    U_SEND/send_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 U_DHT/U_Tick/o_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.621ns (33.780%)  route 3.178ns (66.220%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.621     5.142    U_DHT/U_Tick/clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  U_DHT/U_Tick/o_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.478     5.620 r  U_DHT/U_Tick/o_tick_reg/Q
                         net (fo=8, routed)           0.893     6.513    U_DHT/U_Tick/w_tick
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.295     6.808 r  U_DHT/U_Tick/FSM_sequential_c_state[2]_i_8/O
                         net (fo=2, routed)           0.444     7.252    U_DHT/U_Tick/FSM_sequential_c_state[2]_i_8_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.150     7.402 r  U_DHT/U_Tick/FSM_sequential_c_state[2]_i_11/O
                         net (fo=1, routed)           0.436     7.838    U_DHT/U_Tick/FSM_sequential_c_state[2]_i_11_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.326     8.164 r  U_DHT/U_Tick/FSM_sequential_c_state[2]_i_6/O
                         net (fo=1, routed)           0.263     8.427    U_DHT/U_Tick/FSM_sequential_c_state[2]_i_6_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  U_DHT/U_Tick/FSM_sequential_c_state[2]_i_3/O
                         net (fo=1, routed)           0.572     9.123    U_DHT/U_Tick/FSM_sequential_c_state[2]_i_3_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  U_DHT/U_Tick/FSM_sequential_c_state[2]_i_2/O
                         net (fo=3, routed)           0.570     9.817    U_DHT/U_Tick/FSM_sequential_c_state[2]_i_2_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.941 r  U_DHT/U_Tick/FSM_sequential_c_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.941    U_DHT/U_Tick_n_6
    SLICE_X63Y87         FDCE                                         r  U_DHT/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.505    14.846    U_DHT/clk_IBUF_BUFG
    SLICE_X63Y87         FDCE                                         r  U_DHT/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y87         FDCE (Setup_fdce_C_D)        0.031    15.114    U_DHT/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 U_SR04/U_Dis_Cal/dividend_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/U_Dis_Cal/quotient_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.996ns (22.893%)  route 3.355ns (77.107%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.624     5.145    U_SR04/U_Dis_Cal/clk_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  U_SR04/U_Dis_Cal/dividend_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_SR04/U_Dis_Cal/dividend_reg_reg[6]/Q
                         net (fo=3, routed)           0.758     6.322    U_SR04/U_Dis_Cal/dividend_reg[6]
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.957     7.578    U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.702 r  U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=2, routed)           0.817     8.519    U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.154     8.673 r  U_SR04/U_Dis_Cal/dividend_reg[20]_i_1/O
                         net (fo=31, routed)          0.822     9.496    U_SR04/U_Dis_Cal/dividend_reg[20]_i_1_n_0
    SLICE_X58Y91         FDCE                                         r  U_SR04/U_Dis_Cal/quotient_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.507    14.848    U_SR04/U_Dis_Cal/clk_IBUF_BUFG
    SLICE_X58Y91         FDCE                                         r  U_SR04/U_Dis_Cal/quotient_reg_reg[0]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X58Y91         FDCE (Setup_fdce_C_CE)      -0.408    14.677    U_SR04/U_Dis_Cal/quotient_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 U_SR04/U_Dis_Cal/dividend_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/U_Dis_Cal/quotient_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.996ns (22.893%)  route 3.355ns (77.107%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.624     5.145    U_SR04/U_Dis_Cal/clk_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  U_SR04/U_Dis_Cal/dividend_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_SR04/U_Dis_Cal/dividend_reg_reg[6]/Q
                         net (fo=3, routed)           0.758     6.322    U_SR04/U_Dis_Cal/dividend_reg[6]
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.957     7.578    U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.702 r  U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=2, routed)           0.817     8.519    U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.154     8.673 r  U_SR04/U_Dis_Cal/dividend_reg[20]_i_1/O
                         net (fo=31, routed)          0.822     9.496    U_SR04/U_Dis_Cal/dividend_reg[20]_i_1_n_0
    SLICE_X58Y91         FDCE                                         r  U_SR04/U_Dis_Cal/quotient_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.507    14.848    U_SR04/U_Dis_Cal/clk_IBUF_BUFG
    SLICE_X58Y91         FDCE                                         r  U_SR04/U_Dis_Cal/quotient_reg_reg[2]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X58Y91         FDCE (Setup_fdce_C_CE)      -0.408    14.677    U_SR04/U_Dis_Cal/quotient_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 U_SR04/U_Dis_Cal/dividend_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SR04/U_Dis_Cal/quotient_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.996ns (22.893%)  route 3.355ns (77.107%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.624     5.145    U_SR04/U_Dis_Cal/clk_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  U_SR04/U_Dis_Cal/dividend_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_SR04/U_Dis_Cal/dividend_reg_reg[6]/Q
                         net (fo=3, routed)           0.758     6.322    U_SR04/U_Dis_Cal/dividend_reg[6]
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.299     6.621 r  U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.957     7.578    U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.702 r  U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=2, routed)           0.817     8.519    U_SR04/U_Dis_Cal/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.154     8.673 r  U_SR04/U_Dis_Cal/dividend_reg[20]_i_1/O
                         net (fo=31, routed)          0.822     9.496    U_SR04/U_Dis_Cal/dividend_reg[20]_i_1_n_0
    SLICE_X58Y91         FDCE                                         r  U_SR04/U_Dis_Cal/quotient_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.507    14.848    U_SR04/U_Dis_Cal/clk_IBUF_BUFG
    SLICE_X58Y91         FDCE                                         r  U_SR04/U_Dis_Cal/quotient_reg_reg[4]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X58Y91         FDCE (Setup_fdce_C_CE)      -0.408    14.677    U_SR04/U_Dis_Cal/quotient_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 U_DP/U_Tick_100hz/o_tick_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_MSEC/count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.367ns (54.026%)  route 0.312ns (45.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.218     3.606    U_CU/clk_IBUF
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.100     3.706 r  U_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.588     4.294    U_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X53Y84         FDCE                                         r  U_DP/U_Tick_100hz/o_tick_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.367     4.661 r  U_DP/U_Tick_100hz/o_tick_100_reg/Q
                         net (fo=8, routed)           0.312     4.973    U_DP/U_MSEC/count_reg_reg[6]_1[0]
    SLICE_X55Y84         FDCE                                         r  U_DP/U_MSEC/count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.073    U_DP/U_MSEC/clk_IBUF_BUFG
    SLICE_X55Y84         FDCE                                         r  U_DP/U_MSEC/count_reg_reg[0]/C
                         clock pessimism             -0.070     5.003    
    SLICE_X55Y84         FDCE (Hold_fdce_C_CE)       -0.045     4.958    U_DP/U_MSEC/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.958    
                         arrival time                           4.973    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.645     1.529    U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/clk_IBUF_BUFG
    SLICE_X49Y106        FDCE                                         r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.292     1.961    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.919     2.047    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.482     1.565    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.875    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.645     1.529    U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/clk_IBUF_BUFG
    SLICE_X49Y106        FDCE                                         r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.292     1.961    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.919     2.047    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.482     1.565    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.875    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.645     1.529    U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/clk_IBUF_BUFG
    SLICE_X49Y106        FDCE                                         r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.292     1.961    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.919     2.047    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.482     1.565    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.875    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.645     1.529    U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/clk_IBUF_BUFG
    SLICE_X49Y106        FDCE                                         r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.292     1.961    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.919     2.047    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.482     1.565    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.875    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.645     1.529    U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/clk_IBUF_BUFG
    SLICE_X49Y106        FDCE                                         r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.292     1.961    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.919     2.047    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.482     1.565    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.875    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.645     1.529    U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/clk_IBUF_BUFG
    SLICE_X49Y106        FDCE                                         r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.292     1.961    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.919     2.047    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.482     1.565    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.875    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.645     1.529    U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/clk_IBUF_BUFG
    SLICE_X49Y106        FDCE                                         r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.292     1.961    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y106        RAMS32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.919     2.047    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y106        RAMS32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.482     1.565    
    SLICE_X52Y106        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.875    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.645     1.529    U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/clk_IBUF_BUFG
    SLICE_X49Y106        FDCE                                         r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.292     1.961    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y106        RAMS32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.919     2.047    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y106        RAMS32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.482     1.565    
    SLICE_X52Y106        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.875    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_SEND/send_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.645     1.529    U_SEND/clk_IBUF_BUFG
    SLICE_X53Y105        FDCE                                         r  U_SEND/send_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_SEND/send_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.112     1.782    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/DIA1
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.919     2.047    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/WCLK
    SLICE_X52Y106        RAMD32                                       r  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X52Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.665    U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y91   U_CMD/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X50Y89   U_CMD/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X50Y90   U_CMD/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X50Y90   U_CMD/FSM_sequential_c_state_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X51Y89   U_CMD/o_clear_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X50Y90   U_CMD/o_down_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X60Y88   U_DHT/data_reg_reg_c_12/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X60Y88   U_DHT/data_reg_reg_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X60Y88   U_DHT/data_reg_reg_c_14/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y106  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y107  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y107  U_SEND/U_UART_CNTL/U_FIFO_TX/U_register_file/mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 U_CMD/o_esc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/o_runstop_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.773ns (16.644%)  route 3.871ns (83.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.557     5.078    U_CMD/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  U_CMD/o_esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  U_CMD/o_esc_reg/Q
                         net (fo=5, routed)           1.240     6.796    U_CMD/o_esc
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.295     7.091 f  U_CMD/FSM_onehot_state[2]_i_2/O
                         net (fo=59, routed)          2.631     9.722    U_CU/AR[0]
    SLICE_X51Y88         FDCE                                         f  U_CU/o_runstop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.439    14.780    U_CU/clk_IBUF_BUFG
    SLICE_X51Y88         FDCE                                         r  U_CU/o_runstop_reg/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X51Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    U_CU/o_runstop_reg
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 U_CMD/o_esc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.773ns (16.644%)  route 3.871ns (83.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.557     5.078    U_CMD/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  U_CMD/o_esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  U_CMD/o_esc_reg/Q
                         net (fo=5, routed)           1.240     6.796    U_CMD/o_esc
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.295     7.091 f  U_CMD/FSM_onehot_state[2]_i_2/O
                         net (fo=59, routed)          2.631     9.722    U_CU/AR[0]
    SLICE_X50Y88         FDCE                                         f  U_CU/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.439    14.780    U_CU/clk_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y88         FDCE (Recov_fdce_C_CLR)     -0.319    14.698    U_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 U_CMD/o_esc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RDP/U_Tick_100hz_Watch/r_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.773ns (17.740%)  route 3.584ns (82.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.557     5.078    U_CMD/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  U_CMD/o_esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  U_CMD/o_esc_reg/Q
                         net (fo=5, routed)           1.240     6.796    U_CMD/o_esc
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.295     7.091 f  U_CMD/FSM_onehot_state[2]_i_2/O
                         net (fo=59, routed)          2.344     9.435    U_RDP/U_Tick_100hz_Watch/o_tick_100_reg_1[0]
    SLICE_X51Y86         FDCE                                         f  U_RDP/U_Tick_100hz_Watch/r_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.437    14.778    U_RDP/U_Tick_100hz_Watch/clk_IBUF_BUFG
    SLICE_X51Y86         FDCE                                         r  U_RDP/U_Tick_100hz_Watch/r_counter_reg[14]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    U_RDP/U_Tick_100hz_Watch/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 U_CMD/o_esc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RDP/U_Tick_100hz_Watch/r_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.773ns (17.740%)  route 3.584ns (82.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.557     5.078    U_CMD/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  U_CMD/o_esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  U_CMD/o_esc_reg/Q
                         net (fo=5, routed)           1.240     6.796    U_CMD/o_esc
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.295     7.091 f  U_CMD/FSM_onehot_state[2]_i_2/O
                         net (fo=59, routed)          2.344     9.435    U_RDP/U_Tick_100hz_Watch/o_tick_100_reg_1[0]
    SLICE_X51Y86         FDCE                                         f  U_RDP/U_Tick_100hz_Watch/r_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.437    14.778    U_RDP/U_Tick_100hz_Watch/clk_IBUF_BUFG
    SLICE_X51Y86         FDCE                                         r  U_RDP/U_Tick_100hz_Watch/r_counter_reg[17]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    U_RDP/U_Tick_100hz_Watch/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 U_CMD/o_esc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RDP/U_Tick_100hz_Watch/r_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.773ns (17.740%)  route 3.584ns (82.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.557     5.078    U_CMD/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  U_CMD/o_esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  U_CMD/o_esc_reg/Q
                         net (fo=5, routed)           1.240     6.796    U_CMD/o_esc
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.295     7.091 f  U_CMD/FSM_onehot_state[2]_i_2/O
                         net (fo=59, routed)          2.344     9.435    U_RDP/U_Tick_100hz_Watch/o_tick_100_reg_1[0]
    SLICE_X51Y86         FDCE                                         f  U_RDP/U_Tick_100hz_Watch/r_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.437    14.778    U_RDP/U_Tick_100hz_Watch/clk_IBUF_BUFG
    SLICE_X51Y86         FDCE                                         r  U_RDP/U_Tick_100hz_Watch/r_counter_reg[18]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    U_RDP/U_Tick_100hz_Watch/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 U_CMD/o_esc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RDP/U_Tick_100hz_Watch/r_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.773ns (17.740%)  route 3.584ns (82.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.557     5.078    U_CMD/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  U_CMD/o_esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  U_CMD/o_esc_reg/Q
                         net (fo=5, routed)           1.240     6.796    U_CMD/o_esc
    SLICE_X54Y88         LUT2 (Prop_lut2_I1_O)        0.295     7.091 f  U_CMD/FSM_onehot_state[2]_i_2/O
                         net (fo=59, routed)          2.344     9.435    U_RDP/U_Tick_100hz_Watch/o_tick_100_reg_1[0]
    SLICE_X51Y86         FDCE                                         f  U_RDP/U_Tick_100hz_Watch/r_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.437    14.778    U_RDP/U_Tick_100hz_Watch/clk_IBUF_BUFG
    SLICE_X51Y86         FDCE                                         r  U_RDP/U_Tick_100hz_Watch/r_counter_reg[19]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    U_RDP/U_Tick_100hz_Watch/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 U_CMD/o_esc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_HOUR/count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 0.773ns (17.622%)  route 3.614ns (82.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.557     5.078    U_CMD/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  U_CMD/o_esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  U_CMD/o_esc_reg/Q
                         net (fo=5, routed)           0.949     6.505    U_CMD/o_esc
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.295     6.800 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          2.664     9.464    U_DP/U_HOUR/AR[0]
    SLICE_X58Y86         FDCE                                         f  U_DP/U_HOUR/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503    14.844    U_DP/U_HOUR/clk_IBUF_BUFG
    SLICE_X58Y86         FDCE                                         r  U_DP/U_HOUR/count_reg_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.662    U_DP/U_HOUR/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 U_CMD/o_esc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_HOUR/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 0.773ns (17.622%)  route 3.614ns (82.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.557     5.078    U_CMD/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  U_CMD/o_esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  U_CMD/o_esc_reg/Q
                         net (fo=5, routed)           0.949     6.505    U_CMD/o_esc
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.295     6.800 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          2.664     9.464    U_DP/U_HOUR/AR[0]
    SLICE_X58Y86         FDCE                                         f  U_DP/U_HOUR/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503    14.844    U_DP/U_HOUR/clk_IBUF_BUFG
    SLICE_X58Y86         FDCE                                         r  U_DP/U_HOUR/count_reg_reg[1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.662    U_DP/U_HOUR/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 U_CMD/o_esc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_HOUR/count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 0.773ns (17.622%)  route 3.614ns (82.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.557     5.078    U_CMD/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  U_CMD/o_esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  U_CMD/o_esc_reg/Q
                         net (fo=5, routed)           0.949     6.505    U_CMD/o_esc
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.295     6.800 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          2.664     9.464    U_DP/U_HOUR/AR[0]
    SLICE_X58Y86         FDCE                                         f  U_DP/U_HOUR/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503    14.844    U_DP/U_HOUR/clk_IBUF_BUFG
    SLICE_X58Y86         FDCE                                         r  U_DP/U_HOUR/count_reg_reg[4]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.662    U_DP/U_HOUR/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 U_CMD/o_esc_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_HOUR/count_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 0.773ns (17.622%)  route 3.614ns (82.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.557     5.078    U_CMD/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  U_CMD/o_esc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  U_CMD/o_esc_reg/Q
                         net (fo=5, routed)           0.949     6.505    U_CMD/o_esc
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.295     6.800 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          2.664     9.464    U_DP/U_HOUR/AR[0]
    SLICE_X58Y86         FDPE                                         f  U_DP/U_HOUR/count_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503    14.844    U_DP/U_HOUR/clk_IBUF_BUFG
    SLICE_X58Y86         FDPE                                         r  U_DP/U_HOUR/count_reg_reg[2]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    14.708    U_DP/U_HOUR/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.849%)  route 0.541ns (72.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.445    U_CU/clk_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.270     1.879    U_CMD/Q[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.271     2.196    U_DP/U_Tick_100hz/AR[0]
    SLICE_X52Y85         FDCE                                         f  U_DP/U_Tick_100hz/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     1.655    U_CU/clk_IBUF
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.056     1.711 r  U_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.321     2.032    U_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X52Y85         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[5]/C
                         clock pessimism             -0.188     1.844    
    SLICE_X52Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.777    U_DP/U_Tick_100hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.849%)  route 0.541ns (72.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.445    U_CU/clk_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.270     1.879    U_CMD/Q[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.271     2.196    U_DP/U_Tick_100hz/AR[0]
    SLICE_X52Y85         FDCE                                         f  U_DP/U_Tick_100hz/r_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     1.655    U_CU/clk_IBUF
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.056     1.711 r  U_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.321     2.032    U_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X52Y85         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[7]/C
                         clock pessimism             -0.188     1.844    
    SLICE_X52Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.777    U_DP/U_Tick_100hz/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.849%)  route 0.541ns (72.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.445    U_CU/clk_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.270     1.879    U_CMD/Q[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.271     2.196    U_DP/U_Tick_100hz/AR[0]
    SLICE_X52Y85         FDCE                                         f  U_DP/U_Tick_100hz/r_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     1.655    U_CU/clk_IBUF
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.056     1.711 r  U_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.321     2.032    U_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X52Y85         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[8]/C
                         clock pessimism             -0.188     1.844    
    SLICE_X52Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.777    U_DP/U_Tick_100hz/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.435%)  route 0.478ns (69.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.445    U_CU/clk_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.270     1.879    U_CMD/Q[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.207     2.132    U_DP/U_Tick_100hz/AR[0]
    SLICE_X52Y86         FDCE                                         f  U_DP/U_Tick_100hz/r_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     1.655    U_CU/clk_IBUF
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.056     1.711 r  U_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.257     1.968    U_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X52Y86         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[10]/C
                         clock pessimism             -0.188     1.780    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.713    U_DP/U_Tick_100hz/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.435%)  route 0.478ns (69.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.445    U_CU/clk_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.270     1.879    U_CMD/Q[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.207     2.132    U_DP/U_Tick_100hz/AR[0]
    SLICE_X52Y86         FDCE                                         f  U_DP/U_Tick_100hz/r_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     1.655    U_CU/clk_IBUF
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.056     1.711 r  U_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.257     1.968    U_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X52Y86         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[11]/C
                         clock pessimism             -0.188     1.780    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.713    U_DP/U_Tick_100hz/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.435%)  route 0.478ns (69.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.445    U_CU/clk_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.270     1.879    U_CMD/Q[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.207     2.132    U_DP/U_Tick_100hz/AR[0]
    SLICE_X52Y86         FDCE                                         f  U_DP/U_Tick_100hz/r_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     1.655    U_CU/clk_IBUF
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.056     1.711 r  U_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.257     1.968    U_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X52Y86         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[12]/C
                         clock pessimism             -0.188     1.780    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.713    U_DP/U_Tick_100hz/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.435%)  route 0.478ns (69.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.445    U_CU/clk_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.270     1.879    U_CMD/Q[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.207     2.132    U_DP/U_Tick_100hz/AR[0]
    SLICE_X52Y86         FDCE                                         f  U_DP/U_Tick_100hz/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     1.655    U_CU/clk_IBUF
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.056     1.711 r  U_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.257     1.968    U_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X52Y86         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[13]/C
                         clock pessimism             -0.188     1.780    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.713    U_DP/U_Tick_100hz/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.435%)  route 0.478ns (69.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.445    U_CU/clk_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.270     1.879    U_CMD/Q[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.207     2.132    U_DP/U_Tick_100hz/AR[0]
    SLICE_X52Y86         FDCE                                         f  U_DP/U_Tick_100hz/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     1.655    U_CU/clk_IBUF
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.056     1.711 r  U_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.257     1.968    U_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X52Y86         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[6]/C
                         clock pessimism             -0.188     1.780    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.713    U_DP/U_Tick_100hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.435%)  route 0.478ns (69.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.445    U_CU/clk_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.270     1.879    U_CMD/Q[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.207     2.132    U_DP/U_Tick_100hz/AR[0]
    SLICE_X52Y86         FDCE                                         f  U_DP/U_Tick_100hz/r_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     1.655    U_CU/clk_IBUF
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.056     1.711 r  U_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.257     1.968    U_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X52Y86         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[9]/C
                         clock pessimism             -0.188     1.780    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.713    U_DP/U_Tick_100hz/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.209ns (25.436%)  route 0.613ns (74.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.445    U_CU/clk_IBUF_BUFG
    SLICE_X50Y88         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.270     1.879    U_CMD/Q[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.924 f  U_CMD/r_counter[19]_i_3/O
                         net (fo=48, routed)          0.342     2.267    U_DP/U_Tick_100hz/AR[0]
    SLICE_X52Y84         FDCE                                         f  U_DP/U_Tick_100hz/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     1.655    U_CU/clk_IBUF
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.056     1.711 r  U_CU/r_counter[19]_i_2/O
                         net (fo=21, routed)          0.345     2.056    U_DP/U_Tick_100hz/o_tick_100_reg_1
    SLICE_X52Y84         FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.188     1.868    
    SLICE_X52Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.801    U_DP/U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.466    





