<stg><name>embedding_layer_stream<9u></name>


<trans_list>

<trans id="832" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:36 %len_x_0_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_0

]]></Node>
<StgValue><ssdm name="len_x_0_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
entry:37 %zext_ln35 = zext i8 %len_x_0_read

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %p_ZL26len_embedding_table_stream_0_addr = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="11">
<![CDATA[
entry:39 %p_ZL26len_embedding_table_stream_0_load = load i11 %p_ZL26len_embedding_table_stream_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %p_ZL26len_embedding_table_stream_1_addr = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="11">
<![CDATA[
entry:42 %p_ZL26len_embedding_table_stream_1_load = load i11 %p_ZL26len_embedding_table_stream_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %p_ZL26len_embedding_table_stream_2_addr = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="11">
<![CDATA[
entry:45 %p_ZL26len_embedding_table_stream_2_load = load i11 %p_ZL26len_embedding_table_stream_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %p_ZL26len_embedding_table_stream_3_addr = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="11">
<![CDATA[
entry:49 %p_ZL26len_embedding_table_stream_3_load = load i11 %p_ZL26len_embedding_table_stream_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %p_ZL26len_embedding_table_stream_4_addr = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="11">
<![CDATA[
entry:53 %p_ZL26len_embedding_table_stream_4_load = load i11 %p_ZL26len_embedding_table_stream_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %p_ZL26len_embedding_table_stream_5_addr = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="11">
<![CDATA[
entry:57 %p_ZL26len_embedding_table_stream_5_load = load i11 %p_ZL26len_embedding_table_stream_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %p_ZL26len_embedding_table_stream_6_addr = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="11">
<![CDATA[
entry:61 %p_ZL26len_embedding_table_stream_6_load = load i11 %p_ZL26len_embedding_table_stream_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %p_ZL26len_embedding_table_stream_7_addr = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="11">
<![CDATA[
entry:64 %p_ZL26len_embedding_table_stream_7_load = load i11 %p_ZL26len_embedding_table_stream_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %p_ZL26len_embedding_table_stream_8_addr = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="11">
<![CDATA[
entry:67 %p_ZL26len_embedding_table_stream_8_load = load i11 %p_ZL26len_embedding_table_stream_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %p_ZL26len_embedding_table_stream_9_addr = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="11">
<![CDATA[
entry:70 %p_ZL26len_embedding_table_stream_9_load = load i11 %p_ZL26len_embedding_table_stream_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:71 %ipd_x_0_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_0

]]></Node>
<StgValue><ssdm name="ipd_x_0_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
entry:72 %zext_ln36 = zext i8 %ipd_x_0_read

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %p_ZL26ipd_embedding_table_stream_0_addr = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="12">
<![CDATA[
entry:74 %p_ZL26ipd_embedding_table_stream_0_load = load i12 %p_ZL26ipd_embedding_table_stream_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %p_ZL26ipd_embedding_table_stream_1_addr = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="12">
<![CDATA[
entry:77 %p_ZL26ipd_embedding_table_stream_1_load = load i12 %p_ZL26ipd_embedding_table_stream_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %p_ZL26ipd_embedding_table_stream_2_addr = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="12">
<![CDATA[
entry:80 %p_ZL26ipd_embedding_table_stream_2_load = load i12 %p_ZL26ipd_embedding_table_stream_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %p_ZL26ipd_embedding_table_stream_3_addr = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="12">
<![CDATA[
entry:84 %p_ZL26ipd_embedding_table_stream_3_load = load i12 %p_ZL26ipd_embedding_table_stream_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %p_ZL26ipd_embedding_table_stream_4_addr = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="12">
<![CDATA[
entry:88 %p_ZL26ipd_embedding_table_stream_4_load = load i12 %p_ZL26ipd_embedding_table_stream_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %p_ZL26ipd_embedding_table_stream_5_addr = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="12">
<![CDATA[
entry:92 %p_ZL26ipd_embedding_table_stream_5_load = load i12 %p_ZL26ipd_embedding_table_stream_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %p_ZL26ipd_embedding_table_stream_6_addr = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="12">
<![CDATA[
entry:96 %p_ZL26ipd_embedding_table_stream_6_load = load i12 %p_ZL26ipd_embedding_table_stream_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %p_ZL26ipd_embedding_table_stream_7_addr = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="12">
<![CDATA[
entry:99 %p_ZL26ipd_embedding_table_stream_7_load = load i12 %p_ZL26ipd_embedding_table_stream_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:106 %len_x_1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_1

]]></Node>
<StgValue><ssdm name="len_x_1_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="8">
<![CDATA[
entry:107 %zext_ln35_1 = zext i8 %len_x_1_read

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %p_ZL26len_embedding_table_stream_0_addr_1 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="11">
<![CDATA[
entry:109 %p_ZL26len_embedding_table_stream_0_load_1 = load i11 %p_ZL26len_embedding_table_stream_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %p_ZL26len_embedding_table_stream_1_addr_1 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="11">
<![CDATA[
entry:112 %p_ZL26len_embedding_table_stream_1_load_1 = load i11 %p_ZL26len_embedding_table_stream_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %p_ZL26len_embedding_table_stream_2_addr_1 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="11">
<![CDATA[
entry:115 %p_ZL26len_embedding_table_stream_2_load_1 = load i11 %p_ZL26len_embedding_table_stream_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118 %p_ZL26len_embedding_table_stream_3_addr_1 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="11">
<![CDATA[
entry:119 %p_ZL26len_embedding_table_stream_3_load_1 = load i11 %p_ZL26len_embedding_table_stream_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %p_ZL26len_embedding_table_stream_4_addr_1 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="11">
<![CDATA[
entry:123 %p_ZL26len_embedding_table_stream_4_load_1 = load i11 %p_ZL26len_embedding_table_stream_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:126 %p_ZL26len_embedding_table_stream_5_addr_1 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="11">
<![CDATA[
entry:127 %p_ZL26len_embedding_table_stream_5_load_1 = load i11 %p_ZL26len_embedding_table_stream_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:130 %p_ZL26len_embedding_table_stream_6_addr_1 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="11">
<![CDATA[
entry:131 %p_ZL26len_embedding_table_stream_6_load_1 = load i11 %p_ZL26len_embedding_table_stream_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:133 %p_ZL26len_embedding_table_stream_7_addr_1 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="11">
<![CDATA[
entry:134 %p_ZL26len_embedding_table_stream_7_load_1 = load i11 %p_ZL26len_embedding_table_stream_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136 %p_ZL26len_embedding_table_stream_8_addr_1 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="11">
<![CDATA[
entry:137 %p_ZL26len_embedding_table_stream_8_load_1 = load i11 %p_ZL26len_embedding_table_stream_8_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %p_ZL26len_embedding_table_stream_9_addr_1 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="11">
<![CDATA[
entry:140 %p_ZL26len_embedding_table_stream_9_load_1 = load i11 %p_ZL26len_embedding_table_stream_9_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:141 %ipd_x_1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_1

]]></Node>
<StgValue><ssdm name="ipd_x_1_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="8">
<![CDATA[
entry:142 %zext_ln36_1 = zext i8 %ipd_x_1_read

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %p_ZL26ipd_embedding_table_stream_0_addr_1 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="12">
<![CDATA[
entry:144 %p_ZL26ipd_embedding_table_stream_0_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:146 %p_ZL26ipd_embedding_table_stream_1_addr_1 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="12">
<![CDATA[
entry:147 %p_ZL26ipd_embedding_table_stream_1_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %p_ZL26ipd_embedding_table_stream_2_addr_1 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="12">
<![CDATA[
entry:150 %p_ZL26ipd_embedding_table_stream_2_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %p_ZL26ipd_embedding_table_stream_3_addr_1 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="12">
<![CDATA[
entry:154 %p_ZL26ipd_embedding_table_stream_3_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:157 %p_ZL26ipd_embedding_table_stream_4_addr_1 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="12">
<![CDATA[
entry:158 %p_ZL26ipd_embedding_table_stream_4_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %p_ZL26ipd_embedding_table_stream_5_addr_1 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="12">
<![CDATA[
entry:162 %p_ZL26ipd_embedding_table_stream_5_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:165 %p_ZL26ipd_embedding_table_stream_6_addr_1 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="12">
<![CDATA[
entry:166 %p_ZL26ipd_embedding_table_stream_6_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:168 %p_ZL26ipd_embedding_table_stream_7_addr_1 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="12">
<![CDATA[
entry:169 %p_ZL26ipd_embedding_table_stream_7_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:176 %len_x_2_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_2

]]></Node>
<StgValue><ssdm name="len_x_2_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="8">
<![CDATA[
entry:177 %zext_ln35_2 = zext i8 %len_x_2_read

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %p_ZL26len_embedding_table_stream_0_addr_2 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_addr_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="11">
<![CDATA[
entry:179 %p_ZL26len_embedding_table_stream_0_load_2 = load i11 %p_ZL26len_embedding_table_stream_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %p_ZL26len_embedding_table_stream_1_addr_2 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="11">
<![CDATA[
entry:182 %p_ZL26len_embedding_table_stream_1_load_2 = load i11 %p_ZL26len_embedding_table_stream_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:184 %p_ZL26len_embedding_table_stream_2_addr_2 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="11">
<![CDATA[
entry:185 %p_ZL26len_embedding_table_stream_2_load_2 = load i11 %p_ZL26len_embedding_table_stream_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:188 %p_ZL26len_embedding_table_stream_3_addr_2 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="11">
<![CDATA[
entry:189 %p_ZL26len_embedding_table_stream_3_load_2 = load i11 %p_ZL26len_embedding_table_stream_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:192 %p_ZL26len_embedding_table_stream_4_addr_2 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="11">
<![CDATA[
entry:193 %p_ZL26len_embedding_table_stream_4_load_2 = load i11 %p_ZL26len_embedding_table_stream_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:196 %p_ZL26len_embedding_table_stream_5_addr_2 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="11">
<![CDATA[
entry:197 %p_ZL26len_embedding_table_stream_5_load_2 = load i11 %p_ZL26len_embedding_table_stream_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:200 %p_ZL26len_embedding_table_stream_6_addr_2 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="11">
<![CDATA[
entry:201 %p_ZL26len_embedding_table_stream_6_load_2 = load i11 %p_ZL26len_embedding_table_stream_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %p_ZL26len_embedding_table_stream_7_addr_2 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="11">
<![CDATA[
entry:204 %p_ZL26len_embedding_table_stream_7_load_2 = load i11 %p_ZL26len_embedding_table_stream_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:206 %p_ZL26len_embedding_table_stream_8_addr_2 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_addr_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="11">
<![CDATA[
entry:207 %p_ZL26len_embedding_table_stream_8_load_2 = load i11 %p_ZL26len_embedding_table_stream_8_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:209 %p_ZL26len_embedding_table_stream_9_addr_2 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_addr_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="11">
<![CDATA[
entry:210 %p_ZL26len_embedding_table_stream_9_load_2 = load i11 %p_ZL26len_embedding_table_stream_9_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:211 %ipd_x_2_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_2

]]></Node>
<StgValue><ssdm name="ipd_x_2_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="8">
<![CDATA[
entry:212 %zext_ln36_2 = zext i8 %ipd_x_2_read

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:213 %p_ZL26ipd_embedding_table_stream_0_addr_2 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="12">
<![CDATA[
entry:214 %p_ZL26ipd_embedding_table_stream_0_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:216 %p_ZL26ipd_embedding_table_stream_1_addr_2 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="12">
<![CDATA[
entry:217 %p_ZL26ipd_embedding_table_stream_1_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:219 %p_ZL26ipd_embedding_table_stream_2_addr_2 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="12">
<![CDATA[
entry:220 %p_ZL26ipd_embedding_table_stream_2_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:223 %p_ZL26ipd_embedding_table_stream_3_addr_2 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="12">
<![CDATA[
entry:224 %p_ZL26ipd_embedding_table_stream_3_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:227 %p_ZL26ipd_embedding_table_stream_4_addr_2 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="12">
<![CDATA[
entry:228 %p_ZL26ipd_embedding_table_stream_4_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:231 %p_ZL26ipd_embedding_table_stream_5_addr_2 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_addr_2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="12">
<![CDATA[
entry:232 %p_ZL26ipd_embedding_table_stream_5_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:235 %p_ZL26ipd_embedding_table_stream_6_addr_2 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="12">
<![CDATA[
entry:236 %p_ZL26ipd_embedding_table_stream_6_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_2"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:238 %p_ZL26ipd_embedding_table_stream_7_addr_2 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="12">
<![CDATA[
entry:239 %p_ZL26ipd_embedding_table_stream_7_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:246 %len_x_3_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_3

]]></Node>
<StgValue><ssdm name="len_x_3_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="8">
<![CDATA[
entry:247 %zext_ln35_3 = zext i8 %len_x_3_read

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:248 %p_ZL26len_embedding_table_stream_0_addr_3 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_addr_3"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="11">
<![CDATA[
entry:249 %p_ZL26len_embedding_table_stream_0_load_3 = load i11 %p_ZL26len_embedding_table_stream_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:251 %p_ZL26len_embedding_table_stream_1_addr_3 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="11">
<![CDATA[
entry:252 %p_ZL26len_embedding_table_stream_1_load_3 = load i11 %p_ZL26len_embedding_table_stream_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_3"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:254 %p_ZL26len_embedding_table_stream_2_addr_3 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_addr_3"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="11">
<![CDATA[
entry:255 %p_ZL26len_embedding_table_stream_2_load_3 = load i11 %p_ZL26len_embedding_table_stream_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_3"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:258 %p_ZL26len_embedding_table_stream_3_addr_3 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_addr_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="11">
<![CDATA[
entry:259 %p_ZL26len_embedding_table_stream_3_load_3 = load i11 %p_ZL26len_embedding_table_stream_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:262 %p_ZL26len_embedding_table_stream_4_addr_3 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="11">
<![CDATA[
entry:263 %p_ZL26len_embedding_table_stream_4_load_3 = load i11 %p_ZL26len_embedding_table_stream_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:266 %p_ZL26len_embedding_table_stream_5_addr_3 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="11">
<![CDATA[
entry:267 %p_ZL26len_embedding_table_stream_5_load_3 = load i11 %p_ZL26len_embedding_table_stream_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:270 %p_ZL26len_embedding_table_stream_6_addr_3 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_addr_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="11">
<![CDATA[
entry:271 %p_ZL26len_embedding_table_stream_6_load_3 = load i11 %p_ZL26len_embedding_table_stream_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_3"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:273 %p_ZL26len_embedding_table_stream_7_addr_3 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_addr_3"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="11">
<![CDATA[
entry:274 %p_ZL26len_embedding_table_stream_7_load_3 = load i11 %p_ZL26len_embedding_table_stream_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:276 %p_ZL26len_embedding_table_stream_8_addr_3 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_addr_3"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="11">
<![CDATA[
entry:277 %p_ZL26len_embedding_table_stream_8_load_3 = load i11 %p_ZL26len_embedding_table_stream_8_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_3"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:279 %p_ZL26len_embedding_table_stream_9_addr_3 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="11">
<![CDATA[
entry:280 %p_ZL26len_embedding_table_stream_9_load_3 = load i11 %p_ZL26len_embedding_table_stream_9_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_3"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:281 %ipd_x_3_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_3

]]></Node>
<StgValue><ssdm name="ipd_x_3_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="8">
<![CDATA[
entry:282 %zext_ln36_3 = zext i8 %ipd_x_3_read

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:283 %p_ZL26ipd_embedding_table_stream_0_addr_3 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_addr_3"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="12">
<![CDATA[
entry:284 %p_ZL26ipd_embedding_table_stream_0_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_3"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:286 %p_ZL26ipd_embedding_table_stream_1_addr_3 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_addr_3"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="12">
<![CDATA[
entry:287 %p_ZL26ipd_embedding_table_stream_1_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_3"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:289 %p_ZL26ipd_embedding_table_stream_2_addr_3 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_addr_3"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="12">
<![CDATA[
entry:290 %p_ZL26ipd_embedding_table_stream_2_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_3"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:293 %p_ZL26ipd_embedding_table_stream_3_addr_3 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_addr_3"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="12">
<![CDATA[
entry:294 %p_ZL26ipd_embedding_table_stream_3_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_3"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:297 %p_ZL26ipd_embedding_table_stream_4_addr_3 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_addr_3"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="12">
<![CDATA[
entry:298 %p_ZL26ipd_embedding_table_stream_4_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_3"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:301 %p_ZL26ipd_embedding_table_stream_5_addr_3 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_addr_3"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="2" op_0_bw="12">
<![CDATA[
entry:302 %p_ZL26ipd_embedding_table_stream_5_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_3"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:305 %p_ZL26ipd_embedding_table_stream_6_addr_3 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_addr_3"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="12">
<![CDATA[
entry:306 %p_ZL26ipd_embedding_table_stream_6_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_3"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:308 %p_ZL26ipd_embedding_table_stream_7_addr_3 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_addr_3"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="12">
<![CDATA[
entry:309 %p_ZL26ipd_embedding_table_stream_7_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_3"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:316 %len_x_4_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_4

]]></Node>
<StgValue><ssdm name="len_x_4_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="8">
<![CDATA[
entry:317 %zext_ln35_4 = zext i8 %len_x_4_read

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:318 %p_ZL26len_embedding_table_stream_0_addr_4 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_addr_4"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="11">
<![CDATA[
entry:319 %p_ZL26len_embedding_table_stream_0_load_4 = load i11 %p_ZL26len_embedding_table_stream_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_4"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:321 %p_ZL26len_embedding_table_stream_1_addr_4 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_addr_4"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="11">
<![CDATA[
entry:322 %p_ZL26len_embedding_table_stream_1_load_4 = load i11 %p_ZL26len_embedding_table_stream_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_4"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:324 %p_ZL26len_embedding_table_stream_2_addr_4 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_addr_4"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="11">
<![CDATA[
entry:325 %p_ZL26len_embedding_table_stream_2_load_4 = load i11 %p_ZL26len_embedding_table_stream_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_4"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:328 %p_ZL26len_embedding_table_stream_3_addr_4 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_addr_4"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="11">
<![CDATA[
entry:329 %p_ZL26len_embedding_table_stream_3_load_4 = load i11 %p_ZL26len_embedding_table_stream_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_4"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:332 %p_ZL26len_embedding_table_stream_4_addr_4 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_addr_4"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="2" op_0_bw="11">
<![CDATA[
entry:333 %p_ZL26len_embedding_table_stream_4_load_4 = load i11 %p_ZL26len_embedding_table_stream_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_4"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:336 %p_ZL26len_embedding_table_stream_5_addr_4 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_addr_4"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="11">
<![CDATA[
entry:337 %p_ZL26len_embedding_table_stream_5_load_4 = load i11 %p_ZL26len_embedding_table_stream_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_4"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:340 %p_ZL26len_embedding_table_stream_6_addr_4 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_addr_4"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="11">
<![CDATA[
entry:341 %p_ZL26len_embedding_table_stream_6_load_4 = load i11 %p_ZL26len_embedding_table_stream_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_4"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:343 %p_ZL26len_embedding_table_stream_7_addr_4 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_addr_4"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="11">
<![CDATA[
entry:344 %p_ZL26len_embedding_table_stream_7_load_4 = load i11 %p_ZL26len_embedding_table_stream_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_4"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:346 %p_ZL26len_embedding_table_stream_8_addr_4 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_addr_4"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="11">
<![CDATA[
entry:347 %p_ZL26len_embedding_table_stream_8_load_4 = load i11 %p_ZL26len_embedding_table_stream_8_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_4"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:349 %p_ZL26len_embedding_table_stream_9_addr_4 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_addr_4"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="11">
<![CDATA[
entry:350 %p_ZL26len_embedding_table_stream_9_load_4 = load i11 %p_ZL26len_embedding_table_stream_9_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_4"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:351 %ipd_x_4_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_4

]]></Node>
<StgValue><ssdm name="ipd_x_4_read"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="8">
<![CDATA[
entry:352 %zext_ln36_4 = zext i8 %ipd_x_4_read

]]></Node>
<StgValue><ssdm name="zext_ln36_4"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:353 %p_ZL26ipd_embedding_table_stream_0_addr_4 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_addr_4"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="12">
<![CDATA[
entry:354 %p_ZL26ipd_embedding_table_stream_0_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_4"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:356 %p_ZL26ipd_embedding_table_stream_1_addr_4 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_addr_4"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="12">
<![CDATA[
entry:357 %p_ZL26ipd_embedding_table_stream_1_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_4"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:359 %p_ZL26ipd_embedding_table_stream_2_addr_4 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_addr_4"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="12">
<![CDATA[
entry:360 %p_ZL26ipd_embedding_table_stream_2_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_4"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:363 %p_ZL26ipd_embedding_table_stream_3_addr_4 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_addr_4"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="12">
<![CDATA[
entry:364 %p_ZL26ipd_embedding_table_stream_3_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_4"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:367 %p_ZL26ipd_embedding_table_stream_4_addr_4 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_addr_4"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="12">
<![CDATA[
entry:368 %p_ZL26ipd_embedding_table_stream_4_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_4"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:371 %p_ZL26ipd_embedding_table_stream_5_addr_4 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_addr_4"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="12">
<![CDATA[
entry:372 %p_ZL26ipd_embedding_table_stream_5_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_4"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:375 %p_ZL26ipd_embedding_table_stream_6_addr_4 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_addr_4"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="12">
<![CDATA[
entry:376 %p_ZL26ipd_embedding_table_stream_6_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_4"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:378 %p_ZL26ipd_embedding_table_stream_7_addr_4 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_addr_4"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="12">
<![CDATA[
entry:379 %p_ZL26ipd_embedding_table_stream_7_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_4"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:386 %len_x_5_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_5

]]></Node>
<StgValue><ssdm name="len_x_5_read"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="8">
<![CDATA[
entry:387 %zext_ln35_5 = zext i8 %len_x_5_read

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:388 %p_ZL26len_embedding_table_stream_0_addr_5 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_addr_5"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="11">
<![CDATA[
entry:389 %p_ZL26len_embedding_table_stream_0_load_5 = load i11 %p_ZL26len_embedding_table_stream_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_5"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:391 %p_ZL26len_embedding_table_stream_1_addr_5 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_addr_5"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="11">
<![CDATA[
entry:392 %p_ZL26len_embedding_table_stream_1_load_5 = load i11 %p_ZL26len_embedding_table_stream_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_5"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:394 %p_ZL26len_embedding_table_stream_2_addr_5 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_addr_5"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="11">
<![CDATA[
entry:395 %p_ZL26len_embedding_table_stream_2_load_5 = load i11 %p_ZL26len_embedding_table_stream_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_5"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:398 %p_ZL26len_embedding_table_stream_3_addr_5 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_addr_5"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="11">
<![CDATA[
entry:399 %p_ZL26len_embedding_table_stream_3_load_5 = load i11 %p_ZL26len_embedding_table_stream_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_5"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:402 %p_ZL26len_embedding_table_stream_4_addr_5 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_addr_5"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="2" op_0_bw="11">
<![CDATA[
entry:403 %p_ZL26len_embedding_table_stream_4_load_5 = load i11 %p_ZL26len_embedding_table_stream_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_5"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:406 %p_ZL26len_embedding_table_stream_5_addr_5 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_addr_5"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="11">
<![CDATA[
entry:407 %p_ZL26len_embedding_table_stream_5_load_5 = load i11 %p_ZL26len_embedding_table_stream_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_5"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:410 %p_ZL26len_embedding_table_stream_6_addr_5 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_addr_5"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="11">
<![CDATA[
entry:411 %p_ZL26len_embedding_table_stream_6_load_5 = load i11 %p_ZL26len_embedding_table_stream_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_5"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:413 %p_ZL26len_embedding_table_stream_7_addr_5 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_addr_5"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="11">
<![CDATA[
entry:414 %p_ZL26len_embedding_table_stream_7_load_5 = load i11 %p_ZL26len_embedding_table_stream_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_5"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:416 %p_ZL26len_embedding_table_stream_8_addr_5 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_addr_5"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="11">
<![CDATA[
entry:417 %p_ZL26len_embedding_table_stream_8_load_5 = load i11 %p_ZL26len_embedding_table_stream_8_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_5"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:419 %p_ZL26len_embedding_table_stream_9_addr_5 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_addr_5"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="11">
<![CDATA[
entry:420 %p_ZL26len_embedding_table_stream_9_load_5 = load i11 %p_ZL26len_embedding_table_stream_9_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_5"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:421 %ipd_x_5_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_5

]]></Node>
<StgValue><ssdm name="ipd_x_5_read"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="8">
<![CDATA[
entry:422 %zext_ln36_5 = zext i8 %ipd_x_5_read

]]></Node>
<StgValue><ssdm name="zext_ln36_5"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:423 %p_ZL26ipd_embedding_table_stream_0_addr_5 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_addr_5"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="12">
<![CDATA[
entry:424 %p_ZL26ipd_embedding_table_stream_0_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_5"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:426 %p_ZL26ipd_embedding_table_stream_1_addr_5 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_addr_5"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="12">
<![CDATA[
entry:427 %p_ZL26ipd_embedding_table_stream_1_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_5"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:429 %p_ZL26ipd_embedding_table_stream_2_addr_5 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_addr_5"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="12">
<![CDATA[
entry:430 %p_ZL26ipd_embedding_table_stream_2_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_5"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:433 %p_ZL26ipd_embedding_table_stream_3_addr_5 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_addr_5"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="12">
<![CDATA[
entry:434 %p_ZL26ipd_embedding_table_stream_3_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_5"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:437 %p_ZL26ipd_embedding_table_stream_4_addr_5 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_addr_5"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="2" op_0_bw="12">
<![CDATA[
entry:438 %p_ZL26ipd_embedding_table_stream_4_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_5"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:441 %p_ZL26ipd_embedding_table_stream_5_addr_5 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_addr_5"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="2" op_0_bw="12">
<![CDATA[
entry:442 %p_ZL26ipd_embedding_table_stream_5_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_5"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:445 %p_ZL26ipd_embedding_table_stream_6_addr_5 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_addr_5"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="12">
<![CDATA[
entry:446 %p_ZL26ipd_embedding_table_stream_6_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_5"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:448 %p_ZL26ipd_embedding_table_stream_7_addr_5 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_addr_5"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="12">
<![CDATA[
entry:449 %p_ZL26ipd_embedding_table_stream_7_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_5"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:456 %len_x_6_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_6

]]></Node>
<StgValue><ssdm name="len_x_6_read"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="8">
<![CDATA[
entry:457 %zext_ln35_6 = zext i8 %len_x_6_read

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:458 %p_ZL26len_embedding_table_stream_0_addr_6 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_addr_6"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="4" op_0_bw="11">
<![CDATA[
entry:459 %p_ZL26len_embedding_table_stream_0_load_6 = load i11 %p_ZL26len_embedding_table_stream_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_6"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:461 %p_ZL26len_embedding_table_stream_1_addr_6 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_addr_6"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="11">
<![CDATA[
entry:462 %p_ZL26len_embedding_table_stream_1_load_6 = load i11 %p_ZL26len_embedding_table_stream_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_6"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:464 %p_ZL26len_embedding_table_stream_2_addr_6 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_addr_6"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="11">
<![CDATA[
entry:465 %p_ZL26len_embedding_table_stream_2_load_6 = load i11 %p_ZL26len_embedding_table_stream_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_6"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:468 %p_ZL26len_embedding_table_stream_3_addr_6 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_addr_6"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="3" op_0_bw="11">
<![CDATA[
entry:469 %p_ZL26len_embedding_table_stream_3_load_6 = load i11 %p_ZL26len_embedding_table_stream_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_6"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:472 %p_ZL26len_embedding_table_stream_4_addr_6 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_addr_6"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="2" op_0_bw="11">
<![CDATA[
entry:473 %p_ZL26len_embedding_table_stream_4_load_6 = load i11 %p_ZL26len_embedding_table_stream_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_6"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:476 %p_ZL26len_embedding_table_stream_5_addr_6 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_addr_6"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="2" op_0_bw="11">
<![CDATA[
entry:477 %p_ZL26len_embedding_table_stream_5_load_6 = load i11 %p_ZL26len_embedding_table_stream_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_6"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:480 %p_ZL26len_embedding_table_stream_6_addr_6 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_addr_6"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="11">
<![CDATA[
entry:481 %p_ZL26len_embedding_table_stream_6_load_6 = load i11 %p_ZL26len_embedding_table_stream_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_6"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:483 %p_ZL26len_embedding_table_stream_7_addr_6 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_addr_6"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="11">
<![CDATA[
entry:484 %p_ZL26len_embedding_table_stream_7_load_6 = load i11 %p_ZL26len_embedding_table_stream_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_6"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:486 %p_ZL26len_embedding_table_stream_8_addr_6 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_addr_6"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="5" op_0_bw="11">
<![CDATA[
entry:487 %p_ZL26len_embedding_table_stream_8_load_6 = load i11 %p_ZL26len_embedding_table_stream_8_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_6"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:489 %p_ZL26len_embedding_table_stream_9_addr_6 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_addr_6"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="11">
<![CDATA[
entry:490 %p_ZL26len_embedding_table_stream_9_load_6 = load i11 %p_ZL26len_embedding_table_stream_9_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_6"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:491 %ipd_x_6_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_6

]]></Node>
<StgValue><ssdm name="ipd_x_6_read"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="8">
<![CDATA[
entry:492 %zext_ln36_6 = zext i8 %ipd_x_6_read

]]></Node>
<StgValue><ssdm name="zext_ln36_6"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:493 %p_ZL26ipd_embedding_table_stream_0_addr_6 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_addr_6"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="12">
<![CDATA[
entry:494 %p_ZL26ipd_embedding_table_stream_0_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_6"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:496 %p_ZL26ipd_embedding_table_stream_1_addr_6 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_addr_6"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="12">
<![CDATA[
entry:497 %p_ZL26ipd_embedding_table_stream_1_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_6"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:499 %p_ZL26ipd_embedding_table_stream_2_addr_6 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_addr_6"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="12">
<![CDATA[
entry:500 %p_ZL26ipd_embedding_table_stream_2_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_6"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:503 %p_ZL26ipd_embedding_table_stream_3_addr_6 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_addr_6"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="12">
<![CDATA[
entry:504 %p_ZL26ipd_embedding_table_stream_3_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_6"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:507 %p_ZL26ipd_embedding_table_stream_4_addr_6 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_addr_6"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="2" op_0_bw="12">
<![CDATA[
entry:508 %p_ZL26ipd_embedding_table_stream_4_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_6"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:511 %p_ZL26ipd_embedding_table_stream_5_addr_6 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_addr_6"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="2" op_0_bw="12">
<![CDATA[
entry:512 %p_ZL26ipd_embedding_table_stream_5_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_6"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:515 %p_ZL26ipd_embedding_table_stream_6_addr_6 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_addr_6"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="12">
<![CDATA[
entry:516 %p_ZL26ipd_embedding_table_stream_6_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_6"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:518 %p_ZL26ipd_embedding_table_stream_7_addr_6 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_addr_6"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="5" op_0_bw="12">
<![CDATA[
entry:519 %p_ZL26ipd_embedding_table_stream_7_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_6"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:526 %len_x_7_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_7

]]></Node>
<StgValue><ssdm name="len_x_7_read"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="8">
<![CDATA[
entry:527 %zext_ln35_7 = zext i8 %len_x_7_read

]]></Node>
<StgValue><ssdm name="zext_ln35_7"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:528 %p_ZL26len_embedding_table_stream_0_addr_7 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_addr_7"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="4" op_0_bw="11">
<![CDATA[
entry:529 %p_ZL26len_embedding_table_stream_0_load_7 = load i11 %p_ZL26len_embedding_table_stream_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_7"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:531 %p_ZL26len_embedding_table_stream_1_addr_7 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_addr_7"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="11">
<![CDATA[
entry:532 %p_ZL26len_embedding_table_stream_1_load_7 = load i11 %p_ZL26len_embedding_table_stream_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_7"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:534 %p_ZL26len_embedding_table_stream_2_addr_7 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_addr_7"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="3" op_0_bw="11">
<![CDATA[
entry:535 %p_ZL26len_embedding_table_stream_2_load_7 = load i11 %p_ZL26len_embedding_table_stream_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_7"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:538 %p_ZL26len_embedding_table_stream_3_addr_7 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_addr_7"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="3" op_0_bw="11">
<![CDATA[
entry:539 %p_ZL26len_embedding_table_stream_3_load_7 = load i11 %p_ZL26len_embedding_table_stream_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_7"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:542 %p_ZL26len_embedding_table_stream_4_addr_7 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_addr_7"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="2" op_0_bw="11">
<![CDATA[
entry:543 %p_ZL26len_embedding_table_stream_4_load_7 = load i11 %p_ZL26len_embedding_table_stream_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_7"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:546 %p_ZL26len_embedding_table_stream_5_addr_7 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_addr_7"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="2" op_0_bw="11">
<![CDATA[
entry:547 %p_ZL26len_embedding_table_stream_5_load_7 = load i11 %p_ZL26len_embedding_table_stream_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_7"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:550 %p_ZL26len_embedding_table_stream_6_addr_7 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_addr_7"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="5" op_0_bw="11">
<![CDATA[
entry:551 %p_ZL26len_embedding_table_stream_6_load_7 = load i11 %p_ZL26len_embedding_table_stream_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_7"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:553 %p_ZL26len_embedding_table_stream_7_addr_7 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_addr_7"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="11">
<![CDATA[
entry:554 %p_ZL26len_embedding_table_stream_7_load_7 = load i11 %p_ZL26len_embedding_table_stream_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_7"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:556 %p_ZL26len_embedding_table_stream_8_addr_7 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_addr_7"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="5" op_0_bw="11">
<![CDATA[
entry:557 %p_ZL26len_embedding_table_stream_8_load_7 = load i11 %p_ZL26len_embedding_table_stream_8_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_7"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:559 %p_ZL26len_embedding_table_stream_9_addr_7 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_addr_7"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="11">
<![CDATA[
entry:560 %p_ZL26len_embedding_table_stream_9_load_7 = load i11 %p_ZL26len_embedding_table_stream_9_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_7"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:561 %ipd_x_7_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_7

]]></Node>
<StgValue><ssdm name="ipd_x_7_read"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="8">
<![CDATA[
entry:562 %zext_ln36_7 = zext i8 %ipd_x_7_read

]]></Node>
<StgValue><ssdm name="zext_ln36_7"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:563 %p_ZL26ipd_embedding_table_stream_0_addr_7 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_addr_7"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="4" op_0_bw="12">
<![CDATA[
entry:564 %p_ZL26ipd_embedding_table_stream_0_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_7"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:566 %p_ZL26ipd_embedding_table_stream_1_addr_7 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_addr_7"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="4" op_0_bw="12">
<![CDATA[
entry:567 %p_ZL26ipd_embedding_table_stream_1_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_7"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:569 %p_ZL26ipd_embedding_table_stream_2_addr_7 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_addr_7"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="3" op_0_bw="12">
<![CDATA[
entry:570 %p_ZL26ipd_embedding_table_stream_2_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_7"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:573 %p_ZL26ipd_embedding_table_stream_3_addr_7 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_addr_7"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="12">
<![CDATA[
entry:574 %p_ZL26ipd_embedding_table_stream_3_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_7"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:577 %p_ZL26ipd_embedding_table_stream_4_addr_7 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_addr_7"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="2" op_0_bw="12">
<![CDATA[
entry:578 %p_ZL26ipd_embedding_table_stream_4_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_7"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:581 %p_ZL26ipd_embedding_table_stream_5_addr_7 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_addr_7"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="2" op_0_bw="12">
<![CDATA[
entry:582 %p_ZL26ipd_embedding_table_stream_5_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_7"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:585 %p_ZL26ipd_embedding_table_stream_6_addr_7 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_addr_7"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="12">
<![CDATA[
entry:586 %p_ZL26ipd_embedding_table_stream_6_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_7"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:588 %p_ZL26ipd_embedding_table_stream_7_addr_7 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_addr_7"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="5" op_0_bw="12">
<![CDATA[
entry:589 %p_ZL26ipd_embedding_table_stream_7_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_7"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:596 %len_x_8_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %len_x_8

]]></Node>
<StgValue><ssdm name="len_x_8_read"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="8">
<![CDATA[
entry:597 %zext_ln35_8 = zext i8 %len_x_8_read

]]></Node>
<StgValue><ssdm name="zext_ln35_8"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:598 %p_ZL26len_embedding_table_stream_0_addr_8 = getelementptr i4 %p_ZL26len_embedding_table_stream_0, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_addr_8"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="4" op_0_bw="11">
<![CDATA[
entry:599 %p_ZL26len_embedding_table_stream_0_load_8 = load i11 %p_ZL26len_embedding_table_stream_0_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_8"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:601 %p_ZL26len_embedding_table_stream_1_addr_8 = getelementptr i4 %p_ZL26len_embedding_table_stream_1, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_addr_8"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="4" op_0_bw="11">
<![CDATA[
entry:602 %p_ZL26len_embedding_table_stream_1_load_8 = load i11 %p_ZL26len_embedding_table_stream_1_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_8"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:604 %p_ZL26len_embedding_table_stream_2_addr_8 = getelementptr i3 %p_ZL26len_embedding_table_stream_2, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_addr_8"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="3" op_0_bw="11">
<![CDATA[
entry:605 %p_ZL26len_embedding_table_stream_2_load_8 = load i11 %p_ZL26len_embedding_table_stream_2_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_8"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="11" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:608 %p_ZL26len_embedding_table_stream_3_addr_8 = getelementptr i3 %p_ZL26len_embedding_table_stream_3, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_addr_8"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="3" op_0_bw="11">
<![CDATA[
entry:609 %p_ZL26len_embedding_table_stream_3_load_8 = load i11 %p_ZL26len_embedding_table_stream_3_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_8"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:612 %p_ZL26len_embedding_table_stream_4_addr_8 = getelementptr i2 %p_ZL26len_embedding_table_stream_4, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_addr_8"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="2" op_0_bw="11">
<![CDATA[
entry:613 %p_ZL26len_embedding_table_stream_4_load_8 = load i11 %p_ZL26len_embedding_table_stream_4_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_8"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:616 %p_ZL26len_embedding_table_stream_5_addr_8 = getelementptr i2 %p_ZL26len_embedding_table_stream_5, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_addr_8"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="2" op_0_bw="11">
<![CDATA[
entry:617 %p_ZL26len_embedding_table_stream_5_load_8 = load i11 %p_ZL26len_embedding_table_stream_5_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_8"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:620 %p_ZL26len_embedding_table_stream_6_addr_8 = getelementptr i5 %p_ZL26len_embedding_table_stream_6, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_addr_8"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="5" op_0_bw="11">
<![CDATA[
entry:621 %p_ZL26len_embedding_table_stream_6_load_8 = load i11 %p_ZL26len_embedding_table_stream_6_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_8"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:623 %p_ZL26len_embedding_table_stream_7_addr_8 = getelementptr i5 %p_ZL26len_embedding_table_stream_7, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_addr_8"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="11">
<![CDATA[
entry:624 %p_ZL26len_embedding_table_stream_7_load_8 = load i11 %p_ZL26len_embedding_table_stream_7_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_8"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:626 %p_ZL26len_embedding_table_stream_8_addr_8 = getelementptr i5 %p_ZL26len_embedding_table_stream_8, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_addr_8"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="5" op_0_bw="11">
<![CDATA[
entry:627 %p_ZL26len_embedding_table_stream_8_load_8 = load i11 %p_ZL26len_embedding_table_stream_8_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_8"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:629 %p_ZL26len_embedding_table_stream_9_addr_8 = getelementptr i5 %p_ZL26len_embedding_table_stream_9, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_addr_8"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="11">
<![CDATA[
entry:630 %p_ZL26len_embedding_table_stream_9_load_8 = load i11 %p_ZL26len_embedding_table_stream_9_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_8"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:631 %ipd_x_8_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ipd_x_8

]]></Node>
<StgValue><ssdm name="ipd_x_8_read"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="8">
<![CDATA[
entry:632 %zext_ln36_8 = zext i8 %ipd_x_8_read

]]></Node>
<StgValue><ssdm name="zext_ln36_8"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:633 %p_ZL26ipd_embedding_table_stream_0_addr_8 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_0, i64 0, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_addr_8"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="4" op_0_bw="12">
<![CDATA[
entry:634 %p_ZL26ipd_embedding_table_stream_0_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_8"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:636 %p_ZL26ipd_embedding_table_stream_1_addr_8 = getelementptr i4 %p_ZL26ipd_embedding_table_stream_1, i64 0, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_addr_8"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="4" op_0_bw="12">
<![CDATA[
entry:637 %p_ZL26ipd_embedding_table_stream_1_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_8"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:639 %p_ZL26ipd_embedding_table_stream_2_addr_8 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_2, i64 0, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_addr_8"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="3" op_0_bw="12">
<![CDATA[
entry:640 %p_ZL26ipd_embedding_table_stream_2_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_8"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:643 %p_ZL26ipd_embedding_table_stream_3_addr_8 = getelementptr i3 %p_ZL26ipd_embedding_table_stream_3, i64 0, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_addr_8"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="3" op_0_bw="12">
<![CDATA[
entry:644 %p_ZL26ipd_embedding_table_stream_3_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_8"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:647 %p_ZL26ipd_embedding_table_stream_4_addr_8 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_4, i64 0, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_addr_8"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="2" op_0_bw="12">
<![CDATA[
entry:648 %p_ZL26ipd_embedding_table_stream_4_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_8"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:651 %p_ZL26ipd_embedding_table_stream_5_addr_8 = getelementptr i2 %p_ZL26ipd_embedding_table_stream_5, i64 0, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_addr_8"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="2" op_0_bw="12">
<![CDATA[
entry:652 %p_ZL26ipd_embedding_table_stream_5_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_8"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:655 %p_ZL26ipd_embedding_table_stream_6_addr_8 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_6, i64 0, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_addr_8"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="12">
<![CDATA[
entry:656 %p_ZL26ipd_embedding_table_stream_6_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_8"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:658 %p_ZL26ipd_embedding_table_stream_7_addr_8 = getelementptr i5 %p_ZL26ipd_embedding_table_stream_7, i64 0, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_addr_8"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="5" op_0_bw="12">
<![CDATA[
entry:659 %p_ZL26ipd_embedding_table_stream_7_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="11">
<![CDATA[
entry:39 %p_ZL26len_embedding_table_stream_0_load = load i11 %p_ZL26len_embedding_table_stream_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
entry:40 %p_ZL26len_embedding_table_stream_0_load_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_cast"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="11">
<![CDATA[
entry:42 %p_ZL26len_embedding_table_stream_1_load = load i11 %p_ZL26len_embedding_table_stream_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
entry:43 %p_ZL26len_embedding_table_stream_1_load_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_cast"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="11">
<![CDATA[
entry:45 %p_ZL26len_embedding_table_stream_2_load = load i11 %p_ZL26len_embedding_table_stream_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="3">
<![CDATA[
entry:46 %p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
entry:47 %p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="11">
<![CDATA[
entry:49 %p_ZL26len_embedding_table_stream_3_load = load i11 %p_ZL26len_embedding_table_stream_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="3">
<![CDATA[
entry:50 %p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="4">
<![CDATA[
entry:51 %p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="11">
<![CDATA[
entry:53 %p_ZL26len_embedding_table_stream_4_load = load i11 %p_ZL26len_embedding_table_stream_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="2">
<![CDATA[
entry:54 %p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="4">
<![CDATA[
entry:55 %p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="11">
<![CDATA[
entry:57 %p_ZL26len_embedding_table_stream_5_load = load i11 %p_ZL26len_embedding_table_stream_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="2">
<![CDATA[
entry:58 %p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
entry:59 %p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="11">
<![CDATA[
entry:61 %p_ZL26len_embedding_table_stream_6_load = load i11 %p_ZL26len_embedding_table_stream_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
entry:62 %p_ZL26len_embedding_table_stream_6_load_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_cast"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="11">
<![CDATA[
entry:64 %p_ZL26len_embedding_table_stream_7_load = load i11 %p_ZL26len_embedding_table_stream_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
entry:65 %p_ZL26len_embedding_table_stream_7_load_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_cast"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="11">
<![CDATA[
entry:67 %p_ZL26len_embedding_table_stream_8_load = load i11 %p_ZL26len_embedding_table_stream_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="5">
<![CDATA[
entry:68 %p_ZL26len_embedding_table_stream_8_load_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_cast"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="11">
<![CDATA[
entry:70 %p_ZL26len_embedding_table_stream_9_load = load i11 %p_ZL26len_embedding_table_stream_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="12">
<![CDATA[
entry:74 %p_ZL26ipd_embedding_table_stream_0_load = load i12 %p_ZL26ipd_embedding_table_stream_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
entry:75 %p_ZL26ipd_embedding_table_stream_0_load_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_cast"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="12">
<![CDATA[
entry:77 %p_ZL26ipd_embedding_table_stream_1_load = load i12 %p_ZL26ipd_embedding_table_stream_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
entry:78 %p_ZL26ipd_embedding_table_stream_1_load_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_cast"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="12">
<![CDATA[
entry:80 %p_ZL26ipd_embedding_table_stream_2_load = load i12 %p_ZL26ipd_embedding_table_stream_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="3">
<![CDATA[
entry:81 %p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
entry:82 %p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="12">
<![CDATA[
entry:84 %p_ZL26ipd_embedding_table_stream_3_load = load i12 %p_ZL26ipd_embedding_table_stream_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="3">
<![CDATA[
entry:85 %p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
entry:86 %p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="12">
<![CDATA[
entry:88 %p_ZL26ipd_embedding_table_stream_4_load = load i12 %p_ZL26ipd_embedding_table_stream_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="2">
<![CDATA[
entry:89 %p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4">
<![CDATA[
entry:90 %p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="12">
<![CDATA[
entry:92 %p_ZL26ipd_embedding_table_stream_5_load = load i12 %p_ZL26ipd_embedding_table_stream_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="2">
<![CDATA[
entry:93 %p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4">
<![CDATA[
entry:94 %p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="12">
<![CDATA[
entry:96 %p_ZL26ipd_embedding_table_stream_6_load = load i12 %p_ZL26ipd_embedding_table_stream_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="5">
<![CDATA[
entry:97 %p_ZL26ipd_embedding_table_stream_6_load_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_cast"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="12">
<![CDATA[
entry:99 %p_ZL26ipd_embedding_table_stream_7_load = load i12 %p_ZL26ipd_embedding_table_stream_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="293" op_0_bw="293" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:100 %or_ln38_s = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load, i32 %p_ZL26len_embedding_table_stream_8_load_cast, i32 %p_ZL26len_embedding_table_stream_7_load_cast, i32 %p_ZL26len_embedding_table_stream_6_load_cast, i32 %p_ZL26len_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_cast, i32 %p_ZL26len_embedding_table_stream_0_load_cast

]]></Node>
<StgValue><ssdm name="or_ln38_s"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="320" op_0_bw="293">
<![CDATA[
entry:101 %zext_ln38 = zext i293 %or_ln38_s

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
entry:102 %write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_0, i320 %zext_ln38

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="229" op_0_bw="229" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:103 %or_ln39_s = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load, i32 %p_ZL26ipd_embedding_table_stream_6_load_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_cast

]]></Node>
<StgValue><ssdm name="or_ln39_s"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="256" op_0_bw="229">
<![CDATA[
entry:104 %zext_ln39 = zext i229 %or_ln39_s

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:105 %write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_0, i256 %zext_ln39

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="11">
<![CDATA[
entry:109 %p_ZL26len_embedding_table_stream_0_load_1 = load i11 %p_ZL26len_embedding_table_stream_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_1"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="4">
<![CDATA[
entry:110 %p_ZL26len_embedding_table_stream_0_load_1_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_1_cast"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="11">
<![CDATA[
entry:112 %p_ZL26len_embedding_table_stream_1_load_1 = load i11 %p_ZL26len_embedding_table_stream_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_1"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
entry:113 %p_ZL26len_embedding_table_stream_1_load_1_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_1_cast"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="11">
<![CDATA[
entry:115 %p_ZL26len_embedding_table_stream_2_load_1 = load i11 %p_ZL26len_embedding_table_stream_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_1"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="3">
<![CDATA[
entry:116 %p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
entry:117 %p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="11">
<![CDATA[
entry:119 %p_ZL26len_embedding_table_stream_3_load_1 = load i11 %p_ZL26len_embedding_table_stream_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_1"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="3">
<![CDATA[
entry:120 %p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4">
<![CDATA[
entry:121 %p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="11">
<![CDATA[
entry:123 %p_ZL26len_embedding_table_stream_4_load_1 = load i11 %p_ZL26len_embedding_table_stream_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_1"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="2">
<![CDATA[
entry:124 %p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4">
<![CDATA[
entry:125 %p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="11">
<![CDATA[
entry:127 %p_ZL26len_embedding_table_stream_5_load_1 = load i11 %p_ZL26len_embedding_table_stream_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_1"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="2">
<![CDATA[
entry:128 %p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="4">
<![CDATA[
entry:129 %p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="11">
<![CDATA[
entry:131 %p_ZL26len_embedding_table_stream_6_load_1 = load i11 %p_ZL26len_embedding_table_stream_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_1"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="5">
<![CDATA[
entry:132 %p_ZL26len_embedding_table_stream_6_load_1_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_1_cast"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="11">
<![CDATA[
entry:134 %p_ZL26len_embedding_table_stream_7_load_1 = load i11 %p_ZL26len_embedding_table_stream_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_1"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
entry:135 %p_ZL26len_embedding_table_stream_7_load_1_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_1_cast"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="11">
<![CDATA[
entry:137 %p_ZL26len_embedding_table_stream_8_load_1 = load i11 %p_ZL26len_embedding_table_stream_8_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_1"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
entry:138 %p_ZL26len_embedding_table_stream_8_load_1_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_1_cast"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="11">
<![CDATA[
entry:140 %p_ZL26len_embedding_table_stream_9_load_1 = load i11 %p_ZL26len_embedding_table_stream_9_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_1"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="12">
<![CDATA[
entry:144 %p_ZL26ipd_embedding_table_stream_0_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_1"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="4">
<![CDATA[
entry:145 %p_ZL26ipd_embedding_table_stream_0_load_1_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_1_cast"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="12">
<![CDATA[
entry:147 %p_ZL26ipd_embedding_table_stream_1_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_1"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="4">
<![CDATA[
entry:148 %p_ZL26ipd_embedding_table_stream_1_load_1_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_1_cast"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="12">
<![CDATA[
entry:150 %p_ZL26ipd_embedding_table_stream_2_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_1"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="3">
<![CDATA[
entry:151 %p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="4">
<![CDATA[
entry:152 %p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="12">
<![CDATA[
entry:154 %p_ZL26ipd_embedding_table_stream_3_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_1"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="3">
<![CDATA[
entry:155 %p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="4">
<![CDATA[
entry:156 %p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="12">
<![CDATA[
entry:158 %p_ZL26ipd_embedding_table_stream_4_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_1"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="2">
<![CDATA[
entry:159 %p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="4">
<![CDATA[
entry:160 %p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="12">
<![CDATA[
entry:162 %p_ZL26ipd_embedding_table_stream_5_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_1"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="2">
<![CDATA[
entry:163 %p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="4">
<![CDATA[
entry:164 %p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="12">
<![CDATA[
entry:166 %p_ZL26ipd_embedding_table_stream_6_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_1"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="5">
<![CDATA[
entry:167 %p_ZL26ipd_embedding_table_stream_6_load_1_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_1_cast"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="12">
<![CDATA[
entry:169 %p_ZL26ipd_embedding_table_stream_7_load_1 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_1"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="293" op_0_bw="293" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:170 %or_ln38_1 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_1, i32 %p_ZL26len_embedding_table_stream_8_load_1_cast, i32 %p_ZL26len_embedding_table_stream_7_load_1_cast, i32 %p_ZL26len_embedding_table_stream_6_load_1_cast, i32 %p_ZL26len_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_1_cast, i32 %p_ZL26len_embedding_table_stream_0_load_1_cast

]]></Node>
<StgValue><ssdm name="or_ln38_1"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="320" op_0_bw="293">
<![CDATA[
entry:171 %zext_ln38_1 = zext i293 %or_ln38_1

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
entry:172 %write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_1, i320 %zext_ln38_1

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="229" op_0_bw="229" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:173 %or_ln39_1 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_1, i32 %p_ZL26ipd_embedding_table_stream_6_load_1_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_1_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_1_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_1_cast

]]></Node>
<StgValue><ssdm name="or_ln39_1"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="256" op_0_bw="229">
<![CDATA[
entry:174 %zext_ln39_1 = zext i229 %or_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:175 %write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_1, i256 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="11">
<![CDATA[
entry:179 %p_ZL26len_embedding_table_stream_0_load_2 = load i11 %p_ZL26len_embedding_table_stream_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_2"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="4">
<![CDATA[
entry:180 %p_ZL26len_embedding_table_stream_0_load_2_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_2_cast"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="11">
<![CDATA[
entry:182 %p_ZL26len_embedding_table_stream_1_load_2 = load i11 %p_ZL26len_embedding_table_stream_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_2"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="4">
<![CDATA[
entry:183 %p_ZL26len_embedding_table_stream_1_load_2_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_2_cast"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="11">
<![CDATA[
entry:185 %p_ZL26len_embedding_table_stream_2_load_2 = load i11 %p_ZL26len_embedding_table_stream_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_2"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="3">
<![CDATA[
entry:186 %p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="4">
<![CDATA[
entry:187 %p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="11">
<![CDATA[
entry:189 %p_ZL26len_embedding_table_stream_3_load_2 = load i11 %p_ZL26len_embedding_table_stream_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_2"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="3">
<![CDATA[
entry:190 %p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="4">
<![CDATA[
entry:191 %p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="11">
<![CDATA[
entry:193 %p_ZL26len_embedding_table_stream_4_load_2 = load i11 %p_ZL26len_embedding_table_stream_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_2"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="2">
<![CDATA[
entry:194 %p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="4">
<![CDATA[
entry:195 %p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="11">
<![CDATA[
entry:197 %p_ZL26len_embedding_table_stream_5_load_2 = load i11 %p_ZL26len_embedding_table_stream_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_2"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="2">
<![CDATA[
entry:198 %p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="4">
<![CDATA[
entry:199 %p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="11">
<![CDATA[
entry:201 %p_ZL26len_embedding_table_stream_6_load_2 = load i11 %p_ZL26len_embedding_table_stream_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_2"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="5">
<![CDATA[
entry:202 %p_ZL26len_embedding_table_stream_6_load_2_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_2_cast"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="11">
<![CDATA[
entry:204 %p_ZL26len_embedding_table_stream_7_load_2 = load i11 %p_ZL26len_embedding_table_stream_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_2"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="5">
<![CDATA[
entry:205 %p_ZL26len_embedding_table_stream_7_load_2_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_2_cast"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="11">
<![CDATA[
entry:207 %p_ZL26len_embedding_table_stream_8_load_2 = load i11 %p_ZL26len_embedding_table_stream_8_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_2"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="5">
<![CDATA[
entry:208 %p_ZL26len_embedding_table_stream_8_load_2_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_2_cast"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="11">
<![CDATA[
entry:210 %p_ZL26len_embedding_table_stream_9_load_2 = load i11 %p_ZL26len_embedding_table_stream_9_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_2"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="12">
<![CDATA[
entry:214 %p_ZL26ipd_embedding_table_stream_0_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_2"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="4">
<![CDATA[
entry:215 %p_ZL26ipd_embedding_table_stream_0_load_2_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_2_cast"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="12">
<![CDATA[
entry:217 %p_ZL26ipd_embedding_table_stream_1_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_2"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="4">
<![CDATA[
entry:218 %p_ZL26ipd_embedding_table_stream_1_load_2_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_2_cast"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="12">
<![CDATA[
entry:220 %p_ZL26ipd_embedding_table_stream_2_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_2"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="3">
<![CDATA[
entry:221 %p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4">
<![CDATA[
entry:222 %p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="12">
<![CDATA[
entry:224 %p_ZL26ipd_embedding_table_stream_3_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_2"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="3">
<![CDATA[
entry:225 %p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="4">
<![CDATA[
entry:226 %p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="12">
<![CDATA[
entry:228 %p_ZL26ipd_embedding_table_stream_4_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_2"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="2">
<![CDATA[
entry:229 %p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="4">
<![CDATA[
entry:230 %p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="12">
<![CDATA[
entry:232 %p_ZL26ipd_embedding_table_stream_5_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_2"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="2">
<![CDATA[
entry:233 %p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="4">
<![CDATA[
entry:234 %p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="12">
<![CDATA[
entry:236 %p_ZL26ipd_embedding_table_stream_6_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_2"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="5">
<![CDATA[
entry:237 %p_ZL26ipd_embedding_table_stream_6_load_2_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_2_cast"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="12">
<![CDATA[
entry:239 %p_ZL26ipd_embedding_table_stream_7_load_2 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_2"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="293" op_0_bw="293" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:240 %or_ln38_2 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_2, i32 %p_ZL26len_embedding_table_stream_8_load_2_cast, i32 %p_ZL26len_embedding_table_stream_7_load_2_cast, i32 %p_ZL26len_embedding_table_stream_6_load_2_cast, i32 %p_ZL26len_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_2_cast, i32 %p_ZL26len_embedding_table_stream_0_load_2_cast

]]></Node>
<StgValue><ssdm name="or_ln38_2"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="320" op_0_bw="293">
<![CDATA[
entry:241 %zext_ln38_2 = zext i293 %or_ln38_2

]]></Node>
<StgValue><ssdm name="zext_ln38_2"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
entry:242 %write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_2, i320 %zext_ln38_2

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="229" op_0_bw="229" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:243 %or_ln39_2 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_2, i32 %p_ZL26ipd_embedding_table_stream_6_load_2_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_2_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_2_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_2_cast

]]></Node>
<StgValue><ssdm name="or_ln39_2"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="256" op_0_bw="229">
<![CDATA[
entry:244 %zext_ln39_2 = zext i229 %or_ln39_2

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:245 %write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_2, i256 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="11">
<![CDATA[
entry:249 %p_ZL26len_embedding_table_stream_0_load_3 = load i11 %p_ZL26len_embedding_table_stream_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_3"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="4">
<![CDATA[
entry:250 %p_ZL26len_embedding_table_stream_0_load_3_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_3_cast"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="11">
<![CDATA[
entry:252 %p_ZL26len_embedding_table_stream_1_load_3 = load i11 %p_ZL26len_embedding_table_stream_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_3"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="4">
<![CDATA[
entry:253 %p_ZL26len_embedding_table_stream_1_load_3_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_3_cast"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="11">
<![CDATA[
entry:255 %p_ZL26len_embedding_table_stream_2_load_3 = load i11 %p_ZL26len_embedding_table_stream_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_3"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="3">
<![CDATA[
entry:256 %p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="4">
<![CDATA[
entry:257 %p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="11">
<![CDATA[
entry:259 %p_ZL26len_embedding_table_stream_3_load_3 = load i11 %p_ZL26len_embedding_table_stream_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_3"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="3">
<![CDATA[
entry:260 %p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="4">
<![CDATA[
entry:261 %p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="11">
<![CDATA[
entry:263 %p_ZL26len_embedding_table_stream_4_load_3 = load i11 %p_ZL26len_embedding_table_stream_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_3"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="2">
<![CDATA[
entry:264 %p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="4">
<![CDATA[
entry:265 %p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="11">
<![CDATA[
entry:267 %p_ZL26len_embedding_table_stream_5_load_3 = load i11 %p_ZL26len_embedding_table_stream_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_3"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="2">
<![CDATA[
entry:268 %p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="4">
<![CDATA[
entry:269 %p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="11">
<![CDATA[
entry:271 %p_ZL26len_embedding_table_stream_6_load_3 = load i11 %p_ZL26len_embedding_table_stream_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_3"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="5">
<![CDATA[
entry:272 %p_ZL26len_embedding_table_stream_6_load_3_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_3_cast"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="11">
<![CDATA[
entry:274 %p_ZL26len_embedding_table_stream_7_load_3 = load i11 %p_ZL26len_embedding_table_stream_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_3"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="5">
<![CDATA[
entry:275 %p_ZL26len_embedding_table_stream_7_load_3_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_3_cast"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="11">
<![CDATA[
entry:277 %p_ZL26len_embedding_table_stream_8_load_3 = load i11 %p_ZL26len_embedding_table_stream_8_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_3"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="5">
<![CDATA[
entry:278 %p_ZL26len_embedding_table_stream_8_load_3_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_3_cast"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="11">
<![CDATA[
entry:280 %p_ZL26len_embedding_table_stream_9_load_3 = load i11 %p_ZL26len_embedding_table_stream_9_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_3"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="12">
<![CDATA[
entry:284 %p_ZL26ipd_embedding_table_stream_0_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_3"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="4">
<![CDATA[
entry:285 %p_ZL26ipd_embedding_table_stream_0_load_3_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_3_cast"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="12">
<![CDATA[
entry:287 %p_ZL26ipd_embedding_table_stream_1_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_3"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="4">
<![CDATA[
entry:288 %p_ZL26ipd_embedding_table_stream_1_load_3_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_3_cast"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="12">
<![CDATA[
entry:290 %p_ZL26ipd_embedding_table_stream_2_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_3"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="3">
<![CDATA[
entry:291 %p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="4">
<![CDATA[
entry:292 %p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="12">
<![CDATA[
entry:294 %p_ZL26ipd_embedding_table_stream_3_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_3"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="3">
<![CDATA[
entry:295 %p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="4">
<![CDATA[
entry:296 %p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="12">
<![CDATA[
entry:298 %p_ZL26ipd_embedding_table_stream_4_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_3"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="2">
<![CDATA[
entry:299 %p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="4">
<![CDATA[
entry:300 %p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="2" op_0_bw="12">
<![CDATA[
entry:302 %p_ZL26ipd_embedding_table_stream_5_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_3"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="2">
<![CDATA[
entry:303 %p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="4">
<![CDATA[
entry:304 %p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="12">
<![CDATA[
entry:306 %p_ZL26ipd_embedding_table_stream_6_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_3"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="5">
<![CDATA[
entry:307 %p_ZL26ipd_embedding_table_stream_6_load_3_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_3_cast"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="12">
<![CDATA[
entry:309 %p_ZL26ipd_embedding_table_stream_7_load_3 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_3"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="293" op_0_bw="293" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:310 %or_ln38_3 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_3, i32 %p_ZL26len_embedding_table_stream_8_load_3_cast, i32 %p_ZL26len_embedding_table_stream_7_load_3_cast, i32 %p_ZL26len_embedding_table_stream_6_load_3_cast, i32 %p_ZL26len_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_3_cast, i32 %p_ZL26len_embedding_table_stream_0_load_3_cast

]]></Node>
<StgValue><ssdm name="or_ln38_3"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="320" op_0_bw="293">
<![CDATA[
entry:311 %zext_ln38_3 = zext i293 %or_ln38_3

]]></Node>
<StgValue><ssdm name="zext_ln38_3"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
entry:312 %write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_3, i320 %zext_ln38_3

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="229" op_0_bw="229" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:313 %or_ln39_3 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_3, i32 %p_ZL26ipd_embedding_table_stream_6_load_3_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_3_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_3_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_3_cast

]]></Node>
<StgValue><ssdm name="or_ln39_3"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="256" op_0_bw="229">
<![CDATA[
entry:314 %zext_ln39_3 = zext i229 %or_ln39_3

]]></Node>
<StgValue><ssdm name="zext_ln39_3"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:315 %write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_3, i256 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="11">
<![CDATA[
entry:319 %p_ZL26len_embedding_table_stream_0_load_4 = load i11 %p_ZL26len_embedding_table_stream_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_4"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="4">
<![CDATA[
entry:320 %p_ZL26len_embedding_table_stream_0_load_4_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_4_cast"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="11">
<![CDATA[
entry:322 %p_ZL26len_embedding_table_stream_1_load_4 = load i11 %p_ZL26len_embedding_table_stream_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_4"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="4">
<![CDATA[
entry:323 %p_ZL26len_embedding_table_stream_1_load_4_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_4_cast"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="11">
<![CDATA[
entry:325 %p_ZL26len_embedding_table_stream_2_load_4 = load i11 %p_ZL26len_embedding_table_stream_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_4"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="3">
<![CDATA[
entry:326 %p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="4">
<![CDATA[
entry:327 %p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="11">
<![CDATA[
entry:329 %p_ZL26len_embedding_table_stream_3_load_4 = load i11 %p_ZL26len_embedding_table_stream_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_4"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="3">
<![CDATA[
entry:330 %p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="4">
<![CDATA[
entry:331 %p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="2" op_0_bw="11">
<![CDATA[
entry:333 %p_ZL26len_embedding_table_stream_4_load_4 = load i11 %p_ZL26len_embedding_table_stream_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_4"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="2">
<![CDATA[
entry:334 %p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="4">
<![CDATA[
entry:335 %p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="11">
<![CDATA[
entry:337 %p_ZL26len_embedding_table_stream_5_load_4 = load i11 %p_ZL26len_embedding_table_stream_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_4"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="2">
<![CDATA[
entry:338 %p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="4">
<![CDATA[
entry:339 %p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="11">
<![CDATA[
entry:341 %p_ZL26len_embedding_table_stream_6_load_4 = load i11 %p_ZL26len_embedding_table_stream_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_4"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="5">
<![CDATA[
entry:342 %p_ZL26len_embedding_table_stream_6_load_4_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_4_cast"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="11">
<![CDATA[
entry:344 %p_ZL26len_embedding_table_stream_7_load_4 = load i11 %p_ZL26len_embedding_table_stream_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_4"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="5">
<![CDATA[
entry:345 %p_ZL26len_embedding_table_stream_7_load_4_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_4_cast"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="11">
<![CDATA[
entry:347 %p_ZL26len_embedding_table_stream_8_load_4 = load i11 %p_ZL26len_embedding_table_stream_8_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_4"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="5">
<![CDATA[
entry:348 %p_ZL26len_embedding_table_stream_8_load_4_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_4_cast"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="11">
<![CDATA[
entry:350 %p_ZL26len_embedding_table_stream_9_load_4 = load i11 %p_ZL26len_embedding_table_stream_9_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_4"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="12">
<![CDATA[
entry:354 %p_ZL26ipd_embedding_table_stream_0_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_4"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="4">
<![CDATA[
entry:355 %p_ZL26ipd_embedding_table_stream_0_load_4_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_4_cast"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="12">
<![CDATA[
entry:357 %p_ZL26ipd_embedding_table_stream_1_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_4"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="4">
<![CDATA[
entry:358 %p_ZL26ipd_embedding_table_stream_1_load_4_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_4_cast"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="12">
<![CDATA[
entry:360 %p_ZL26ipd_embedding_table_stream_2_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_4"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="4" op_0_bw="3">
<![CDATA[
entry:361 %p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="4">
<![CDATA[
entry:362 %p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="12">
<![CDATA[
entry:364 %p_ZL26ipd_embedding_table_stream_3_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_4"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="3">
<![CDATA[
entry:365 %p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="4">
<![CDATA[
entry:366 %p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="12">
<![CDATA[
entry:368 %p_ZL26ipd_embedding_table_stream_4_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_4"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="2">
<![CDATA[
entry:369 %p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="4">
<![CDATA[
entry:370 %p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="12">
<![CDATA[
entry:372 %p_ZL26ipd_embedding_table_stream_5_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_4"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="2">
<![CDATA[
entry:373 %p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="4">
<![CDATA[
entry:374 %p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="12">
<![CDATA[
entry:376 %p_ZL26ipd_embedding_table_stream_6_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_4"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="5">
<![CDATA[
entry:377 %p_ZL26ipd_embedding_table_stream_6_load_4_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_4_cast"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="12">
<![CDATA[
entry:379 %p_ZL26ipd_embedding_table_stream_7_load_4 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_4"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="293" op_0_bw="293" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:380 %or_ln38_4 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_4, i32 %p_ZL26len_embedding_table_stream_8_load_4_cast, i32 %p_ZL26len_embedding_table_stream_7_load_4_cast, i32 %p_ZL26len_embedding_table_stream_6_load_4_cast, i32 %p_ZL26len_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_4_cast, i32 %p_ZL26len_embedding_table_stream_0_load_4_cast

]]></Node>
<StgValue><ssdm name="or_ln38_4"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="320" op_0_bw="293">
<![CDATA[
entry:381 %zext_ln38_4 = zext i293 %or_ln38_4

]]></Node>
<StgValue><ssdm name="zext_ln38_4"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
entry:382 %write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_4, i320 %zext_ln38_4

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="229" op_0_bw="229" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:383 %or_ln39_4 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_4, i32 %p_ZL26ipd_embedding_table_stream_6_load_4_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_4_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_4_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_4_cast

]]></Node>
<StgValue><ssdm name="or_ln39_4"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="256" op_0_bw="229">
<![CDATA[
entry:384 %zext_ln39_4 = zext i229 %or_ln39_4

]]></Node>
<StgValue><ssdm name="zext_ln39_4"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:385 %write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_4, i256 %zext_ln39_4

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="11">
<![CDATA[
entry:389 %p_ZL26len_embedding_table_stream_0_load_5 = load i11 %p_ZL26len_embedding_table_stream_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_5"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="4">
<![CDATA[
entry:390 %p_ZL26len_embedding_table_stream_0_load_5_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_5_cast"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="11">
<![CDATA[
entry:392 %p_ZL26len_embedding_table_stream_1_load_5 = load i11 %p_ZL26len_embedding_table_stream_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_5"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="4">
<![CDATA[
entry:393 %p_ZL26len_embedding_table_stream_1_load_5_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_5_cast"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="11">
<![CDATA[
entry:395 %p_ZL26len_embedding_table_stream_2_load_5 = load i11 %p_ZL26len_embedding_table_stream_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_5"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="4" op_0_bw="3">
<![CDATA[
entry:396 %p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="4">
<![CDATA[
entry:397 %p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="11">
<![CDATA[
entry:399 %p_ZL26len_embedding_table_stream_3_load_5 = load i11 %p_ZL26len_embedding_table_stream_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_5"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="4" op_0_bw="3">
<![CDATA[
entry:400 %p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="4">
<![CDATA[
entry:401 %p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="2" op_0_bw="11">
<![CDATA[
entry:403 %p_ZL26len_embedding_table_stream_4_load_5 = load i11 %p_ZL26len_embedding_table_stream_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_5"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="4" op_0_bw="2">
<![CDATA[
entry:404 %p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="4">
<![CDATA[
entry:405 %p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="11">
<![CDATA[
entry:407 %p_ZL26len_embedding_table_stream_5_load_5 = load i11 %p_ZL26len_embedding_table_stream_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_5"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="2">
<![CDATA[
entry:408 %p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="4">
<![CDATA[
entry:409 %p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="11">
<![CDATA[
entry:411 %p_ZL26len_embedding_table_stream_6_load_5 = load i11 %p_ZL26len_embedding_table_stream_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_5"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="5">
<![CDATA[
entry:412 %p_ZL26len_embedding_table_stream_6_load_5_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_5_cast"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="11">
<![CDATA[
entry:414 %p_ZL26len_embedding_table_stream_7_load_5 = load i11 %p_ZL26len_embedding_table_stream_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_5"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="5">
<![CDATA[
entry:415 %p_ZL26len_embedding_table_stream_7_load_5_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_5_cast"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="11">
<![CDATA[
entry:417 %p_ZL26len_embedding_table_stream_8_load_5 = load i11 %p_ZL26len_embedding_table_stream_8_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_5"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="5">
<![CDATA[
entry:418 %p_ZL26len_embedding_table_stream_8_load_5_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_5_cast"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="11">
<![CDATA[
entry:420 %p_ZL26len_embedding_table_stream_9_load_5 = load i11 %p_ZL26len_embedding_table_stream_9_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_5"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="12">
<![CDATA[
entry:424 %p_ZL26ipd_embedding_table_stream_0_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_5"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="4">
<![CDATA[
entry:425 %p_ZL26ipd_embedding_table_stream_0_load_5_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_5_cast"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="12">
<![CDATA[
entry:427 %p_ZL26ipd_embedding_table_stream_1_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_5"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="4">
<![CDATA[
entry:428 %p_ZL26ipd_embedding_table_stream_1_load_5_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_5_cast"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="12">
<![CDATA[
entry:430 %p_ZL26ipd_embedding_table_stream_2_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_5"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="3">
<![CDATA[
entry:431 %p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="4">
<![CDATA[
entry:432 %p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="12">
<![CDATA[
entry:434 %p_ZL26ipd_embedding_table_stream_3_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_5"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="4" op_0_bw="3">
<![CDATA[
entry:435 %p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="4">
<![CDATA[
entry:436 %p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="2" op_0_bw="12">
<![CDATA[
entry:438 %p_ZL26ipd_embedding_table_stream_4_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_5"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="2">
<![CDATA[
entry:439 %p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="4">
<![CDATA[
entry:440 %p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="2" op_0_bw="12">
<![CDATA[
entry:442 %p_ZL26ipd_embedding_table_stream_5_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_5"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="2">
<![CDATA[
entry:443 %p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="4">
<![CDATA[
entry:444 %p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="12">
<![CDATA[
entry:446 %p_ZL26ipd_embedding_table_stream_6_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_5"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="5">
<![CDATA[
entry:447 %p_ZL26ipd_embedding_table_stream_6_load_5_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_5_cast"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="12">
<![CDATA[
entry:449 %p_ZL26ipd_embedding_table_stream_7_load_5 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_5"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="293" op_0_bw="293" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:450 %or_ln38_5 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_5, i32 %p_ZL26len_embedding_table_stream_8_load_5_cast, i32 %p_ZL26len_embedding_table_stream_7_load_5_cast, i32 %p_ZL26len_embedding_table_stream_6_load_5_cast, i32 %p_ZL26len_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_5_cast, i32 %p_ZL26len_embedding_table_stream_0_load_5_cast

]]></Node>
<StgValue><ssdm name="or_ln38_5"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="320" op_0_bw="293">
<![CDATA[
entry:451 %zext_ln38_5 = zext i293 %or_ln38_5

]]></Node>
<StgValue><ssdm name="zext_ln38_5"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
entry:452 %write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_5, i320 %zext_ln38_5

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="229" op_0_bw="229" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:453 %or_ln39_5 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_5, i32 %p_ZL26ipd_embedding_table_stream_6_load_5_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_5_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_5_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_5_cast

]]></Node>
<StgValue><ssdm name="or_ln39_5"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="256" op_0_bw="229">
<![CDATA[
entry:454 %zext_ln39_5 = zext i229 %or_ln39_5

]]></Node>
<StgValue><ssdm name="zext_ln39_5"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:455 %write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_5, i256 %zext_ln39_5

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="4" op_0_bw="11">
<![CDATA[
entry:459 %p_ZL26len_embedding_table_stream_0_load_6 = load i11 %p_ZL26len_embedding_table_stream_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_6"/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="4">
<![CDATA[
entry:460 %p_ZL26len_embedding_table_stream_0_load_6_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_6_cast"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="11">
<![CDATA[
entry:462 %p_ZL26len_embedding_table_stream_1_load_6 = load i11 %p_ZL26len_embedding_table_stream_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_6"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="4">
<![CDATA[
entry:463 %p_ZL26len_embedding_table_stream_1_load_6_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_6_cast"/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="11">
<![CDATA[
entry:465 %p_ZL26len_embedding_table_stream_2_load_6 = load i11 %p_ZL26len_embedding_table_stream_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_6"/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="4" op_0_bw="3">
<![CDATA[
entry:466 %p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="4">
<![CDATA[
entry:467 %p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="3" op_0_bw="11">
<![CDATA[
entry:469 %p_ZL26len_embedding_table_stream_3_load_6 = load i11 %p_ZL26len_embedding_table_stream_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_6"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="4" op_0_bw="3">
<![CDATA[
entry:470 %p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="4">
<![CDATA[
entry:471 %p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="2" op_0_bw="11">
<![CDATA[
entry:473 %p_ZL26len_embedding_table_stream_4_load_6 = load i11 %p_ZL26len_embedding_table_stream_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_6"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="4" op_0_bw="2">
<![CDATA[
entry:474 %p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="4">
<![CDATA[
entry:475 %p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="2" op_0_bw="11">
<![CDATA[
entry:477 %p_ZL26len_embedding_table_stream_5_load_6 = load i11 %p_ZL26len_embedding_table_stream_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_6"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="4" op_0_bw="2">
<![CDATA[
entry:478 %p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="4">
<![CDATA[
entry:479 %p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="11">
<![CDATA[
entry:481 %p_ZL26len_embedding_table_stream_6_load_6 = load i11 %p_ZL26len_embedding_table_stream_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_6"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="5">
<![CDATA[
entry:482 %p_ZL26len_embedding_table_stream_6_load_6_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_6_cast"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="11">
<![CDATA[
entry:484 %p_ZL26len_embedding_table_stream_7_load_6 = load i11 %p_ZL26len_embedding_table_stream_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_6"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="5">
<![CDATA[
entry:485 %p_ZL26len_embedding_table_stream_7_load_6_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_6_cast"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="5" op_0_bw="11">
<![CDATA[
entry:487 %p_ZL26len_embedding_table_stream_8_load_6 = load i11 %p_ZL26len_embedding_table_stream_8_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_6"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="5">
<![CDATA[
entry:488 %p_ZL26len_embedding_table_stream_8_load_6_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_6_cast"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="11">
<![CDATA[
entry:490 %p_ZL26len_embedding_table_stream_9_load_6 = load i11 %p_ZL26len_embedding_table_stream_9_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_6"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="12">
<![CDATA[
entry:494 %p_ZL26ipd_embedding_table_stream_0_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_6"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="4">
<![CDATA[
entry:495 %p_ZL26ipd_embedding_table_stream_0_load_6_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_6_cast"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="12">
<![CDATA[
entry:497 %p_ZL26ipd_embedding_table_stream_1_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_6"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="4">
<![CDATA[
entry:498 %p_ZL26ipd_embedding_table_stream_1_load_6_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_6_cast"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="12">
<![CDATA[
entry:500 %p_ZL26ipd_embedding_table_stream_2_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_6"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="4" op_0_bw="3">
<![CDATA[
entry:501 %p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="4">
<![CDATA[
entry:502 %p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="12">
<![CDATA[
entry:504 %p_ZL26ipd_embedding_table_stream_3_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_6"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="4" op_0_bw="3">
<![CDATA[
entry:505 %p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="719" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="4">
<![CDATA[
entry:506 %p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="2" op_0_bw="12">
<![CDATA[
entry:508 %p_ZL26ipd_embedding_table_stream_4_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_6"/></StgValue>
</operation>

<operation id="721" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="4" op_0_bw="2">
<![CDATA[
entry:509 %p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="722" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="4">
<![CDATA[
entry:510 %p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="723" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="2" op_0_bw="12">
<![CDATA[
entry:512 %p_ZL26ipd_embedding_table_stream_5_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_6"/></StgValue>
</operation>

<operation id="724" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="4" op_0_bw="2">
<![CDATA[
entry:513 %p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="725" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="4">
<![CDATA[
entry:514 %p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="12">
<![CDATA[
entry:516 %p_ZL26ipd_embedding_table_stream_6_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_6"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="5">
<![CDATA[
entry:517 %p_ZL26ipd_embedding_table_stream_6_load_6_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_6_cast"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="5" op_0_bw="12">
<![CDATA[
entry:519 %p_ZL26ipd_embedding_table_stream_7_load_6 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_6"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="293" op_0_bw="293" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:520 %or_ln38_6 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_6, i32 %p_ZL26len_embedding_table_stream_8_load_6_cast, i32 %p_ZL26len_embedding_table_stream_7_load_6_cast, i32 %p_ZL26len_embedding_table_stream_6_load_6_cast, i32 %p_ZL26len_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_6_cast, i32 %p_ZL26len_embedding_table_stream_0_load_6_cast

]]></Node>
<StgValue><ssdm name="or_ln38_6"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="320" op_0_bw="293">
<![CDATA[
entry:521 %zext_ln38_6 = zext i293 %or_ln38_6

]]></Node>
<StgValue><ssdm name="zext_ln38_6"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
entry:522 %write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_6, i320 %zext_ln38_6

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="229" op_0_bw="229" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:523 %or_ln39_6 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_6, i32 %p_ZL26ipd_embedding_table_stream_6_load_6_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_6_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_6_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_6_cast

]]></Node>
<StgValue><ssdm name="or_ln39_6"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="256" op_0_bw="229">
<![CDATA[
entry:524 %zext_ln39_6 = zext i229 %or_ln39_6

]]></Node>
<StgValue><ssdm name="zext_ln39_6"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:525 %write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_6, i256 %zext_ln39_6

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="4" op_0_bw="11">
<![CDATA[
entry:529 %p_ZL26len_embedding_table_stream_0_load_7 = load i11 %p_ZL26len_embedding_table_stream_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_7"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="4">
<![CDATA[
entry:530 %p_ZL26len_embedding_table_stream_0_load_7_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_7_cast"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="11">
<![CDATA[
entry:532 %p_ZL26len_embedding_table_stream_1_load_7 = load i11 %p_ZL26len_embedding_table_stream_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_7"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="4">
<![CDATA[
entry:533 %p_ZL26len_embedding_table_stream_1_load_7_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_7_cast"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="3" op_0_bw="11">
<![CDATA[
entry:535 %p_ZL26len_embedding_table_stream_2_load_7 = load i11 %p_ZL26len_embedding_table_stream_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_7"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="4" op_0_bw="3">
<![CDATA[
entry:536 %p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="4">
<![CDATA[
entry:537 %p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="3" op_0_bw="11">
<![CDATA[
entry:539 %p_ZL26len_embedding_table_stream_3_load_7 = load i11 %p_ZL26len_embedding_table_stream_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_7"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="4" op_0_bw="3">
<![CDATA[
entry:540 %p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="4">
<![CDATA[
entry:541 %p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="2" op_0_bw="11">
<![CDATA[
entry:543 %p_ZL26len_embedding_table_stream_4_load_7 = load i11 %p_ZL26len_embedding_table_stream_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_7"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="4" op_0_bw="2">
<![CDATA[
entry:544 %p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="4">
<![CDATA[
entry:545 %p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="2" op_0_bw="11">
<![CDATA[
entry:547 %p_ZL26len_embedding_table_stream_5_load_7 = load i11 %p_ZL26len_embedding_table_stream_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_7"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="4" op_0_bw="2">
<![CDATA[
entry:548 %p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="4">
<![CDATA[
entry:549 %p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="5" op_0_bw="11">
<![CDATA[
entry:551 %p_ZL26len_embedding_table_stream_6_load_7 = load i11 %p_ZL26len_embedding_table_stream_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_7"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="5">
<![CDATA[
entry:552 %p_ZL26len_embedding_table_stream_6_load_7_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_7_cast"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="11">
<![CDATA[
entry:554 %p_ZL26len_embedding_table_stream_7_load_7 = load i11 %p_ZL26len_embedding_table_stream_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_7"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="5">
<![CDATA[
entry:555 %p_ZL26len_embedding_table_stream_7_load_7_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_7_cast"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="5" op_0_bw="11">
<![CDATA[
entry:557 %p_ZL26len_embedding_table_stream_8_load_7 = load i11 %p_ZL26len_embedding_table_stream_8_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_7"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="5">
<![CDATA[
entry:558 %p_ZL26len_embedding_table_stream_8_load_7_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_7_cast"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="11">
<![CDATA[
entry:560 %p_ZL26len_embedding_table_stream_9_load_7 = load i11 %p_ZL26len_embedding_table_stream_9_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_7"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="4" op_0_bw="12">
<![CDATA[
entry:564 %p_ZL26ipd_embedding_table_stream_0_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_7"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="4">
<![CDATA[
entry:565 %p_ZL26ipd_embedding_table_stream_0_load_7_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_7_cast"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="4" op_0_bw="12">
<![CDATA[
entry:567 %p_ZL26ipd_embedding_table_stream_1_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_7"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="4">
<![CDATA[
entry:568 %p_ZL26ipd_embedding_table_stream_1_load_7_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_7_cast"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="3" op_0_bw="12">
<![CDATA[
entry:570 %p_ZL26ipd_embedding_table_stream_2_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_7"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="4" op_0_bw="3">
<![CDATA[
entry:571 %p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="4">
<![CDATA[
entry:572 %p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="12">
<![CDATA[
entry:574 %p_ZL26ipd_embedding_table_stream_3_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_7"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="4" op_0_bw="3">
<![CDATA[
entry:575 %p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="4">
<![CDATA[
entry:576 %p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="2" op_0_bw="12">
<![CDATA[
entry:578 %p_ZL26ipd_embedding_table_stream_4_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_7"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="4" op_0_bw="2">
<![CDATA[
entry:579 %p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="4">
<![CDATA[
entry:580 %p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="2" op_0_bw="12">
<![CDATA[
entry:582 %p_ZL26ipd_embedding_table_stream_5_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_7"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="4" op_0_bw="2">
<![CDATA[
entry:583 %p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="4">
<![CDATA[
entry:584 %p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="12">
<![CDATA[
entry:586 %p_ZL26ipd_embedding_table_stream_6_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_7"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="5">
<![CDATA[
entry:587 %p_ZL26ipd_embedding_table_stream_6_load_7_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_7_cast"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="5" op_0_bw="12">
<![CDATA[
entry:589 %p_ZL26ipd_embedding_table_stream_7_load_7 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_7"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="293" op_0_bw="293" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:590 %or_ln38_7 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_7, i32 %p_ZL26len_embedding_table_stream_8_load_7_cast, i32 %p_ZL26len_embedding_table_stream_7_load_7_cast, i32 %p_ZL26len_embedding_table_stream_6_load_7_cast, i32 %p_ZL26len_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_7_cast, i32 %p_ZL26len_embedding_table_stream_0_load_7_cast

]]></Node>
<StgValue><ssdm name="or_ln38_7"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="320" op_0_bw="293">
<![CDATA[
entry:591 %zext_ln38_7 = zext i293 %or_ln38_7

]]></Node>
<StgValue><ssdm name="zext_ln38_7"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
entry:592 %write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_7, i320 %zext_ln38_7

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="229" op_0_bw="229" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:593 %or_ln39_7 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_7, i32 %p_ZL26ipd_embedding_table_stream_6_load_7_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_7_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_7_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_7_cast

]]></Node>
<StgValue><ssdm name="or_ln39_7"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="256" op_0_bw="229">
<![CDATA[
entry:594 %zext_ln39_7 = zext i229 %or_ln39_7

]]></Node>
<StgValue><ssdm name="zext_ln39_7"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:595 %write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_7, i256 %zext_ln39_7

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="4" op_0_bw="11">
<![CDATA[
entry:599 %p_ZL26len_embedding_table_stream_0_load_8 = load i11 %p_ZL26len_embedding_table_stream_0_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_8"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="4">
<![CDATA[
entry:600 %p_ZL26len_embedding_table_stream_0_load_8_cast = zext i4 %p_ZL26len_embedding_table_stream_0_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_0_load_8_cast"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="4" op_0_bw="11">
<![CDATA[
entry:602 %p_ZL26len_embedding_table_stream_1_load_8 = load i11 %p_ZL26len_embedding_table_stream_1_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_8"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="4">
<![CDATA[
entry:603 %p_ZL26len_embedding_table_stream_1_load_8_cast = zext i4 %p_ZL26len_embedding_table_stream_1_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_1_load_8_cast"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="3" op_0_bw="11">
<![CDATA[
entry:605 %p_ZL26len_embedding_table_stream_2_load_8 = load i11 %p_ZL26len_embedding_table_stream_2_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_8"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="4" op_0_bw="3">
<![CDATA[
entry:606 %p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_2_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="4">
<![CDATA[
entry:607 %p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="3" op_0_bw="11">
<![CDATA[
entry:609 %p_ZL26len_embedding_table_stream_3_load_8 = load i11 %p_ZL26len_embedding_table_stream_3_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_8"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="4" op_0_bw="3">
<![CDATA[
entry:610 %p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast = sext i3 %p_ZL26len_embedding_table_stream_3_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="4">
<![CDATA[
entry:611 %p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="2" op_0_bw="11">
<![CDATA[
entry:613 %p_ZL26len_embedding_table_stream_4_load_8 = load i11 %p_ZL26len_embedding_table_stream_4_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_8"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="4" op_0_bw="2">
<![CDATA[
entry:614 %p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_4_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="4">
<![CDATA[
entry:615 %p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="2" op_0_bw="11">
<![CDATA[
entry:617 %p_ZL26len_embedding_table_stream_5_load_8 = load i11 %p_ZL26len_embedding_table_stream_5_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_8"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="4" op_0_bw="2">
<![CDATA[
entry:618 %p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast = sext i2 %p_ZL26len_embedding_table_stream_5_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="4">
<![CDATA[
entry:619 %p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="5" op_0_bw="11">
<![CDATA[
entry:621 %p_ZL26len_embedding_table_stream_6_load_8 = load i11 %p_ZL26len_embedding_table_stream_6_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_8"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="5">
<![CDATA[
entry:622 %p_ZL26len_embedding_table_stream_6_load_8_cast = zext i5 %p_ZL26len_embedding_table_stream_6_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_6_load_8_cast"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="11">
<![CDATA[
entry:624 %p_ZL26len_embedding_table_stream_7_load_8 = load i11 %p_ZL26len_embedding_table_stream_7_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_8"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="5">
<![CDATA[
entry:625 %p_ZL26len_embedding_table_stream_7_load_8_cast = zext i5 %p_ZL26len_embedding_table_stream_7_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_7_load_8_cast"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="5" op_0_bw="11">
<![CDATA[
entry:627 %p_ZL26len_embedding_table_stream_8_load_8 = load i11 %p_ZL26len_embedding_table_stream_8_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_8"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="5">
<![CDATA[
entry:628 %p_ZL26len_embedding_table_stream_8_load_8_cast = zext i5 %p_ZL26len_embedding_table_stream_8_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_8_load_8_cast"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="11">
<![CDATA[
entry:630 %p_ZL26len_embedding_table_stream_9_load_8 = load i11 %p_ZL26len_embedding_table_stream_9_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26len_embedding_table_stream_9_load_8"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="4" op_0_bw="12">
<![CDATA[
entry:634 %p_ZL26ipd_embedding_table_stream_0_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_0_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_8"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="4">
<![CDATA[
entry:635 %p_ZL26ipd_embedding_table_stream_0_load_8_cast = zext i4 %p_ZL26ipd_embedding_table_stream_0_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_0_load_8_cast"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="4" op_0_bw="12">
<![CDATA[
entry:637 %p_ZL26ipd_embedding_table_stream_1_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_1_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_8"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="4">
<![CDATA[
entry:638 %p_ZL26ipd_embedding_table_stream_1_load_8_cast = zext i4 %p_ZL26ipd_embedding_table_stream_1_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_1_load_8_cast"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="3" op_0_bw="12">
<![CDATA[
entry:640 %p_ZL26ipd_embedding_table_stream_2_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_2_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_8"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="4" op_0_bw="3">
<![CDATA[
entry:641 %p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_2_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="4">
<![CDATA[
entry:642 %p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="3" op_0_bw="12">
<![CDATA[
entry:644 %p_ZL26ipd_embedding_table_stream_3_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_3_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_8"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="3">
<![CDATA[
entry:645 %p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast = sext i3 %p_ZL26ipd_embedding_table_stream_3_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="4">
<![CDATA[
entry:646 %p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="2" op_0_bw="12">
<![CDATA[
entry:648 %p_ZL26ipd_embedding_table_stream_4_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_4_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_8"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="4" op_0_bw="2">
<![CDATA[
entry:649 %p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_4_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="4">
<![CDATA[
entry:650 %p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="2" op_0_bw="12">
<![CDATA[
entry:652 %p_ZL26ipd_embedding_table_stream_5_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_5_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_8"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="2">
<![CDATA[
entry:653 %p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast = sext i2 %p_ZL26ipd_embedding_table_stream_5_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="4">
<![CDATA[
entry:654 %p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast = zext i4 %p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="12">
<![CDATA[
entry:656 %p_ZL26ipd_embedding_table_stream_6_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_6_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_8"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="5">
<![CDATA[
entry:657 %p_ZL26ipd_embedding_table_stream_6_load_8_cast = zext i5 %p_ZL26ipd_embedding_table_stream_6_load_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_6_load_8_cast"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="5" op_0_bw="12">
<![CDATA[
entry:659 %p_ZL26ipd_embedding_table_stream_7_load_8 = load i12 %p_ZL26ipd_embedding_table_stream_7_addr_8

]]></Node>
<StgValue><ssdm name="p_ZL26ipd_embedding_table_stream_7_load_8"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="293" op_0_bw="293" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
entry:660 %or_ln38_8 = bitconcatenate i293 @_ssdm_op_BitConcatenate.i293.i5.i32.i32.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26len_embedding_table_stream_9_load_8, i32 %p_ZL26len_embedding_table_stream_8_load_8_cast, i32 %p_ZL26len_embedding_table_stream_7_load_8_cast, i32 %p_ZL26len_embedding_table_stream_6_load_8_cast, i32 %p_ZL26len_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26len_embedding_table_stream_1_load_8_cast, i32 %p_ZL26len_embedding_table_stream_0_load_8_cast

]]></Node>
<StgValue><ssdm name="or_ln38_8"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="320" op_0_bw="293">
<![CDATA[
entry:661 %zext_ln38_8 = zext i293 %or_ln38_8

]]></Node>
<StgValue><ssdm name="zext_ln38_8"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
entry:662 %write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_8, i320 %zext_ln38_8

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="229" op_0_bw="229" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:663 %or_ln39_8 = bitconcatenate i229 @_ssdm_op_BitConcatenate.i229.i5.i32.i32.i32.i32.i32.i32.i32, i5 %p_ZL26ipd_embedding_table_stream_7_load_8, i32 %p_ZL26ipd_embedding_table_stream_6_load_8_cast, i32 %p_ZL26ipd_embedding_table_stream_5_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_4_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_3_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_2_load_8_cast_cast_cast_cast_cast_cast, i32 %p_ZL26ipd_embedding_table_stream_1_load_8_cast, i32 %p_ZL26ipd_embedding_table_stream_0_load_8_cast

]]></Node>
<StgValue><ssdm name="or_ln39_8"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="256" op_0_bw="229">
<![CDATA[
entry:664 %zext_ln39_8 = zext i229 %or_ln39_8

]]></Node>
<StgValue><ssdm name="zext_ln39_8"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:665 %write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_8, i256 %zext_ln39_8

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0">
<![CDATA[
entry:666 %ret_ln41 = ret

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
