// Seed: 1750039682
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd16,
    parameter id_8  = 32'd52
) (
    input  wor  id_0,
    input  tri  id_1,
    output wire id_2,
    input  tri  id_3,
    input  tri  id_4,
    output wire id_5,
    output tri1 id_6,
    output tri0 id_7,
    output tri  _id_8,
    input  wand id_9,
    input  tri  id_10,
    input  tri0 id_11,
    input  tri  _id_12,
    output wor  id_13,
    input  tri0 id_14
);
  parameter id_16 = 1'b0 == -1;
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_16,
      id_17
  );
  logic [-1 : (  id_12  ?  -1 : id_8  )  -  id_8] id_19 = id_18;
  wire id_20;
endmodule
