$date
	Thu Feb  5 15:42:03 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 1 ! zero $end
$var wire 32 " result [31:0] $end
$var reg 32 # a [31:0] $end
$var reg 4 $ alu_ctrl [3:0] $end
$var reg 32 % b [31:0] $end
$var reg 1 & clk $end
$var reg 1 ' rst_n $end
$scope module dut $end
$var wire 4 ( alu_ctrl [3:0] $end
$var wire 1 & clk $end
$var wire 32 ) operand_a [31:0] $end
$var wire 32 * operand_b [31:0] $end
$var wire 1 ' rst_n $end
$var wire 1 ! zero_flag $end
$var parameter 32 + WIDTH $end
$var reg 32 , alu_result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 +
$end
#0
$dumpvars
b0 ,
bx *
bx )
bx (
0'
0&
bx %
bx $
bx #
b0 "
1!
$end
#5
1&
#10
0&
b0 $
b0 (
b10100 %
b10100 *
b1010 #
b1010 )
1'
#15
0!
b11110 "
b11110 ,
1&
#20
0&
b1 $
b1 (
b1010 %
b1010 *
b11110 #
b11110 )
#25
b10100 "
b10100 ,
1&
#30
0&
b10 $
b10 (
b111111110000 %
b111111110000 *
b1111000011110000 #
b1111000011110000 )
#35
b11110000 "
b11110000 ,
1&
#40
0&
b101 $
b101 (
b101 %
b101 *
b1 #
b1 )
#45
b100000 "
b100000 ,
1&
#50
0&
