{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706802535046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706802535046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 01 10:48:54 2024 " "Processing started: Thu Feb 01 10:48:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706802535046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1706802535046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1706802535046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1706802535632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1706802535632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutorial_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tutorial_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tutorial_tb " "Found entity 1: Tutorial_tb" {  } { { "Tutorial_tb.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Tutorial_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706802547127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706802547127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706802547127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706802547127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706802547143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706802547143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706802547143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706802547143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706802547143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706802547143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtract.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706802547159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706802547159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706802547159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706802547159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAin DataPath.v(15) " "Verilog HDL Implicit Net warning at DataPath.v(15): created implicit net for \"RAin\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1706802547159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegisterAImmediate DataPath.v(15) " "Verilog HDL Implicit Net warning at DataPath.v(15): created implicit net for \"RegisterAImmediate\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1706802547159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RBin DataPath.v(16) " "Verilog HDL Implicit Net warning at DataPath.v(16): created implicit net for \"RBin\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1706802547159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A DataPath.v(23) " "Verilog HDL Implicit Net warning at DataPath.v(23): created implicit net for \"A\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1706802547159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZin DataPath.v(24) " "Verilog HDL Implicit Net warning at DataPath.v(24): created implicit net for \"RZin\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1706802547159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZout DataPath.v(27) " "Verilog HDL Implicit Net warning at DataPath.v(27): created implicit net for \"RZout\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1706802547159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAout DataPath.v(27) " "Verilog HDL Implicit Net warning at DataPath.v(27): created implicit net for \"RAout\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1706802547159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RBout DataPath.v(27) " "Verilog HDL Implicit Net warning at DataPath.v(27): created implicit net for \"RBout\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1706802547159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1706802547190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:RA " "Elaborating entity \"register\" for hierarchy \"register:RA\"" {  } { { "DataPath.v" "RA" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706802547207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add " "Elaborating entity \"adder\" for hierarchy \"adder:add\"" {  } { { "DataPath.v" "add" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706802547207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "DataPath.v" "bus" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706802547207 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Bus.v(13) " "Verilog HDL Always Construct warning at Bus.v(13): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1706802547222 "|Tutorial_tb|DataPath:DP|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Bus.v(15) " "Inferred latch for \"q\[0\]\" at Bus.v(15)" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706802547222 "|Tutorial_tb|DataPath:DP|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Bus.v(15) " "Inferred latch for \"q\[1\]\" at Bus.v(15)" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706802547222 "|Tutorial_tb|DataPath:DP|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Bus.v(15) " "Inferred latch for \"q\[2\]\" at Bus.v(15)" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706802547222 "|Tutorial_tb|DataPath:DP|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Bus.v(15) " "Inferred latch for \"q\[3\]\" at Bus.v(15)" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706802547222 "|Tutorial_tb|DataPath:DP|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Bus.v(15) " "Inferred latch for \"q\[4\]\" at Bus.v(15)" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706802547222 "|Tutorial_tb|DataPath:DP|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Bus.v(15) " "Inferred latch for \"q\[5\]\" at Bus.v(15)" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706802547222 "|Tutorial_tb|DataPath:DP|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Bus.v(15) " "Inferred latch for \"q\[6\]\" at Bus.v(15)" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706802547222 "|Tutorial_tb|DataPath:DP|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Bus.v(15) " "Inferred latch for \"q\[7\]\" at Bus.v(15)" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706802547222 "|Tutorial_tb|DataPath:DP|Bus:bus"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1706802547270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706802547303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 01 10:49:07 2024 " "Processing ended: Thu Feb 01 10:49:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706802547303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706802547303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706802547303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1706802547303 ""}
