// Seed: 1092013517
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    output logic id_7
);
  assign id_6 = 1;
  always begin
    #1
    @(negedge 1 or posedge 1) begin
      @(1) @(posedge id_4 or 1);
    end
  end
  logic id_8;
  assign id_0 = 1;
  logic id_9 = 1;
  assign id_6 = ~id_3;
  logic id_10;
  assign id_6 = id_10;
  logic id_11;
  assign id_1 = 1'b0;
  logic id_12;
  always id_9 = id_12;
endmodule
