

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Thu May  2 10:26:45 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W32_16f10
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.703|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  784976|  814936|  784976|  814936|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1      |   3976|   3976|       142|          -|          -|    28|    no    |
        | + Loop 1.1   |    140|    140|         5|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  80200|  80200|      1604|          -|          -|    50|    no    |
        | + FLAT_LOOP  |   1600|   1600|         4|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   6120|   6120|       204|          -|          -|    30|    no    |
        | + FLAT_LOOP  |    200|    200|         4|          -|          -|    50|    no    |
        |- Dense_Loop  |   1230|   1230|       123|          -|          -|    10|    no    |
        | + Flat_Loop  |    120|    120|         4|          -|          -|    30|    no    |
        |- Loop 5      |     60|     60|         6|          -|          -|    10|    no    |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 25 
19 --> 20 23 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 24 
24 --> 18 
25 --> 26 32 
26 --> 27 30 
27 --> 28 
28 --> 29 
29 --> 26 
30 --> 31 
31 --> 25 
32 --> 38 33 
33 --> 34 37 
34 --> 35 
35 --> 36 
36 --> 33 
37 --> 32 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 39 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dense_array_V = alloca [10 x i32], align 4" [cnn_ap_type/dense_out.cpp:38->cnn_ap_type/cnn.cpp:67]   --->   Operation 45 'alloca' 'dense_array_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !432"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !438"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 48 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_1_input_V = alloca [784 x i32], align 4" [cnn_ap_type/cnn.cpp:19]   --->   Operation 49 'alloca' 'conv_1_input_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_1_out_V = alloca [4056 x i32], align 4" [cnn_ap_type/cnn.cpp:32]   --->   Operation 50 'alloca' 'conv_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr = getelementptr [4056 x i32]* %conv_1_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:32]   --->   Operation 51 'getelementptr' 'conv_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%max_pool_1_out_V = alloca [1014 x i32], align 4" [cnn_ap_type/cnn.cpp:37]   --->   Operation 52 'alloca' 'max_pool_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%max_pool_1_out_V_add = getelementptr [1014 x i32]* %max_pool_1_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:37]   --->   Operation 53 'getelementptr' 'max_pool_1_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv_2_out_V = alloca [1936 x i32], align 4" [cnn_ap_type/cnn.cpp:42]   --->   Operation 54 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i32]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:42]   --->   Operation 55 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%max_pool_2_out_V = alloca [400 x i32], align 4" [cnn_ap_type/cnn.cpp:47]   --->   Operation 56 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i32]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:47]   --->   Operation 57 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%flat_array_V = alloca [400 x i32], align 4" [cnn_ap_type/cnn.cpp:52]   --->   Operation 58 'alloca' 'flat_array_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%dense_1_out_V = alloca [50 x i31], align 4" [cnn_ap_type/cnn.cpp:57]   --->   Operation 59 'alloca' 'dense_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dense_2_out_V = alloca [30 x i31], align 4" [cnn_ap_type/cnn.cpp:62]   --->   Operation 60 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%prediction_V = alloca [10 x i32], align 4" [cnn_ap_type/cnn.cpp:66]   --->   Operation 61 'alloca' 'prediction_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str1303, i32 0, i32 0, [1 x i8]* @p_str11304, i32 0, i32 0, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction_output, [5 x i8]* @p_str1303, i32 0, i32 0, [1 x i8]* @p_str11304, i32 0, i32 0, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str21305, i32 0, i32 0, [1 x i8]* @p_str11304, i32 0, i32 0, [9 x i8]* @p_str31306, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader342" [cnn_ap_type/cnn.cpp:23]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %.preheader342.preheader ], [ %ix_in, %.preheader342.loopexit ]"   --->   Operation 66 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %.preheader342.preheader ], [ %i, %.preheader342.loopexit ]"   --->   Operation 67 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn_ap_type/cnn.cpp:23]   --->   Operation 68 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_type/cnn.cpp:23]   --->   Operation 70 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %0" [cnn_ap_type/cnn.cpp:23]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn_ap_type/cnn.cpp:28]   --->   Operation 72 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_s to i11" [cnn_ap_type/cnn.cpp:27]   --->   Operation 74 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 75 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i7 %tmp_10 to i11" [cnn_ap_type/cnn.cpp:27]   --->   Operation 76 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i11 %zext_ln203, %zext_ln203_17" [cnn_ap_type/cnn.cpp:27]   --->   Operation 77 'sub' 'sub_ln203' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/cnn.cpp:25]   --->   Operation 78 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 79 [1/1] (3.25ns)   --->   "store i32 0, i32* %conv_1_out_V_addr, align 16" [cnn_ap_type/cnn.cpp:32]   --->   Operation 79 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 80 [1/1] (3.25ns)   --->   "store i32 0, i32* %max_pool_1_out_V_add, align 16" [cnn_ap_type/cnn.cpp:37]   --->   Operation 80 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 81 [1/1] (3.25ns)   --->   "store i32 0, i32* %conv_2_out_V_addr, align 16" [cnn_ap_type/cnn.cpp:42]   --->   Operation 81 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 82 [1/1] (3.25ns)   --->   "store i32 0, i32* %max_pool_2_out_V_add, align 16" [cnn_ap_type/cnn.cpp:47]   --->   Operation 82 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %0 ], [ %add_ln28, %_ifconv ]" [cnn_ap_type/cnn.cpp:28]   --->   Operation 83 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %_ifconv ]"   --->   Operation 84 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_type/cnn.cpp:25]   --->   Operation 85 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 86 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn_ap_type/cnn.cpp:25]   --->   Operation 87 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader342.loopexit, label %_ifconv" [cnn_ap_type/cnn.cpp:25]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i5 %j_0 to i11" [cnn_ap_type/cnn.cpp:27]   --->   Operation 89 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.63ns)   --->   "%add_ln203_8 = add i11 %sub_ln203, %zext_ln203_18" [cnn_ap_type/cnn.cpp:27]   --->   Operation 90 'add' 'add_ln203_8' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 91 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 92 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_type/cnn.cpp:27]   --->   Operation 93 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 1, %ix_in_1" [cnn_ap_type/cnn.cpp:28]   --->   Operation 94 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader342"   --->   Operation 95 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_type/cnn.cpp:27]   --->   Operation 96 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 97 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_type/cnn.cpp:27]   --->   Operation 97 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.67>
ST_5 : Operation 98 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_type/cnn.cpp:27]   --->   Operation 98 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 99 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_type/cnn.cpp:27]   --->   Operation 100 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_44 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 101 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 102 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_type/cnn.cpp:27]   --->   Operation 103 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_type/cnn.cpp:27]   --->   Operation 104 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 105 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_45 = zext i53 %tmp to i54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 106 'zext' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_45" [cnn_ap_type/cnn.cpp:27]   --->   Operation 107 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_44, i54 %man_V_1, i54 %p_Result_45" [cnn_ap_type/cnn.cpp:27]   --->   Operation 108 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 109 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_type/cnn.cpp:27]   --->   Operation 110 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 16" [cnn_ap_type/cnn.cpp:27]   --->   Operation 111 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %F2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 112 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %F2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 113 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 114 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 16" [cnn_ap_type/cnn.cpp:27]   --->   Operation 115 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 116 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_21 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 117 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.77>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 118 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 119 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (1.48ns)   --->   "%icmp_ln603 = icmp eq i7 %tmp_21, 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 120 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 121 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [cnn_ap_type/cnn.cpp:27]   --->   Operation 122 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 123 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 124 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 125 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_22, i32 -1, i32 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 126 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i32 %trunc_ln583, %sext_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 127 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 128 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [cnn_ap_type/cnn.cpp:27]   --->   Operation 129 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [cnn_ap_type/cnn.cpp:27]   --->   Operation 130 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 131 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [cnn_ap_type/cnn.cpp:27]   --->   Operation 132 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 133 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [cnn_ap_type/cnn.cpp:27]   --->   Operation 134 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [cnn_ap_type/cnn.cpp:27]   --->   Operation 135 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 136 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 137 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 138 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %trunc_ln586" [cnn_ap_type/cnn.cpp:27]   --->   Operation 139 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 140 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln583" [cnn_ap_type/cnn.cpp:27]   --->   Operation 141 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [cnn_ap_type/cnn.cpp:27]   --->   Operation 142 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i32 %select_ln603, i32 %select_ln603_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 143 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 144 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i32 %select_ln603_2, i32 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 145 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203_8 to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 146 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%conv_1_input_V_addr = getelementptr [784 x i32]* %conv_1_input_V, i64 0, i64 %sext_ln203" [cnn_ap_type/cnn.cpp:27]   --->   Operation 147 'getelementptr' 'conv_1_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (3.25ns)   --->   "store i32 %select_ln603_3, i32* %conv_1_input_V_addr, align 4" [cnn_ap_type/cnn.cpp:27]   --->   Operation 148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_type/cnn.cpp:25]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 150 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i32]* %conv_1_input_V, [4056 x i32]* %conv_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:33]   --->   Operation 150 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i32]* %conv_1_input_V, [4056 x i32]* %conv_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:33]   --->   Operation 151 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 152 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i32]* %conv_1_out_V, [1014 x i32]* %max_pool_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:38]   --->   Operation 152 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 153 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i32]* %conv_1_out_V, [1014 x i32]* %max_pool_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:38]   --->   Operation 153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 154 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i32]* %max_pool_1_out_V, [1936 x i32]* %conv_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:43]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 155 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i32]* %max_pool_1_out_V, [1936 x i32]* %conv_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:43]   --->   Operation 155 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 156 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i32]* %conv_2_out_V, [400 x i32]* %max_pool_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:48]   --->   Operation 156 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 9> <Delay = 3.25>
ST_15 : Operation 157 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i32]* %conv_2_out_V, [400 x i32]* %max_pool_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:48]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i32]* %flat_array_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:52]   --->   Operation 158 'getelementptr' 'flat_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (3.25ns)   --->   "store i32 0, i32* %flat_array_V_addr, align 16" [cnn_ap_type/cnn.cpp:52]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 16 <SV = 10> <Delay = 0.00>
ST_16 : Operation 160 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i32]* %max_pool_2_out_V, [400 x i32]* %flat_array_V) nounwind" [cnn_ap_type/cnn.cpp:53]   --->   Operation 160 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 11> <Delay = 3.25>
ST_17 : Operation 161 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i32]* %max_pool_2_out_V, [400 x i32]* %flat_array_V) nounwind" [cnn_ap_type/cnn.cpp:53]   --->   Operation 161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i31]* %dense_1_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:57]   --->   Operation 162 'getelementptr' 'dense_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (3.25ns)   --->   "store i31 0, i31* %dense_1_out_V_addr, align 4" [cnn_ap_type/cnn.cpp:57]   --->   Operation 163 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 164 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 164 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 12> <Delay = 2.32>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %i_1, %DENSE_LOOP_end ]"   --->   Operation 165 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0_i, -14" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 166 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 167 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 168 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit, label %DENSE_LOOP_begin" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str464) nounwind" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 170 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str464) nounwind" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 171 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0_i to i64" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 172 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0_i to i15" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 173 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 174 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i31]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:62]   --->   Operation 175 'getelementptr' 'dense_2_out_V_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (2.32ns)   --->   "store i31 0, i31* %dense_2_out_V_addr, align 4" [cnn_ap_type/cnn.cpp:62]   --->   Operation 176 'store' <Predicate = (icmp_ln9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 177 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 177 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 19 <SV = 13> <Delay = 5.19>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%p_Val2_32 = phi i32 [ 0, %DENSE_LOOP_begin ], [ %sum_V, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 178 'phi' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j_1, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 179 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln1117_3, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 180 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 181 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 182 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (1.82ns)   --->   "%j_1 = add i9 %j_0_i, 1" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 183 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i9 %j_0_i to i64" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 185 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (1.94ns)   --->   "%add_ln1117_3 = add i15 %phi_mul, 50" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 186 'add' 'add_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [1/1] (1.94ns)   --->   "%add_ln1117 = add i15 %phi_mul, %zext_ln13" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 187 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i15 %add_ln1117 to i64" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 188 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad = getelementptr [20000 x i17]* @dense_1_weights_V, i64 0, i64 %zext_ln1117" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 189 'getelementptr' 'dense_1_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%flat_array_V_addr_1 = getelementptr [400 x i32]* %flat_array_V, i64 0, i64 %zext_ln14_2" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 190 'getelementptr' 'flat_array_V_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 191 [2/2] (3.25ns)   --->   "%flat_array_V_load = load i32* %flat_array_V_addr_1, align 4" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 191 'load' 'flat_array_V_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 192 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i17* %dense_1_weights_V_ad, align 4" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 192 'load' 'dense_1_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%dense_1_bias_V_addr = getelementptr [50 x i14]* @dense_1_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 193 'getelementptr' 'dense_1_bias_V_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 194 [2/2] (3.25ns)   --->   "%p_Val2_33 = load i14* %dense_1_bias_V_addr, align 2" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 194 'load' 'p_Val2_33' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 20 <SV = 14> <Delay = 3.25>
ST_20 : Operation 195 [1/2] (3.25ns)   --->   "%flat_array_V_load = load i32* %flat_array_V_addr_1, align 4" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 195 'load' 'flat_array_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 196 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i17* %dense_1_weights_V_ad, align 4" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 196 'load' 'dense_1_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 21 <SV = 15> <Delay = 8.51>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %flat_array_V_load to i48" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 197 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i17 %dense_1_weights_V_lo to i48" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 198 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (8.51ns)   --->   "%r_V = mul i48 %sext_ln1118, %sext_ln1116" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 199 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 3.10>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2465) nounwind" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 200 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_32, i16 0)" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 201 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (3.10ns)   --->   "%ret_V = add i48 %r_V, %lhs_V" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 202 'add' 'ret_V' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%sum_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V, i32 16, i32 47)" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 203 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 14> <Delay = 3.25>
ST_23 : Operation 205 [1/2] (3.25ns)   --->   "%p_Val2_33 = load i14* %dense_1_bias_V_addr, align 2" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 205 'load' 'p_Val2_33' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 24 <SV = 15> <Delay = 6.53>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i14 %p_Val2_33 to i32" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 206 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %p_Val2_32 to i31" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 207 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %p_Val2_33 to i31" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 208 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %p_Val2_32, %sext_ln1265" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 209 'add' 'add_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 210 [1/1] (2.52ns)   --->   "%add_ln203 = add i31 %sext_ln703, %trunc_ln703" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 210 'add' 'add_ln203' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr_1 = getelementptr [50 x i31]* %dense_1_out_V, i64 0, i64 %zext_ln14" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 211 'getelementptr' 'dense_1_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703, i32 31)" [cnn_ap_type/dense_1.cpp:19->cnn_ap_type/cnn.cpp:58]   --->   Operation 212 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.73ns)   --->   "%select_ln19 = select i1 %tmp_23, i31 0, i31 %add_ln203" [cnn_ap_type/dense_1.cpp:19->cnn_ap_type/cnn.cpp:58]   --->   Operation 213 'select' 'select_ln19' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 214 [1/1] (3.25ns)   --->   "store i31 %select_ln19, i31* %dense_1_out_V_addr_1, align 4" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 214 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str464, i32 %tmp_i) nounwind" [cnn_ap_type/dense_1.cpp:22->cnn_ap_type/cnn.cpp:58]   --->   Operation 215 'specregionend' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 13> <Delay = 2.32>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%i_0_i5 = phi i5 [ 0, %dense_1.exit ], [ %i_2, %DENSE_LOOP_end1 ]"   --->   Operation 217 'phi' 'i_0_i5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (1.36ns)   --->   "%icmp_ln9_1 = icmp eq i5 %i_0_i5, -2" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 218 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 219 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i5, 1" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 220 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str158) nounwind" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 222 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_i7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str158) nounwind" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 223 'specregionbegin' 'tmp_i7' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i5 %i_0_i5 to i64" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 224 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %i_0_i5 to i12" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 225 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 226 'br' <Predicate = (!icmp_ln9_1)> <Delay = 1.76>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i32]* %prediction_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:66]   --->   Operation 227 'getelementptr' 'prediction_V_addr' <Predicate = (icmp_ln9_1)> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (2.32ns)   --->   "store i32 0, i32* %prediction_V_addr, align 16" [cnn_ap_type/cnn.cpp:66]   --->   Operation 228 'store' <Predicate = (icmp_ln9_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 229 [1/1] (1.76ns)   --->   "br label %.preheader.i" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 229 'br' <Predicate = (icmp_ln9_1)> <Delay = 1.76>

State 26 <SV = 14> <Delay = 7.04>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%p_Val2_36 = phi i32 [ 0, %DENSE_LOOP_begin1 ], [ %sum_V_1, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21 ]"   --->   Operation 230 'phi' 'p_Val2_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%j_0_i10 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_2, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21 ]"   --->   Operation 231 'phi' 'j_0_i10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j_0_i10, -14" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 232 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 233 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j_0_i10, 1" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 234 'add' 'j_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i6 %j_0_i10 to i64" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 236 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i10, i5 0)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 237 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i11 %tmp_11 to i12" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 238 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i10, i1 false)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 239 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i7 %tmp_12 to i12" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 240 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i12 %zext_ln1117_6, %zext_ln1117_7" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 241 'sub' 'sub_ln1117' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 242 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_2 = add i12 %sub_ln1117, %zext_ln13_3" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 242 'add' 'add_ln1117_2' <Predicate = (!icmp_ln13_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %add_ln1117_2 to i64" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 243 'sext' 'sext_ln1117' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad = getelementptr [1500 x i17]* @dense_2_weights_V, i64 0, i64 %sext_ln1117" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 244 'getelementptr' 'dense_2_weights_V_ad' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr_2 = getelementptr [50 x i31]* %dense_1_out_V, i64 0, i64 %zext_ln14_3" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 245 'getelementptr' 'dense_1_out_V_addr_2' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 246 [2/2] (3.25ns)   --->   "%dense_1_out_V_load = load i31* %dense_1_out_V_addr_2, align 4" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 246 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 247 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i17* %dense_2_weights_V_ad, align 4" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 247 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%dense_2_bias_V_addr = getelementptr [30 x i17]* @dense_2_bias_V, i64 0, i64 %zext_ln14_1" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 248 'getelementptr' 'dense_2_bias_V_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 249 [2/2] (3.25ns)   --->   "%p_Val2_37 = load i17* %dense_2_bias_V_addr, align 4" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 249 'load' 'p_Val2_37' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 27 <SV = 15> <Delay = 3.25>
ST_27 : Operation 250 [1/2] (3.25ns)   --->   "%dense_1_out_V_load = load i31* %dense_1_out_V_addr_2, align 4" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 250 'load' 'dense_1_out_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 251 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i17* %dense_2_weights_V_ad, align 4" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 251 'load' 'dense_2_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 28 <SV = 16> <Delay = 8.24>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i31 %dense_1_out_V_load to i48" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 252 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i17 %dense_2_weights_V_lo to i48" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 253 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (8.24ns)   --->   "%r_V_6 = mul i48 %sext_ln1118_1, %zext_ln1116" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 254 'mul' 'r_V_6' <Predicate = true> <Delay = 8.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 3.10>
ST_29 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2159) nounwind" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 255 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_36, i16 0)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 256 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (3.10ns)   --->   "%ret_V_6 = add i48 %r_V_6, %lhs_V_2" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 257 'add' 'ret_V_6' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%sum_V_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_6, i32 16, i32 47)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 258 'partselect' 'sum_V_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 259 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 15> <Delay = 3.25>
ST_30 : Operation 260 [1/2] (3.25ns)   --->   "%p_Val2_37 = load i17* %dense_2_bias_V_addr, align 4" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 260 'load' 'p_Val2_37' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 31 <SV = 16> <Delay = 5.60>
ST_31 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i17 %p_Val2_37 to i32" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 261 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i32 %p_Val2_36 to i31" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 262 'trunc' 'trunc_ln703_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i17 %p_Val2_37 to i31" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 263 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 264 [1/1] (2.55ns)   --->   "%add_ln703_1 = add i32 %p_Val2_36, %sext_ln1265_1" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 264 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 265 [1/1] (2.52ns)   --->   "%add_ln203_1 = add i31 %sext_ln703_2, %trunc_ln703_1" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 265 'add' 'add_ln203_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 266 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_1 = getelementptr [30 x i31]* %dense_2_out_V, i64 0, i64 %zext_ln14_1" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 266 'getelementptr' 'dense_2_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703_1, i32 31)" [cnn_ap_type/dense_2.cpp:19->cnn_ap_type/cnn.cpp:63]   --->   Operation 267 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 268 [1/1] (0.73ns)   --->   "%select_ln19_1 = select i1 %tmp_24, i31 0, i31 %add_ln203_1" [cnn_ap_type/dense_2.cpp:19->cnn_ap_type/cnn.cpp:63]   --->   Operation 268 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 269 [1/1] (2.32ns)   --->   "store i31 %select_ln19_1, i31* %dense_2_out_V_addr_1, align 4" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 269 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 270 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str158, i32 %tmp_i7) nounwind" [cnn_ap_type/dense_2.cpp:22->cnn_ap_type/cnn.cpp:63]   --->   Operation 270 'specregionend' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 271 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 14> <Delay = 1.76>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%d_0_i = phi i4 [ %d, %Dense_Loop_end ], [ 0, %dense_2.exit ]"   --->   Operation 272 'phi' 'd_0_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %d_0_i, -6" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 273 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 274 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 275 [1/1] (1.73ns)   --->   "%d = add i4 %d_0_i, 1" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 275 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %dense_out.exit, label %Dense_Loop_begin" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str315) nounwind" [cnn_ap_type/dense_out.cpp:42->cnn_ap_type/cnn.cpp:67]   --->   Operation 277 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str315) nounwind" [cnn_ap_type/dense_out.cpp:42->cnn_ap_type/cnn.cpp:67]   --->   Operation 278 'specregionbegin' 'tmp_i1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %d_0_i to i64" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 279 'zext' 'zext_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %d_0_i to i9" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 280 'zext' 'zext_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 281 [1/1] (1.76ns)   --->   "br label %6" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 281 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_32 : Operation 282 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i32]* %dense_array_V, [10 x i32]* %prediction_V) nounwind" [cnn_ap_type/dense_out.cpp:54->cnn_ap_type/cnn.cpp:67]   --->   Operation 282 'call' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 15> <Delay = 6.95>
ST_33 : Operation 283 [1/1] (0.00ns)   --->   "%p_Val2_43 = phi i32 [ 0, %Dense_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36 ]"   --->   Operation 283 'phi' 'p_Val2_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 284 [1/1] (0.00ns)   --->   "%f_0_i = phi i5 [ 0, %Dense_Loop_begin ], [ %f, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36 ]"   --->   Operation 284 'phi' 'f_0_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 285 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp eq i5 %f_0_i, -2" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 285 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 286 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 286 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 287 [1/1] (1.78ns)   --->   "%f = add i5 %f_0_i, 1" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 287 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 288 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %Dense_Loop_end, label %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %f_0_i to i64" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 289 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0_i, i3 0)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 290 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i8 %tmp_13 to i9" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 291 'zext' 'zext_ln1116_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0_i, i1 false)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 292 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i6 %tmp_14 to i9" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 293 'zext' 'zext_ln1116_10' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i9 %zext_ln1116_10, %zext_ln1116_9" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 294 'add' 'add_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 295 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_4 = add i9 %add_ln1116, %zext_ln46" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 295 'add' 'add_ln1116_4' <Predicate = (!icmp_ln46)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1116_11 = zext i9 %add_ln1116_4 to i64" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 296 'zext' 'zext_ln1116_11' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 297 [1/1] (0.00ns)   --->   "%dense_out_weights_V_s = getelementptr [300 x i17]* @dense_out_weights_V, i64 0, i64 %zext_ln1116_11" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 297 'getelementptr' 'dense_out_weights_V_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 298 [2/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i17* %dense_out_weights_V_s, align 4" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 298 'load' 'dense_out_weights_V_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_33 : Operation 299 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_2 = getelementptr [30 x i31]* %dense_2_out_V, i64 0, i64 %zext_ln48_1" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 299 'getelementptr' 'dense_2_out_V_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 300 [2/2] (2.32ns)   --->   "%dense_2_out_V_load = load i31* %dense_2_out_V_addr_2, align 4" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 300 'load' 'dense_2_out_V_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 301 [1/1] (0.00ns)   --->   "%dense_out_bias_V_add = getelementptr [10 x i16]* @dense_out_bias_V, i64 0, i64 %zext_ln48" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 301 'getelementptr' 'dense_out_bias_V_add' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 302 [2/2] (3.25ns)   --->   "%p_Val2_44 = load i16* %dense_out_bias_V_add, align 2" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 302 'load' 'p_Val2_44' <Predicate = (icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 34 <SV = 16> <Delay = 3.25>
ST_34 : Operation 303 [1/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i17* %dense_out_weights_V_s, align 4" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 303 'load' 'dense_out_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_34 : Operation 304 [1/2] (2.32ns)   --->   "%dense_2_out_V_load = load i31* %dense_2_out_V_addr_2, align 4" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 304 'load' 'dense_2_out_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 35 <SV = 17> <Delay = 8.24>
ST_35 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i17 %dense_out_weights_V_1 to i48" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 305 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i31 %dense_2_out_V_load to i48" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 306 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 307 [1/1] (8.24ns)   --->   "%r_V_7 = mul i48 %zext_ln1118, %sext_ln1116_1" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 307 'mul' 'r_V_7' <Predicate = true> <Delay = 8.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 3.10>
ST_36 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str416) nounwind" [cnn_ap_type/dense_out.cpp:47->cnn_ap_type/cnn.cpp:67]   --->   Operation 308 'specloopname' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 309 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_43, i16 0)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 309 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 310 [1/1] (3.10ns)   --->   "%ret_V_7 = add i48 %r_V_7, %lhs_V_3" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 310 'add' 'ret_V_7' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 311 [1/1] (0.00ns)   --->   "%w_sum_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_7, i32 16, i32 47)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 311 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 312 [1/1] (0.00ns)   --->   "br label %6" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 312 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 16> <Delay = 8.12>
ST_37 : Operation 313 [1/2] (3.25ns)   --->   "%p_Val2_44 = load i16* %dense_out_bias_V_add, align 2" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 313 'load' 'p_Val2_44' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_37 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1265_2 = sext i16 %p_Val2_44 to i32" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 314 'sext' 'sext_ln1265_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 315 [1/1] (2.55ns)   --->   "%add_ln703_2 = add i32 %sext_ln1265_2, %p_Val2_43" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 315 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i32]* %dense_array_V, i64 0, i64 %zext_ln48" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 316 'getelementptr' 'dense_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 317 [1/1] (2.32ns)   --->   "store i32 %add_ln703_2, i32* %dense_array_V_addr, align 4" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 317 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_37 : Operation 318 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str315, i32 %tmp_i1) nounwind" [cnn_ap_type/dense_out.cpp:52->cnn_ap_type/cnn.cpp:67]   --->   Operation 318 'specregionend' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 319 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 319 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 15> <Delay = 1.76>
ST_38 : Operation 320 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i32]* %dense_array_V, [10 x i32]* %prediction_V) nounwind" [cnn_ap_type/dense_out.cpp:54->cnn_ap_type/cnn.cpp:67]   --->   Operation 320 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 321 [1/1] (1.76ns)   --->   "br label %7" [cnn_ap_type/cnn.cpp:69]   --->   Operation 321 'br' <Predicate = true> <Delay = 1.76>

State 39 <SV = 16> <Delay = 2.32>
ST_39 : Operation 322 [1/1] (0.00ns)   --->   "%i24_0 = phi i4 [ 0, %dense_out.exit ], [ %i_3, %_ifconv24 ]"   --->   Operation 322 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 323 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %i24_0, -6" [cnn_ap_type/cnn.cpp:69]   --->   Operation 323 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 324 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 324 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 325 [1/1] (1.73ns)   --->   "%i_3 = add i4 %i24_0, 1" [cnn_ap_type/cnn.cpp:69]   --->   Operation 325 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %8, label %_ifconv24" [cnn_ap_type/cnn.cpp:69]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i24_0 to i64" [cnn_ap_type/cnn.cpp:70]   --->   Operation 327 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_39 : Operation 328 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i32]* %prediction_V, i64 0, i64 %zext_ln70" [cnn_ap_type/cnn.cpp:70]   --->   Operation 328 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_39 : Operation 329 [2/2] (2.32ns)   --->   "%tmp_V_12 = load i32* %prediction_V_addr_1, align 4" [cnn_ap_type/cnn.cpp:70]   --->   Operation 329 'load' 'tmp_V_12' <Predicate = (!icmp_ln69)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 330 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/cnn.cpp:72]   --->   Operation 330 'ret' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 40 <SV = 17> <Delay = 2.32>
ST_40 : Operation 331 [1/2] (2.32ns)   --->   "%tmp_V_12 = load i32* %prediction_V_addr_1, align 4" [cnn_ap_type/cnn.cpp:70]   --->   Operation 331 'load' 'tmp_V_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 332 [1/1] (0.00ns)   --->   "%p_Result_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_12, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 332 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>

State 41 <SV = 18> <Delay = 6.64>
ST_41 : Operation 333 [1/1] (2.47ns)   --->   "%icmp_ln935 = icmp eq i32 %tmp_V_12, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 333 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 334 [1/1] (2.55ns)   --->   "%tmp_V = sub nsw i32 0, %tmp_V_12" [cnn_ap_type/cnn.cpp:70]   --->   Operation 334 'sub' 'tmp_V' <Predicate = (p_Result_46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 335 [1/1] (0.69ns)   --->   "%tmp_V_13 = select i1 %p_Result_46, i32 %tmp_V, i32 %tmp_V_12" [cnn_ap_type/cnn.cpp:70]   --->   Operation 335 'select' 'tmp_V_13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_47 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V_13, i32 31, i32 0)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 336 'partselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 337 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_47, i1 true) nounwind" [cnn_ap_type/cnn.cpp:70]   --->   Operation 337 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_type/cnn.cpp:70]   --->   Operation 338 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 42 <SV = 19> <Delay = 8.55>
ST_42 : Operation 339 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 32, %l" [cnn_ap_type/cnn.cpp:70]   --->   Operation 339 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 340 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 340 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_26 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 341 'partselect' 'tmp_26' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 342 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_26, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 342 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i6" [cnn_ap_type/cnn.cpp:70]   --->   Operation 343 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 344 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6 -7, %trunc_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 344 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i6 %sub_ln947 to i32" [cnn_ap_type/cnn.cpp:70]   --->   Operation 345 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i32 -1, %zext_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 346 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_s = and i32 %tmp_V_13, %lshr_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 347 'and' 'p_Result_s' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 348 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i32 %p_Result_s, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 348 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_type/cnn.cpp:70]   --->   Operation 349 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 350 'bitselect' 'tmp_27' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_27, true" [cnn_ap_type/cnn.cpp:70]   --->   Operation 351 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_13, i32 %lsb_index)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 352 'bitselect' 'p_Result_42' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_42, %xor_ln949" [cnn_ap_type/cnn.cpp:70]   --->   Operation 353 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_type/cnn.cpp:70]   --->   Operation 354 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 355 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 355 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_42 : Operation 356 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 356 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 20> <Delay = 6.97>
ST_43 : Operation 357 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 357 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%lshr_ln958 = lshr i32 %tmp_V_13, %add_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 358 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 359 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 359 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%shl_ln958 = shl i32 %tmp_V_13, %sub_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 360 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%m_13 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 361 'select' 'm_13' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 362 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_14 = add i32 %m_13, %or_ln" [cnn_ap_type/cnn.cpp:70]   --->   Operation 362 'add' 'm_14' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 363 [1/1] (0.00ns)   --->   "%m = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_14, i32 1, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 363 'partselect' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_14, i32 25)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 364 'bitselect' 'tmp_28' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 44 <SV = 21> <Delay = 7.93>
ST_44 : Operation 365 [1/1] (0.00ns)   --->   "%m_17 = zext i31 %m to i32" [cnn_ap_type/cnn.cpp:70]   --->   Operation 365 'zext' 'm_17' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_44 : Operation 366 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_28, i8 127, i8 126" [cnn_ap_type/cnn.cpp:70]   --->   Operation 366 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 16, %trunc_ln943" [cnn_ap_type/cnn.cpp:70]   --->   Operation 367 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 368 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_type/cnn.cpp:70]   --->   Operation 368 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_46, i8 %add_ln964)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 369 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_44 : Operation 370 [1/1] (0.00ns)   --->   "%p_Result_48 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_17, i9 %tmp_8, i32 23, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 370 'partset' 'p_Result_48' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_44 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_48 to float" [cnn_ap_type/cnn.cpp:70]   --->   Operation 371 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_44 : Operation 372 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_type/cnn.cpp:70]   --->   Operation 372 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 373 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70" [cnn_ap_type/cnn.cpp:70]   --->   Operation 373 'getelementptr' 'prediction_output_ad' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 374 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_type/cnn.cpp:70]   --->   Operation 374 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 375 [1/1] (0.00ns)   --->   "br label %7" [cnn_ap_type/cnn.cpp:69]   --->   Operation 375 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ix_in') with incoming values : ('ix_in', cnn_ap_type/cnn.cpp:28) [38]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln32', cnn_ap_type/cnn.cpp:32) of constant 0 on array 'conv_1_out.V', cnn_ap_type/cnn.cpp:32 [121]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ix_in_1', cnn_ap_type/cnn.cpp:28) with incoming values : ('ix_in', cnn_ap_type/cnn.cpp:28) ('add_ln28', cnn_ap_type/cnn.cpp:28) [53]  (0 ns)
	'getelementptr' operation ('cnn_input_addr', cnn_ap_type/cnn.cpp:27) [65]  (0 ns)
	'load' operation ('v', cnn_ap_type/cnn.cpp:27) on array 'cnn_input' [66]  (3.25 ns)

 <State 4>: 7.69ns
The critical path consists of the following:
	'load' operation ('v', cnn_ap_type/cnn.cpp:27) on array 'cnn_input' [66]  (3.25 ns)
	'fpext' operation ('d', cnn_ap_type/cnn.cpp:27) [67]  (4.44 ns)

 <State 5>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', cnn_ap_type/cnn.cpp:27) [67]  (4.44 ns)
	'sub' operation ('F2', cnn_ap_type/cnn.cpp:27) [79]  (1.55 ns)
	'icmp' operation ('icmp_ln581', cnn_ap_type/cnn.cpp:27) [80]  (1.99 ns)
	'select' operation ('sh_amt', cnn_ap_type/cnn.cpp:27) [83]  (0.697 ns)

 <State 6>: 7.78ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603', cnn_ap_type/cnn.cpp:27) [89]  (1.49 ns)
	'and' operation ('and_ln603', cnn_ap_type/cnn.cpp:27) [107]  (0.978 ns)
	'select' operation ('select_ln603', cnn_ap_type/cnn.cpp:27) [108]  (4.61 ns)
	'select' operation ('select_ln603_2', cnn_ap_type/cnn.cpp:27) [112]  (0 ns)
	'select' operation ('select_ln603_3', cnn_ap_type/cnn.cpp:27) [114]  (0.698 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_1_input_V_addr', cnn_ap_type/cnn.cpp:27) [63]  (0 ns)
	'store' operation ('store_ln27', cnn_ap_type/cnn.cpp:27) of variable 'select_ln603_3', cnn_ap_type/cnn.cpp:27 on array 'conv_1_input.V', cnn_ap_type/cnn.cpp:19 [115]  (3.25 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('flat_array_V_addr', cnn_ap_type/cnn.cpp:52) [129]  (0 ns)
	'store' operation ('store_ln52', cnn_ap_type/cnn.cpp:52) of constant 0 on array 'flat_array.V', cnn_ap_type/cnn.cpp:52 [130]  (3.25 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dense_1_out_V_addr', cnn_ap_type/cnn.cpp:57) [132]  (0 ns)
	'store' operation ('store_ln57', cnn_ap_type/cnn.cpp:57) of constant 0 on array 'dense_1_out.V', cnn_ap_type/cnn.cpp:57 [133]  (3.25 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dense_2_out_V_addr', cnn_ap_type/cnn.cpp:62) [187]  (0 ns)
	'store' operation ('store_ln62', cnn_ap_type/cnn.cpp:62) of constant 0 on array 'dense_2_out.V', cnn_ap_type/cnn.cpp:62 [188]  (2.32 ns)

 <State 19>: 5.2ns
The critical path consists of the following:
	'phi' operation ('phi_mul', cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58) with incoming values : ('add_ln1117_3', cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58) [150]  (0 ns)
	'add' operation ('add_ln1117', cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58) [159]  (1.94 ns)
	'getelementptr' operation ('dense_1_weights_V_ad', cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58) [161]  (0 ns)
	'load' operation ('dense_1_weights_V_lo', cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58) on array 'dense_1_weights_V' [165]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load', cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58) on array 'flat_array.V', cnn_ap_type/cnn.cpp:52 [163]  (3.25 ns)

 <State 21>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58) [167]  (8.51 ns)

 <State 22>: 3.1ns
The critical path consists of the following:
	'add' operation ('ret.V', cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58) [169]  (3.1 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58) on array 'dense_1_bias_V' [174]  (3.25 ns)

 <State 24>: 6.54ns
The critical path consists of the following:
	'add' operation ('add_ln703', cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58) [178]  (2.55 ns)
	'select' operation ('select_ln19', cnn_ap_type/dense_1.cpp:19->cnn_ap_type/cnn.cpp:58) [182]  (0.733 ns)
	'store' operation ('store_ln17', cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58) of variable 'select_ln19', cnn_ap_type/dense_1.cpp:19->cnn_ap_type/cnn.cpp:58 on array 'dense_1_out.V', cnn_ap_type/cnn.cpp:57 [183]  (3.25 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prediction_V_addr', cnn_ap_type/cnn.cpp:66) [245]  (0 ns)
	'store' operation ('store_ln66', cnn_ap_type/cnn.cpp:66) of constant 0 on array 'prediction.V', cnn_ap_type/cnn.cpp:66 [246]  (2.32 ns)

 <State 26>: 7.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63) [204]  (0 ns)
	'sub' operation ('sub_ln1117', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) [216]  (0 ns)
	'add' operation ('add_ln1117_2', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) [217]  (3.79 ns)
	'getelementptr' operation ('dense_2_weights_V_ad', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) [219]  (0 ns)
	'load' operation ('dense_2_weights_V_lo', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) on array 'dense_2_weights_V' [223]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('dense_1_out_V_load', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) on array 'dense_1_out.V', cnn_ap_type/cnn.cpp:57 [221]  (3.25 ns)

 <State 28>: 8.24ns
The critical path consists of the following:
	'mul' operation ('r.V', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) [225]  (8.24 ns)

 <State 29>: 3.1ns
The critical path consists of the following:
	'add' operation ('ret.V', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) [227]  (3.1 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63) on array 'dense_2_bias_V' [232]  (3.25 ns)

 <State 31>: 5.61ns
The critical path consists of the following:
	'add' operation ('add_ln703_1', cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63) [236]  (2.55 ns)
	'select' operation ('select_ln19_1', cnn_ap_type/dense_2.cpp:19->cnn_ap_type/cnn.cpp:63) [240]  (0.733 ns)
	'store' operation ('store_ln17', cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63) of variable 'select_ln19_1', cnn_ap_type/dense_2.cpp:19->cnn_ap_type/cnn.cpp:63 on array 'dense_2_out.V', cnn_ap_type/cnn.cpp:62 [241]  (2.32 ns)

 <State 32>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('w_sum.V') with incoming values : ('w_sum.V', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [261]  (1.77 ns)

 <State 33>: 6.95ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67) [262]  (0 ns)
	'add' operation ('add_ln1116', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [274]  (0 ns)
	'add' operation ('add_ln1116_4', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [275]  (3.7 ns)
	'getelementptr' operation ('dense_out_weights_V_s', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [277]  (0 ns)
	'load' operation ('dense_out_weights_V_1', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) on array 'dense_out_weights_V' [278]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_V_1', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) on array 'dense_out_weights_V' [278]  (3.25 ns)

 <State 35>: 8.24ns
The critical path consists of the following:
	'mul' operation ('r.V', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [283]  (8.24 ns)

 <State 36>: 3.1ns
The critical path consists of the following:
	'add' operation ('ret.V', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [285]  (3.1 ns)

 <State 37>: 8.13ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67) on array 'dense_out_bias_V' [290]  (3.25 ns)
	'add' operation ('add_ln703_2', cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67) [292]  (2.55 ns)
	'store' operation ('store_ln51', cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67) of variable 'add_ln703_2', cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67 on array 'dense_array.V', cnn_ap_type/dense_out.cpp:38->cnn_ap_type/cnn.cpp:67 [294]  (2.32 ns)

 <State 38>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_type/cnn.cpp:69) [301]  (1.77 ns)

 <State 39>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_type/cnn.cpp:69) [301]  (0 ns)
	'getelementptr' operation ('prediction_V_addr_1', cnn_ap_type/cnn.cpp:70) [308]  (0 ns)
	'load' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) on array 'prediction.V', cnn_ap_type/cnn.cpp:66 [309]  (2.32 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'load' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) on array 'prediction.V', cnn_ap_type/cnn.cpp:66 [309]  (2.32 ns)

 <State 41>: 6.65ns
The critical path consists of the following:
	'sub' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) [312]  (2.55 ns)
	'select' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) [313]  (0.698 ns)
	'cttz' operation ('l', cnn_ap_type/cnn.cpp:70) [315]  (3.4 ns)

 <State 42>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', cnn_ap_type/cnn.cpp:70) [316]  (2.55 ns)
	'add' operation ('lsb_index', cnn_ap_type/cnn.cpp:70) [317]  (2.55 ns)
	'icmp' operation ('icmp_ln947', cnn_ap_type/cnn.cpp:70) [319]  (2.47 ns)
	'and' operation ('a', cnn_ap_type/cnn.cpp:70) [326]  (0 ns)
	'or' operation ('or_ln949', cnn_ap_type/cnn.cpp:70) [331]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 43>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln958', cnn_ap_type/cnn.cpp:70) [334]  (2.55 ns)
	'lshr' operation ('lshr_ln958', cnn_ap_type/cnn.cpp:70) [335]  (0 ns)
	'select' operation ('m', cnn_ap_type/cnn.cpp:70) [338]  (0 ns)
	'add' operation ('m', cnn_ap_type/cnn.cpp:70) [339]  (4.42 ns)

 <State 44>: 7.94ns
The critical path consists of the following:
	'select' operation ('select_ln964', cnn_ap_type/cnn.cpp:70) [343]  (1.25 ns)
	'add' operation ('add_ln964', cnn_ap_type/cnn.cpp:70) [346]  (3.67 ns)
	'select' operation ('select_ln935', cnn_ap_type/cnn.cpp:70) [350]  (0.698 ns)
	'store' operation ('store_ln70', cnn_ap_type/cnn.cpp:70) of variable 'select_ln935', cnn_ap_type/cnn.cpp:70 on array 'prediction_output' [352]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
