

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_169_1'
================================================================
* Date:           Tue Aug  8 12:27:00 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      153|      153|  1.530 us|  1.530 us|  153|  153|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |      151|      151|         3|          1|          1|   150|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      109|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|      241|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      241|      177|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln169_fu_136_p2               |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln169_fu_130_p2              |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln171_fu_182_p2              |      icmp|   0|  0|  39|          32|          32|
    |upri_2_fu_197_p3                  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 109|          53|          78|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_107_p4  |  14|          3|  128|        384|
    |ap_sig_allocacmp_i              |   9|          2|    8|         16|
    |gmem1_blk_n_R                   |   9|          2|    1|          2|
    |i_2_fu_76                       |   9|          2|    8|         16|
    |shiftreg_fu_68                  |   9|          2|   64|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  68|         15|  211|        550|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |empty_175_reg_254                 |    1|   0|    1|          0|
    |empty_175_reg_254_pp0_iter1_reg   |    1|   0|    1|          0|
    |gmem1_addr_read_reg_258           |  128|   0|  128|          0|
    |i_2_fu_76                         |    8|   0|    8|          0|
    |icmp_ln169_reg_250                |    1|   0|    1|          0|
    |icmp_ln169_reg_250_pp0_iter1_reg  |    1|   0|    1|          0|
    |shiftreg_fu_68                    |   64|   0|   64|          0|
    |upri_fu_72                        |   32|   0|   32|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  241|   0|  241|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  128|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   16|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  128|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                   gmem1|       pointer|
|sext_ln169            |   in|   60|     ap_none|                              sext_ln169|        scalar|
|crate                 |   in|   32|     ap_none|                                   crate|        scalar|
|upri_out              |  out|   32|      ap_vld|                                upri_out|       pointer|
|upri_out_ap_vld       |  out|    1|      ap_vld|                                upri_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%upri = alloca i32 1"   --->   Operation 7 'alloca' 'upri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 8 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%crate_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %crate"   --->   Operation 9 'read' 'crate_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln169_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln169"   --->   Operation 10 'read' 'sext_ln169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln169_cast = sext i60 %sext_ln169_read"   --->   Operation 11 'sext' 'sext_ln169_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_26, i32 0, i32 0, void @empty_5, i32 64, i32 0, void @empty_8, void @empty_7, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i_2"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %shiftreg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i8 %i_2"   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln169 = icmp_eq  i8 %i, i8 150" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 17 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln169 = add i8 %i, i8 1" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 18 'add' 'add_ln169' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %for.body.i.split, void %for.end.i.exitStub" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 19 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_175 = trunc i8 %i"   --->   Operation 20 'trunc' 'empty_175' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln169 = store i8 %add_ln169, i8 %i_2" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 21 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i128 %gmem1, i64 %sext_ln169_cast" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 23 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i64 %gmem1_addr" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 25 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln169 & !empty_175)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%upri_load = load i32 %upri"   --->   Operation 42 'load' 'upri_load' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %upri_out, i32 %upri_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg_load = load i64 %shiftreg"   --->   Operation 26 'load' 'shiftreg_load' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shiftreg_cast = zext i64 %shiftreg_load"   --->   Operation 27 'zext' 'shiftreg_cast' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln168 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 150, i64 150, i64 150" [FDHDChannelMapSP.cxx:168->kernel.cpp:393]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln168' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 29 'specloopname' 'specloopname_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.46ns)   --->   "%br_ln171 = br i1 %empty_175, void, void %for.inc.i" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 30 'br' 'br_ln171' <Predicate = (!icmp_ln169)> <Delay = 0.46>
ST_3 : Operation 31 [1/1] (0.46ns)   --->   "%br_ln171 = br void %for.inc.i" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 31 'br' 'br_ln171' <Predicate = (!icmp_ln169 & !empty_175)> <Delay = 0.46>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = phi i128 %gmem1_addr_read, void, i128 %shiftreg_cast, void %for.body.i.split" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 32 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%upri_load_1 = load i32 %upri" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 33 'load' 'upri_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln171_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty, i32 64, i32 127" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 34 'partselect' 'trunc_ln171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i128 %empty" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 35 'trunc' 'trunc_ln171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.14ns)   --->   "%icmp_ln171 = icmp_eq  i32 %trunc_ln171, i32 %crate_read" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 36 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%upri_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty, i32 32, i32 63" [FDHDChannelMapSP.cxx:173->kernel.cpp:393]   --->   Operation 37 'partselect' 'upri_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.28ns)   --->   "%upri_2 = select i1 %icmp_ln171, i32 %upri_1, i32 %upri_load_1" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 38 'select' 'upri_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln169 = store i32 %upri_2, i32 %upri" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 39 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln169 = store i64 %trunc_ln171_2, i64 %shiftreg" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 40 'store' 'store_ln169' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln169 = br void %for.body.i" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 41 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln169]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crate]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ upri_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg                (alloca           ) [ 0111]
upri                    (alloca           ) [ 0111]
i_2                     (alloca           ) [ 0100]
crate_read              (read             ) [ 0111]
sext_ln169_read         (read             ) [ 0000]
sext_ln169_cast         (sext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln0               (store            ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i                       (load             ) [ 0000]
icmp_ln169              (icmp             ) [ 0111]
add_ln169               (add              ) [ 0000]
br_ln169                (br               ) [ 0000]
empty_175               (trunc            ) [ 0111]
store_ln169             (store            ) [ 0000]
specbitsmap_ln0         (specbitsmap      ) [ 0000]
gmem1_addr              (getelementptr    ) [ 0000]
specpipeline_ln0        (specpipeline     ) [ 0000]
gmem1_addr_read         (read             ) [ 0101]
shiftreg_load           (load             ) [ 0000]
shiftreg_cast           (zext             ) [ 0000]
speclooptripcount_ln168 (speclooptripcount) [ 0000]
specloopname_ln169      (specloopname     ) [ 0000]
br_ln171                (br               ) [ 0000]
br_ln171                (br               ) [ 0000]
empty                   (phi              ) [ 0101]
upri_load_1             (load             ) [ 0000]
trunc_ln171_2           (partselect       ) [ 0000]
trunc_ln171             (trunc            ) [ 0000]
icmp_ln171              (icmp             ) [ 0000]
upri_1                  (partselect       ) [ 0000]
upri_2                  (select           ) [ 0000]
store_ln169             (store            ) [ 0000]
store_ln169             (store            ) [ 0000]
br_ln169                (br               ) [ 0000]
upri_load               (load             ) [ 0000]
write_ln0               (write            ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln169">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln169"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="crate">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crate"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="upri_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upri_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="shiftreg_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="upri_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="upri/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="crate_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crate_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln169_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="60" slack="0"/>
<pin id="88" dir="0" index="1" bw="60" slack="0"/>
<pin id="89" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln169_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="gmem1_addr_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln0_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="empty_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="106" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="empty_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="128" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="64" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sext_ln169_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="60" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln169_cast/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln169_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln169_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="empty_175_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_175/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln169_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="gmem1_addr_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="1"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="shiftreg_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="2"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shiftreg_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg_cast/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="upri_load_1_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="upri_load_1/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln171_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="128" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="0" index="3" bw="8" slack="0"/>
<pin id="173" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln171_2/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln171_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln171/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln171_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="upri_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="128" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="0" index="3" bw="7" slack="0"/>
<pin id="192" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="upri_1/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="upri_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="upri_2/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln169_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln169_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="2"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="upri_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="upri_load/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="shiftreg_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg "/>
</bind>
</comp>

<comp id="226" class="1005" name="upri_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="upri "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_2_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="crate_read_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2"/>
<pin id="242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="crate_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="sext_ln169_cast_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln169_cast "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln169_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="254" class="1005" name="empty_175_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_175 "/>
</bind>
</comp>

<comp id="258" class="1005" name="gmem1_addr_read_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="128" slack="1"/>
<pin id="260" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="66" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="116"><net_src comp="86" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="127" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="136" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="151" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="107" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="58" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="107" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="107" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="202"><net_src comp="182" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="187" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="165" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="168" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="222"><net_src comp="68" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="229"><net_src comp="72" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="236"><net_src comp="76" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="243"><net_src comp="80" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="248"><net_src comp="113" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="253"><net_src comp="130" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="142" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="92" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: upri_out | {2 }
 - Input state : 
	Port: process_data_Pipeline_VITIS_LOOP_169_1 : gmem1 | {2 }
	Port: process_data_Pipeline_VITIS_LOOP_169_1 : sext_ln169 | {1 }
	Port: process_data_Pipeline_VITIS_LOOP_169_1 : crate | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln169 : 2
		add_ln169 : 2
		br_ln169 : 3
		empty_175 : 2
		store_ln169 : 3
	State 2
		gmem1_addr_read : 1
		write_ln0 : 1
	State 3
		shiftreg_cast : 1
		empty : 2
		trunc_ln171_2 : 3
		trunc_ln171 : 3
		icmp_ln171 : 4
		upri_1 : 3
		upri_2 : 5
		store_ln169 : 6
		store_ln169 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln169_fu_130     |    0    |    15   |
|          |      icmp_ln171_fu_182     |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |        upri_2_fu_197       |    0    |    32   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln169_fu_136      |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |    crate_read_read_fu_80   |    0    |    0    |
|   read   | sext_ln169_read_read_fu_86 |    0    |    0    |
|          | gmem1_addr_read_read_fu_92 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_97   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln169_cast_fu_113   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      empty_175_fu_142      |    0    |    0    |
|          |     trunc_ln171_fu_178     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |    shiftreg_cast_fu_160    |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|    trunc_ln171_2_fu_168    |    0    |    0    |
|          |        upri_1_fu_187       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   101   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   crate_read_reg_240  |   32   |
|   empty_175_reg_254   |    1   |
|     empty_reg_104     |   128  |
|gmem1_addr_read_reg_258|   128  |
|      i_2_reg_233      |    8   |
|   icmp_ln169_reg_250  |    1   |
|sext_ln169_cast_reg_245|   64   |
|    shiftreg_reg_219   |   64   |
|      upri_reg_226     |   32   |
+-----------------------+--------+
|         Total         |   458  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   101  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   458  |    -   |
+-----------+--------+--------+
|   Total   |   458  |   101  |
+-----------+--------+--------+
