# F*PGA* P*lausible* G*ameboy* A*ccelerator* (aka FPGAboy)
A **plausible** attempt at making a Nintendo **Gameboy** Emulator (**Accelerator**) in SystemVerilog for use with **FPGA**s.

## Folder Structure
- `data`: Non-code assets
- `hdl`: Verilog/SystemVerilog files
- `ip`: IP (Intellectual Property) modules
- `sim`: Python simulation files
- `xdc`: Constraint files