Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 20:18:56 2024
| Host         : Octavian running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          6           
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.212      -25.921                     33                  862        0.176        0.000                      0                  862        3.750        0.000                       0                   189  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.212      -25.921                     33                  862        0.176        0.000                      0                  862        3.750        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack       -1.212ns,  Total Violation      -25.921ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.212ns  (required time - arrival time)
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fetch/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.188ns  (logic 4.988ns (44.582%)  route 6.200ns (55.418%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  EXC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.562    10.412    Fetch/data0[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.306    10.718 r  Fetch/MEM_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.000    10.718    Fetch/MEM_reg_0_63_0_0_i_19_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I0_O)      0.238    10.956 r  Fetch/MEM_reg_0_63_0_0_i_7/O
                         net (fo=36, routed)          0.998    11.954    Fetch/CONV_INTEGER[5]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.298    12.252 r  Fetch/Q[16]_i_19/O
                         net (fo=1, routed)           0.431    12.684    Fetch/Q[16]_i_19_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  Fetch/Q[16]_i_15/O
                         net (fo=2, routed)           0.817    13.625    Fetch/Q[16]_i_15_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.749 r  Fetch/Q[16]_i_7_comp/O
                         net (fo=7, routed)           0.324    14.073    EXC/ZERO
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124    14.197 r  EXC/Q[4]_i_5/O
                         net (fo=1, routed)           0.000    14.197    Fetch/Q_reg[4]_2[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.747 r  Fetch/Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.747    Fetch/Q_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.861 r  Fetch/Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.861    Fetch/Q_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  Fetch/Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.975    Fetch/Q_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  Fetch/Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.089    Fetch/Q_reg[16]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.203 r  Fetch/Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.203    Fetch/Q_reg[20]_i_2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.317 r  Fetch/Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.317    Fetch/Q_reg[24]_i_2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.431 r  Fetch/Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.431    Fetch/Q_reg[28]_i_2_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.765 r  Fetch/Q_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.289    16.054    Fetch/mux[30]
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.303    16.357 r  Fetch/Q[30]_i_1/O
                         net (fo=1, routed)           0.000    16.357    Fetch/D[30]
    SLICE_X1Y38          FDCE                                         r  Fetch/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.519    14.891    Fetch/clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  Fetch/Q_reg[30]/C
                         clock pessimism              0.259    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y38          FDCE (Setup_fdce_C_D)        0.031    15.145    Fetch/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -16.357    
  -------------------------------------------------------------------
                         slack                                 -1.212    

Slack (VIOLATED) :        -1.113ns  (required time - arrival time)
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fetch/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.090ns  (logic 4.892ns (44.112%)  route 6.198ns (55.888%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  EXC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.562    10.412    Fetch/data0[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.306    10.718 r  Fetch/MEM_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.000    10.718    Fetch/MEM_reg_0_63_0_0_i_19_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I0_O)      0.238    10.956 r  Fetch/MEM_reg_0_63_0_0_i_7/O
                         net (fo=36, routed)          0.998    11.954    Fetch/CONV_INTEGER[5]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.298    12.252 r  Fetch/Q[16]_i_19/O
                         net (fo=1, routed)           0.431    12.684    Fetch/Q[16]_i_19_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  Fetch/Q[16]_i_15/O
                         net (fo=2, routed)           0.817    13.625    Fetch/Q[16]_i_15_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.749 r  Fetch/Q[16]_i_7_comp/O
                         net (fo=7, routed)           0.324    14.073    EXC/ZERO
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124    14.197 r  EXC/Q[4]_i_5/O
                         net (fo=1, routed)           0.000    14.197    Fetch/Q_reg[4]_2[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.747 r  Fetch/Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.747    Fetch/Q_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.861 r  Fetch/Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.861    Fetch/Q_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  Fetch/Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.975    Fetch/Q_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  Fetch/Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.089    Fetch/Q_reg[16]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.203 r  Fetch/Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.203    Fetch/Q_reg[20]_i_2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.317 r  Fetch/Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.317    Fetch/Q_reg[24]_i_2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.431 r  Fetch/Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.431    Fetch/Q_reg[28]_i_2_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.670 r  Fetch/Q_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.287    15.957    Fetch/mux[31]
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.302    16.259 r  Fetch/Q[31]_i_2/O
                         net (fo=1, routed)           0.000    16.259    Fetch/D[31]
    SLICE_X1Y38          FDCE                                         r  Fetch/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.519    14.891    Fetch/clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  Fetch/Q_reg[31]/C
                         clock pessimism              0.259    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y38          FDCE (Setup_fdce_C_D)        0.031    15.145    Fetch/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -1.113    

Slack (VIOLATED) :        -1.104ns  (required time - arrival time)
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fetch/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.077ns  (logic 4.874ns (44.000%)  route 6.203ns (56.000%))
  Logic Levels:           19  (CARRY4=9 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  EXC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.562    10.412    Fetch/data0[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.306    10.718 r  Fetch/MEM_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.000    10.718    Fetch/MEM_reg_0_63_0_0_i_19_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I0_O)      0.238    10.956 r  Fetch/MEM_reg_0_63_0_0_i_7/O
                         net (fo=36, routed)          0.998    11.954    Fetch/CONV_INTEGER[5]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.298    12.252 r  Fetch/Q[16]_i_19/O
                         net (fo=1, routed)           0.431    12.684    Fetch/Q[16]_i_19_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  Fetch/Q[16]_i_15/O
                         net (fo=2, routed)           0.817    13.625    Fetch/Q[16]_i_15_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.749 r  Fetch/Q[16]_i_7_comp/O
                         net (fo=7, routed)           0.324    14.073    EXC/ZERO
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124    14.197 r  EXC/Q[4]_i_5/O
                         net (fo=1, routed)           0.000    14.197    Fetch/Q_reg[4]_2[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.747 r  Fetch/Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.747    Fetch/Q_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.861 r  Fetch/Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.861    Fetch/Q_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  Fetch/Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.975    Fetch/Q_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  Fetch/Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.089    Fetch/Q_reg[16]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.203 r  Fetch/Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.203    Fetch/Q_reg[20]_i_2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.317 r  Fetch/Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.317    Fetch/Q_reg[24]_i_2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.651 r  Fetch/Q_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.292    15.943    Fetch/mux[26]
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.303    16.246 r  Fetch/Q[26]_i_1/O
                         net (fo=1, routed)           0.000    16.246    Fetch/D[26]
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.518    14.890    Fetch/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[26]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y37          FDCE (Setup_fdce_C_D)        0.029    15.142    Fetch/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -16.246    
  -------------------------------------------------------------------
                         slack                                 -1.104    

Slack (VIOLATED) :        -1.097ns  (required time - arrival time)
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fetch/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.074ns  (logic 4.872ns (43.994%)  route 6.202ns (56.006%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  EXC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.562    10.412    Fetch/data0[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.306    10.718 r  Fetch/MEM_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.000    10.718    Fetch/MEM_reg_0_63_0_0_i_19_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I0_O)      0.238    10.956 r  Fetch/MEM_reg_0_63_0_0_i_7/O
                         net (fo=36, routed)          0.998    11.954    Fetch/CONV_INTEGER[5]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.298    12.252 r  Fetch/Q[16]_i_19/O
                         net (fo=1, routed)           0.431    12.684    Fetch/Q[16]_i_19_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  Fetch/Q[16]_i_15/O
                         net (fo=2, routed)           0.817    13.625    Fetch/Q[16]_i_15_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.749 r  Fetch/Q[16]_i_7_comp/O
                         net (fo=7, routed)           0.324    14.073    EXC/ZERO
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124    14.197 r  EXC/Q[4]_i_5/O
                         net (fo=1, routed)           0.000    14.197    Fetch/Q_reg[4]_2[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.747 r  Fetch/Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.747    Fetch/Q_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.861 r  Fetch/Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.861    Fetch/Q_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  Fetch/Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.975    Fetch/Q_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  Fetch/Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.089    Fetch/Q_reg[16]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.203 r  Fetch/Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.203    Fetch/Q_reg[20]_i_2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.317 r  Fetch/Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.317    Fetch/Q_reg[24]_i_2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.431 r  Fetch/Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.431    Fetch/Q_reg[28]_i_2_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.653 r  Fetch/Q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.291    15.944    Fetch/mux[29]
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.299    16.243 r  Fetch/Q[29]_i_1/O
                         net (fo=1, routed)           0.000    16.243    Fetch/D[29]
    SLICE_X1Y38          FDCE                                         r  Fetch/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.519    14.891    Fetch/clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  Fetch/Q_reg[29]/C
                         clock pessimism              0.259    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X1Y38          FDCE (Setup_fdce_C_D)        0.032    15.146    Fetch/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -16.243    
  -------------------------------------------------------------------
                         slack                                 -1.097    

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fetch/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.055ns  (logic 4.856ns (43.926%)  route 6.199ns (56.074%))
  Logic Levels:           19  (CARRY4=9 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  EXC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.562    10.412    Fetch/data0[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.306    10.718 r  Fetch/MEM_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.000    10.718    Fetch/MEM_reg_0_63_0_0_i_19_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I0_O)      0.238    10.956 r  Fetch/MEM_reg_0_63_0_0_i_7/O
                         net (fo=36, routed)          0.998    11.954    Fetch/CONV_INTEGER[5]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.298    12.252 r  Fetch/Q[16]_i_19/O
                         net (fo=1, routed)           0.431    12.684    Fetch/Q[16]_i_19_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  Fetch/Q[16]_i_15/O
                         net (fo=2, routed)           0.817    13.625    Fetch/Q[16]_i_15_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.749 r  Fetch/Q[16]_i_7_comp/O
                         net (fo=7, routed)           0.324    14.073    EXC/ZERO
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124    14.197 r  EXC/Q[4]_i_5/O
                         net (fo=1, routed)           0.000    14.197    Fetch/Q_reg[4]_2[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.747 r  Fetch/Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.747    Fetch/Q_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.861 r  Fetch/Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.861    Fetch/Q_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  Fetch/Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.975    Fetch/Q_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  Fetch/Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.089    Fetch/Q_reg[16]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.203 r  Fetch/Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.203    Fetch/Q_reg[20]_i_2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.317 r  Fetch/Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.317    Fetch/Q_reg[24]_i_2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.630 r  Fetch/Q_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.288    15.918    Fetch/mux[28]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.306    16.224 r  Fetch/Q[28]_i_1/O
                         net (fo=1, routed)           0.000    16.224    Fetch/D[28]
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.518    14.890    Fetch/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[28]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y37          FDCE (Setup_fdce_C_D)        0.031    15.144    Fetch/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -16.224    
  -------------------------------------------------------------------
                         slack                                 -1.079    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fetch/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 4.778ns (43.511%)  route 6.203ns (56.489%))
  Logic Levels:           19  (CARRY4=9 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  EXC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.562    10.412    Fetch/data0[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.306    10.718 r  Fetch/MEM_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.000    10.718    Fetch/MEM_reg_0_63_0_0_i_19_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I0_O)      0.238    10.956 r  Fetch/MEM_reg_0_63_0_0_i_7/O
                         net (fo=36, routed)          0.998    11.954    Fetch/CONV_INTEGER[5]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.298    12.252 r  Fetch/Q[16]_i_19/O
                         net (fo=1, routed)           0.431    12.684    Fetch/Q[16]_i_19_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  Fetch/Q[16]_i_15/O
                         net (fo=2, routed)           0.817    13.625    Fetch/Q[16]_i_15_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.749 r  Fetch/Q[16]_i_7_comp/O
                         net (fo=7, routed)           0.324    14.073    EXC/ZERO
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124    14.197 r  EXC/Q[4]_i_5/O
                         net (fo=1, routed)           0.000    14.197    Fetch/Q_reg[4]_2[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.747 r  Fetch/Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.747    Fetch/Q_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.861 r  Fetch/Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.861    Fetch/Q_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  Fetch/Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.975    Fetch/Q_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  Fetch/Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.089    Fetch/Q_reg[16]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.203 r  Fetch/Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.203    Fetch/Q_reg[20]_i_2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.317 r  Fetch/Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.317    Fetch/Q_reg[24]_i_2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.556 r  Fetch/Q_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.292    15.848    Fetch/mux[27]
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.302    16.150 r  Fetch/Q[27]_i_1/O
                         net (fo=1, routed)           0.000    16.150    Fetch/D[27]
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.518    14.890    Fetch/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[27]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y37          FDCE (Setup_fdce_C_D)        0.032    15.145    Fetch/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -16.150    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -0.986ns  (required time - arrival time)
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fetch/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.960ns  (logic 4.760ns (43.429%)  route 6.200ns (56.571%))
  Logic Levels:           18  (CARRY4=8 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  EXC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.562    10.412    Fetch/data0[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.306    10.718 r  Fetch/MEM_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.000    10.718    Fetch/MEM_reg_0_63_0_0_i_19_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I0_O)      0.238    10.956 r  Fetch/MEM_reg_0_63_0_0_i_7/O
                         net (fo=36, routed)          0.998    11.954    Fetch/CONV_INTEGER[5]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.298    12.252 r  Fetch/Q[16]_i_19/O
                         net (fo=1, routed)           0.431    12.684    Fetch/Q[16]_i_19_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  Fetch/Q[16]_i_15/O
                         net (fo=2, routed)           0.817    13.625    Fetch/Q[16]_i_15_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.749 r  Fetch/Q[16]_i_7_comp/O
                         net (fo=7, routed)           0.324    14.073    EXC/ZERO
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124    14.197 r  EXC/Q[4]_i_5/O
                         net (fo=1, routed)           0.000    14.197    Fetch/Q_reg[4]_2[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.747 r  Fetch/Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.747    Fetch/Q_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.861 r  Fetch/Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.861    Fetch/Q_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  Fetch/Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.975    Fetch/Q_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  Fetch/Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.089    Fetch/Q_reg[16]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.203 r  Fetch/Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.203    Fetch/Q_reg[20]_i_2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.537 r  Fetch/Q_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.289    15.826    Fetch/mux[22]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.303    16.129 r  Fetch/Q[22]_i_1/O
                         net (fo=1, routed)           0.000    16.129    Fetch/D[22]
    SLICE_X1Y36          FDCE                                         r  Fetch/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.517    14.889    Fetch/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  Fetch/Q_reg[22]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y36          FDCE (Setup_fdce_C_D)        0.031    15.143    Fetch/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                 -0.986    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fetch/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.955ns  (logic 4.758ns (43.431%)  route 6.197ns (56.569%))
  Logic Levels:           19  (CARRY4=9 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  EXC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.562    10.412    Fetch/data0[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.306    10.718 r  Fetch/MEM_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.000    10.718    Fetch/MEM_reg_0_63_0_0_i_19_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I0_O)      0.238    10.956 r  Fetch/MEM_reg_0_63_0_0_i_7/O
                         net (fo=36, routed)          0.998    11.954    Fetch/CONV_INTEGER[5]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.298    12.252 r  Fetch/Q[16]_i_19/O
                         net (fo=1, routed)           0.431    12.684    Fetch/Q[16]_i_19_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  Fetch/Q[16]_i_15/O
                         net (fo=2, routed)           0.817    13.625    Fetch/Q[16]_i_15_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.749 r  Fetch/Q[16]_i_7_comp/O
                         net (fo=7, routed)           0.324    14.073    EXC/ZERO
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124    14.197 r  EXC/Q[4]_i_5/O
                         net (fo=1, routed)           0.000    14.197    Fetch/Q_reg[4]_2[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.747 r  Fetch/Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.747    Fetch/Q_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.861 r  Fetch/Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.861    Fetch/Q_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  Fetch/Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.975    Fetch/Q_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  Fetch/Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.089    Fetch/Q_reg[16]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.203 r  Fetch/Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.203    Fetch/Q_reg[20]_i_2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.317 r  Fetch/Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.317    Fetch/Q_reg[24]_i_2_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.539 r  Fetch/Q_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.286    15.825    Fetch/mux[25]
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.299    16.124 r  Fetch/Q[25]_i_1/O
                         net (fo=1, routed)           0.000    16.124    Fetch/D[25]
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.518    14.890    Fetch/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[25]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y37          FDCE (Setup_fdce_C_D)        0.031    15.144    Fetch/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -16.124    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (VIOLATED) :        -0.971ns  (required time - arrival time)
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fetch/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 4.742ns (43.330%)  route 6.202ns (56.670%))
  Logic Levels:           18  (CARRY4=8 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  EXC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.562    10.412    Fetch/data0[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.306    10.718 r  Fetch/MEM_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.000    10.718    Fetch/MEM_reg_0_63_0_0_i_19_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I0_O)      0.238    10.956 r  Fetch/MEM_reg_0_63_0_0_i_7/O
                         net (fo=36, routed)          0.998    11.954    Fetch/CONV_INTEGER[5]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.298    12.252 r  Fetch/Q[16]_i_19/O
                         net (fo=1, routed)           0.431    12.684    Fetch/Q[16]_i_19_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  Fetch/Q[16]_i_15/O
                         net (fo=2, routed)           0.817    13.625    Fetch/Q[16]_i_15_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.749 r  Fetch/Q[16]_i_7_comp/O
                         net (fo=7, routed)           0.324    14.073    EXC/ZERO
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124    14.197 r  EXC/Q[4]_i_5/O
                         net (fo=1, routed)           0.000    14.197    Fetch/Q_reg[4]_2[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.747 r  Fetch/Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.747    Fetch/Q_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.861 r  Fetch/Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.861    Fetch/Q_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  Fetch/Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.975    Fetch/Q_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  Fetch/Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.089    Fetch/Q_reg[16]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.203 r  Fetch/Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.203    Fetch/Q_reg[20]_i_2_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.516 r  Fetch/Q_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.291    15.807    Fetch/mux[24]
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.306    16.113 r  Fetch/Q[24]_i_1/O
                         net (fo=1, routed)           0.000    16.113    Fetch/D[24]
    SLICE_X1Y36          FDCE                                         r  Fetch/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.517    14.889    Fetch/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  Fetch/Q_reg[24]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y36          FDCE (Setup_fdce_C_D)        0.029    15.141    Fetch/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -16.113    
  -------------------------------------------------------------------
                         slack                                 -0.971    

Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fetch/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.957ns  (logic 4.550ns (41.525%)  route 6.407ns (58.475%))
  Logic Levels:           17  (CARRY4=7 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  EXC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.562    10.412    Fetch/data0[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.306    10.718 r  Fetch/MEM_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.000    10.718    Fetch/MEM_reg_0_63_0_0_i_19_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I0_O)      0.238    10.956 r  Fetch/MEM_reg_0_63_0_0_i_7/O
                         net (fo=36, routed)          0.998    11.954    Fetch/CONV_INTEGER[5]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.298    12.252 r  Fetch/Q[16]_i_19/O
                         net (fo=1, routed)           0.431    12.684    Fetch/Q[16]_i_19_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  Fetch/Q[16]_i_15/O
                         net (fo=2, routed)           0.817    13.625    Fetch/Q[16]_i_15_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.749 r  Fetch/Q[16]_i_7_comp/O
                         net (fo=7, routed)           0.324    14.073    EXC/ZERO
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124    14.197 r  EXC/Q[4]_i_5/O
                         net (fo=1, routed)           0.000    14.197    Fetch/Q_reg[4]_2[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.747 r  Fetch/Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.747    Fetch/Q_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.861 r  Fetch/Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.861    Fetch/Q_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  Fetch/Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.975    Fetch/Q_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  Fetch/Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.089    Fetch/Q_reg[16]_i_2_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.328 r  Fetch/Q_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.496    15.824    Fetch/mux[19]
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.302    16.126 r  Fetch/Q[19]_i_1/O
                         net (fo=1, routed)           0.000    16.126    Fetch/D[19]
    SLICE_X2Y35          FDCE                                         r  Fetch/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.517    14.889    Fetch/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  Fetch/Q_reg[19]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)        0.081    15.193    Fetch/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -16.126    
  -------------------------------------------------------------------
                         slack                                 -0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MPGC/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPGC/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.596     1.509    MPGC/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  MPGC/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  MPGC/Q1_reg/Q
                         net (fo=1, routed)           0.121     1.772    MPGC/Q1
    SLICE_X4Y49          FDRE                                         r  MPGC/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.867     2.025    MPGC/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  MPGC/Q2_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.070     1.595    MPGC/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MPGC/cnt_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPGC/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.504%)  route 0.285ns (60.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.590     1.503    MPGC/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  MPGC/cnt_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  MPGC/cnt_int_reg[0]/Q
                         net (fo=2, routed)           0.108     1.752    MPGC/cnt_int_reg[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  MPGC/Q1_i_1/O
                         net (fo=1, routed)           0.177     1.974    MPGC/eqOp
    SLICE_X4Y48          FDRE                                         r  MPGC/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.867     2.025    MPGC/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  MPGC/Q1_reg/C
                         clock pessimism             -0.245     1.780    
    SLICE_X4Y48          FDRE (Hold_fdre_C_CE)       -0.039     1.741    MPGC/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSDC/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDC/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.564     1.477    SSDC/clk_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  SSDC/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SSDC/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.756    SSDC/cnt_reg_n_0_[10]
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  SSDC/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    SSDC/cnt_reg[8]_i_1_n_5
    SLICE_X12Y34         FDRE                                         r  SSDC/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.832     1.990    SSDC/clk_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  SSDC/cnt_reg[10]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.134     1.611    SSDC/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSDC/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDC/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.562     1.475    SSDC/clk_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  SSDC/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  SSDC/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.754    SSDC/cnt_reg_n_0_[2]
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  SSDC/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    SSDC/cnt_reg[0]_i_1_n_5
    SLICE_X12Y32         FDRE                                         r  SSDC/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.830     1.988    SSDC/clk_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  SSDC/cnt_reg[2]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.134     1.609    SSDC/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 MPGC/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPGC/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.596     1.509    MPGC/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  MPGC/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  MPGC/Q2_reg/Q
                         net (fo=2, routed)           0.185     1.835    MPGC/Q2
    SLICE_X4Y49          FDRE                                         r  MPGC/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.867     2.025    MPGC/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  MPGC/Q3_reg/C
                         clock pessimism             -0.516     1.509    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.066     1.575    MPGC/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MPGC/cnt_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPGC/cnt_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.589     1.502    MPGC/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  MPGC/cnt_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  MPGC/cnt_int_reg[15]/Q
                         net (fo=2, routed)           0.117     1.761    MPGC/cnt_int_reg[15]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  MPGC/cnt_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    MPGC/cnt_int_reg[12]_i_1_n_4
    SLICE_X5Y53          FDRE                                         r  MPGC/cnt_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.860     2.018    MPGC/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  MPGC/cnt_int_reg[15]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.105     1.607    MPGC/cnt_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPGC/cnt_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPGC/cnt_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.590     1.503    MPGC/clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  MPGC/cnt_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  MPGC/cnt_int_reg[11]/Q
                         net (fo=2, routed)           0.119     1.764    MPGC/cnt_int_reg[11]
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  MPGC/cnt_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    MPGC/cnt_int_reg[8]_i_1_n_4
    SLICE_X5Y52          FDRE                                         r  MPGC/cnt_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.861     2.019    MPGC/clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  MPGC/cnt_int_reg[11]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.105     1.608    MPGC/cnt_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPGC/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPGC/cnt_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.590     1.503    MPGC/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  MPGC/cnt_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  MPGC/cnt_int_reg[3]/Q
                         net (fo=2, routed)           0.119     1.764    MPGC/cnt_int_reg[3]
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  MPGC/cnt_int_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    MPGC/cnt_int_reg[0]_i_1_n_4
    SLICE_X5Y50          FDRE                                         r  MPGC/cnt_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.861     2.019    MPGC/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  MPGC/cnt_int_reg[3]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.608    MPGC/cnt_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPGC/cnt_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPGC/cnt_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.590     1.503    MPGC/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  MPGC/cnt_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  MPGC/cnt_int_reg[7]/Q
                         net (fo=2, routed)           0.119     1.764    MPGC/cnt_int_reg[7]
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  MPGC/cnt_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    MPGC/cnt_int_reg[4]_i_1_n_4
    SLICE_X5Y51          FDRE                                         r  MPGC/cnt_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.861     2.019    MPGC/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  MPGC/cnt_int_reg[7]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.608    MPGC/cnt_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSDC/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDC/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.564     1.477    SSDC/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  SSDC/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SSDC/cnt_reg[14]/Q
                         net (fo=28, routed)          0.127     1.768    SSDC/sel0[0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  SSDC/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    SSDC/cnt_reg[12]_i_1_n_5
    SLICE_X12Y35         FDRE                                         r  SSDC/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.833     1.991    SSDC/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  SSDC/cnt_reg[14]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.134     1.611    SSDC/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y33     Fetch/Q_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y33     Fetch/Q_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y33     Fetch/Q_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y34     Fetch/Q_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y36     Fetch/Q_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y34     Fetch/Q_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y35     Fetch/Q_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y36     Fetch/Q_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y36     Fetch/Q_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27     IDC/reg_file_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.871ns  (logic 5.637ns (33.413%)  route 11.234ns (66.587%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[6]_inst/O
                         net (fo=66, routed)          4.565     6.047    Fetch/sw_IBUF[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Fetch/cat_OBUF[6]_inst_i_95/O
                         net (fo=1, routed)           0.829     7.000    Fetch/cat_OBUF[6]_inst_i_95_n_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.124 r  Fetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.182     8.306    Fetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  Fetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.423     8.854    Fetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.978 r  Fetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.325    10.303    Fetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.124    10.427 r  Fetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.909    13.336    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    16.871 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.871    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.754ns  (logic 5.637ns (33.646%)  route 11.117ns (66.354%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[6]_inst/O
                         net (fo=66, routed)          4.565     6.047    Fetch/sw_IBUF[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Fetch/cat_OBUF[6]_inst_i_95/O
                         net (fo=1, routed)           0.829     7.000    Fetch/cat_OBUF[6]_inst_i_95_n_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.124 r  Fetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.182     8.306    Fetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  Fetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.423     8.854    Fetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.978 r  Fetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.330    10.308    Fetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.124    10.432 r  Fetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.787    13.219    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    16.754 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.754    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.600ns  (logic 5.855ns (35.275%)  route 10.744ns (64.725%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[6]_inst/O
                         net (fo=66, routed)          4.565     6.047    Fetch/sw_IBUF[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Fetch/cat_OBUF[6]_inst_i_95/O
                         net (fo=1, routed)           0.829     7.000    Fetch/cat_OBUF[6]_inst_i_95_n_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.124 r  Fetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.182     8.306    Fetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  Fetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.423     8.854    Fetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.978 r  Fetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.330    10.308    Fetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.152    10.460 r  Fetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.414    12.874    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.726    16.600 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.600    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.546ns  (logic 5.835ns (35.266%)  route 10.711ns (64.734%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[6]_inst/O
                         net (fo=66, routed)          4.565     6.047    Fetch/sw_IBUF[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.171 f  Fetch/cat_OBUF[6]_inst_i_95/O
                         net (fo=1, routed)           0.829     7.000    Fetch/cat_OBUF[6]_inst_i_95_n_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.124 f  Fetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.182     8.306    Fetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.430 f  Fetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.423     8.854    Fetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.978 f  Fetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.325    10.303    Fetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.150    10.453 r  Fetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.386    12.838    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.708    16.546 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.546    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.399ns  (logic 5.641ns (34.398%)  route 10.758ns (65.602%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[6]_inst/O
                         net (fo=66, routed)          4.565     6.047    Fetch/sw_IBUF[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Fetch/cat_OBUF[6]_inst_i_95/O
                         net (fo=1, routed)           0.829     7.000    Fetch/cat_OBUF[6]_inst_i_95_n_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.124 r  Fetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.182     8.306    Fetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  Fetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.423     8.854    Fetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.978 r  Fetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.575     9.553    Fetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I1_O)        0.124     9.677 r  Fetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.183    12.860    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    16.399 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.399    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.185ns  (logic 5.834ns (36.047%)  route 10.351ns (63.953%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[6]_inst/O
                         net (fo=66, routed)          4.565     6.047    Fetch/sw_IBUF[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Fetch/cat_OBUF[6]_inst_i_95/O
                         net (fo=1, routed)           0.829     7.000    Fetch/cat_OBUF[6]_inst_i_95_n_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.124 r  Fetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.182     8.306    Fetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  Fetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.423     8.854    Fetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.978 r  Fetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.575     9.553    Fetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.118     9.671 r  Fetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.775    12.446    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.738    16.185 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.185    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.050ns  (logic 5.640ns (35.140%)  route 10.410ns (64.860%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[6]_inst/O
                         net (fo=66, routed)          4.565     6.047    Fetch/sw_IBUF[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.171 r  Fetch/cat_OBUF[6]_inst_i_95/O
                         net (fo=1, routed)           0.829     7.000    Fetch/cat_OBUF[6]_inst_i_95_n_0
    SLICE_X6Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.124 r  Fetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           1.182     8.306    Fetch/cat_OBUF[6]_inst_i_44_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  Fetch/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.423     8.854    Fetch/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.978 r  Fetch/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.289    10.267    Fetch/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.124    10.391 r  Fetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.121    12.512    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    16.050 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.050    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.152ns  (logic 1.627ns (51.635%)  route 1.524ns (48.365%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[7]_inst/O
                         net (fo=19, routed)          0.775     1.028    Fetch/sw_IBUF[2]
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.045     1.073 r  Fetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.050     1.123    Fetch/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.168 r  Fetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.137     1.305    Fetch/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.045     1.350 r  Fetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.562     1.912    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.152 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.152    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.453ns  (logic 1.674ns (48.474%)  route 1.779ns (51.526%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[7]_inst/O
                         net (fo=19, routed)          0.775     1.028    Fetch/sw_IBUF[2]
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.045     1.073 f  Fetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.050     1.123    Fetch/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.168 f  Fetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.220     1.388    Fetch/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.045     1.433 r  Fetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.734     2.167    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.286     3.453 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.453    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.466ns  (logic 1.660ns (47.883%)  route 1.807ns (52.117%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[7]_inst/O
                         net (fo=19, routed)          0.579     0.832    Fetch/sw_IBUF[2]
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.045     0.877 r  Fetch/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.325     1.203    Fetch/cat_OBUF[6]_inst_i_23_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.248 r  Fetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.198     1.446    Fetch/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.048     1.494 r  Fetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.704     2.198    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.269     3.466 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.466    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.510ns  (logic 1.688ns (48.105%)  route 1.821ns (51.895%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[7]_inst/O
                         net (fo=19, routed)          0.775     1.028    Fetch/sw_IBUF[2]
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.045     1.073 r  Fetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.050     1.123    Fetch/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.168 r  Fetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.147     1.315    Fetch/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I2_O)        0.046     1.361 r  Fetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.849     2.210    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.299     3.510 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.510    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.541ns  (logic 1.624ns (45.878%)  route 1.916ns (54.122%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[7]_inst/O
                         net (fo=19, routed)          0.775     1.028    Fetch/sw_IBUF[2]
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.045     1.073 r  Fetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.050     1.123    Fetch/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.168 r  Fetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.220     1.388    Fetch/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.045     1.433 r  Fetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.871     2.304    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.541 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.541    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.609ns  (logic 1.624ns (45.007%)  route 1.985ns (54.993%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[7]_inst/O
                         net (fo=19, routed)          0.579     0.832    Fetch/sw_IBUF[2]
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.045     0.877 r  Fetch/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.325     1.203    Fetch/cat_OBUF[6]_inst_i_23_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.248 r  Fetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.198     1.446    Fetch/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I3_O)        0.045     1.491 r  Fetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.882     2.373    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.236     3.609 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.609    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.630ns  (logic 1.628ns (44.851%)  route 2.002ns (55.149%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[7]_inst/O
                         net (fo=19, routed)          0.775     1.028    Fetch/sw_IBUF[2]
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.045     1.073 r  Fetch/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.050     1.123    Fetch/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.168 r  Fetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.147     1.315    Fetch/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I2_O)        0.045     1.360 r  Fetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.030     2.390    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.240     3.630 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.630    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.802ns  (logic 7.590ns (40.368%)  route 11.212ns (59.632%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  EXC/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.646    10.405    Fetch/data0[4]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.299    10.704 r  Fetch/MEM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.704    Fetch/MEM_reg_0_63_0_0_i_13_n_0
    SLICE_X1Y30          MUXF7 (Prop_muxf7_I0_O)      0.212    10.916 r  Fetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.942    11.858    MEMC/MEM_reg_0_63_22_22/A2
    SLICE_X2Y34          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.982    12.840 r  MEMC/MEM_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           0.733    13.573    Fetch/MemData[22]
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.150    13.723 r  Fetch/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           1.087    14.810    Fetch/cat_OBUF[6]_inst_i_89_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.348    15.158 r  Fetch/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.793    15.952    Fetch/cat_OBUF[6]_inst_i_23_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124    16.076 r  Fetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.049    17.125    Fetch/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I0_O)        0.124    17.249 r  Fetch/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.183    20.432    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    23.971 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.971    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.622ns  (logic 7.817ns (41.979%)  route 10.805ns (58.021%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  EXC/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.646    10.405    Fetch/data0[4]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.299    10.704 r  Fetch/MEM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.704    Fetch/MEM_reg_0_63_0_0_i_13_n_0
    SLICE_X1Y30          MUXF7 (Prop_muxf7_I0_O)      0.212    10.916 r  Fetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.942    11.858    MEMC/MEM_reg_0_63_22_22/A2
    SLICE_X2Y34          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.982    12.840 r  MEMC/MEM_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           0.733    13.573    Fetch/MemData[22]
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.150    13.723 r  Fetch/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           1.087    14.810    Fetch/cat_OBUF[6]_inst_i_89_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.348    15.158 r  Fetch/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.793    15.952    Fetch/cat_OBUF[6]_inst_i_23_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124    16.076 r  Fetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.049    17.125    Fetch/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I1_O)        0.152    17.277 r  Fetch/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.775    20.052    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.738    23.791 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.791    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.431ns  (logic 7.368ns (39.974%)  route 11.063ns (60.026%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  EXC/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.646    10.405    Fetch/data0[4]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.299    10.704 r  Fetch/MEM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.704    Fetch/MEM_reg_0_63_0_0_i_13_n_0
    SLICE_X1Y30          MUXF7 (Prop_muxf7_I0_O)      0.212    10.916 r  Fetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.863    11.779    MEMC/MEM_reg_0_63_19_19/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.763    12.542 r  MEMC/MEM_reg_0_63_19_19/SP/O
                         net (fo=2, routed)           0.590    13.132    Fetch/MemData[19]
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150    13.282 r  Fetch/cat_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           1.166    14.448    Fetch/cat_OBUF[6]_inst_i_72_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.348    14.796 r  Fetch/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.053    15.848    Fetch/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.972 r  Fetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.059    17.031    Fetch/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.124    17.155 r  Fetch/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.909    20.064    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    23.600 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.600    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.311ns  (logic 7.368ns (40.236%)  route 10.943ns (59.764%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  EXC/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.646    10.405    Fetch/data0[4]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.299    10.704 r  Fetch/MEM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.704    Fetch/MEM_reg_0_63_0_0_i_13_n_0
    SLICE_X1Y30          MUXF7 (Prop_muxf7_I0_O)      0.212    10.916 r  Fetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.863    11.779    MEMC/MEM_reg_0_63_19_19/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.763    12.542 r  MEMC/MEM_reg_0_63_19_19/SP/O
                         net (fo=2, routed)           0.590    13.132    Fetch/MemData[19]
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150    13.282 r  Fetch/cat_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           1.166    14.448    Fetch/cat_OBUF[6]_inst_i_72_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.348    14.796 r  Fetch/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.053    15.848    Fetch/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.972 r  Fetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.061    17.033    Fetch/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I3_O)        0.124    17.157 r  Fetch/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.787    19.944    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    23.480 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.480    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.156ns  (logic 7.586ns (41.781%)  route 10.570ns (58.219%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  EXC/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.646    10.405    Fetch/data0[4]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.299    10.704 r  Fetch/MEM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.704    Fetch/MEM_reg_0_63_0_0_i_13_n_0
    SLICE_X1Y30          MUXF7 (Prop_muxf7_I0_O)      0.212    10.916 r  Fetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.863    11.779    MEMC/MEM_reg_0_63_19_19/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.763    12.542 f  MEMC/MEM_reg_0_63_19_19/SP/O
                         net (fo=2, routed)           0.590    13.132    Fetch/MemData[19]
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150    13.282 f  Fetch/cat_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           1.166    14.448    Fetch/cat_OBUF[6]_inst_i_72_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.348    14.796 f  Fetch/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.053    15.848    Fetch/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.972 f  Fetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.061    17.033    Fetch/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.152    17.185 r  Fetch/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.414    19.599    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.726    23.325 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.325    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.108ns  (logic 7.568ns (41.792%)  route 10.540ns (58.208%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  EXC/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.646    10.405    Fetch/data0[4]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.299    10.704 r  Fetch/MEM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.704    Fetch/MEM_reg_0_63_0_0_i_13_n_0
    SLICE_X1Y30          MUXF7 (Prop_muxf7_I0_O)      0.212    10.916 r  Fetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.863    11.779    MEMC/MEM_reg_0_63_19_19/A2
    SLICE_X2Y31          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.763    12.542 r  MEMC/MEM_reg_0_63_19_19/SP/O
                         net (fo=2, routed)           0.590    13.132    Fetch/MemData[19]
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.150    13.282 r  Fetch/cat_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           1.166    14.448    Fetch/cat_OBUF[6]_inst_i_72_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.348    14.796 r  Fetch/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.053    15.848    Fetch/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.972 r  Fetch/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.059    17.031    Fetch/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I3_O)        0.152    17.183 r  Fetch/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.386    19.569    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.708    23.277 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.277    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.613ns  (logic 7.589ns (43.087%)  route 10.024ns (56.913%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          1.080     6.705    Fetch/CONV_INTEGER_0[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     6.829 r  Fetch/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=41, routed)          0.993     7.821    IDC/reg_file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     7.971 r  IDC/reg_file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.705     8.677    IDC/RD1[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.328     9.005 r  IDC/plusOp_carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.005    EXC/S[0]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.537 r  EXC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.537    EXC/plusOp_carry_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.759 r  EXC/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.646    10.405    Fetch/data0[4]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.299    10.704 r  Fetch/MEM_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.000    10.704    Fetch/MEM_reg_0_63_0_0_i_13_n_0
    SLICE_X1Y30          MUXF7 (Prop_muxf7_I0_O)      0.212    10.916 r  Fetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.942    11.858    MEMC/MEM_reg_0_63_22_22/A2
    SLICE_X2Y34          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.982    12.840 r  MEMC/MEM_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           0.733    13.573    Fetch/MemData[22]
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.150    13.723 r  Fetch/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           1.087    14.810    Fetch/cat_OBUF[6]_inst_i_89_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.348    15.158 r  Fetch/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.793    15.952    Fetch/cat_OBUF[6]_inst_i_23_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124    16.076 r  Fetch/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.923    16.999    Fetch/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I3_O)        0.124    17.123 r  Fetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.121    19.244    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    22.782 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.782    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.910ns  (logic 4.352ns (48.848%)  route 4.558ns (51.152%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 f  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          2.887     8.512    Fetch/CONV_INTEGER_0[3]
    SLICE_X0Y36          LUT5 (Prop_lut5_I3_O)        0.150     8.662 r  Fetch/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671    10.333    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.746    14.079 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.079    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDC/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.781ns  (logic 4.166ns (47.445%)  route 4.615ns (52.555%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.566     5.118    SSDC/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  SSDC/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  SSDC/cnt_reg[14]/Q
                         net (fo=28, routed)          0.974     6.610    SSDC/sel0[0]
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.734 r  SSDC/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.640    10.375    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524    13.899 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.899    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.677ns  (logic 4.106ns (47.323%)  route 4.571ns (52.677%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.617     5.169    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          2.887     8.512    Fetch/CONV_INTEGER_0[3]
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.124     8.636 r  Fetch/led_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           1.684    10.320    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.526    13.846 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.846    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSDC/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.445ns (61.565%)  route 0.902ns (38.435%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.564     1.477    SSDC/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  SSDC/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SSDC/cnt_reg[15]/Q
                         net (fo=16, routed)          0.357     1.998    SSDC/sel0[1]
    SLICE_X8Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.043 r  SSDC/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.545     2.588    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.824 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.824    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.500ns (63.610%)  route 0.858ns (36.390%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.498    Fetch/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  Fetch/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.639 f  Fetch/Q_reg[3]/Q
                         net (fo=80, routed)          0.413     2.053    Fetch/CONV_INTEGER_0[1]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.048     2.101 r  Fetch/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.546    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.311     3.857 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.857    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.424ns (59.163%)  route 0.983ns (40.837%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.582     1.495    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          0.452     2.088    Fetch/CONV_INTEGER_0[3]
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.045     2.133 r  Fetch/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.664    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.238     3.903 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.903    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.494ns (61.611%)  route 0.931ns (38.389%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.582     1.495    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Fetch/Q_reg[5]/Q
                         net (fo=78, routed)          0.452     2.088    Fetch/CONV_INTEGER_0[3]
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.044     2.132 r  Fetch/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.611    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.309     3.920 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.920    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.422ns (58.379%)  route 1.014ns (41.621%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.498    Fetch/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  Fetch/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.639 f  Fetch/Q_reg[3]/Q
                         net (fo=80, routed)          0.370     2.009    Fetch/CONV_INTEGER_0[1]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.045     2.054 r  Fetch/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.698    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.236     3.933 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.933    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.489ns (60.293%)  route 0.981ns (39.706%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.583     1.496    Fetch/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  Fetch/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  Fetch/Q_reg[2]/Q
                         net (fo=77, routed)          0.443     2.081    Fetch/CONV_INTEGER_0[0]
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.046     2.127 r  Fetch/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.664    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.302     3.967 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.967    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fetch/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.422ns (56.797%)  route 1.082ns (43.203%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.498    Fetch/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  Fetch/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.639 f  Fetch/Q_reg[3]/Q
                         net (fo=80, routed)          0.347     1.987    Fetch/CONV_INTEGER_0[1]
    SLICE_X1Y28          LUT5 (Prop_lut5_I2_O)        0.045     2.032 r  Fetch/led_OBUF[5]_inst_i_1/O
                         net (fo=129, routed)         0.734     2.766    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.236     4.002 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.002    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDC/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.493ns (59.032%)  route 1.036ns (40.968%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.564     1.477    SSDC/clk_IBUF_BUFG
    SLICE_X12Y36         FDRE                                         r  SSDC/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SSDC/cnt_reg[16]/Q
                         net (fo=16, routed)          0.337     1.979    Fetch/sel0[2]
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.045     2.024 r  Fetch/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.137     2.161    Fetch/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.045     2.206 r  Fetch/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.562     2.768    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     4.007 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.007    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDC/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.516ns (59.350%)  route 1.038ns (40.650%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.564     1.477    SSDC/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  SSDC/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SSDC/cnt_reg[15]/Q
                         net (fo=16, routed)          0.357     1.998    SSDC/sel0[1]
    SLICE_X8Y33          LUT3 (Prop_lut3_I1_O)        0.048     2.046 r  SSDC/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.728    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.304     4.032 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.032    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDC/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.456ns (56.488%)  route 1.121ns (43.512%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.564     1.477    SSDC/clk_IBUF_BUFG
    SLICE_X12Y36         FDRE                                         r  SSDC/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SSDC/cnt_reg[16]/Q
                         net (fo=16, routed)          0.273     1.914    SSDC/sel0[2]
    SLICE_X11Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.959 r  SSDC/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.849     2.808    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.054 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.054    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.479ns (37.349%)  route 2.481ns (62.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.481     3.960    Fetch/AR[0]
    SLICE_X4Y25          FDCE                                         f  Fetch/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.503     4.875    Fetch/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  Fetch/Q_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 1.479ns (38.335%)  route 2.379ns (61.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.379     3.858    Fetch/AR[0]
    SLICE_X3Y26          FDCE                                         f  Fetch/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.507     4.879    Fetch/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  Fetch/Q_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.479ns (38.727%)  route 2.340ns (61.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.340     3.819    Fetch/AR[0]
    SLICE_X4Y26          FDCE                                         f  Fetch/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.505     4.877    Fetch/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  Fetch/Q_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.778ns  (logic 1.479ns (39.153%)  route 2.299ns (60.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.299     3.778    Fetch/AR[0]
    SLICE_X2Y33          FDCE                                         f  Fetch/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.515     4.887    Fetch/clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  Fetch/Q_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.778ns  (logic 1.479ns (39.153%)  route 2.299ns (60.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.299     3.778    Fetch/AR[0]
    SLICE_X2Y33          FDCE                                         f  Fetch/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.515     4.887    Fetch/clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  Fetch/Q_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 1.479ns (39.729%)  route 2.244ns (60.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.244     3.723    Fetch/AR[0]
    SLICE_X4Y27          FDCE                                         f  Fetch/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.506     4.878    Fetch/clk_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  Fetch/Q_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.479ns (40.187%)  route 2.201ns (59.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.201     3.681    Fetch/AR[0]
    SLICE_X3Y29          FDCE                                         f  Fetch/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.511     4.883    Fetch/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  Fetch/Q_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.479ns (40.455%)  route 2.177ns (59.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.177     3.656    Fetch/AR[0]
    SLICE_X4Y28          FDCE                                         f  Fetch/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.508     4.880    Fetch/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  Fetch/Q_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 1.479ns (41.267%)  route 2.105ns (58.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.105     3.584    Fetch/AR[0]
    SLICE_X1Y32          FDCE                                         f  Fetch/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.514     4.886    Fetch/clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  Fetch/Q_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.457ns  (logic 1.479ns (42.780%)  route 1.978ns (57.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          1.978     3.457    Fetch/AR[0]
    SLICE_X1Y33          FDCE                                         f  Fetch/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.515     4.887    Fetch/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  Fetch/Q_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.247ns (34.464%)  route 0.470ns (65.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.470     0.717    Fetch/AR[0]
    SLICE_X1Y38          FDCE                                         f  Fetch/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.866     2.024    Fetch/clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  Fetch/Q_reg[29]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.247ns (34.464%)  route 0.470ns (65.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.470     0.717    Fetch/AR[0]
    SLICE_X1Y38          FDCE                                         f  Fetch/Q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.866     2.024    Fetch/clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  Fetch/Q_reg[30]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.247ns (34.464%)  route 0.470ns (65.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.470     0.717    Fetch/AR[0]
    SLICE_X1Y38          FDCE                                         f  Fetch/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.866     2.024    Fetch/clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  Fetch/Q_reg[31]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPGC/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.238ns (30.332%)  route 0.547ns (69.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.547     0.786    MPGC/btn_IBUF[0]
    SLICE_X4Y48          FDRE                                         r  MPGC/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.867     2.025    MPGC/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  MPGC/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.247ns (31.251%)  route 0.543ns (68.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.543     0.790    Fetch/AR[0]
    SLICE_X1Y37          FDCE                                         f  Fetch/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.864     2.022    Fetch/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[25]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.247ns (31.251%)  route 0.543ns (68.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.543     0.790    Fetch/AR[0]
    SLICE_X1Y37          FDCE                                         f  Fetch/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.864     2.022    Fetch/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[26]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.247ns (31.251%)  route 0.543ns (68.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.543     0.790    Fetch/AR[0]
    SLICE_X1Y37          FDCE                                         f  Fetch/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.864     2.022    Fetch/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[27]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.247ns (31.251%)  route 0.543ns (68.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.543     0.790    Fetch/AR[0]
    SLICE_X1Y37          FDCE                                         f  Fetch/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.864     2.022    Fetch/clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  Fetch/Q_reg[28]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.247ns (29.287%)  route 0.596ns (70.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.596     0.843    Fetch/AR[0]
    SLICE_X2Y36          FDCE                                         f  Fetch/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.863     2.021    Fetch/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  Fetch/Q_reg[14]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Fetch/Q_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.247ns (29.287%)  route 0.596ns (70.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.596     0.843    Fetch/AR[0]
    SLICE_X2Y36          FDCE                                         f  Fetch/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.863     2.021    Fetch/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  Fetch/Q_reg[17]/C





