;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB -0, @0
	SUB #72, @200
	SUB #72, @200
	SUB <1, 5
	JMP -207, @-120
	SUB -4, @0
	ADD <210, 830
	ADD <210, 830
	JMP -117, 105
	ADD 240, 862
	SUB 10, 300
	CMP -207, <-120
	CMP -207, <-120
	JMN -117, 105
	SUB 10, 307
	SUB @-127, 100
	SUB @-127, 100
	ADD #270, <0
	SUB @12, @10
	SUB 12, @10
	SLT #12, @1
	SUB @12, @10
	JMP -7, #-100
	JMP -7, #-100
	JMN 240, 862
	SPL 0, #72
	JMN 240, 862
	SLT #12, @511
	MOV 20, @12
	MOV 20, @12
	JMN 0, 2
	JMP -7, #-100
	ADD 80, @10
	MOV -0, @0
	SUB -117, 105
	SUB #72, @200
	CMP 12, @11
	DJN -7, #-100
	CMP -207, <-120
	MOV 10, 300
	SUB 10, 300
	SUB -117, 105
	DJN -7, #-100
	DJN -7, #-100
	CMP -207, <-120
	CMP -207, <-120
	MOV -4, <-20
