0.7
2020.2
May  7 2023
15:10:42
/home/tgemici/GitHub/archozu/Vivado/project_1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/bus.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_clock_gate.v,,bus,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/clk_gen.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv,,clk_gen,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_aligner.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/include/cv32e40p_pkg.sv,,cv32e40p_aligner,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_alu.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_alu_div.sv,,cv32e40p_alu,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_alu_div.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/include/cv32e40p_apu_core_pkg.sv,,cv32e40p_alu_div,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_apu_disp.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_compressed_decoder.sv,,cv32e40p_apu_disp,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_clock_gate.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/memories/data_mem.v,,cv32e40p_clock_gate,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_compressed_decoder.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_controller.sv,,cv32e40p_compressed_decoder,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_controller.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_core.sv,,cv32e40p_controller,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_core.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_cs_registers.sv,,cv32e40p_core,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_cs_registers.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/include/cv32e40p_fpu_pkg.sv,,cv32e40p_cs_registers,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_decoder.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_ex_stage.sv,,cv32e40p_decoder,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_ex_stage.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_ff_one.sv,,cv32e40p_ex_stage,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_ff_one.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_fifo.sv,,cv32e40p_ff_one,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_fifo.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv,,cv32e40p_fifo,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_fp_wrapper.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_hwloop_regs.sv,,cv32e40p_fp_wrapper,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_hwloop_regs.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_id_stage.sv,,cv32e40p_hwloop_regs,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_id_stage.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_if_stage.sv,,cv32e40p_id_stage,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_if_stage.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_int_controller.sv,,cv32e40p_if_stage,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_int_controller.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_load_store_unit.sv,,cv32e40p_int_controller,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_load_store_unit.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_mult.sv,,cv32e40p_load_store_unit,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_mult.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_obi_interface.sv,,cv32e40p_mult,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_obi_interface.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_popcnt.sv,,cv32e40p_obi_interface,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_popcnt.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_prefetch_buffer.sv,,cv32e40p_popcnt,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_prefetch_buffer.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_prefetch_controller.sv,,cv32e40p_prefetch_buffer,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_prefetch_controller.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_register_file_ff.sv,,cv32e40p_prefetch_controller,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_register_file_ff.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_sleep_unit.sv,,cv32e40p_register_file,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_sleep_unit.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_top.sv,,cv32e40p_sleep_unit,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_top.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv,,cv32e40p_top,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/include/cv32e40p_apu_core_pkg.sv,1718114936,systemVerilog,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_core.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_decoder.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_ex_stage.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_fp_wrapper.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_id_stage.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_top.sv,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_apu_disp.sv,,cv32e40p_apu_core_pkg,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/include/cv32e40p_fpu_pkg.sv,1718114936,systemVerilog,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_decoder.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_id_stage.sv,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_decoder.sv,,cv32e40p_fpu_pkg,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/include/cv32e40p_pkg.sv,1718114936,systemVerilog,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_alu.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_compressed_decoder.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_controller.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_core.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_cs_registers.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_decoder.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_ex_stage.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_fp_wrapper.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_id_stage.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_if_stage.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_int_controller.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_mult.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_prefetch_controller.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_sleep_unit.sv,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_alu.sv,,cv32e40p_pkg,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells/registers.svh,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/protocols/GPIO.v;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/top.v,,,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv,1718114936,systemVerilog,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/src/lzc.sv,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/clk_gen.sv,,cf_math_pkg,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/src/lzc.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv,,lzc,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv,1718114936,systemVerilog,,,,rr_arb_tree,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv,,fpnew_cast_multi,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv,,fpnew_classifier,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv,,fpnew_divsqrt_multi,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_fma.sv,,fpnew_divsqrt_th_32,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_fma.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv,,fpnew_fma,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv,,fpnew_fma_multi,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv,,fpnew_noncomp,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv,,fpnew_opgroup_block,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv,,fpnew_opgroup_fmt_slice,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv,,fpnew_opgroup_multifmt_slice,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv,1718114936,systemVerilog,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_fp_wrapper.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_fma.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_top.sv,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_fp_wrapper.sv,,fpnew_pkg,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_top.sv,,fpnew_rounding,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_top.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv,,fpnew_top,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/memories/instr_mem.v,,gated_clk_cell,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v,,pa_fdsu_ctrl,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v,,pa_fdsu_ff1,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v,,pa_fdsu_pack_single,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v,,pa_fdsu_prepare,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v,,pa_fdsu_round_single,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v,,pa_fdsu_special,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v,,pa_fdsu_srt_single,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v,,pa_fdsu_top,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v,,pa_fpu_dp,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v,,pa_fpu_frbus,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/memories/perip_mem.v,,pa_fpu_src_type,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/cv32e40p_aligner.sv,,control_mvp,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv,1718114936,systemVerilog,/home/tgemici/GitHub/archozu/logic_design/RTL/top.vh,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv,,defs_div_sqrt_mvp,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv,,div_sqrt_top_mvp,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/src/lzc.sv,,iteration_div_sqrt_mvp,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv,,norm_div_sqrt_mvp,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv,,nrbd_nrsc_mvp,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv,1718114936,systemVerilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv,,preprocess_mvp,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/memories/data_mem.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v,,data_mem,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/memories/instr_mem.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v,,instr_mem,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/memories/perip_mem.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/memories/rom.v,,perip_mem,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/memories/rom.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/memories/s25fl128s/s25fl128s.v,,rom,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/memories/s25fl128s/s25fl128s.v,1718286449,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/protocols/timer.v,,s25fl128s,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/protocols/GPIO.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/protocols/I2C_master.v,,GPIO,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/protocols/I2C_master.v,1718133751,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/protocols/QSPI_master.v,,I2C_master,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/protocols/QSPI_master.v,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/bus.v,,QSPI_master,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/bus/protocols/timer.v,1718114936,verilog,,,,timer,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/top.v,1718114936,verilog,,,,top,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
/home/tgemici/GitHub/archozu/logic_design/RTL/top.vh,1718114936,verilog,,/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells/registers.svh;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells/registers.svh;/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells/registers.svh,,,,uvm,../../../../../logic_design/RTL;../../../../../logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells;../../../../../logic_design/RTL/bus/protocols/UART_UVM,,,,,
