entity mips_r3000_1m_ct is
   port (
      ck           : in      bit;
      reset_n      : in      bit;
      it_n         : in      bit_vector(5 downto 0);
      i_ftch       : out     bit;
      i_ack        : out     bit;
      i_berr_n     : in      bit;
      i_frz        : in      bit;
      i            : in      bit_vector(31 downto 0);
      d_rq         : out     bit;
      d_lock       : out     bit;
      d_atype      : out     bit_vector(1 downto 0);
      d_ack        : out     bit;
      d_berr_n     : in      bit;
      d_frz        : in      bit;
      dout_e       : out     bit_vector(3 downto 0);
      d_in_7       : in      bit;
      d_in_15      : in      bit;
      d_in_23      : in      bit;
      carith_32_se : in      bit;
      carith_31_se : in      bit;
      rarith_31_se : in      bit;
      nextpc_1_se  : in      bit;
      nextpc_0_se  : in      bit;
      nextpc_31_se : in      bit;
      res_sm       : in      bit_vector(31 downto 0);
      s_31_sd      : in      bit;
      s_eq_t_sd    : in      bit;
      s_eq_z_sd    : in      bit;
      s_4_0_se     : in      bit_vector(4 downto 0);
      rsdnbr_sd    : out     bit_vector(31 downto 0);
      rtdnbr_sd    : out     bit_vector(31 downto 0);
      hz_sdm_sd    : inout   bit;
      hz_sdmw_sd   : out     bit;
      hz_tdm_sd    : inout   bit;
      hz_tdmw_sd   : out     bit;
      hz_sdm_se    : inout   bit;
      hz_sdmw_se   : out     bit;
      hz_tdm_se    : inout   bit;
      hz_tdmw_se   : out     bit;
      i_jr_sd      : out     bit;
      btaken_sd    : out     bit;
      i_allj_sd    : out     bit;
      i_link_sd    : out     bit;
      iopsel_sd    : out     bit_vector(3 downto 0);
      imdsgn_sd    : out     bit;
      i_rsgnd_se   : out     bit;
      i_ifmt_se    : out     bit;
      i_oper_se    : out     bit_vector(6 downto 0);
      i_logic_se   : out     bit_vector(1 downto 0);
      i_sub_se     : out     bit;
      i_right_se   : out     bit;
      setbit_se    : out     bit;
      datext_sm    : out     bit;
      bytsub_sm    : out     bit_vector(3 downto 1);
      daccess_sm   : inout   bit;
      read_sm      : inout   bit;
      bubble_si    : inout   bit;
      hold_si      : inout   bit;
      nothold_si   : out     bit;
      shift_si     : inout   bit;
      keep_si      : inout   bit;
      load_si      : inout   bit;
      notstall_sd  : out     bit;
      bubble_sd    : inout   bit;
      hold_sd      : inout   bit;
      nothold_sd   : out     bit;
      shift_sd     : inout   bit;
      keep_sd      : inout   bit;
      load_sd      : inout   bit;
      bubble_se    : inout   bit;
      hold_se      : inout   bit;
      nothold_se   : out     bit;
      shift_se     : inout   bit;
      keep_se      : inout   bit;
      load_se      : inout   bit;
      bubble_sm    : inout   bit;
      hold_sm      : inout   bit;
      nothold_sm   : out     bit;
      shift_sm     : inout   bit;
      keep_sm      : inout   bit;
      load_sm      : inout   bit;
      wreg_sw      : out     bit_vector(31 downto 0);
      wredopc_se   : out     bit;
      wlo_sw       : out     bit;
      whi_sw       : out     bit;
      wepc_xx      : out     bit;
      wepc_xm      : out     bit;
      bootev_xx    : out     bit;
      badia_xm     : out     bit;
      badda_xm     : out     bit;
      lui_sd       : out     bit;
      shamt_se     : out     bit_vector(4 downto 0);
      reset_xx     : inout   bit;
      wnxtpc_xx    : out     bit;
      sr_cr_sd     : out     bit_vector(31 downto 0);
      be_sd        : out     bit;
      scbe_sd      : out     bit;
      bdslot_se    : out     bit;
      bdslot_sm    : out     bit;
      test         : in      bit;
      scin         : in      bit;
      scout        : out     bit;
      vdd          : in      bit;
      vss          : in      bit
 );
end mips_r3000_1m_ct;

architecture structural of mips_r3000_1m_ct is
Component noa2a2a23_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i3  : in      bit;
      i2  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao2o22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x4
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x4
   port (
      i1  : in      bit;
      i0  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff2_x4
   port (
      ck  : in      bit;
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff3_x4
   port (
      ck   : in      bit;
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      q    : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component mx3_x2
   port (
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      q    : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component nmx2_x1
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component mx2_x2
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2ao222_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component zero_x0
   port (
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nmx3_x1
   port (
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      nq   : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao2o22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component xr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nxr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component one_x0
   port (
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x2
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal cause_rx               : bit_vector( 31 downto 0);
signal cop0d_rd               : bit_vector( 4 downto 0);
signal cop0d_re               : bit_vector( 4 downto 0);
signal i_ri                   : bit_vector( 31 downto 0);
signal i_type_rd              : bit_vector( 26 downto 0);
signal i_type_re              : bit_vector( 10 downto 0);
signal i_type_rm              : bit_vector( 8 downto 7);
signal mbk_buf_i_ri           : bit_vector( 31 downto 29);
signal nextsr_rx              : bit_vector( 31 downto 0);
signal not_cause_rx           : bit_vector( 9 downto 8);
signal not_cop0d_re           : bit_vector( 4 downto 0);
signal not_i_ri               : bit_vector( 30 downto 0);
signal not_i_type_rd          : bit_vector( 22 downto 0);
signal not_i_type_re          : bit_vector( 10 downto 1);
signal not_i_type_rm          : bit_vector( 8 downto 7);
signal not_nextsr_rx          : bit_vector( 14 downto 0);
signal not_opcod_rd           : bit_vector( 7 downto 0);
signal not_opcod_re           : bit_vector( 7 downto 1);
signal not_rd_re              : bit_vector( 4 downto 0);
signal not_rd_rm              : bit_vector( 2 downto 0);
signal not_res_sm             : bit_vector( 31 downto 0);
signal not_rs_rd              : bit_vector( 3 downto 0);
signal not_rt_rd              : bit_vector( 3 downto 0);
signal opcod_rd               : bit_vector( 7 downto 0);
signal opcod_re               : bit_vector( 7 downto 0);
signal opcod_rm               : bit_vector( 7 downto 0);
signal rd_rd                  : bit_vector( 4 downto 0);
signal rd_re                  : bit_vector( 4 downto 0);
signal rd_rm                  : bit_vector( 4 downto 0);
signal rs_rd                  : bit_vector( 4 downto 0);
signal rt_rd                  : bit_vector( 4 downto 0);
signal sham_rd                : bit_vector( 4 downto 0);
signal xr2_x1_sig             : bit;
signal xr2_x1_9_sig           : bit;
signal xr2_x1_8_sig           : bit;
signal xr2_x1_7_sig           : bit;
signal xr2_x1_6_sig           : bit;
signal xr2_x1_5_sig           : bit;
signal xr2_x1_4_sig           : bit;
signal xr2_x1_3_sig           : bit;
signal xr2_x1_32_sig          : bit;
signal xr2_x1_31_sig          : bit;
signal xr2_x1_30_sig          : bit;
signal xr2_x1_2_sig           : bit;
signal xr2_x1_29_sig          : bit;
signal xr2_x1_28_sig          : bit;
signal xr2_x1_27_sig          : bit;
signal xr2_x1_26_sig          : bit;
signal xr2_x1_25_sig          : bit;
signal xr2_x1_24_sig          : bit;
signal xr2_x1_23_sig          : bit;
signal xr2_x1_22_sig          : bit;
signal xr2_x1_21_sig          : bit;
signal xr2_x1_20_sig          : bit;
signal xr2_x1_19_sig          : bit;
signal xr2_x1_18_sig          : bit;
signal xr2_x1_17_sig          : bit;
signal xr2_x1_16_sig          : bit;
signal xr2_x1_15_sig          : bit;
signal xr2_x1_14_sig          : bit;
signal xr2_x1_13_sig          : bit;
signal xr2_x1_12_sig          : bit;
signal xr2_x1_11_sig          : bit;
signal xr2_x1_10_sig          : bit;
signal write_sm               : bit;
signal treadr0_sd             : bit;
signal syscall_re             : bit;
signal swap_re                : bit;
signal swap_rd                : bit;
signal stall_se               : bit;
signal sreadr0_sd             : bit;
signal sr_28_ri               : bit;
signal sr_1_ri                : bit;
signal sr_1_re                : bit;
signal sr_1_rd                : bit;
signal s_le_z_sd              : bit;
signal reset_rx               : bit;
signal ovr_re                 : bit;
signal overflw_se             : bit;
signal opcod_sd_7             : bit;
signal opcod_sd_6             : bit;
signal opcod_sd_5             : bit;
signal opcod_sd_4             : bit;
signal opcod_sd_3             : bit;
signal opcod_sd_2             : bit;
signal opcod_sd_1             : bit;
signal opcod_sd_0             : bit;
signal one_sig                : bit;
signal on12_x1_sig            : bit;
signal on12_x1_9_sig          : bit;
signal on12_x1_8_sig          : bit;
signal on12_x1_7_sig          : bit;
signal on12_x1_6_sig          : bit;
signal on12_x1_5_sig          : bit;
signal on12_x1_4_sig          : bit;
signal on12_x1_41_sig         : bit;
signal on12_x1_40_sig         : bit;
signal on12_x1_3_sig          : bit;
signal on12_x1_39_sig         : bit;
signal on12_x1_38_sig         : bit;
signal on12_x1_37_sig         : bit;
signal on12_x1_36_sig         : bit;
signal on12_x1_35_sig         : bit;
signal on12_x1_34_sig         : bit;
signal on12_x1_33_sig         : bit;
signal on12_x1_32_sig         : bit;
signal on12_x1_31_sig         : bit;
signal on12_x1_30_sig         : bit;
signal on12_x1_2_sig          : bit;
signal on12_x1_29_sig         : bit;
signal on12_x1_28_sig         : bit;
signal on12_x1_27_sig         : bit;
signal on12_x1_26_sig         : bit;
signal on12_x1_25_sig         : bit;
signal on12_x1_24_sig         : bit;
signal on12_x1_23_sig         : bit;
signal on12_x1_22_sig         : bit;
signal on12_x1_21_sig         : bit;
signal on12_x1_20_sig         : bit;
signal on12_x1_19_sig         : bit;
signal on12_x1_18_sig         : bit;
signal on12_x1_17_sig         : bit;
signal on12_x1_16_sig         : bit;
signal on12_x1_15_sig         : bit;
signal on12_x1_14_sig         : bit;
signal on12_x1_13_sig         : bit;
signal on12_x1_12_sig         : bit;
signal on12_x1_11_sig         : bit;
signal on12_x1_10_sig         : bit;
signal oa2ao222_x2_sig        : bit;
signal oa2ao222_x2_2_sig      : bit;
signal oa22_x2_sig            : bit;
signal oa22_x2_9_sig          : bit;
signal oa22_x2_99_sig         : bit;
signal oa22_x2_98_sig         : bit;
signal oa22_x2_97_sig         : bit;
signal oa22_x2_96_sig         : bit;
signal oa22_x2_95_sig         : bit;
signal oa22_x2_94_sig         : bit;
signal oa22_x2_93_sig         : bit;
signal oa22_x2_92_sig         : bit;
signal oa22_x2_91_sig         : bit;
signal oa22_x2_90_sig         : bit;
signal oa22_x2_8_sig          : bit;
signal oa22_x2_89_sig         : bit;
signal oa22_x2_88_sig         : bit;
signal oa22_x2_87_sig         : bit;
signal oa22_x2_86_sig         : bit;
signal oa22_x2_85_sig         : bit;
signal oa22_x2_84_sig         : bit;
signal oa22_x2_83_sig         : bit;
signal oa22_x2_82_sig         : bit;
signal oa22_x2_81_sig         : bit;
signal oa22_x2_80_sig         : bit;
signal oa22_x2_7_sig          : bit;
signal oa22_x2_79_sig         : bit;
signal oa22_x2_78_sig         : bit;
signal oa22_x2_77_sig         : bit;
signal oa22_x2_76_sig         : bit;
signal oa22_x2_75_sig         : bit;
signal oa22_x2_74_sig         : bit;
signal oa22_x2_73_sig         : bit;
signal oa22_x2_72_sig         : bit;
signal oa22_x2_71_sig         : bit;
signal oa22_x2_70_sig         : bit;
signal oa22_x2_6_sig          : bit;
signal oa22_x2_69_sig         : bit;
signal oa22_x2_68_sig         : bit;
signal oa22_x2_67_sig         : bit;
signal oa22_x2_66_sig         : bit;
signal oa22_x2_65_sig         : bit;
signal oa22_x2_64_sig         : bit;
signal oa22_x2_63_sig         : bit;
signal oa22_x2_62_sig         : bit;
signal oa22_x2_61_sig         : bit;
signal oa22_x2_60_sig         : bit;
signal oa22_x2_5_sig          : bit;
signal oa22_x2_59_sig         : bit;
signal oa22_x2_58_sig         : bit;
signal oa22_x2_57_sig         : bit;
signal oa22_x2_56_sig         : bit;
signal oa22_x2_55_sig         : bit;
signal oa22_x2_54_sig         : bit;
signal oa22_x2_53_sig         : bit;
signal oa22_x2_52_sig         : bit;
signal oa22_x2_51_sig         : bit;
signal oa22_x2_50_sig         : bit;
signal oa22_x2_4_sig          : bit;
signal oa22_x2_49_sig         : bit;
signal oa22_x2_48_sig         : bit;
signal oa22_x2_47_sig         : bit;
signal oa22_x2_46_sig         : bit;
signal oa22_x2_45_sig         : bit;
signal oa22_x2_44_sig         : bit;
signal oa22_x2_43_sig         : bit;
signal oa22_x2_42_sig         : bit;
signal oa22_x2_41_sig         : bit;
signal oa22_x2_40_sig         : bit;
signal oa22_x2_3_sig          : bit;
signal oa22_x2_39_sig         : bit;
signal oa22_x2_38_sig         : bit;
signal oa22_x2_37_sig         : bit;
signal oa22_x2_36_sig         : bit;
signal oa22_x2_35_sig         : bit;
signal oa22_x2_34_sig         : bit;
signal oa22_x2_33_sig         : bit;
signal oa22_x2_32_sig         : bit;
signal oa22_x2_31_sig         : bit;
signal oa22_x2_30_sig         : bit;
signal oa22_x2_2_sig          : bit;
signal oa22_x2_29_sig         : bit;
signal oa22_x2_28_sig         : bit;
signal oa22_x2_27_sig         : bit;
signal oa22_x2_26_sig         : bit;
signal oa22_x2_25_sig         : bit;
signal oa22_x2_24_sig         : bit;
signal oa22_x2_23_sig         : bit;
signal oa22_x2_22_sig         : bit;
signal oa22_x2_21_sig         : bit;
signal oa22_x2_20_sig         : bit;
signal oa22_x2_19_sig         : bit;
signal oa22_x2_18_sig         : bit;
signal oa22_x2_17_sig         : bit;
signal oa22_x2_16_sig         : bit;
signal oa22_x2_15_sig         : bit;
signal oa22_x2_14_sig         : bit;
signal oa22_x2_13_sig         : bit;
signal oa22_x2_12_sig         : bit;
signal oa22_x2_11_sig         : bit;
signal oa22_x2_10_sig         : bit;
signal oa22_x2_103_sig        : bit;
signal oa22_x2_102_sig        : bit;
signal oa22_x2_101_sig        : bit;
signal oa22_x2_100_sig        : bit;
signal o4_x2_sig              : bit;
signal o4_x2_9_sig            : bit;
signal o4_x2_8_sig            : bit;
signal o4_x2_7_sig            : bit;
signal o4_x2_6_sig            : bit;
signal o4_x2_5_sig            : bit;
signal o4_x2_4_sig            : bit;
signal o4_x2_3_sig            : bit;
signal o4_x2_2_sig            : bit;
signal o3_x2_sig              : bit;
signal o3_x2_9_sig            : bit;
signal o3_x2_8_sig            : bit;
signal o3_x2_7_sig            : bit;
signal o3_x2_6_sig            : bit;
signal o3_x2_5_sig            : bit;
signal o3_x2_4_sig            : bit;
signal o3_x2_3_sig            : bit;
signal o3_x2_2_sig            : bit;
signal o3_x2_11_sig           : bit;
signal o3_x2_10_sig           : bit;
signal o2_x2_sig              : bit;
signal o2_x2_9_sig            : bit;
signal o2_x2_8_sig            : bit;
signal o2_x2_7_sig            : bit;
signal o2_x2_6_sig            : bit;
signal o2_x2_5_sig            : bit;
signal o2_x2_51_sig           : bit;
signal o2_x2_50_sig           : bit;
signal o2_x2_4_sig            : bit;
signal o2_x2_49_sig           : bit;
signal o2_x2_48_sig           : bit;
signal o2_x2_47_sig           : bit;
signal o2_x2_46_sig           : bit;
signal o2_x2_45_sig           : bit;
signal o2_x2_44_sig           : bit;
signal o2_x2_43_sig           : bit;
signal o2_x2_42_sig           : bit;
signal o2_x2_41_sig           : bit;
signal o2_x2_40_sig           : bit;
signal o2_x2_3_sig            : bit;
signal o2_x2_39_sig           : bit;
signal o2_x2_38_sig           : bit;
signal o2_x2_37_sig           : bit;
signal o2_x2_36_sig           : bit;
signal o2_x2_35_sig           : bit;
signal o2_x2_34_sig           : bit;
signal o2_x2_33_sig           : bit;
signal o2_x2_32_sig           : bit;
signal o2_x2_31_sig           : bit;
signal o2_x2_30_sig           : bit;
signal o2_x2_2_sig            : bit;
signal o2_x2_29_sig           : bit;
signal o2_x2_28_sig           : bit;
signal o2_x2_27_sig           : bit;
signal o2_x2_26_sig           : bit;
signal o2_x2_25_sig           : bit;
signal o2_x2_24_sig           : bit;
signal o2_x2_23_sig           : bit;
signal o2_x2_22_sig           : bit;
signal o2_x2_21_sig           : bit;
signal o2_x2_20_sig           : bit;
signal o2_x2_19_sig           : bit;
signal o2_x2_18_sig           : bit;
signal o2_x2_17_sig           : bit;
signal o2_x2_16_sig           : bit;
signal o2_x2_15_sig           : bit;
signal o2_x2_14_sig           : bit;
signal o2_x2_13_sig           : bit;
signal o2_x2_12_sig           : bit;
signal o2_x2_11_sig           : bit;
signal o2_x2_10_sig           : bit;
signal nxr2_x1_sig            : bit;
signal nxr2_x1_9_sig          : bit;
signal nxr2_x1_8_sig          : bit;
signal nxr2_x1_7_sig          : bit;
signal nxr2_x1_6_sig          : bit;
signal nxr2_x1_5_sig          : bit;
signal nxr2_x1_4_sig          : bit;
signal nxr2_x1_3_sig          : bit;
signal nxr2_x1_2_sig          : bit;
signal nxr2_x1_24_sig         : bit;
signal nxr2_x1_23_sig         : bit;
signal nxr2_x1_22_sig         : bit;
signal nxr2_x1_21_sig         : bit;
signal nxr2_x1_20_sig         : bit;
signal nxr2_x1_19_sig         : bit;
signal nxr2_x1_18_sig         : bit;
signal nxr2_x1_17_sig         : bit;
signal nxr2_x1_16_sig         : bit;
signal nxr2_x1_15_sig         : bit;
signal nxr2_x1_14_sig         : bit;
signal nxr2_x1_13_sig         : bit;
signal nxr2_x1_12_sig         : bit;
signal nxr2_x1_11_sig         : bit;
signal nxr2_x1_10_sig         : bit;
signal not_wsr_sm             : bit;
signal not_write_sm           : bit;
signal not_wcause_sm          : bit;
signal not_treadr0_se         : bit;
signal not_syscall_re         : bit;
signal not_stall_sm           : bit;
signal not_stall_se           : bit;
signal not_stall_sd           : bit;
signal not_sreadr0_se         : bit;
signal not_sleep_sd           : bit;
signal not_s_eq_t_sd          : bit;
signal not_reset_xx           : bit;
signal not_ovr_re             : bit;
signal not_opcod_sd_7         : bit;
signal not_opcod_sd_6         : bit;
signal not_opcod_sd_5         : bit;
signal not_opcod_sd_4         : bit;
signal not_opcod_sd_3         : bit;
signal not_opcod_sd_2         : bit;
signal not_opcod_sd_1         : bit;
signal not_opcod_sd_0         : bit;
signal not_kill_sm            : bit;
signal not_kill_si            : bit;
signal not_kill_se            : bit;
signal not_keep_sm            : bit;
signal not_keep_si            : bit;
signal not_intrq_xx           : bit;
signal not_illgins_re         : bit;
signal not_iabuser_re         : bit;
signal not_i_write_sw         : bit;
signal not_i_write_sm         : bit;
signal not_i_write_se         : bit;
signal not_i_write_sd         : bit;
signal not_i_type_sd_7        : bit;
signal not_i_type_sd_6        : bit;
signal not_i_type_sd_5        : bit;
signal not_i_type_sd_4        : bit;
signal not_i_type_sd_25       : bit;
signal not_i_type_sd_22       : bit;
signal not_i_type_sd_21       : bit;
signal not_i_shamt_se         : bit;
signal not_hz_tdm_se          : bit;
signal not_hz_tdm_sd          : bit;
signal not_hz_sdm_se          : bit;
signal not_hz_sdm_sd          : bit;
signal not_hold_sm            : bit;
signal not_hold_si            : bit;
signal not_hold_se            : bit;
signal not_hold_sd            : bit;
signal not_excrq_xm           : bit;
signal not_earlyex_xm         : bit;
signal not_copycap_re         : bit;
signal not_copy_sm            : bit;
signal not_copy_sd            : bit;
signal not_c0unuse_re         : bit;
signal not_bubble_sm          : bit;
signal not_bubble_si          : bit;
signal not_bubble_se          : bit;
signal not_bubble_sd          : bit;
signal not_break_re           : bit;
signal not_aux99              : bit;
signal not_aux98              : bit;
signal not_aux97              : bit;
signal not_aux96              : bit;
signal not_aux95              : bit;
signal not_aux94              : bit;
signal not_aux93              : bit;
signal not_aux92              : bit;
signal not_aux91              : bit;
signal not_aux90              : bit;
signal not_aux89              : bit;
signal not_aux88              : bit;
signal not_aux87              : bit;
signal not_aux84              : bit;
signal not_aux81              : bit;
signal not_aux8               : bit;
signal not_aux77              : bit;
signal not_aux76              : bit;
signal not_aux73              : bit;
signal not_aux72              : bit;
signal not_aux7               : bit;
signal not_aux65              : bit;
signal not_aux63              : bit;
signal not_aux62              : bit;
signal not_aux61              : bit;
signal not_aux55              : bit;
signal not_aux51              : bit;
signal not_aux50              : bit;
signal not_aux49              : bit;
signal not_aux45              : bit;
signal not_aux44              : bit;
signal not_aux41              : bit;
signal not_aux40              : bit;
signal not_aux4               : bit;
signal not_aux39              : bit;
signal not_aux38              : bit;
signal not_aux37              : bit;
signal not_aux36              : bit;
signal not_aux35              : bit;
signal not_aux34              : bit;
signal not_aux33              : bit;
signal not_aux32              : bit;
signal not_aux31              : bit;
signal not_aux308             : bit;
signal not_aux304             : bit;
signal not_aux303             : bit;
signal not_aux302             : bit;
signal not_aux301             : bit;
signal not_aux30              : bit;
signal not_aux3               : bit;
signal not_aux294             : bit;
signal not_aux293             : bit;
signal not_aux292             : bit;
signal not_aux291             : bit;
signal not_aux29              : bit;
signal not_aux289             : bit;
signal not_aux288             : bit;
signal not_aux284             : bit;
signal not_aux283             : bit;
signal not_aux28              : bit;
signal not_aux276             : bit;
signal not_aux273             : bit;
signal not_aux272             : bit;
signal not_aux271             : bit;
signal not_aux27              : bit;
signal not_aux266             : bit;
signal not_aux263             : bit;
signal not_aux262             : bit;
signal not_aux26              : bit;
signal not_aux257             : bit;
signal not_aux250             : bit;
signal not_aux25              : bit;
signal not_aux247             : bit;
signal not_aux246             : bit;
signal not_aux244             : bit;
signal not_aux243             : bit;
signal not_aux242             : bit;
signal not_aux240             : bit;
signal not_aux24              : bit;
signal not_aux234             : bit;
signal not_aux233             : bit;
signal not_aux230             : bit;
signal not_aux23              : bit;
signal not_aux226             : bit;
signal not_aux225             : bit;
signal not_aux223             : bit;
signal not_aux220             : bit;
signal not_aux22              : bit;
signal not_aux219             : bit;
signal not_aux218             : bit;
signal not_aux214             : bit;
signal not_aux213             : bit;
signal not_aux212             : bit;
signal not_aux211             : bit;
signal not_aux21              : bit;
signal not_aux209             : bit;
signal not_aux208             : bit;
signal not_aux207             : bit;
signal not_aux20              : bit;
signal not_aux2               : bit;
signal not_aux197             : bit;
signal not_aux191             : bit;
signal not_aux190             : bit;
signal not_aux19              : bit;
signal not_aux188             : bit;
signal not_aux185             : bit;
signal not_aux184             : bit;
signal not_aux183             : bit;
signal not_aux181             : bit;
signal not_aux18              : bit;
signal not_aux17              : bit;
signal not_aux169             : bit;
signal not_aux161             : bit;
signal not_aux16              : bit;
signal not_aux152             : bit;
signal not_aux150             : bit;
signal not_aux15              : bit;
signal not_aux148             : bit;
signal not_aux144             : bit;
signal not_aux143             : bit;
signal not_aux142             : bit;
signal not_aux141             : bit;
signal not_aux140             : bit;
signal not_aux14              : bit;
signal not_aux139             : bit;
signal not_aux138             : bit;
signal not_aux137             : bit;
signal not_aux136             : bit;
signal not_aux135             : bit;
signal not_aux134             : bit;
signal not_aux133             : bit;
signal not_aux132             : bit;
signal not_aux131             : bit;
signal not_aux130             : bit;
signal not_aux129             : bit;
signal not_aux128             : bit;
signal not_aux127             : bit;
signal not_aux126             : bit;
signal not_aux125             : bit;
signal not_aux124             : bit;
signal not_aux123             : bit;
signal not_aux122             : bit;
signal not_aux121             : bit;
signal not_aux120             : bit;
signal not_aux119             : bit;
signal not_aux118             : bit;
signal not_aux117             : bit;
signal not_aux116             : bit;
signal not_aux115             : bit;
signal not_aux114             : bit;
signal not_aux113             : bit;
signal not_aux112             : bit;
signal not_aux111             : bit;
signal not_aux110             : bit;
signal not_aux109             : bit;
signal not_aux108             : bit;
signal not_aux107             : bit;
signal not_aux106             : bit;
signal not_aux105             : bit;
signal not_aux104             : bit;
signal not_aux103             : bit;
signal not_aux102             : bit;
signal not_aux101             : bit;
signal not_aux100             : bit;
signal not_aux0               : bit;
signal noa2ao222_x1_sig       : bit;
signal noa2ao222_x1_5_sig     : bit;
signal noa2ao222_x1_4_sig     : bit;
signal noa2ao222_x1_3_sig     : bit;
signal noa2ao222_x1_2_sig     : bit;
signal noa2a2a23_x1_sig       : bit;
signal noa22_x1_sig           : bit;
signal noa22_x1_9_sig         : bit;
signal noa22_x1_8_sig         : bit;
signal noa22_x1_7_sig         : bit;
signal noa22_x1_77_sig        : bit;
signal noa22_x1_76_sig        : bit;
signal noa22_x1_75_sig        : bit;
signal noa22_x1_74_sig        : bit;
signal noa22_x1_73_sig        : bit;
signal noa22_x1_72_sig        : bit;
signal noa22_x1_71_sig        : bit;
signal noa22_x1_70_sig        : bit;
signal noa22_x1_6_sig         : bit;
signal noa22_x1_69_sig        : bit;
signal noa22_x1_68_sig        : bit;
signal noa22_x1_67_sig        : bit;
signal noa22_x1_66_sig        : bit;
signal noa22_x1_65_sig        : bit;
signal noa22_x1_64_sig        : bit;
signal noa22_x1_63_sig        : bit;
signal noa22_x1_62_sig        : bit;
signal noa22_x1_61_sig        : bit;
signal noa22_x1_60_sig        : bit;
signal noa22_x1_5_sig         : bit;
signal noa22_x1_59_sig        : bit;
signal noa22_x1_58_sig        : bit;
signal noa22_x1_57_sig        : bit;
signal noa22_x1_56_sig        : bit;
signal noa22_x1_55_sig        : bit;
signal noa22_x1_54_sig        : bit;
signal noa22_x1_53_sig        : bit;
signal noa22_x1_52_sig        : bit;
signal noa22_x1_51_sig        : bit;
signal noa22_x1_50_sig        : bit;
signal noa22_x1_4_sig         : bit;
signal noa22_x1_49_sig        : bit;
signal noa22_x1_48_sig        : bit;
signal noa22_x1_47_sig        : bit;
signal noa22_x1_46_sig        : bit;
signal noa22_x1_45_sig        : bit;
signal noa22_x1_44_sig        : bit;
signal noa22_x1_43_sig        : bit;
signal noa22_x1_42_sig        : bit;
signal noa22_x1_41_sig        : bit;
signal noa22_x1_40_sig        : bit;
signal noa22_x1_3_sig         : bit;
signal noa22_x1_39_sig        : bit;
signal noa22_x1_38_sig        : bit;
signal noa22_x1_37_sig        : bit;
signal noa22_x1_36_sig        : bit;
signal noa22_x1_35_sig        : bit;
signal noa22_x1_34_sig        : bit;
signal noa22_x1_33_sig        : bit;
signal noa22_x1_32_sig        : bit;
signal noa22_x1_31_sig        : bit;
signal noa22_x1_30_sig        : bit;
signal noa22_x1_2_sig         : bit;
signal noa22_x1_29_sig        : bit;
signal noa22_x1_28_sig        : bit;
signal noa22_x1_27_sig        : bit;
signal noa22_x1_26_sig        : bit;
signal noa22_x1_25_sig        : bit;
signal noa22_x1_24_sig        : bit;
signal noa22_x1_23_sig        : bit;
signal noa22_x1_22_sig        : bit;
signal noa22_x1_21_sig        : bit;
signal noa22_x1_20_sig        : bit;
signal noa22_x1_19_sig        : bit;
signal noa22_x1_18_sig        : bit;
signal noa22_x1_17_sig        : bit;
signal noa22_x1_16_sig        : bit;
signal noa22_x1_15_sig        : bit;
signal noa22_x1_14_sig        : bit;
signal noa22_x1_13_sig        : bit;
signal noa22_x1_12_sig        : bit;
signal noa22_x1_11_sig        : bit;
signal noa22_x1_10_sig        : bit;
signal no4_x1_sig             : bit;
signal no4_x1_9_sig           : bit;
signal no4_x1_8_sig           : bit;
signal no4_x1_7_sig           : bit;
signal no4_x1_6_sig           : bit;
signal no4_x1_5_sig           : bit;
signal no4_x1_4_sig           : bit;
signal no4_x1_3_sig           : bit;
signal no4_x1_2_sig           : bit;
signal no4_x1_16_sig          : bit;
signal no4_x1_15_sig          : bit;
signal no4_x1_14_sig          : bit;
signal no4_x1_13_sig          : bit;
signal no4_x1_12_sig          : bit;
signal no4_x1_11_sig          : bit;
signal no4_x1_10_sig          : bit;
signal no3_x1_sig             : bit;
signal no3_x1_9_sig           : bit;
signal no3_x1_99_sig          : bit;
signal no3_x1_98_sig          : bit;
signal no3_x1_97_sig          : bit;
signal no3_x1_96_sig          : bit;
signal no3_x1_95_sig          : bit;
signal no3_x1_94_sig          : bit;
signal no3_x1_93_sig          : bit;
signal no3_x1_92_sig          : bit;
signal no3_x1_91_sig          : bit;
signal no3_x1_90_sig          : bit;
signal no3_x1_8_sig           : bit;
signal no3_x1_89_sig          : bit;
signal no3_x1_88_sig          : bit;
signal no3_x1_87_sig          : bit;
signal no3_x1_86_sig          : bit;
signal no3_x1_85_sig          : bit;
signal no3_x1_84_sig          : bit;
signal no3_x1_83_sig          : bit;
signal no3_x1_82_sig          : bit;
signal no3_x1_81_sig          : bit;
signal no3_x1_80_sig          : bit;
signal no3_x1_7_sig           : bit;
signal no3_x1_79_sig          : bit;
signal no3_x1_78_sig          : bit;
signal no3_x1_77_sig          : bit;
signal no3_x1_76_sig          : bit;
signal no3_x1_75_sig          : bit;
signal no3_x1_74_sig          : bit;
signal no3_x1_73_sig          : bit;
signal no3_x1_72_sig          : bit;
signal no3_x1_71_sig          : bit;
signal no3_x1_70_sig          : bit;
signal no3_x1_6_sig           : bit;
signal no3_x1_69_sig          : bit;
signal no3_x1_68_sig          : bit;
signal no3_x1_67_sig          : bit;
signal no3_x1_66_sig          : bit;
signal no3_x1_65_sig          : bit;
signal no3_x1_64_sig          : bit;
signal no3_x1_63_sig          : bit;
signal no3_x1_62_sig          : bit;
signal no3_x1_61_sig          : bit;
signal no3_x1_60_sig          : bit;
signal no3_x1_5_sig           : bit;
signal no3_x1_59_sig          : bit;
signal no3_x1_58_sig          : bit;
signal no3_x1_57_sig          : bit;
signal no3_x1_56_sig          : bit;
signal no3_x1_55_sig          : bit;
signal no3_x1_54_sig          : bit;
signal no3_x1_53_sig          : bit;
signal no3_x1_52_sig          : bit;
signal no3_x1_51_sig          : bit;
signal no3_x1_50_sig          : bit;
signal no3_x1_4_sig           : bit;
signal no3_x1_49_sig          : bit;
signal no3_x1_48_sig          : bit;
signal no3_x1_47_sig          : bit;
signal no3_x1_46_sig          : bit;
signal no3_x1_45_sig          : bit;
signal no3_x1_44_sig          : bit;
signal no3_x1_43_sig          : bit;
signal no3_x1_42_sig          : bit;
signal no3_x1_41_sig          : bit;
signal no3_x1_40_sig          : bit;
signal no3_x1_3_sig           : bit;
signal no3_x1_39_sig          : bit;
signal no3_x1_38_sig          : bit;
signal no3_x1_37_sig          : bit;
signal no3_x1_36_sig          : bit;
signal no3_x1_35_sig          : bit;
signal no3_x1_34_sig          : bit;
signal no3_x1_33_sig          : bit;
signal no3_x1_32_sig          : bit;
signal no3_x1_31_sig          : bit;
signal no3_x1_30_sig          : bit;
signal no3_x1_2_sig           : bit;
signal no3_x1_29_sig          : bit;
signal no3_x1_28_sig          : bit;
signal no3_x1_27_sig          : bit;
signal no3_x1_26_sig          : bit;
signal no3_x1_25_sig          : bit;
signal no3_x1_24_sig          : bit;
signal no3_x1_23_sig          : bit;
signal no3_x1_22_sig          : bit;
signal no3_x1_21_sig          : bit;
signal no3_x1_20_sig          : bit;
signal no3_x1_19_sig          : bit;
signal no3_x1_18_sig          : bit;
signal no3_x1_17_sig          : bit;
signal no3_x1_16_sig          : bit;
signal no3_x1_15_sig          : bit;
signal no3_x1_14_sig          : bit;
signal no3_x1_13_sig          : bit;
signal no3_x1_12_sig          : bit;
signal no3_x1_125_sig         : bit;
signal no3_x1_124_sig         : bit;
signal no3_x1_123_sig         : bit;
signal no3_x1_122_sig         : bit;
signal no3_x1_121_sig         : bit;
signal no3_x1_120_sig         : bit;
signal no3_x1_11_sig          : bit;
signal no3_x1_119_sig         : bit;
signal no3_x1_118_sig         : bit;
signal no3_x1_117_sig         : bit;
signal no3_x1_116_sig         : bit;
signal no3_x1_115_sig         : bit;
signal no3_x1_114_sig         : bit;
signal no3_x1_113_sig         : bit;
signal no3_x1_112_sig         : bit;
signal no3_x1_111_sig         : bit;
signal no3_x1_110_sig         : bit;
signal no3_x1_10_sig          : bit;
signal no3_x1_109_sig         : bit;
signal no3_x1_108_sig         : bit;
signal no3_x1_107_sig         : bit;
signal no3_x1_106_sig         : bit;
signal no3_x1_105_sig         : bit;
signal no3_x1_104_sig         : bit;
signal no3_x1_103_sig         : bit;
signal no3_x1_102_sig         : bit;
signal no3_x1_101_sig         : bit;
signal no3_x1_100_sig         : bit;
signal no2_x1_sig             : bit;
signal no2_x1_9_sig           : bit;
signal no2_x1_99_sig          : bit;
signal no2_x1_98_sig          : bit;
signal no2_x1_97_sig          : bit;
signal no2_x1_96_sig          : bit;
signal no2_x1_95_sig          : bit;
signal no2_x1_94_sig          : bit;
signal no2_x1_93_sig          : bit;
signal no2_x1_92_sig          : bit;
signal no2_x1_91_sig          : bit;
signal no2_x1_90_sig          : bit;
signal no2_x1_8_sig           : bit;
signal no2_x1_89_sig          : bit;
signal no2_x1_88_sig          : bit;
signal no2_x1_87_sig          : bit;
signal no2_x1_86_sig          : bit;
signal no2_x1_85_sig          : bit;
signal no2_x1_84_sig          : bit;
signal no2_x1_83_sig          : bit;
signal no2_x1_82_sig          : bit;
signal no2_x1_81_sig          : bit;
signal no2_x1_80_sig          : bit;
signal no2_x1_7_sig           : bit;
signal no2_x1_79_sig          : bit;
signal no2_x1_78_sig          : bit;
signal no2_x1_77_sig          : bit;
signal no2_x1_76_sig          : bit;
signal no2_x1_75_sig          : bit;
signal no2_x1_74_sig          : bit;
signal no2_x1_73_sig          : bit;
signal no2_x1_72_sig          : bit;
signal no2_x1_71_sig          : bit;
signal no2_x1_70_sig          : bit;
signal no2_x1_6_sig           : bit;
signal no2_x1_69_sig          : bit;
signal no2_x1_68_sig          : bit;
signal no2_x1_67_sig          : bit;
signal no2_x1_66_sig          : bit;
signal no2_x1_65_sig          : bit;
signal no2_x1_64_sig          : bit;
signal no2_x1_63_sig          : bit;
signal no2_x1_62_sig          : bit;
signal no2_x1_61_sig          : bit;
signal no2_x1_60_sig          : bit;
signal no2_x1_5_sig           : bit;
signal no2_x1_59_sig          : bit;
signal no2_x1_58_sig          : bit;
signal no2_x1_57_sig          : bit;
signal no2_x1_56_sig          : bit;
signal no2_x1_55_sig          : bit;
signal no2_x1_54_sig          : bit;
signal no2_x1_53_sig          : bit;
signal no2_x1_52_sig          : bit;
signal no2_x1_51_sig          : bit;
signal no2_x1_50_sig          : bit;
signal no2_x1_4_sig           : bit;
signal no2_x1_49_sig          : bit;
signal no2_x1_48_sig          : bit;
signal no2_x1_47_sig          : bit;
signal no2_x1_46_sig          : bit;
signal no2_x1_45_sig          : bit;
signal no2_x1_44_sig          : bit;
signal no2_x1_43_sig          : bit;
signal no2_x1_42_sig          : bit;
signal no2_x1_41_sig          : bit;
signal no2_x1_40_sig          : bit;
signal no2_x1_3_sig           : bit;
signal no2_x1_39_sig          : bit;
signal no2_x1_38_sig          : bit;
signal no2_x1_37_sig          : bit;
signal no2_x1_36_sig          : bit;
signal no2_x1_35_sig          : bit;
signal no2_x1_34_sig          : bit;
signal no2_x1_33_sig          : bit;
signal no2_x1_32_sig          : bit;
signal no2_x1_31_sig          : bit;
signal no2_x1_30_sig          : bit;
signal no2_x1_2_sig           : bit;
signal no2_x1_29_sig          : bit;
signal no2_x1_28_sig          : bit;
signal no2_x1_27_sig          : bit;
signal no2_x1_26_sig          : bit;
signal no2_x1_25_sig          : bit;
signal no2_x1_24_sig          : bit;
signal no2_x1_23_sig          : bit;
signal no2_x1_22_sig          : bit;
signal no2_x1_21_sig          : bit;
signal no2_x1_20_sig          : bit;
signal no2_x1_19_sig          : bit;
signal no2_x1_18_sig          : bit;
signal no2_x1_17_sig          : bit;
signal no2_x1_16_sig          : bit;
signal no2_x1_15_sig          : bit;
signal no2_x1_14_sig          : bit;
signal no2_x1_13_sig          : bit;
signal no2_x1_12_sig          : bit;
signal no2_x1_120_sig         : bit;
signal no2_x1_11_sig          : bit;
signal no2_x1_119_sig         : bit;
signal no2_x1_118_sig         : bit;
signal no2_x1_117_sig         : bit;
signal no2_x1_116_sig         : bit;
signal no2_x1_115_sig         : bit;
signal no2_x1_114_sig         : bit;
signal no2_x1_113_sig         : bit;
signal no2_x1_112_sig         : bit;
signal no2_x1_111_sig         : bit;
signal no2_x1_110_sig         : bit;
signal no2_x1_10_sig          : bit;
signal no2_x1_109_sig         : bit;
signal no2_x1_108_sig         : bit;
signal no2_x1_107_sig         : bit;
signal no2_x1_106_sig         : bit;
signal no2_x1_105_sig         : bit;
signal no2_x1_104_sig         : bit;
signal no2_x1_103_sig         : bit;
signal no2_x1_102_sig         : bit;
signal no2_x1_101_sig         : bit;
signal no2_x1_100_sig         : bit;
signal nmx3_x1_sig            : bit;
signal nmx3_x1_2_sig          : bit;
signal nmx2_x1_sig            : bit;
signal nmx2_x1_4_sig          : bit;
signal nmx2_x1_3_sig          : bit;
signal nmx2_x1_2_sig          : bit;
signal nao22_x1_sig           : bit;
signal nao22_x1_9_sig         : bit;
signal nao22_x1_8_sig         : bit;
signal nao22_x1_7_sig         : bit;
signal nao22_x1_6_sig         : bit;
signal nao22_x1_5_sig         : bit;
signal nao22_x1_53_sig        : bit;
signal nao22_x1_52_sig        : bit;
signal nao22_x1_51_sig        : bit;
signal nao22_x1_50_sig        : bit;
signal nao22_x1_4_sig         : bit;
signal nao22_x1_49_sig        : bit;
signal nao22_x1_48_sig        : bit;
signal nao22_x1_47_sig        : bit;
signal nao22_x1_46_sig        : bit;
signal nao22_x1_45_sig        : bit;
signal nao22_x1_44_sig        : bit;
signal nao22_x1_43_sig        : bit;
signal nao22_x1_42_sig        : bit;
signal nao22_x1_41_sig        : bit;
signal nao22_x1_40_sig        : bit;
signal nao22_x1_3_sig         : bit;
signal nao22_x1_39_sig        : bit;
signal nao22_x1_38_sig        : bit;
signal nao22_x1_37_sig        : bit;
signal nao22_x1_36_sig        : bit;
signal nao22_x1_35_sig        : bit;
signal nao22_x1_34_sig        : bit;
signal nao22_x1_33_sig        : bit;
signal nao22_x1_32_sig        : bit;
signal nao22_x1_31_sig        : bit;
signal nao22_x1_30_sig        : bit;
signal nao22_x1_2_sig         : bit;
signal nao22_x1_29_sig        : bit;
signal nao22_x1_28_sig        : bit;
signal nao22_x1_27_sig        : bit;
signal nao22_x1_26_sig        : bit;
signal nao22_x1_25_sig        : bit;
signal nao22_x1_24_sig        : bit;
signal nao22_x1_23_sig        : bit;
signal nao22_x1_22_sig        : bit;
signal nao22_x1_21_sig        : bit;
signal nao22_x1_20_sig        : bit;
signal nao22_x1_19_sig        : bit;
signal nao22_x1_18_sig        : bit;
signal nao22_x1_17_sig        : bit;
signal nao22_x1_16_sig        : bit;
signal nao22_x1_15_sig        : bit;
signal nao22_x1_14_sig        : bit;
signal nao22_x1_13_sig        : bit;
signal nao22_x1_12_sig        : bit;
signal nao22_x1_11_sig        : bit;
signal nao22_x1_10_sig        : bit;
signal na4_x1_sig             : bit;
signal na4_x1_9_sig           : bit;
signal na4_x1_8_sig           : bit;
signal na4_x1_7_sig           : bit;
signal na4_x1_6_sig           : bit;
signal na4_x1_5_sig           : bit;
signal na4_x1_4_sig           : bit;
signal na4_x1_3_sig           : bit;
signal na4_x1_2_sig           : bit;
signal na4_x1_24_sig          : bit;
signal na4_x1_23_sig          : bit;
signal na4_x1_22_sig          : bit;
signal na4_x1_21_sig          : bit;
signal na4_x1_20_sig          : bit;
signal na4_x1_19_sig          : bit;
signal na4_x1_18_sig          : bit;
signal na4_x1_17_sig          : bit;
signal na4_x1_16_sig          : bit;
signal na4_x1_15_sig          : bit;
signal na4_x1_14_sig          : bit;
signal na4_x1_13_sig          : bit;
signal na4_x1_12_sig          : bit;
signal na4_x1_11_sig          : bit;
signal na4_x1_10_sig          : bit;
signal na3_x1_sig             : bit;
signal na3_x1_9_sig           : bit;
signal na3_x1_8_sig           : bit;
signal na3_x1_7_sig           : bit;
signal na3_x1_6_sig           : bit;
signal na3_x1_5_sig           : bit;
signal na3_x1_4_sig           : bit;
signal na3_x1_47_sig          : bit;
signal na3_x1_46_sig          : bit;
signal na3_x1_45_sig          : bit;
signal na3_x1_44_sig          : bit;
signal na3_x1_43_sig          : bit;
signal na3_x1_42_sig          : bit;
signal na3_x1_41_sig          : bit;
signal na3_x1_40_sig          : bit;
signal na3_x1_3_sig           : bit;
signal na3_x1_39_sig          : bit;
signal na3_x1_38_sig          : bit;
signal na3_x1_37_sig          : bit;
signal na3_x1_36_sig          : bit;
signal na3_x1_35_sig          : bit;
signal na3_x1_34_sig          : bit;
signal na3_x1_33_sig          : bit;
signal na3_x1_32_sig          : bit;
signal na3_x1_31_sig          : bit;
signal na3_x1_30_sig          : bit;
signal na3_x1_2_sig           : bit;
signal na3_x1_29_sig          : bit;
signal na3_x1_28_sig          : bit;
signal na3_x1_27_sig          : bit;
signal na3_x1_26_sig          : bit;
signal na3_x1_25_sig          : bit;
signal na3_x1_24_sig          : bit;
signal na3_x1_23_sig          : bit;
signal na3_x1_22_sig          : bit;
signal na3_x1_21_sig          : bit;
signal na3_x1_20_sig          : bit;
signal na3_x1_19_sig          : bit;
signal na3_x1_18_sig          : bit;
signal na3_x1_17_sig          : bit;
signal na3_x1_16_sig          : bit;
signal na3_x1_15_sig          : bit;
signal na3_x1_14_sig          : bit;
signal na3_x1_13_sig          : bit;
signal na3_x1_12_sig          : bit;
signal na3_x1_11_sig          : bit;
signal na3_x1_10_sig          : bit;
signal na2_x1_sig             : bit;
signal na2_x1_9_sig           : bit;
signal na2_x1_8_sig           : bit;
signal na2_x1_7_sig           : bit;
signal na2_x1_77_sig          : bit;
signal na2_x1_76_sig          : bit;
signal na2_x1_75_sig          : bit;
signal na2_x1_74_sig          : bit;
signal na2_x1_73_sig          : bit;
signal na2_x1_72_sig          : bit;
signal na2_x1_71_sig          : bit;
signal na2_x1_70_sig          : bit;
signal na2_x1_6_sig           : bit;
signal na2_x1_69_sig          : bit;
signal na2_x1_68_sig          : bit;
signal na2_x1_67_sig          : bit;
signal na2_x1_66_sig          : bit;
signal na2_x1_65_sig          : bit;
signal na2_x1_64_sig          : bit;
signal na2_x1_63_sig          : bit;
signal na2_x1_62_sig          : bit;
signal na2_x1_61_sig          : bit;
signal na2_x1_60_sig          : bit;
signal na2_x1_5_sig           : bit;
signal na2_x1_59_sig          : bit;
signal na2_x1_58_sig          : bit;
signal na2_x1_57_sig          : bit;
signal na2_x1_56_sig          : bit;
signal na2_x1_55_sig          : bit;
signal na2_x1_54_sig          : bit;
signal na2_x1_53_sig          : bit;
signal na2_x1_52_sig          : bit;
signal na2_x1_51_sig          : bit;
signal na2_x1_50_sig          : bit;
signal na2_x1_4_sig           : bit;
signal na2_x1_49_sig          : bit;
signal na2_x1_48_sig          : bit;
signal na2_x1_47_sig          : bit;
signal na2_x1_46_sig          : bit;
signal na2_x1_45_sig          : bit;
signal na2_x1_44_sig          : bit;
signal na2_x1_43_sig          : bit;
signal na2_x1_42_sig          : bit;
signal na2_x1_41_sig          : bit;
signal na2_x1_40_sig          : bit;
signal na2_x1_3_sig           : bit;
signal na2_x1_39_sig          : bit;
signal na2_x1_38_sig          : bit;
signal na2_x1_37_sig          : bit;
signal na2_x1_36_sig          : bit;
signal na2_x1_35_sig          : bit;
signal na2_x1_34_sig          : bit;
signal na2_x1_33_sig          : bit;
signal na2_x1_32_sig          : bit;
signal na2_x1_31_sig          : bit;
signal na2_x1_30_sig          : bit;
signal na2_x1_2_sig           : bit;
signal na2_x1_29_sig          : bit;
signal na2_x1_28_sig          : bit;
signal na2_x1_27_sig          : bit;
signal na2_x1_26_sig          : bit;
signal na2_x1_25_sig          : bit;
signal na2_x1_24_sig          : bit;
signal na2_x1_23_sig          : bit;
signal na2_x1_22_sig          : bit;
signal na2_x1_21_sig          : bit;
signal na2_x1_20_sig          : bit;
signal na2_x1_19_sig          : bit;
signal na2_x1_18_sig          : bit;
signal na2_x1_17_sig          : bit;
signal na2_x1_16_sig          : bit;
signal na2_x1_15_sig          : bit;
signal na2_x1_14_sig          : bit;
signal na2_x1_13_sig          : bit;
signal na2_x1_12_sig          : bit;
signal na2_x1_11_sig          : bit;
signal na2_x1_10_sig          : bit;
signal mx3_x2_sig             : bit;
signal mx3_x2_2_sig           : bit;
signal mx2_x2_sig             : bit;
signal mx2_x2_3_sig           : bit;
signal mx2_x2_2_sig           : bit;
signal mbk_buf_opcod_sd_0     : bit;
signal mbk_buf_not_stall_sd   : bit;
signal mbk_buf_not_opcod_sd_4 : bit;
signal mbk_buf_not_opcod_sd_0 : bit;
signal mbk_buf_not_copy_sd    : bit;
signal mbk_buf_not_aux63      : bit;
signal mbk_buf_not_aux62      : bit;
signal mbk_buf_not_aux276     : bit;
signal mbk_buf_i_type_sd_21   : bit;
signal mbk_buf_aux273         : bit;
signal mbk_buf_aux213         : bit;
signal lasviol_xm             : bit;
signal lamalgn_xm             : bit;
signal kill_si                : bit;
signal kill_se                : bit;
signal iread_ri               : bit;
signal inv_x2_sig             : bit;
signal inv_x2_9_sig           : bit;
signal inv_x2_99_sig          : bit;
signal inv_x2_98_sig          : bit;
signal inv_x2_97_sig          : bit;
signal inv_x2_96_sig          : bit;
signal inv_x2_95_sig          : bit;
signal inv_x2_94_sig          : bit;
signal inv_x2_93_sig          : bit;
signal inv_x2_92_sig          : bit;
signal inv_x2_91_sig          : bit;
signal inv_x2_90_sig          : bit;
signal inv_x2_8_sig           : bit;
signal inv_x2_89_sig          : bit;
signal inv_x2_88_sig          : bit;
signal inv_x2_87_sig          : bit;
signal inv_x2_86_sig          : bit;
signal inv_x2_85_sig          : bit;
signal inv_x2_84_sig          : bit;
signal inv_x2_83_sig          : bit;
signal inv_x2_82_sig          : bit;
signal inv_x2_81_sig          : bit;
signal inv_x2_80_sig          : bit;
signal inv_x2_7_sig           : bit;
signal inv_x2_79_sig          : bit;
signal inv_x2_78_sig          : bit;
signal inv_x2_77_sig          : bit;
signal inv_x2_76_sig          : bit;
signal inv_x2_75_sig          : bit;
signal inv_x2_74_sig          : bit;
signal inv_x2_73_sig          : bit;
signal inv_x2_72_sig          : bit;
signal inv_x2_71_sig          : bit;
signal inv_x2_70_sig          : bit;
signal inv_x2_6_sig           : bit;
signal inv_x2_69_sig          : bit;
signal inv_x2_68_sig          : bit;
signal inv_x2_67_sig          : bit;
signal inv_x2_66_sig          : bit;
signal inv_x2_65_sig          : bit;
signal inv_x2_64_sig          : bit;
signal inv_x2_63_sig          : bit;
signal inv_x2_62_sig          : bit;
signal inv_x2_61_sig          : bit;
signal inv_x2_60_sig          : bit;
signal inv_x2_5_sig           : bit;
signal inv_x2_59_sig          : bit;
signal inv_x2_58_sig          : bit;
signal inv_x2_57_sig          : bit;
signal inv_x2_56_sig          : bit;
signal inv_x2_55_sig          : bit;
signal inv_x2_54_sig          : bit;
signal inv_x2_53_sig          : bit;
signal inv_x2_52_sig          : bit;
signal inv_x2_51_sig          : bit;
signal inv_x2_50_sig          : bit;
signal inv_x2_4_sig           : bit;
signal inv_x2_49_sig          : bit;
signal inv_x2_48_sig          : bit;
signal inv_x2_47_sig          : bit;
signal inv_x2_46_sig          : bit;
signal inv_x2_45_sig          : bit;
signal inv_x2_44_sig          : bit;
signal inv_x2_43_sig          : bit;
signal inv_x2_42_sig          : bit;
signal inv_x2_41_sig          : bit;
signal inv_x2_40_sig          : bit;
signal inv_x2_3_sig           : bit;
signal inv_x2_39_sig          : bit;
signal inv_x2_38_sig          : bit;
signal inv_x2_37_sig          : bit;
signal inv_x2_36_sig          : bit;
signal inv_x2_35_sig          : bit;
signal inv_x2_34_sig          : bit;
signal inv_x2_33_sig          : bit;
signal inv_x2_32_sig          : bit;
signal inv_x2_31_sig          : bit;
signal inv_x2_30_sig          : bit;
signal inv_x2_2_sig           : bit;
signal inv_x2_29_sig          : bit;
signal inv_x2_28_sig          : bit;
signal inv_x2_27_sig          : bit;
signal inv_x2_26_sig          : bit;
signal inv_x2_25_sig          : bit;
signal inv_x2_24_sig          : bit;
signal inv_x2_23_sig          : bit;
signal inv_x2_22_sig          : bit;
signal inv_x2_21_sig          : bit;
signal inv_x2_20_sig          : bit;
signal inv_x2_19_sig          : bit;
signal inv_x2_18_sig          : bit;
signal inv_x2_17_sig          : bit;
signal inv_x2_16_sig          : bit;
signal inv_x2_15_sig          : bit;
signal inv_x2_14_sig          : bit;
signal inv_x2_13_sig          : bit;
signal inv_x2_12_sig          : bit;
signal inv_x2_11_sig          : bit;
signal inv_x2_116_sig         : bit;
signal inv_x2_115_sig         : bit;
signal inv_x2_114_sig         : bit;
signal inv_x2_113_sig         : bit;
signal inv_x2_112_sig         : bit;
signal inv_x2_111_sig         : bit;
signal inv_x2_110_sig         : bit;
signal inv_x2_10_sig          : bit;
signal inv_x2_109_sig         : bit;
signal inv_x2_108_sig         : bit;
signal inv_x2_107_sig         : bit;
signal inv_x2_106_sig         : bit;
signal inv_x2_105_sig         : bit;
signal inv_x2_104_sig         : bit;
signal inv_x2_103_sig         : bit;
signal inv_x2_102_sig         : bit;
signal inv_x2_101_sig         : bit;
signal inv_x2_100_sig         : bit;
signal illgins_re             : bit;
signal illgins_rd             : bit;
signal iasviol_re             : bit;
signal iamalgn_re             : bit;
signal iabuser_re             : bit;
signal i_write_sm             : bit;
signal i_type_sd_26           : bit;
signal i_type_sd_22           : bit;
signal i_type_sd_21           : bit;
signal fstswap_sm             : bit;
signal exec_sm                : bit;
signal exec_sd                : bit;
signal excrq_xm               : bit;
signal dread_rm               : bit;
signal copycap_re             : bit;
signal c0unuse_re             : bit;
signal c0unuse_rd             : bit;
signal break_re               : bit;
signal bdslot_ri              : bit;
signal bdslot_re              : bit;
signal bdslot_rd              : bit;
signal aux86                  : bit;
signal aux84                  : bit;
signal aux83                  : bit;
signal aux8                   : bit;
signal aux78                  : bit;
signal aux74                  : bit;
signal aux73                  : bit;
signal aux72                  : bit;
signal aux71                  : bit;
signal aux66                  : bit;
signal aux59                  : bit;
signal aux56                  : bit;
signal aux50                  : bit;
signal aux5                   : bit;
signal aux49                  : bit;
signal aux46                  : bit;
signal aux45                  : bit;
signal aux44                  : bit;
signal aux42                  : bit;
signal aux4                   : bit;
signal aux301                 : bit;
signal aux300                 : bit;
signal aux3                   : bit;
signal aux299                 : bit;
signal aux297                 : bit;
signal aux296                 : bit;
signal aux295                 : bit;
signal aux291                 : bit;
signal aux286                 : bit;
signal aux285                 : bit;
signal aux282                 : bit;
signal aux273                 : bit;
signal aux269                 : bit;
signal aux267                 : bit;
signal aux265                 : bit;
signal aux259                 : bit;
signal aux254                 : bit;
signal aux249                 : bit;
signal aux248                 : bit;
signal aux245                 : bit;
signal aux243                 : bit;
signal aux242                 : bit;
signal aux241                 : bit;
signal aux239                 : bit;
signal aux237                 : bit;
signal aux236                 : bit;
signal aux235                 : bit;
signal aux234                 : bit;
signal aux232                 : bit;
signal aux231                 : bit;
signal aux229                 : bit;
signal aux222                 : bit;
signal aux217                 : bit;
signal aux215                 : bit;
signal aux213                 : bit;
signal aux211                 : bit;
signal aux2                   : bit;
signal aux189                 : bit;
signal aux182                 : bit;
signal aux178                 : bit;
signal aux177                 : bit;
signal aux176                 : bit;
signal aux159                 : bit;
signal aux150                 : bit;
signal aux148                 : bit;
signal aux147                 : bit;
signal aux146                 : bit;
signal aux145                 : bit;
signal aux0                   : bit;
signal ao2o22_x2_sig          : bit;
signal ao2o22_x2_9_sig        : bit;
signal ao2o22_x2_8_sig        : bit;
signal ao2o22_x2_7_sig        : bit;
signal ao2o22_x2_6_sig        : bit;
signal ao2o22_x2_5_sig        : bit;
signal ao2o22_x2_4_sig        : bit;
signal ao2o22_x2_3_sig        : bit;
signal ao2o22_x2_2_sig        : bit;
signal ao2o22_x2_10_sig       : bit;
signal ao22_x2_sig            : bit;
signal ao22_x2_9_sig          : bit;
signal ao22_x2_8_sig          : bit;
signal ao22_x2_85_sig         : bit;
signal ao22_x2_84_sig         : bit;
signal ao22_x2_83_sig         : bit;
signal ao22_x2_82_sig         : bit;
signal ao22_x2_81_sig         : bit;
signal ao22_x2_80_sig         : bit;
signal ao22_x2_7_sig          : bit;
signal ao22_x2_79_sig         : bit;
signal ao22_x2_78_sig         : bit;
signal ao22_x2_77_sig         : bit;
signal ao22_x2_76_sig         : bit;
signal ao22_x2_75_sig         : bit;
signal ao22_x2_74_sig         : bit;
signal ao22_x2_73_sig         : bit;
signal ao22_x2_72_sig         : bit;
signal ao22_x2_71_sig         : bit;
signal ao22_x2_70_sig         : bit;
signal ao22_x2_6_sig          : bit;
signal ao22_x2_69_sig         : bit;
signal ao22_x2_68_sig         : bit;
signal ao22_x2_67_sig         : bit;
signal ao22_x2_66_sig         : bit;
signal ao22_x2_65_sig         : bit;
signal ao22_x2_64_sig         : bit;
signal ao22_x2_63_sig         : bit;
signal ao22_x2_62_sig         : bit;
signal ao22_x2_61_sig         : bit;
signal ao22_x2_60_sig         : bit;
signal ao22_x2_5_sig          : bit;
signal ao22_x2_59_sig         : bit;
signal ao22_x2_58_sig         : bit;
signal ao22_x2_57_sig         : bit;
signal ao22_x2_56_sig         : bit;
signal ao22_x2_55_sig         : bit;
signal ao22_x2_54_sig         : bit;
signal ao22_x2_53_sig         : bit;
signal ao22_x2_52_sig         : bit;
signal ao22_x2_51_sig         : bit;
signal ao22_x2_50_sig         : bit;
signal ao22_x2_4_sig          : bit;
signal ao22_x2_49_sig         : bit;
signal ao22_x2_48_sig         : bit;
signal ao22_x2_47_sig         : bit;
signal ao22_x2_46_sig         : bit;
signal ao22_x2_45_sig         : bit;
signal ao22_x2_44_sig         : bit;
signal ao22_x2_43_sig         : bit;
signal ao22_x2_42_sig         : bit;
signal ao22_x2_41_sig         : bit;
signal ao22_x2_40_sig         : bit;
signal ao22_x2_3_sig          : bit;
signal ao22_x2_39_sig         : bit;
signal ao22_x2_38_sig         : bit;
signal ao22_x2_37_sig         : bit;
signal ao22_x2_36_sig         : bit;
signal ao22_x2_35_sig         : bit;
signal ao22_x2_34_sig         : bit;
signal ao22_x2_33_sig         : bit;
signal ao22_x2_32_sig         : bit;
signal ao22_x2_31_sig         : bit;
signal ao22_x2_30_sig         : bit;
signal ao22_x2_2_sig          : bit;
signal ao22_x2_29_sig         : bit;
signal ao22_x2_28_sig         : bit;
signal ao22_x2_27_sig         : bit;
signal ao22_x2_26_sig         : bit;
signal ao22_x2_25_sig         : bit;
signal ao22_x2_24_sig         : bit;
signal ao22_x2_23_sig         : bit;
signal ao22_x2_22_sig         : bit;
signal ao22_x2_21_sig         : bit;
signal ao22_x2_20_sig         : bit;
signal ao22_x2_19_sig         : bit;
signal ao22_x2_18_sig         : bit;
signal ao22_x2_17_sig         : bit;
signal ao22_x2_16_sig         : bit;
signal ao22_x2_15_sig         : bit;
signal ao22_x2_14_sig         : bit;
signal ao22_x2_13_sig         : bit;
signal ao22_x2_12_sig         : bit;
signal ao22_x2_11_sig         : bit;
signal ao22_x2_10_sig         : bit;
signal an12_x1_sig            : bit;
signal an12_x1_9_sig          : bit;
signal an12_x1_8_sig          : bit;
signal an12_x1_7_sig          : bit;
signal an12_x1_6_sig          : bit;
signal an12_x1_5_sig          : bit;
signal an12_x1_4_sig          : bit;
signal an12_x1_3_sig          : bit;
signal an12_x1_2_sig          : bit;
signal an12_x1_24_sig         : bit;
signal an12_x1_23_sig         : bit;
signal an12_x1_22_sig         : bit;
signal an12_x1_21_sig         : bit;
signal an12_x1_20_sig         : bit;
signal an12_x1_19_sig         : bit;
signal an12_x1_18_sig         : bit;
signal an12_x1_17_sig         : bit;
signal an12_x1_16_sig         : bit;
signal an12_x1_15_sig         : bit;
signal an12_x1_14_sig         : bit;
signal an12_x1_13_sig         : bit;
signal an12_x1_12_sig         : bit;
signal an12_x1_11_sig         : bit;
signal an12_x1_10_sig         : bit;
signal a4_x2_sig              : bit;
signal a4_x2_6_sig            : bit;
signal a4_x2_5_sig            : bit;
signal a4_x2_4_sig            : bit;
signal a4_x2_3_sig            : bit;
signal a4_x2_2_sig            : bit;
signal a3_x2_sig              : bit;
signal a3_x2_9_sig            : bit;
signal a3_x2_8_sig            : bit;
signal a3_x2_7_sig            : bit;
signal a3_x2_6_sig            : bit;
signal a3_x2_5_sig            : bit;
signal a3_x2_4_sig            : bit;
signal a3_x2_3_sig            : bit;
signal a3_x2_2_sig            : bit;
signal a3_x2_27_sig           : bit;
signal a3_x2_26_sig           : bit;
signal a3_x2_25_sig           : bit;
signal a3_x2_24_sig           : bit;
signal a3_x2_23_sig           : bit;
signal a3_x2_22_sig           : bit;
signal a3_x2_21_sig           : bit;
signal a3_x2_20_sig           : bit;
signal a3_x2_19_sig           : bit;
signal a3_x2_18_sig           : bit;
signal a3_x2_17_sig           : bit;
signal a3_x2_16_sig           : bit;
signal a3_x2_15_sig           : bit;
signal a3_x2_14_sig           : bit;
signal a3_x2_13_sig           : bit;
signal a3_x2_12_sig           : bit;
signal a3_x2_11_sig           : bit;
signal a3_x2_10_sig           : bit;
signal a2_x2_sig              : bit;
signal a2_x2_9_sig            : bit;
signal a2_x2_8_sig            : bit;
signal a2_x2_7_sig            : bit;
signal a2_x2_6_sig            : bit;
signal a2_x2_5_sig            : bit;
signal a2_x2_53_sig           : bit;
signal a2_x2_52_sig           : bit;
signal a2_x2_51_sig           : bit;
signal a2_x2_50_sig           : bit;
signal a2_x2_4_sig            : bit;
signal a2_x2_49_sig           : bit;
signal a2_x2_48_sig           : bit;
signal a2_x2_47_sig           : bit;
signal a2_x2_46_sig           : bit;
signal a2_x2_45_sig           : bit;
signal a2_x2_44_sig           : bit;
signal a2_x2_43_sig           : bit;
signal a2_x2_42_sig           : bit;
signal a2_x2_41_sig           : bit;
signal a2_x2_40_sig           : bit;
signal a2_x2_3_sig            : bit;
signal a2_x2_39_sig           : bit;
signal a2_x2_38_sig           : bit;
signal a2_x2_37_sig           : bit;
signal a2_x2_36_sig           : bit;
signal a2_x2_35_sig           : bit;
signal a2_x2_34_sig           : bit;
signal a2_x2_33_sig           : bit;
signal a2_x2_32_sig           : bit;
signal a2_x2_31_sig           : bit;
signal a2_x2_30_sig           : bit;
signal a2_x2_2_sig            : bit;
signal a2_x2_29_sig           : bit;
signal a2_x2_28_sig           : bit;
signal a2_x2_27_sig           : bit;
signal a2_x2_26_sig           : bit;
signal a2_x2_25_sig           : bit;
signal a2_x2_24_sig           : bit;
signal a2_x2_23_sig           : bit;
signal a2_x2_22_sig           : bit;
signal a2_x2_21_sig           : bit;
signal a2_x2_20_sig           : bit;
signal a2_x2_19_sig           : bit;
signal a2_x2_18_sig           : bit;
signal a2_x2_17_sig           : bit;
signal a2_x2_16_sig           : bit;
signal a2_x2_15_sig           : bit;
signal a2_x2_14_sig           : bit;
signal a2_x2_13_sig           : bit;
signal a2_x2_12_sig           : bit;
signal a2_x2_11_sig           : bit;
signal a2_x2_10_sig           : bit;

begin

not_write_sm_ins : inv_x2
   port map (
      i   => write_sm,
      nq  => not_write_sm,
      vdd => vdd,
      vss => vss
   );

not_aux142_ins : o2_x2
   port map (
      i0  => not_aux140,
      i1  => not_i_ri(22),
      q   => not_aux142,
      vdd => vdd,
      vss => vss
   );

not_aux141_ins : o2_x2
   port map (
      i0  => not_aux140,
      i1  => i_ri(22),
      q   => not_aux141,
      vdd => vdd,
      vss => vss
   );

not_aux140_ins : o2_x2
   port map (
      i0  => not_aux136,
      i1  => not_i_ri(23),
      q   => not_aux140,
      vdd => vdd,
      vss => vss
   );

not_aux139_ins : o2_x2
   port map (
      i0  => not_aux137,
      i1  => not_i_ri(22),
      q   => not_aux139,
      vdd => vdd,
      vss => vss
   );

not_aux138_ins : o2_x2
   port map (
      i0  => not_aux137,
      i1  => i_ri(22),
      q   => not_aux138,
      vdd => vdd,
      vss => vss
   );

not_aux137_ins : o2_x2
   port map (
      i0  => not_aux136,
      i1  => i_ri(23),
      q   => not_aux137,
      vdd => vdd,
      vss => vss
   );

not_aux136_ins : na2_x1
   port map (
      i0  => i_ri(24),
      i1  => i_ri(25),
      nq  => not_aux136,
      vdd => vdd,
      vss => vss
   );

not_aux135_ins : o2_x2
   port map (
      i0  => not_aux133,
      i1  => not_i_ri(22),
      q   => not_aux135,
      vdd => vdd,
      vss => vss
   );

not_aux134_ins : o2_x2
   port map (
      i0  => not_aux133,
      i1  => i_ri(22),
      q   => not_aux134,
      vdd => vdd,
      vss => vss
   );

not_aux133_ins : o2_x2
   port map (
      i0  => not_aux129,
      i1  => not_i_ri(23),
      q   => not_aux133,
      vdd => vdd,
      vss => vss
   );

not_aux132_ins : o2_x2
   port map (
      i0  => not_aux130,
      i1  => not_i_ri(22),
      q   => not_aux132,
      vdd => vdd,
      vss => vss
   );

not_aux131_ins : o2_x2
   port map (
      i0  => not_aux130,
      i1  => i_ri(22),
      q   => not_aux131,
      vdd => vdd,
      vss => vss
   );

not_aux130_ins : o2_x2
   port map (
      i0  => not_aux129,
      i1  => i_ri(23),
      q   => not_aux130,
      vdd => vdd,
      vss => vss
   );

not_aux129_ins : on12_x1
   port map (
      i0  => i_ri(25),
      i1  => i_ri(24),
      q   => not_aux129,
      vdd => vdd,
      vss => vss
   );

not_aux128_ins : o2_x2
   port map (
      i0  => not_aux126,
      i1  => not_i_ri(22),
      q   => not_aux128,
      vdd => vdd,
      vss => vss
   );

not_aux127_ins : o2_x2
   port map (
      i0  => not_aux126,
      i1  => i_ri(22),
      q   => not_aux127,
      vdd => vdd,
      vss => vss
   );

not_aux126_ins : o2_x2
   port map (
      i0  => not_aux122,
      i1  => not_i_ri(23),
      q   => not_aux126,
      vdd => vdd,
      vss => vss
   );

not_aux125_ins : o2_x2
   port map (
      i0  => not_aux123,
      i1  => not_i_ri(22),
      q   => not_aux125,
      vdd => vdd,
      vss => vss
   );

not_aux124_ins : o2_x2
   port map (
      i0  => not_aux123,
      i1  => i_ri(22),
      q   => not_aux124,
      vdd => vdd,
      vss => vss
   );

not_aux123_ins : o2_x2
   port map (
      i0  => not_aux122,
      i1  => i_ri(23),
      q   => not_aux123,
      vdd => vdd,
      vss => vss
   );

not_aux122_ins : on12_x1
   port map (
      i0  => i_ri(24),
      i1  => i_ri(25),
      q   => not_aux122,
      vdd => vdd,
      vss => vss
   );

not_aux121_ins : o2_x2
   port map (
      i0  => not_aux119,
      i1  => not_i_ri(22),
      q   => not_aux121,
      vdd => vdd,
      vss => vss
   );

not_aux120_ins : o2_x2
   port map (
      i0  => not_aux119,
      i1  => i_ri(22),
      q   => not_aux120,
      vdd => vdd,
      vss => vss
   );

not_aux119_ins : o2_x2
   port map (
      i0  => not_aux115,
      i1  => not_i_ri(23),
      q   => not_aux119,
      vdd => vdd,
      vss => vss
   );

not_aux118_ins : o2_x2
   port map (
      i0  => not_aux116,
      i1  => not_i_ri(22),
      q   => not_aux118,
      vdd => vdd,
      vss => vss
   );

not_aux114_ins : o2_x2
   port map (
      i0  => not_aux112,
      i1  => not_i_ri(17),
      q   => not_aux114,
      vdd => vdd,
      vss => vss
   );

not_aux113_ins : o2_x2
   port map (
      i0  => not_aux112,
      i1  => i_ri(17),
      q   => not_aux113,
      vdd => vdd,
      vss => vss
   );

not_aux112_ins : o2_x2
   port map (
      i0  => not_aux108,
      i1  => not_i_ri(18),
      q   => not_aux112,
      vdd => vdd,
      vss => vss
   );

not_aux111_ins : o2_x2
   port map (
      i0  => not_aux109,
      i1  => not_i_ri(17),
      q   => not_aux111,
      vdd => vdd,
      vss => vss
   );

not_aux110_ins : o2_x2
   port map (
      i0  => not_aux109,
      i1  => i_ri(17),
      q   => not_aux110,
      vdd => vdd,
      vss => vss
   );

not_aux109_ins : o2_x2
   port map (
      i0  => not_aux108,
      i1  => i_ri(18),
      q   => not_aux109,
      vdd => vdd,
      vss => vss
   );

not_aux108_ins : na2_x1
   port map (
      i0  => i_ri(19),
      i1  => i_ri(20),
      nq  => not_aux108,
      vdd => vdd,
      vss => vss
   );

not_aux107_ins : o2_x2
   port map (
      i0  => not_aux105,
      i1  => not_i_ri(17),
      q   => not_aux107,
      vdd => vdd,
      vss => vss
   );

not_aux106_ins : o2_x2
   port map (
      i0  => not_aux105,
      i1  => i_ri(17),
      q   => not_aux106,
      vdd => vdd,
      vss => vss
   );

not_aux105_ins : o2_x2
   port map (
      i0  => not_aux101,
      i1  => not_i_ri(18),
      q   => not_aux105,
      vdd => vdd,
      vss => vss
   );

not_aux104_ins : o2_x2
   port map (
      i0  => not_aux102,
      i1  => not_i_ri(17),
      q   => not_aux104,
      vdd => vdd,
      vss => vss
   );

not_aux103_ins : o2_x2
   port map (
      i0  => not_aux102,
      i1  => i_ri(17),
      q   => not_aux103,
      vdd => vdd,
      vss => vss
   );

not_aux102_ins : o2_x2
   port map (
      i0  => not_aux101,
      i1  => i_ri(18),
      q   => not_aux102,
      vdd => vdd,
      vss => vss
   );

not_aux101_ins : o2_x2
   port map (
      i0  => i_ri(19),
      i1  => not_i_ri(20),
      q   => not_aux101,
      vdd => vdd,
      vss => vss
   );

not_aux100_ins : o2_x2
   port map (
      i0  => not_aux98,
      i1  => not_i_ri(17),
      q   => not_aux100,
      vdd => vdd,
      vss => vss
   );

not_aux99_ins : o2_x2
   port map (
      i0  => not_aux98,
      i1  => i_ri(17),
      q   => not_aux99,
      vdd => vdd,
      vss => vss
   );

not_aux98_ins : o2_x2
   port map (
      i0  => not_aux94,
      i1  => not_i_ri(18),
      q   => not_aux98,
      vdd => vdd,
      vss => vss
   );

not_aux97_ins : o2_x2
   port map (
      i0  => not_aux95,
      i1  => not_i_ri(17),
      q   => not_aux97,
      vdd => vdd,
      vss => vss
   );

not_aux96_ins : o2_x2
   port map (
      i0  => not_aux95,
      i1  => i_ri(17),
      q   => not_aux96,
      vdd => vdd,
      vss => vss
   );

not_aux95_ins : o2_x2
   port map (
      i0  => not_aux94,
      i1  => i_ri(18),
      q   => not_aux95,
      vdd => vdd,
      vss => vss
   );

not_aux94_ins : o2_x2
   port map (
      i0  => i_ri(20),
      i1  => not_i_ri(19),
      q   => not_aux94,
      vdd => vdd,
      vss => vss
   );

not_aux93_ins : o2_x2
   port map (
      i0  => not_aux91,
      i1  => not_i_ri(17),
      q   => not_aux93,
      vdd => vdd,
      vss => vss
   );

not_aux92_ins : o2_x2
   port map (
      i0  => not_aux91,
      i1  => i_ri(17),
      q   => not_aux92,
      vdd => vdd,
      vss => vss
   );

not_aux91_ins : o2_x2
   port map (
      i0  => not_aux87,
      i1  => not_i_ri(18),
      q   => not_aux91,
      vdd => vdd,
      vss => vss
   );

not_aux90_ins : o2_x2
   port map (
      i0  => not_aux88,
      i1  => not_i_ri(17),
      q   => not_aux90,
      vdd => vdd,
      vss => vss
   );

a4_x2_ins : a4_x2
   port map (
      i0  => not_rs_rd(1),
      i1  => not_rs_rd(2),
      i2  => not_rs_rd(0),
      i3  => not_rs_rd(3),
      q   => a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_sreadr0_se_ins : on12_x1
   port map (
      i0  => a4_x2_sig,
      i1  => rs_rd(4),
      q   => not_sreadr0_se,
      vdd => vdd,
      vss => vss
   );

not_i_write_sm_ins : inv_x2
   port map (
      i   => i_write_sm,
      nq  => not_i_write_sm,
      vdd => vdd,
      vss => vss
   );

a4_x2_2_ins : a4_x2
   port map (
      i0  => not_rt_rd(1),
      i1  => not_rt_rd(2),
      i2  => not_rt_rd(0),
      i3  => not_rt_rd(3),
      q   => a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_treadr0_se_ins : on12_x1
   port map (
      i0  => a4_x2_2_sig,
      i1  => rt_rd(4),
      q   => not_treadr0_se,
      vdd => vdd,
      vss => vss
   );

not_i_write_sw_ins : a2_x2
   port map (
      i0  => not_i_type_rm(7),
      i1  => not_i_type_rm(8),
      q   => not_i_write_sw,
      vdd => vdd,
      vss => vss
   );

not_aux65_ins : o3_x2
   port map (
      i0  => mbk_buf_not_aux63,
      i1  => i_ri(26),
      i2  => i_ri(30),
      q   => not_aux65,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => opcod_rd(7),
      i1  => opcod_rd(6),
      i2  => not_opcod_rd(5),
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux61_ins : noa22_x1
   port map (
      i0  => opcod_rd(5),
      i1  => aux59,
      i2  => a3_x2_sig,
      nq  => not_aux61,
      vdd => vdd,
      vss => vss
   );

not_aux55_ins : a2_x2
   port map (
      i0  => not_i_type_re(1),
      i1  => not_i_type_re(2),
      q   => not_aux55,
      vdd => vdd,
      vss => vss
   );

not_aux51_ins : a2_x2
   port map (
      i0  => res_sm(0),
      i1  => i_type_re(10),
      q   => not_aux51,
      vdd => vdd,
      vss => vss
   );

not_aux49_ins : inv_x2
   port map (
      i   => aux49,
      nq  => not_aux49,
      vdd => vdd,
      vss => vss
   );

not_kill_si_ins : inv_x2
   port map (
      i   => kill_si,
      nq  => not_kill_si,
      vdd => vdd,
      vss => vss
   );

not_aux50_ins : inv_x2
   port map (
      i   => aux50,
      nq  => not_aux50,
      vdd => vdd,
      vss => vss
   );

not_copy_sd_ins : o2_x2
   port map (
      i1  => not_aux293,
      i0  => not_sleep_sd,
      q   => not_copy_sd,
      vdd => vdd,
      vss => vss
   );

not_aux293_ins : na2_x1
   port map (
      i1  => not_stall_sd,
      i0  => not_kill_se,
      nq  => not_aux293,
      vdd => vdd,
      vss => vss
   );

xr2_x1_ins : xr2_x1
   port map (
      i0  => i_ri(21),
      i1  => rd_rd(0),
      q   => xr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_2_ins : xr2_x1
   port map (
      i0  => i_ri(23),
      i1  => rd_rd(2),
      q   => xr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_3_ins : xr2_x1
   port map (
      i0  => i_ri(24),
      i1  => rd_rd(3),
      q   => xr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_ins : o4_x2
   port map (
      i0  => xr2_x1_3_sig,
      i1  => not_i_write_se,
      i2  => xr2_x1_2_sig,
      i3  => sreadr0_sd,
      q   => o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_4_ins : xr2_x1
   port map (
      i0  => i_ri(25),
      i1  => rd_rd(4),
      q   => xr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_5_ins : xr2_x1
   port map (
      i0  => i_ri(22),
      i1  => rd_rd(1),
      q   => xr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_ins : no4_x1
   port map (
      i0  => xr2_x1_5_sig,
      i1  => xr2_x1_4_sig,
      i2  => o4_x2_sig,
      i3  => xr2_x1_sig,
      nq  => no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_6_ins : xr2_x1
   port map (
      i0  => i_ri(16),
      i1  => rd_rd(0),
      q   => xr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_7_ins : xr2_x1
   port map (
      i0  => i_ri(20),
      i1  => rd_rd(4),
      q   => xr2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_8_ins : xr2_x1
   port map (
      i0  => i_ri(19),
      i1  => rd_rd(3),
      q   => xr2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_2_ins : o4_x2
   port map (
      i0  => xr2_x1_8_sig,
      i1  => not_i_write_se,
      i2  => xr2_x1_7_sig,
      i3  => treadr0_sd,
      q   => o4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_9_ins : xr2_x1
   port map (
      i0  => i_ri(18),
      i1  => rd_rd(2),
      q   => xr2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_10_ins : xr2_x1
   port map (
      i0  => i_ri(17),
      i1  => rd_rd(1),
      q   => xr2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_2_ins : no4_x1
   port map (
      i0  => xr2_x1_10_sig,
      i1  => xr2_x1_9_sig,
      i2  => o4_x2_2_sig,
      i3  => xr2_x1_6_sig,
      nq  => no4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => not_hz_tdm_sd,
      i1  => not_hz_sdm_sd,
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_ins : noa2a2a23_x1
   port map (
      i0  => i_type_re(8),
      i1  => na2_x1_sig,
      i3  => no4_x1_2_sig,
      i2  => i_type_sd_21,
      i4  => i_type_sd_22,
      i5  => no4_x1_sig,
      nq  => noa2a2a23_x1_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => not_opcod_sd_3,
      i1  => aux282,
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => a2_x2_sig,
      i1  => aux83,
      i2  => not_opcod_sd_2,
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => nao22_x1_sig,
      i1  => not_aux225,
      i2  => noa2a2a23_x1_sig,
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => not_aux190,
      i1  => not_stall_se,
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_stall_sd_ins : nao22_x1
   port map (
      i0  => na2_x1_2_sig,
      i1  => noa22_x1_sig,
      i2  => not_kill_se,
      nq  => not_stall_sd,
      vdd => vdd,
      vss => vss
   );

not_aux89_ins : o2_x2
   port map (
      i0  => not_aux88,
      i1  => i_ri(17),
      q   => not_aux89,
      vdd => vdd,
      vss => vss
   );

not_aux88_ins : o2_x2
   port map (
      i0  => not_aux87,
      i1  => i_ri(18),
      q   => not_aux88,
      vdd => vdd,
      vss => vss
   );

not_aux87_ins : o2_x2
   port map (
      i0  => i_ri(19),
      i1  => i_ri(20),
      q   => not_aux87,
      vdd => vdd,
      vss => vss
   );

not_aux117_ins : o2_x2
   port map (
      i0  => not_aux116,
      i1  => i_ri(22),
      q   => not_aux117,
      vdd => vdd,
      vss => vss
   );

not_aux116_ins : o2_x2
   port map (
      i0  => not_aux115,
      i1  => i_ri(23),
      q   => not_aux116,
      vdd => vdd,
      vss => vss
   );

not_aux115_ins : o2_x2
   port map (
      i0  => i_ri(24),
      i1  => i_ri(25),
      q   => not_aux115,
      vdd => vdd,
      vss => vss
   );

not_i_write_se_ins : a2_x2
   port map (
      i0  => not_i_type_rd(8),
      i1  => not_i_type_rd(7),
      q   => not_i_write_se,
      vdd => vdd,
      vss => vss
   );

not_aux190_ins : no2_x1
   port map (
      i0  => i_frz,
      i1  => daccess_sm,
      nq  => not_aux190,
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => aux74,
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_3_ins : no4_x1
   port map (
      i0  => not_opcod_sd_2,
      i1  => opcod_sd_5,
      i2  => not_opcod_sd_3,
      i3  => inv_x2_sig,
      nq  => no4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_sleep_sd_ins : on12_x1
   port map (
      i0  => no4_x1_3_sig,
      i1  => not_opcod_sd_1,
      q   => not_sleep_sd,
      vdd => vdd,
      vss => vss
   );

not_aux44_ins : inv_x2
   port map (
      i   => aux44,
      nq  => not_aux44,
      vdd => vdd,
      vss => vss
   );

not_stall_se_ins : inv_x2
   port map (
      i   => stall_se,
      nq  => not_stall_se,
      vdd => vdd,
      vss => vss
   );

not_aux45_ins : inv_x2
   port map (
      i   => aux45,
      nq  => not_aux45,
      vdd => vdd,
      vss => vss
   );

not_aux41_ins : o2_x2
   port map (
      i0  => not_aux39,
      i1  => not_rd_rm(1),
      q   => not_aux41,
      vdd => vdd,
      vss => vss
   );

not_aux40_ins : o2_x2
   port map (
      i0  => not_aux39,
      i1  => rd_rm(1),
      q   => not_aux40,
      vdd => vdd,
      vss => vss
   );

not_aux39_ins : o2_x2
   port map (
      i0  => not_aux35,
      i1  => not_rd_rm(2),
      q   => not_aux39,
      vdd => vdd,
      vss => vss
   );

not_aux38_ins : o2_x2
   port map (
      i0  => not_aux36,
      i1  => not_rd_rm(1),
      q   => not_aux38,
      vdd => vdd,
      vss => vss
   );

not_aux37_ins : o2_x2
   port map (
      i0  => not_aux36,
      i1  => rd_rm(1),
      q   => not_aux37,
      vdd => vdd,
      vss => vss
   );

not_aux36_ins : o2_x2
   port map (
      i0  => not_aux35,
      i1  => rd_rm(2),
      q   => not_aux36,
      vdd => vdd,
      vss => vss
   );

not_aux35_ins : na2_x1
   port map (
      i0  => rd_rm(3),
      i1  => rd_rm(4),
      nq  => not_aux35,
      vdd => vdd,
      vss => vss
   );

not_aux34_ins : o2_x2
   port map (
      i0  => not_aux32,
      i1  => not_rd_rm(1),
      q   => not_aux34,
      vdd => vdd,
      vss => vss
   );

not_aux33_ins : o2_x2
   port map (
      i0  => not_aux32,
      i1  => rd_rm(1),
      q   => not_aux33,
      vdd => vdd,
      vss => vss
   );

not_aux32_ins : o2_x2
   port map (
      i0  => not_aux28,
      i1  => not_rd_rm(2),
      q   => not_aux32,
      vdd => vdd,
      vss => vss
   );

not_aux31_ins : o2_x2
   port map (
      i0  => not_aux29,
      i1  => not_rd_rm(1),
      q   => not_aux31,
      vdd => vdd,
      vss => vss
   );

not_aux30_ins : o2_x2
   port map (
      i0  => not_aux29,
      i1  => rd_rm(1),
      q   => not_aux30,
      vdd => vdd,
      vss => vss
   );

not_aux29_ins : o2_x2
   port map (
      i0  => not_aux28,
      i1  => rd_rm(2),
      q   => not_aux29,
      vdd => vdd,
      vss => vss
   );

not_aux28_ins : on12_x1
   port map (
      i0  => rd_rm(4),
      i1  => rd_rm(3),
      q   => not_aux28,
      vdd => vdd,
      vss => vss
   );

not_aux27_ins : o2_x2
   port map (
      i0  => not_aux25,
      i1  => not_rd_rm(1),
      q   => not_aux27,
      vdd => vdd,
      vss => vss
   );

not_aux26_ins : o2_x2
   port map (
      i0  => not_aux25,
      i1  => rd_rm(1),
      q   => not_aux26,
      vdd => vdd,
      vss => vss
   );

not_aux25_ins : o2_x2
   port map (
      i0  => not_aux21,
      i1  => not_rd_rm(2),
      q   => not_aux25,
      vdd => vdd,
      vss => vss
   );

not_aux24_ins : o2_x2
   port map (
      i0  => not_aux22,
      i1  => not_rd_rm(1),
      q   => not_aux24,
      vdd => vdd,
      vss => vss
   );

not_aux23_ins : o2_x2
   port map (
      i0  => not_aux22,
      i1  => rd_rm(1),
      q   => not_aux23,
      vdd => vdd,
      vss => vss
   );

not_aux22_ins : o2_x2
   port map (
      i0  => not_aux21,
      i1  => rd_rm(2),
      q   => not_aux22,
      vdd => vdd,
      vss => vss
   );

not_aux21_ins : on12_x1
   port map (
      i0  => rd_rm(3),
      i1  => rd_rm(4),
      q   => not_aux21,
      vdd => vdd,
      vss => vss
   );

not_aux20_ins : o2_x2
   port map (
      i0  => not_aux18,
      i1  => not_rd_rm(1),
      q   => not_aux20,
      vdd => vdd,
      vss => vss
   );

not_aux19_ins : o2_x2
   port map (
      i0  => not_aux18,
      i1  => rd_rm(1),
      q   => not_aux19,
      vdd => vdd,
      vss => vss
   );

not_aux18_ins : o2_x2
   port map (
      i0  => not_aux15,
      i1  => not_rd_rm(2),
      q   => not_aux18,
      vdd => vdd,
      vss => vss
   );

not_aux17_ins : o2_x2
   port map (
      i0  => not_aux16,
      i1  => not_rd_rm(1),
      q   => not_aux17,
      vdd => vdd,
      vss => vss
   );

not_aux16_ins : o2_x2
   port map (
      i0  => not_aux15,
      i1  => rd_rm(2),
      q   => not_aux16,
      vdd => vdd,
      vss => vss
   );

not_aux15_ins : o2_x2
   port map (
      i0  => rd_rm(3),
      i1  => rd_rm(4),
      q   => not_aux15,
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => opcod_rm(0),
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => opcod_rm(5),
      i1  => opcod_rm(2),
      i2  => inv_x2_2_sig,
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => opcod_rm(4),
      i1  => opcod_rm(3),
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => opcod_rm(6),
      i1  => opcod_rm(7),
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux14_ins : o3_x2
   port map (
      i0  => o2_x2_sig,
      i1  => on12_x1_sig,
      i2  => o3_x2_sig,
      q   => not_aux14,
      vdd => vdd,
      vss => vss
   );

not_i_shamt_se_ins : o2_x2
   port map (
      i0  => i_type_rd(22),
      i1  => not_i_type_rd(15),
      q   => not_i_shamt_se,
      vdd => vdd,
      vss => vss
   );

not_i_type_sd_22_ins : inv_x2
   port map (
      i   => i_type_sd_22,
      nq  => not_i_type_sd_22,
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_22_ins : inv_x2
   port map (
      i   => i_type_rd(22),
      nq  => not_i_type_rd(22),
      vdd => vdd,
      vss => vss
   );

not_i_type_sd_21_ins : inv_x2
   port map (
      i   => mbk_buf_i_type_sd_21,
      nq  => not_i_type_sd_21,
      vdd => vdd,
      vss => vss
   );

not_aux271_ins : na3_x1
   port map (
      i0  => not_opcod_sd_5,
      i1  => not_opcod_sd_3,
      i2  => aux269,
      nq  => not_aux271,
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => not_aux273,
      i1  => not_opcod_sd_1,
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux276_ins : oa22_x2
   port map (
      i0  => o2_x2_2_sig,
      i1  => not_aux272,
      i2  => not_opcod_sd_5,
      q   => not_aux276,
      vdd => vdd,
      vss => vss
   );

not_aux272_ins : na2_x1
   port map (
      i0  => not_opcod_sd_1,
      i1  => aux2,
      nq  => not_aux272,
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_21_ins : inv_x2
   port map (
      i   => i_type_rd(21),
      nq  => not_i_type_rd(21),
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x2
   port map (
      i   => aux178,
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux302_ins : oa22_x2
   port map (
      i0  => not_aux233,
      i1  => inv_x2_3_sig,
      i2  => opcod_sd_1,
      q   => not_aux302,
      vdd => vdd,
      vss => vss
   );

not_aux77_ins : o2_x2
   port map (
      i0  => not_aux76,
      i1  => not_opcod_sd_3,
      q   => not_aux77,
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_15_ins : inv_x2
   port map (
      i   => i_type_rd(15),
      nq  => not_i_type_rd(15),
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => aux73,
      i1  => not_opcod_sd_3,
      i2  => opcod_sd_5,
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux263_ins : na2_x1
   port map (
      i0  => not_aux262,
      i1  => na3_x1_sig,
      nq  => not_aux263,
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => aux259,
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux262_ins : o4_x2
   port map (
      i0  => not_aux2,
      i1  => inv_x2_4_sig,
      i2  => not_opcod_sd_3,
      i3  => opcod_sd_5,
      q   => not_aux262,
      vdd => vdd,
      vss => vss
   );

not_aux250_ins : a2_x2
   port map (
      i0  => not_opcod_sd_1,
      i1  => aux249,
      q   => not_aux250,
      vdd => vdd,
      vss => vss
   );

not_aux257_ins : on12_x1
   port map (
      i0  => aux231,
      i1  => not_opcod_sd_2,
      q   => not_aux257,
      vdd => vdd,
      vss => vss
   );

not_aux247_ins : o2_x2
   port map (
      i0  => not_opcod_sd_3,
      i1  => opcod_sd_5,
      q   => not_aux247,
      vdd => vdd,
      vss => vss
   );

not_aux244_ins : o2_x2
   port map (
      i0  => mbk_buf_not_opcod_sd_0,
      i1  => opcod_sd_7,
      q   => not_aux244,
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_5_ins : inv_x2
   port map (
      i   => i_type_rd(5),
      nq  => not_i_type_rd(5),
      vdd => vdd,
      vss => vss
   );

not_aux219_ins : na2_x1
   port map (
      i0  => not_opcod_sd_1,
      i1  => aux84,
      nq  => not_aux219,
      vdd => vdd,
      vss => vss
   );

not_aux84_ins : inv_x2
   port map (
      i   => aux84,
      nq  => not_aux84,
      vdd => vdd,
      vss => vss
   );

not_aux218_ins : no2_x1
   port map (
      i0  => not_opcod_sd_3,
      i1  => not_opcod_sd_2,
      nq  => not_aux218,
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_10_ins : inv_x2
   port map (
      i   => i_type_rd(10),
      nq  => not_i_type_rd(10),
      vdd => vdd,
      vss => vss
   );

not_i_type_re_10_ins : inv_x2
   port map (
      i   => i_type_re(10),
      nq  => not_i_type_re(10),
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_8_ins : inv_x2
   port map (
      i   => i_type_rd(8),
      nq  => not_i_type_rd(8),
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_7_ins : inv_x2
   port map (
      i   => i_type_rd(7),
      nq  => not_i_type_rd(7),
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_4_ins : inv_x2
   port map (
      i   => i_type_rd(4),
      nq  => not_i_type_rd(4),
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_3_ins : inv_x2
   port map (
      i   => i_type_rd(3),
      nq  => not_i_type_rd(3),
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_2_ins : inv_x2
   port map (
      i   => i_type_rd(2),
      nq  => not_i_type_rd(2),
      vdd => vdd,
      vss => vss
   );

not_i_type_re_2_ins : inv_x2
   port map (
      i   => i_type_re(2),
      nq  => not_i_type_re(2),
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_1_ins : inv_x2
   port map (
      i   => i_type_rd(1),
      nq  => not_i_type_rd(1),
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_0_ins : inv_x2
   port map (
      i   => i_type_rd(0),
      nq  => not_i_type_rd(0),
      vdd => vdd,
      vss => vss
   );

not_i_type_re_8_ins : inv_x2
   port map (
      i   => i_type_re(8),
      nq  => not_i_type_re(8),
      vdd => vdd,
      vss => vss
   );

not_i_type_rm_8_ins : inv_x2
   port map (
      i   => i_type_rm(8),
      nq  => not_i_type_rm(8),
      vdd => vdd,
      vss => vss
   );

not_i_type_re_7_ins : inv_x2
   port map (
      i   => i_type_re(7),
      nq  => not_i_type_re(7),
      vdd => vdd,
      vss => vss
   );

not_i_type_rm_7_ins : inv_x2
   port map (
      i   => i_type_rm(7),
      nq  => not_i_type_rm(7),
      vdd => vdd,
      vss => vss
   );

not_aux212_ins : na2_x1
   port map (
      i0  => not_opcod_sd_3,
      i1  => aux211,
      nq  => not_aux212,
      vdd => vdd,
      vss => vss
   );

not_aux211_ins : inv_x2
   port map (
      i   => aux211,
      nq  => not_aux211,
      vdd => vdd,
      vss => vss
   );

not_copy_sm_ins : o2_x2
   port map (
      i0  => not_aux292,
      i1  => not_copycap_re,
      q   => not_copy_sm,
      vdd => vdd,
      vss => vss
   );

not_aux292_ins : na2_x1
   port map (
      i0  => not_stall_sm,
      i1  => not_kill_sm,
      nq  => not_aux292,
      vdd => vdd,
      vss => vss
   );

not_stall_sm_ins : na2_x1
   port map (
      i0  => d_frz,
      i1  => not_kill_sm,
      nq  => not_stall_sm,
      vdd => vdd,
      vss => vss
   );

not_kill_sm_ins : a2_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_reset_xx,
      q   => not_kill_sm,
      vdd => vdd,
      vss => vss
   );

not_rt_rd_3_ins : inv_x2
   port map (
      i   => rt_rd(3),
      nq  => not_rt_rd(3),
      vdd => vdd,
      vss => vss
   );

not_rt_rd_2_ins : inv_x2
   port map (
      i   => rt_rd(2),
      nq  => not_rt_rd(2),
      vdd => vdd,
      vss => vss
   );

not_rt_rd_1_ins : inv_x2
   port map (
      i   => rt_rd(1),
      nq  => not_rt_rd(1),
      vdd => vdd,
      vss => vss
   );

not_rt_rd_0_ins : inv_x2
   port map (
      i   => rt_rd(0),
      nq  => not_rt_rd(0),
      vdd => vdd,
      vss => vss
   );

not_rs_rd_3_ins : inv_x2
   port map (
      i   => rs_rd(3),
      nq  => not_rs_rd(3),
      vdd => vdd,
      vss => vss
   );

not_rs_rd_2_ins : inv_x2
   port map (
      i   => rs_rd(2),
      nq  => not_rs_rd(2),
      vdd => vdd,
      vss => vss
   );

not_rs_rd_1_ins : inv_x2
   port map (
      i   => rs_rd(1),
      nq  => not_rs_rd(1),
      vdd => vdd,
      vss => vss
   );

not_rs_rd_0_ins : inv_x2
   port map (
      i   => rs_rd(0),
      nq  => not_rs_rd(0),
      vdd => vdd,
      vss => vss
   );

not_aux152_ins : o2_x2
   port map (
      i0  => keep_sm,
      i1  => not_wcause_sm,
      q   => not_aux152,
      vdd => vdd,
      vss => vss
   );

not_wcause_sm_ins : o2_x2
   port map (
      i0  => not_aux308,
      i1  => not_cop0d_re(0),
      q   => not_wcause_sm,
      vdd => vdd,
      vss => vss
   );

not_aux8_ins : inv_x2
   port map (
      i   => aux8,
      nq  => not_aux8,
      vdd => vdd,
      vss => vss
   );

not_aux150_ins : inv_x2
   port map (
      i   => aux150,
      nq  => not_aux150,
      vdd => vdd,
      vss => vss
   );

not_aux209_ins : no2_x1
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(5),
      nq  => not_aux209,
      vdd => vdd,
      vss => vss
   );

not_aux208_ins : no2_x1
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(4),
      nq  => not_aux208,
      vdd => vdd,
      vss => vss
   );

not_wsr_sm_ins : ao22_x2
   port map (
      i0  => cop0d_re(0),
      i1  => not_aux308,
      i2  => not_aux197,
      q   => not_wsr_sm,
      vdd => vdd,
      vss => vss
   );

o4_x2_3_ins : o4_x2
   port map (
      i0  => cop0d_re(1),
      i1  => not_aux191,
      i2  => not_cop0d_re(2),
      i3  => not_cop0d_re(3),
      q   => o4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => opcod_re(0),
      i1  => not_cop0d_re(4),
      i2  => not_opcod_re(5),
      i3  => not_opcod_re(1),
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => not_opcod_re(2),
      i1  => not_opcod_re(4),
      i2  => not_opcod_re(3),
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux308_ins : o3_x2
   port map (
      i0  => na3_x1_2_sig,
      i1  => na4_x1_sig,
      i2  => o4_x2_3_sig,
      q   => not_aux308,
      vdd => vdd,
      vss => vss
   );

not_kill_se_ins : inv_x2
   port map (
      i   => kill_se,
      nq  => not_kill_se,
      vdd => vdd,
      vss => vss
   );

not_excrq_xm_ins : inv_x2
   port map (
      i   => excrq_xm,
      nq  => not_excrq_xm,
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => not_aux291,
      i1  => not_aux161,
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => iasviol_re,
      i1  => na2_x1_3_sig,
      i2  => iamalgn_re,
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => syscall_re,
      i1  => ovr_re,
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => break_re,
      i1  => iabuser_re,
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

not_earlyex_xm_ins : no3_x1
   port map (
      i0  => o2_x2_4_sig,
      i1  => o2_x2_3_sig,
      i2  => o3_x2_2_sig,
      nq  => not_earlyex_xm,
      vdd => vdd,
      vss => vss
   );

not_aux291_ins : inv_x2
   port map (
      i   => aux291,
      nq  => not_aux291,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => res_sm(31),
      i1  => sr_1_re,
      i2  => i_type_re(3),
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux289_ins : ao22_x2
   port map (
      i0  => not_aux303,
      i1  => not_i_type_re(3),
      i2  => na3_x1_3_sig,
      q   => not_aux289,
      vdd => vdd,
      vss => vss
   );

not_i_type_re_3_ins : inv_x2
   port map (
      i   => i_type_re(3),
      nq  => not_i_type_re(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => not_res_sm(0),
      i1  => not_i_type_re(1),
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux303_ins : nao2o22_x1
   port map (
      i0  => i_type_re(0),
      i1  => no2_x1_sig,
      i2  => res_sm(0),
      i3  => res_sm(1),
      nq  => not_aux303,
      vdd => vdd,
      vss => vss
   );

not_i_type_re_1_ins : inv_x2
   port map (
      i   => i_type_re(1),
      nq  => not_i_type_re(1),
      vdd => vdd,
      vss => vss
   );

not_i_type_re_4_ins : inv_x2
   port map (
      i   => i_type_re(4),
      nq  => not_i_type_re(4),
      vdd => vdd,
      vss => vss
   );

not_aux161_ins : a2_x2
   port map (
      i0  => not_c0unuse_re,
      i1  => not_illgins_re,
      q   => not_aux161,
      vdd => vdd,
      vss => vss
   );

not_aux0_ins : inv_x2
   port map (
      i   => aux0,
      nq  => not_aux0,
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => cause_rx(8),
      i1  => nextsr_rx(8),
      i2  => nextsr_rx(0),
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => not_aux183,
      i1  => nextsr_rx(15),
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => not_aux184,
      i1  => not_aux183,
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x2
   port map (
      i   => cause_rx(15),
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_ins : noa2ao222_x1
   port map (
      i0  => inv_x2_5_sig,
      i1  => no2_x1_3_sig,
      i2  => no2_x1_2_sig,
      i3  => not_nextsr_rx(0),
      i4  => na3_x1_4_sig,
      nq  => noa2ao222_x1_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => cause_rx(10),
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_4_ins : no4_x1
   port map (
      i0  => inv_x2_6_sig,
      i1  => not_aux183,
      i2  => not_nextsr_rx(10),
      i3  => not_aux304,
      nq  => no4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => cause_rx(14),
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_5_ins : no4_x1
   port map (
      i0  => inv_x2_7_sig,
      i1  => not_aux183,
      i2  => not_nextsr_rx(14),
      i3  => not_aux304,
      nq  => no4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_8_ins : inv_x2
   port map (
      i   => cause_rx(13),
      nq  => inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_4_ins : o4_x2
   port map (
      i0  => inv_x2_8_sig,
      i1  => not_aux183,
      i2  => not_aux304,
      i3  => not_nextsr_rx(13),
      q   => o4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => o4_x2_4_sig,
      i1  => no4_x1_5_sig,
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_9_ins : inv_x2
   port map (
      i   => cause_rx(12),
      nq  => inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_6_ins : no4_x1
   port map (
      i0  => inv_x2_9_sig,
      i1  => not_aux183,
      i2  => not_nextsr_rx(12),
      i3  => not_aux304,
      nq  => no4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_10_ins : inv_x2
   port map (
      i   => cause_rx(11),
      nq  => inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_5_ins : o4_x2
   port map (
      i0  => inv_x2_10_sig,
      i1  => not_aux183,
      i2  => not_aux304,
      i3  => not_nextsr_rx(11),
      q   => o4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => o4_x2_5_sig,
      i1  => no4_x1_6_sig,
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_intrq_xx_ins : no4_x1
   port map (
      i0  => on12_x1_3_sig,
      i1  => on12_x1_2_sig,
      i2  => no4_x1_4_sig,
      i3  => noa2ao222_x1_sig,
      nq  => not_intrq_xx,
      vdd => vdd,
      vss => vss
   );

not_nextsr_rx_14_ins : inv_x2
   port map (
      i   => nextsr_rx(14),
      nq  => not_nextsr_rx(14),
      vdd => vdd,
      vss => vss
   );

not_nextsr_rx_13_ins : inv_x2
   port map (
      i   => nextsr_rx(13),
      nq  => not_nextsr_rx(13),
      vdd => vdd,
      vss => vss
   );

not_nextsr_rx_12_ins : inv_x2
   port map (
      i   => nextsr_rx(12),
      nq  => not_nextsr_rx(12),
      vdd => vdd,
      vss => vss
   );

not_nextsr_rx_11_ins : inv_x2
   port map (
      i   => nextsr_rx(11),
      nq  => not_nextsr_rx(11),
      vdd => vdd,
      vss => vss
   );

not_aux183_ins : a2_x2
   port map (
      i0  => nextsr_rx(9),
      i1  => cause_rx(9),
      q   => not_aux183,
      vdd => vdd,
      vss => vss
   );

not_cause_rx_9_ins : inv_x2
   port map (
      i   => cause_rx(9),
      nq  => not_cause_rx(9),
      vdd => vdd,
      vss => vss
   );

not_nextsr_rx_10_ins : inv_x2
   port map (
      i   => nextsr_rx(10),
      nq  => not_nextsr_rx(10),
      vdd => vdd,
      vss => vss
   );

not_aux304_ins : o2_x2
   port map (
      i0  => not_aux184,
      i1  => not_nextsr_rx(0),
      q   => not_aux304,
      vdd => vdd,
      vss => vss
   );

not_nextsr_rx_0_ins : inv_x2
   port map (
      i   => nextsr_rx(0),
      nq  => not_nextsr_rx(0),
      vdd => vdd,
      vss => vss
   );

not_aux184_ins : a2_x2
   port map (
      i0  => nextsr_rx(8),
      i1  => cause_rx(8),
      q   => not_aux184,
      vdd => vdd,
      vss => vss
   );

not_cause_rx_8_ins : inv_x2
   port map (
      i   => cause_rx(8),
      nq  => not_cause_rx(8),
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => not_opcod_sd_2,
      i1  => not_opcod_sd_3,
      i2  => aux182,
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

not_aux207_ins : a3_x2
   port map (
      i0  => na3_x1_5_sig,
      i1  => not_aux197,
      i2  => aux176,
      q   => not_aux207,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => not_aux191,
      i1  => opcod_re(0),
      i2  => not_opcod_re(5),
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_5_ins : o2_x2
   port map (
      i0  => opcod_re(3),
      i1  => not_opcod_re(4),
      q   => o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_6_ins : o2_x2
   port map (
      i0  => opcod_re(1),
      i1  => opcod_re(2),
      q   => o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

not_aux197_ins : o3_x2
   port map (
      i0  => o2_x2_6_sig,
      i1  => o2_x2_5_sig,
      i2  => o3_x2_3_sig,
      q   => not_aux197,
      vdd => vdd,
      vss => vss
   );

not_opcod_re_1_ins : inv_x2
   port map (
      i   => opcod_re(1),
      nq  => not_opcod_re(1),
      vdd => vdd,
      vss => vss
   );

not_opcod_re_2_ins : inv_x2
   port map (
      i   => opcod_re(2),
      nq  => not_opcod_re(2),
      vdd => vdd,
      vss => vss
   );

not_opcod_re_3_ins : inv_x2
   port map (
      i   => opcod_re(3),
      nq  => not_opcod_re(3),
      vdd => vdd,
      vss => vss
   );

not_opcod_re_4_ins : inv_x2
   port map (
      i   => opcod_re(4),
      nq  => not_opcod_re(4),
      vdd => vdd,
      vss => vss
   );

not_opcod_re_5_ins : inv_x2
   port map (
      i   => opcod_re(5),
      nq  => not_opcod_re(5),
      vdd => vdd,
      vss => vss
   );

not_aux191_ins : o2_x2
   port map (
      i0  => opcod_re(6),
      i1  => not_opcod_re(7),
      q   => not_aux191,
      vdd => vdd,
      vss => vss
   );

not_opcod_re_6_ins : inv_x2
   port map (
      i   => opcod_re(6),
      nq  => not_opcod_re(6),
      vdd => vdd,
      vss => vss
   );

not_opcod_re_7_ins : inv_x2
   port map (
      i   => opcod_re(7),
      nq  => not_opcod_re(7),
      vdd => vdd,
      vss => vss
   );

not_cop0d_re_4_ins : inv_x2
   port map (
      i   => cop0d_re(4),
      nq  => not_cop0d_re(4),
      vdd => vdd,
      vss => vss
   );

not_cop0d_re_3_ins : inv_x2
   port map (
      i   => cop0d_re(3),
      nq  => not_cop0d_re(3),
      vdd => vdd,
      vss => vss
   );

not_cop0d_re_2_ins : inv_x2
   port map (
      i   => cop0d_re(2),
      nq  => not_cop0d_re(2),
      vdd => vdd,
      vss => vss
   );

not_cop0d_re_0_ins : inv_x2
   port map (
      i   => cop0d_re(0),
      nq  => not_cop0d_re(0),
      vdd => vdd,
      vss => vss
   );

not_aux7_ins : no3_x1
   port map (
      i0  => aux5,
      i1  => not_opcod_sd_2,
      i2  => not_opcod_sd_3,
      nq  => not_aux7,
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => not_i_type_sd_25,
      i1  => i_type_sd_26,
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux188_ins : oa22_x2
   port map (
      i0  => na2_x1_4_sig,
      i1  => not_i_type_sd_6,
      i2  => not_i_write_sd,
      q   => not_aux188,
      vdd => vdd,
      vss => vss
   );

not_i_type_sd_6_ins : na2_x1
   port map (
      i0  => not_opcod_sd_2,
      i1  => aux71,
      nq  => not_i_type_sd_6,
      vdd => vdd,
      vss => vss
   );

not_aux4_ins : inv_x2
   port map (
      i   => aux4,
      nq  => not_aux4,
      vdd => vdd,
      vss => vss
   );

not_i_ri_11_ins : inv_x2
   port map (
      i   => i_ri(11),
      nq  => not_i_ri(11),
      vdd => vdd,
      vss => vss
   );

not_i_write_sd_ins : a2_x2
   port map (
      i0  => not_i_type_sd_4,
      i1  => not_i_type_sd_7,
      q   => not_i_write_sd,
      vdd => vdd,
      vss => vss
   );

not_i_type_sd_4_ins : na2_x1
   port map (
      i0  => not_opcod_sd_3,
      i1  => aux222,
      nq  => not_i_type_sd_4,
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => not_aux234,
      i1  => not_opcod_sd_1,
      i2  => aux235,
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => mbk_buf_not_opcod_sd_0,
      i1  => aux72,
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => na2_x1_5_sig,
      i1  => not_aux3,
      i2  => not_opcod_sd_1,
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_4_ins : on12_x1
   port map (
      i0  => not_aux76,
      i1  => aux237,
      q   => on12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_2_ins : noa2ao222_x1
   port map (
      i0  => opcod_sd_3,
      i1  => on12_x1_4_sig,
      i2  => noa22_x1_2_sig,
      i3  => a3_x2_2_sig,
      i4  => aux301,
      nq  => noa2ao222_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_i_type_sd_7_ins : ao22_x2
   port map (
      i0  => noa2ao222_x1_2_sig,
      i1  => opcod_sd_2,
      i2  => aux231,
      q   => not_i_type_sd_7,
      vdd => vdd,
      vss => vss
   );

not_aux230_ins : o2_x2
   port map (
      i0  => not_aux223,
      i1  => not_opcod_sd_3,
      q   => not_aux230,
      vdd => vdd,
      vss => vss
   );

not_aux234_ins : inv_x2
   port map (
      i   => aux234,
      nq  => not_aux234,
      vdd => vdd,
      vss => vss
   );

not_aux233_ins : o2_x2
   port map (
      i0  => mbk_buf_not_opcod_sd_4,
      i1  => opcod_sd_7,
      q   => not_aux233,
      vdd => vdd,
      vss => vss
   );

not_aux3_ins : inv_x2
   port map (
      i   => aux3,
      nq  => not_aux3,
      vdd => vdd,
      vss => vss
   );

not_aux76_ins : na3_x1
   port map (
      i0  => not_opcod_sd_5,
      i1  => not_opcod_sd_1,
      i2  => aux74,
      nq  => not_aux76,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => not_aux181,
      i1  => not_aux73,
      i2  => not_opcod_sd_5,
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => not_opcod_sd_1,
      i1  => not_aux240,
      i2  => not_aux72,
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_11_ins : inv_x2
   port map (
      i   => aux269,
      nq  => inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => inv_x2_11_sig,
      i1  => oa22_x2_sig,
      i2  => opcod_sd_5,
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => noa22_x1_4_sig,
      i1  => noa22_x1_3_sig,
      i2  => not_opcod_sd_3,
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_11_ins : xr2_x1
   port map (
      i0  => opcod_sd_1,
      i1  => opcod_sd_5,
      q   => xr2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_7_ins : o2_x2
   port map (
      i0  => not_aux73,
      i1  => not_opcod_sd_3,
      q   => o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => o2_x2_7_sig,
      i1  => xr2_x1_11_sig,
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_6_ins : o4_x2
   port map (
      i0  => not_aux220,
      i1  => not_aux73,
      i2  => not_opcod_sd_3,
      i3  => opcod_sd_5,
      q   => o4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_5_ins : on12_x1
   port map (
      i0  => o4_x2_6_sig,
      i1  => aux229,
      q   => on12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

not_i_type_sd_25_ins : noa2ao222_x1
   port map (
      i0  => on12_x1_5_sig,
      i1  => opcod_sd_2,
      i2  => no2_x1_4_sig,
      i3  => ao22_x2_sig,
      i4  => not_opcod_sd_2,
      nq  => not_i_type_sd_25,
      vdd => vdd,
      vss => vss
   );

not_aux240_ins : no2_x1
   port map (
      i0  => mbk_buf_not_opcod_sd_0,
      i1  => opcod_sd_4,
      nq  => not_aux240,
      vdd => vdd,
      vss => vss
   );

not_rd_re_4_ins : inv_x2
   port map (
      i   => rd_re(4),
      nq  => not_rd_re(4),
      vdd => vdd,
      vss => vss
   );

not_rd_re_3_ins : inv_x2
   port map (
      i   => rd_re(3),
      nq  => not_rd_re(3),
      vdd => vdd,
      vss => vss
   );

not_rd_re_2_ins : inv_x2
   port map (
      i   => rd_re(2),
      nq  => not_rd_re(2),
      vdd => vdd,
      vss => vss
   );

not_rd_rm_2_ins : inv_x2
   port map (
      i   => rd_rm(2),
      nq  => not_rd_rm(2),
      vdd => vdd,
      vss => vss
   );

not_rd_re_1_ins : inv_x2
   port map (
      i   => rd_re(1),
      nq  => not_rd_re(1),
      vdd => vdd,
      vss => vss
   );

not_rd_rm_1_ins : inv_x2
   port map (
      i   => rd_rm(1),
      nq  => not_rd_rm(1),
      vdd => vdd,
      vss => vss
   );

not_rd_re_0_ins : inv_x2
   port map (
      i   => rd_re(0),
      nq  => not_rd_re(0),
      vdd => vdd,
      vss => vss
   );

not_aux185_ins : a2_x2
   port map (
      i0  => swap_re,
      i1  => not_copycap_re,
      q   => not_aux185,
      vdd => vdd,
      vss => vss
   );

not_copycap_re_ins : inv_x2
   port map (
      i   => copycap_re,
      nq  => not_copycap_re,
      vdd => vdd,
      vss => vss
   );

not_rd_rm_0_ins : inv_x2
   port map (
      i   => rd_rm(0),
      nq  => not_rd_rm(0),
      vdd => vdd,
      vss => vss
   );

not_aux148_ins : inv_x2
   port map (
      i   => aux148,
      nq  => not_aux148,
      vdd => vdd,
      vss => vss
   );

oa22_x2_2_ins : oa22_x2
   port map (
      i0  => aux66,
      i1  => not_opcod_sd_1,
      i2  => aux78,
      q   => oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => oa22_x2_2_sig,
      i1  => aux301,
      i2  => aux83,
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

not_i_type_sd_5_ins : ao22_x2
   port map (
      i0  => noa22_x1_5_sig,
      i1  => opcod_sd_2,
      i2  => not_aux225,
      q   => not_i_type_sd_5,
      vdd => vdd,
      vss => vss
   );

not_aux81_ins : na2_x1
   port map (
      i0  => not_opcod_sd_1,
      i1  => aux73,
      nq  => not_aux81,
      vdd => vdd,
      vss => vss
   );

not_aux73_ins : inv_x2
   port map (
      i   => aux73,
      nq  => not_aux73,
      vdd => vdd,
      vss => vss
   );

not_aux72_ins : inv_x2
   port map (
      i   => aux72,
      nq  => not_aux72,
      vdd => vdd,
      vss => vss
   );

not_aux225_ins : o3_x2
   port map (
      i0  => not_aux223,
      i1  => not_opcod_sd_2,
      i2  => opcod_sd_3,
      q   => not_aux225,
      vdd => vdd,
      vss => vss
   );

not_aux223_ins : o2_x2
   port map (
      i0  => not_aux2,
      i1  => opcod_sd_5,
      q   => not_aux223,
      vdd => vdd,
      vss => vss
   );

not_aux2_ins : inv_x2
   port map (
      i   => aux2,
      nq  => not_aux2,
      vdd => vdd,
      vss => vss
   );

not_aux273_ins : inv_x2
   port map (
      i   => aux273,
      nq  => not_aux273,
      vdd => vdd,
      vss => vss
   );

not_aux246_ins : a2_x2
   port map (
      i1  => not_opcod_sd_0,
      i0  => opcod_sd_7,
      q   => not_aux246,
      vdd => vdd,
      vss => vss
   );

not_aux266_ins : no2_x1
   port map (
      i0  => not_opcod_sd_1,
      i1  => opcod_sd_7,
      nq  => not_aux266,
      vdd => vdd,
      vss => vss
   );

not_aux284_ins : a2_x2
   port map (
      i0  => not_aux220,
      i1  => opcod_sd_7,
      q   => not_aux284,
      vdd => vdd,
      vss => vss
   );

not_aux301_ins : inv_x2
   port map (
      i   => aux301,
      nq  => not_aux301,
      vdd => vdd,
      vss => vss
   );

not_aux283_ins : na2_x1
   port map (
      i0  => not_aux226,
      i1  => not_opcod_sd_7,
      nq  => not_aux283,
      vdd => vdd,
      vss => vss
   );

not_aux226_ins : a2_x2
   port map (
      i0  => not_opcod_sd_1,
      i1  => mbk_buf_opcod_sd_0,
      q   => not_aux226,
      vdd => vdd,
      vss => vss
   );

not_aux243_ins : inv_x2
   port map (
      i   => aux243,
      nq  => not_aux243,
      vdd => vdd,
      vss => vss
   );

not_aux242_ins : inv_x2
   port map (
      i   => aux242,
      nq  => not_aux242,
      vdd => vdd,
      vss => vss
   );

not_aux288_ins : na2_x1
   port map (
      i0  => not_aux220,
      i1  => opcod_sd_5,
      nq  => not_aux288,
      vdd => vdd,
      vss => vss
   );

not_aux220_ins : no2_x1
   port map (
      i0  => not_opcod_sd_1,
      i1  => mbk_buf_opcod_sd_0,
      nq  => not_aux220,
      vdd => vdd,
      vss => vss
   );

not_illgins_re_ins : inv_x2
   port map (
      i   => illgins_re,
      nq  => not_illgins_re,
      vdd => vdd,
      vss => vss
   );

not_opcod_sd_2_ins : inv_x2
   port map (
      i   => opcod_sd_2,
      nq  => not_opcod_sd_2,
      vdd => vdd,
      vss => vss
   );

not_i_ri_18_ins : inv_x2
   port map (
      i   => i_ri(18),
      nq  => not_i_ri(18),
      vdd => vdd,
      vss => vss
   );

not_opcod_sd_3_ins : inv_x2
   port map (
      i   => opcod_sd_3,
      nq  => not_opcod_sd_3,
      vdd => vdd,
      vss => vss
   );

not_i_ri_21_ins : inv_x2
   port map (
      i   => i_ri(21),
      nq  => not_i_ri(21),
      vdd => vdd,
      vss => vss
   );

not_i_ri_19_ins : inv_x2
   port map (
      i   => i_ri(19),
      nq  => not_i_ri(19),
      vdd => vdd,
      vss => vss
   );

not_opcod_sd_5_ins : inv_x2
   port map (
      i   => opcod_sd_5,
      nq  => not_opcod_sd_5,
      vdd => vdd,
      vss => vss
   );

not_aux181_ins : na4_x1
   port map (
      i0  => mbk_buf_not_opcod_sd_0,
      i1  => aux177,
      i2  => not_opcod_sd_1,
      i3  => opcod_sd_4,
      nq  => not_aux181,
      vdd => vdd,
      vss => vss
   );

not_opcod_sd_1_ins : inv_x2
   port map (
      i   => opcod_sd_1,
      nq  => not_opcod_sd_1,
      vdd => vdd,
      vss => vss
   );

not_i_ri_17_ins : inv_x2
   port map (
      i   => i_ri(17),
      nq  => not_i_ri(17),
      vdd => vdd,
      vss => vss
   );

not_i_ri_1_ins : inv_x2
   port map (
      i   => i_ri(1),
      nq  => not_i_ri(1),
      vdd => vdd,
      vss => vss
   );

not_opcod_sd_0_ins : inv_x4
   port map (
      i   => opcod_sd_0,
      nq  => not_opcod_sd_0,
      vdd => vdd,
      vss => vss
   );

not_i_ri_23_ins : inv_x2
   port map (
      i   => i_ri(23),
      nq  => not_i_ri(23),
      vdd => vdd,
      vss => vss
   );

not_i_ri_16_ins : inv_x2
   port map (
      i   => i_ri(16),
      nq  => not_i_ri(16),
      vdd => vdd,
      vss => vss
   );

not_i_ri_0_ins : inv_x2
   port map (
      i   => i_ri(0),
      nq  => not_i_ri(0),
      vdd => vdd,
      vss => vss
   );

not_opcod_sd_4_ins : inv_x2
   port map (
      i   => opcod_sd_4,
      nq  => not_opcod_sd_4,
      vdd => vdd,
      vss => vss
   );

not_aux294_ins : a2_x2
   port map (
      i0  => i_ri(30),
      i1  => not_i_ri(26),
      q   => not_aux294,
      vdd => vdd,
      vss => vss
   );

not_i_ri_22_ins : inv_x2
   port map (
      i   => i_ri(22),
      nq  => not_i_ri(22),
      vdd => vdd,
      vss => vss
   );

not_i_ri_20_ins : inv_x2
   port map (
      i   => i_ri(20),
      nq  => not_i_ri(20),
      vdd => vdd,
      vss => vss
   );

not_i_ri_4_ins : inv_x2
   port map (
      i   => i_ri(4),
      nq  => not_i_ri(4),
      vdd => vdd,
      vss => vss
   );

not_aux214_ins : no2_x1
   port map (
      i0  => i_ri(26),
      i1  => i_ri(30),
      nq  => not_aux214,
      vdd => vdd,
      vss => vss
   );

not_opcod_sd_6_ins : inv_x2
   port map (
      i   => opcod_sd_6,
      nq  => not_opcod_sd_6,
      vdd => vdd,
      vss => vss
   );

not_i_ri_26_ins : inv_x2
   port map (
      i   => i_ri(26),
      nq  => not_i_ri(26),
      vdd => vdd,
      vss => vss
   );

not_opcod_sd_7_ins : inv_x2
   port map (
      i   => opcod_sd_7,
      nq  => not_opcod_sd_7,
      vdd => vdd,
      vss => vss
   );

not_i_ri_30_ins : inv_x2
   port map (
      i   => i_ri(30),
      nq  => not_i_ri(30),
      vdd => vdd,
      vss => vss
   );

not_aux213_ins : inv_x4
   port map (
      i   => aux213,
      nq  => not_aux213,
      vdd => vdd,
      vss => vss
   );

not_i_ri_27_ins : inv_x2
   port map (
      i   => i_ri(27),
      nq  => not_i_ri(27),
      vdd => vdd,
      vss => vss
   );

not_aux63_ins : o2_x2
   port map (
      i1  => not_aux62,
      i0  => i_ri(28),
      q   => not_aux63,
      vdd => vdd,
      vss => vss
   );

not_i_ri_28_ins : inv_x2
   port map (
      i   => i_ri(28),
      nq  => not_i_ri(28),
      vdd => vdd,
      vss => vss
   );

not_aux62_ins : o2_x2
   port map (
      i0  => i_ri(31),
      i1  => i_ri(29),
      q   => not_aux62,
      vdd => vdd,
      vss => vss
   );

not_i_ri_29_ins : inv_x2
   port map (
      i   => mbk_buf_i_ri(29),
      nq  => not_i_ri(29),
      vdd => vdd,
      vss => vss
   );

not_aux144_ins : o2_x2
   port map (
      i0  => bubble_sd,
      i1  => hold_sd,
      q   => not_aux144,
      vdd => vdd,
      vss => vss
   );

not_c0unuse_re_ins : inv_x2
   port map (
      i   => c0unuse_re,
      nq  => not_c0unuse_re,
      vdd => vdd,
      vss => vss
   );

not_nextsr_rx_3_ins : inv_x2
   port map (
      i   => nextsr_rx(3),
      nq  => not_nextsr_rx(3),
      vdd => vdd,
      vss => vss
   );

not_nextsr_rx_1_ins : inv_x2
   port map (
      i   => nextsr_rx(1),
      nq  => not_nextsr_rx(1),
      vdd => vdd,
      vss => vss
   );

not_iabuser_re_ins : inv_x2
   port map (
      i   => iabuser_re,
      nq  => not_iabuser_re,
      vdd => vdd,
      vss => vss
   );

not_i_type_rd_9_ins : inv_x2
   port map (
      i   => i_type_rd(9),
      nq  => not_i_type_rd(9),
      vdd => vdd,
      vss => vss
   );

not_ovr_re_ins : inv_x2
   port map (
      i   => ovr_re,
      nq  => not_ovr_re,
      vdd => vdd,
      vss => vss
   );

not_syscall_re_ins : inv_x2
   port map (
      i   => syscall_re,
      nq  => not_syscall_re,
      vdd => vdd,
      vss => vss
   );

not_opcod_rd_0_ins : inv_x2
   port map (
      i   => opcod_rd(0),
      nq  => not_opcod_rd(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_12_ins : inv_x2
   port map (
      i   => aux59,
      nq  => inv_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => opcod_rd(5),
      i1  => opcod_rd(1),
      i2  => inv_x2_12_sig,
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux169_ins : o4_x2
   port map (
      i0  => not_opcod_rd(2),
      i1  => not_opcod_rd(3),
      i2  => opcod_rd(4),
      i3  => o3_x2_4_sig,
      q   => not_aux169,
      vdd => vdd,
      vss => vss
   );

not_opcod_rd_1_ins : inv_x2
   port map (
      i   => opcod_rd(1),
      nq  => not_opcod_rd(1),
      vdd => vdd,
      vss => vss
   );

not_opcod_rd_2_ins : inv_x2
   port map (
      i   => opcod_rd(2),
      nq  => not_opcod_rd(2),
      vdd => vdd,
      vss => vss
   );

not_opcod_rd_3_ins : inv_x2
   port map (
      i   => opcod_rd(3),
      nq  => not_opcod_rd(3),
      vdd => vdd,
      vss => vss
   );

not_opcod_rd_4_ins : inv_x2
   port map (
      i   => opcod_rd(4),
      nq  => not_opcod_rd(4),
      vdd => vdd,
      vss => vss
   );

not_opcod_rd_5_ins : inv_x2
   port map (
      i   => opcod_rd(5),
      nq  => not_opcod_rd(5),
      vdd => vdd,
      vss => vss
   );

not_opcod_rd_6_ins : inv_x2
   port map (
      i   => opcod_rd(6),
      nq  => not_opcod_rd(6),
      vdd => vdd,
      vss => vss
   );

not_opcod_rd_7_ins : inv_x2
   port map (
      i   => opcod_rd(7),
      nq  => not_opcod_rd(7),
      vdd => vdd,
      vss => vss
   );

not_break_re_ins : inv_x2
   port map (
      i   => break_re,
      nq  => not_break_re,
      vdd => vdd,
      vss => vss
   );

not_aux143_ins : o2_x2
   port map (
      i0  => hold_se,
      i1  => bubble_se,
      q   => not_aux143,
      vdd => vdd,
      vss => vss
   );

not_res_sm_31_ins : inv_x2
   port map (
      i   => res_sm(31),
      nq  => not_res_sm(31),
      vdd => vdd,
      vss => vss
   );

not_res_sm_1_ins : inv_x2
   port map (
      i   => res_sm(1),
      nq  => not_res_sm(1),
      vdd => vdd,
      vss => vss
   );

not_res_sm_0_ins : inv_x2
   port map (
      i   => res_sm(0),
      nq  => not_res_sm(0),
      vdd => vdd,
      vss => vss
   );

not_s_eq_t_sd_ins : inv_x2
   port map (
      i   => s_eq_t_sd,
      nq  => not_s_eq_t_sd,
      vdd => vdd,
      vss => vss
   );

not_hz_sdm_sd_ins : inv_x2
   port map (
      i   => hz_sdm_sd,
      nq  => not_hz_sdm_sd,
      vdd => vdd,
      vss => vss
   );

not_hz_tdm_sd_ins : inv_x2
   port map (
      i   => hz_tdm_sd,
      nq  => not_hz_tdm_sd,
      vdd => vdd,
      vss => vss
   );

not_hz_sdm_se_ins : inv_x2
   port map (
      i   => hz_sdm_se,
      nq  => not_hz_sdm_se,
      vdd => vdd,
      vss => vss
   );

not_hz_tdm_se_ins : inv_x2
   port map (
      i   => hz_tdm_se,
      nq  => not_hz_tdm_se,
      vdd => vdd,
      vss => vss
   );

not_bubble_si_ins : inv_x2
   port map (
      i   => bubble_si,
      nq  => not_bubble_si,
      vdd => vdd,
      vss => vss
   );

not_hold_si_ins : inv_x2
   port map (
      i   => hold_si,
      nq  => not_hold_si,
      vdd => vdd,
      vss => vss
   );

not_keep_si_ins : inv_x2
   port map (
      i   => keep_si,
      nq  => not_keep_si,
      vdd => vdd,
      vss => vss
   );

not_bubble_sd_ins : inv_x2
   port map (
      i   => bubble_sd,
      nq  => not_bubble_sd,
      vdd => vdd,
      vss => vss
   );

not_hold_sd_ins : inv_x2
   port map (
      i   => hold_sd,
      nq  => not_hold_sd,
      vdd => vdd,
      vss => vss
   );

not_bubble_se_ins : inv_x2
   port map (
      i   => bubble_se,
      nq  => not_bubble_se,
      vdd => vdd,
      vss => vss
   );

not_hold_se_ins : inv_x2
   port map (
      i   => hold_se,
      nq  => not_hold_se,
      vdd => vdd,
      vss => vss
   );

not_bubble_sm_ins : inv_x2
   port map (
      i   => bubble_sm,
      nq  => not_bubble_sm,
      vdd => vdd,
      vss => vss
   );

not_hold_sm_ins : inv_x2
   port map (
      i   => hold_sm,
      nq  => not_hold_sm,
      vdd => vdd,
      vss => vss
   );

not_keep_sm_ins : inv_x2
   port map (
      i   => keep_sm,
      nq  => not_keep_sm,
      vdd => vdd,
      vss => vss
   );

not_reset_xx_ins : inv_x2
   port map (
      i   => reset_xx,
      nq  => not_reset_xx,
      vdd => vdd,
      vss => vss
   );

aux301_ins : a2_x2
   port map (
      i0  => not_opcod_sd_3,
      i1  => not_opcod_sd_5,
      q   => aux301,
      vdd => vdd,
      vss => vss
   );

aux300_ins : no2_x1
   port map (
      i0  => not_aux218,
      i1  => not_opcod_sd_5,
      nq  => aux300,
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => d_berr_n,
      i1  => not_aux291,
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

aux299_ins : no3_x1
   port map (
      i0  => na2_x1_6_sig,
      i1  => iabuser_re,
      i2  => not_aux8,
      nq  => aux299,
      vdd => vdd,
      vss => vss
   );

aux297_ins : no2_x1
   port map (
      i0  => syscall_re,
      i1  => break_re,
      nq  => aux297,
      vdd => vdd,
      vss => vss
   );

aux296_ins : a2_x2
   port map (
      i0  => not_opcod_sd_3,
      i1  => opcod_sd_2,
      q   => aux296,
      vdd => vdd,
      vss => vss
   );

aux295_ins : a2_x2
   port map (
      i0  => mbk_buf_not_opcod_sd_0,
      i1  => mbk_buf_not_opcod_sd_4,
      q   => aux295,
      vdd => vdd,
      vss => vss
   );

inv_x2_13_ins : inv_x2
   port map (
      i   => not_aux289,
      nq  => inv_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

aux291_ins : o3_x2
   port map (
      i0  => lamalgn_xm,
      i1  => inv_x2_13_sig,
      i2  => lasviol_xm,
      q   => aux291,
      vdd => vdd,
      vss => vss
   );

aux286_ins : no2_x1
   port map (
      i0  => not_opcod_sd_1,
      i1  => not_opcod_sd_5,
      nq  => aux286,
      vdd => vdd,
      vss => vss
   );

aux285_ins : no2_x1
   port map (
      i0  => not_aux243,
      i1  => not_aux284,
      nq  => aux285,
      vdd => vdd,
      vss => vss
   );

o2_x2_8_ins : o2_x2
   port map (
      i0  => not_opcod_sd_1,
      i1  => aux265,
      q   => o2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i1  => mbk_buf_not_opcod_sd_0,
      i0  => mbk_buf_not_opcod_sd_4,
      i2  => not_opcod_sd_6,
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

aux282_ins : a4_x2
   port map (
      i2  => not_opcod_sd_7,
      i0  => nao22_x1_2_sig,
      i1  => not_opcod_sd_5,
      i3  => o2_x2_8_sig,
      q   => aux282,
      vdd => vdd,
      vss => vss
   );

aux273_ins : no2_x1
   port map (
      i0  => not_aux246,
      i1  => not_aux243,
      nq  => aux273,
      vdd => vdd,
      vss => vss
   );

aux269_ins : a3_x2
   port map (
      i0  => aux178,
      i1  => not_opcod_sd_1,
      i2  => mbk_buf_opcod_sd_0,
      q   => aux269,
      vdd => vdd,
      vss => vss
   );

aux267_ins : a2_x2
   port map (
      i0  => not_aux266,
      i1  => not_opcod_sd_5,
      q   => aux267,
      vdd => vdd,
      vss => vss
   );

aux265_ins : no2_x1
   port map (
      i0  => not_aux72,
      i1  => mbk_buf_not_opcod_sd_4,
      nq  => aux265,
      vdd => vdd,
      vss => vss
   );

aux259_ins : o2_x2
   port map (
      i0  => mbk_buf_not_opcod_sd_0,
      i1  => not_opcod_sd_1,
      q   => aux259,
      vdd => vdd,
      vss => vss
   );

inv_x2_14_ins : inv_x2
   port map (
      i   => aux241,
      nq  => inv_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

aux254_ins : noa22_x1
   port map (
      i0  => inv_x2_14_sig,
      i1  => not_aux242,
      i2  => not_opcod_sd_1,
      nq  => aux254,
      vdd => vdd,
      vss => vss
   );

aux249_ins : no2_x1
   port map (
      i0  => mbk_buf_not_opcod_sd_0,
      i1  => aux248,
      nq  => aux249,
      vdd => vdd,
      vss => vss
   );

aux248_ins : na2_x1
   port map (
      i0  => mbk_buf_not_opcod_sd_4,
      i1  => not_opcod_sd_7,
      nq  => aux248,
      vdd => vdd,
      vss => vss
   );

aux245_ins : a2_x2
   port map (
      i0  => not_opcod_sd_7,
      i1  => not_opcod_sd_1,
      q   => aux245,
      vdd => vdd,
      vss => vss
   );

aux243_ins : a2_x2
   port map (
      i0  => not_aux242,
      i1  => not_opcod_sd_4,
      q   => aux243,
      vdd => vdd,
      vss => vss
   );

aux242_ins : xr2_x1
   port map (
      i0  => opcod_sd_7,
      i1  => opcod_sd_6,
      q   => aux242,
      vdd => vdd,
      vss => vss
   );

aux241_ins : no2_x1
   port map (
      i0  => not_aux240,
      i1  => not_opcod_sd_7,
      nq  => aux241,
      vdd => vdd,
      vss => vss
   );

aux239_ins : no3_x1
   port map (
      i0  => mbk_buf_opcod_sd_0,
      i1  => not_opcod_sd_5,
      i2  => not_aux73,
      nq  => aux239,
      vdd => vdd,
      vss => vss
   );

aux237_ins : an12_x1
   port map (
      i0  => not_opcod_sd_5,
      i1  => aux236,
      q   => aux237,
      vdd => vdd,
      vss => vss
   );

aux236_ins : no2_x1
   port map (
      i0  => not_aux73,
      i1  => not_opcod_sd_1,
      nq  => aux236,
      vdd => vdd,
      vss => vss
   );

aux235_ins : o2_x2
   port map (
      i0  => mbk_buf_not_opcod_sd_0,
      i1  => aux66,
      q   => aux235,
      vdd => vdd,
      vss => vss
   );

aux234_ins : a2_x2
   port map (
      i0  => not_aux233,
      i1  => aux232,
      q   => aux234,
      vdd => vdd,
      vss => vss
   );

aux232_ins : na2_x1
   port map (
      i0  => not_opcod_sd_6,
      i1  => mbk_buf_not_opcod_sd_4,
      nq  => aux232,
      vdd => vdd,
      vss => vss
   );

aux231_ins : an12_x1
   port map (
      i0  => aux229,
      i1  => not_aux230,
      q   => aux231,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => not_opcod_sd_5,
      i1  => not_aux226,
      i2  => not_aux73,
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

aux229_ins : a2_x2
   port map (
      i0  => noa22_x1_6_sig,
      i1  => not_opcod_sd_3,
      q   => aux229,
      vdd => vdd,
      vss => vss
   );

aux222_ins : no3_x1
   port map (
      i0  => not_aux2,
      i1  => not_opcod_sd_5,
      i2  => not_aux220,
      nq  => aux222,
      vdd => vdd,
      vss => vss
   );

aux217_ins : no3_x1
   port map (
      i0  => i_ri(28),
      i1  => i_ri(27),
      i2  => mbk_buf_i_ri(31),
      nq  => aux217,
      vdd => vdd,
      vss => vss
   );

aux215_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux62,
      i1  => i_ri(27),
      nq  => aux215,
      vdd => vdd,
      vss => vss
   );

aux213_ins : o2_x2
   port map (
      i1  => not_aux63,
      i0  => i_ri(27),
      q   => aux213,
      vdd => vdd,
      vss => vss
   );

aux211_ins : no2_x1
   port map (
      i0  => not_aux4,
      i1  => not_opcod_sd_5,
      nq  => aux211,
      vdd => vdd,
      vss => vss
   );

aux189_ins : no2_x1
   port map (
      i0  => not_i_write_sd,
      i1  => not_i_type_sd_25,
      nq  => aux189,
      vdd => vdd,
      vss => vss
   );

aux182_ins : no2_x1
   port map (
      i0  => not_aux181,
      i1  => not_opcod_sd_5,
      nq  => aux182,
      vdd => vdd,
      vss => vss
   );

aux178_ins : a2_x2
   port map (
      i0  => mbk_buf_not_opcod_sd_4,
      i1  => aux177,
      q   => aux178,
      vdd => vdd,
      vss => vss
   );

aux177_ins : no2_x1
   port map (
      i0  => not_opcod_sd_7,
      i1  => opcod_sd_6,
      nq  => aux177,
      vdd => vdd,
      vss => vss
   );

no4_x1_7_ins : no4_x1
   port map (
      i0  => opcod_rd(6),
      i1  => not_opcod_rd(5),
      i2  => opcod_rd(1),
      i3  => not_opcod_rd(7),
      nq  => no4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => opcod_rd(3),
      i1  => not_opcod_rd(4),
      i2  => opcod_rd(2),
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

aux176_ins : na3_x1
   port map (
      i0  => not_opcod_rd(0),
      i1  => no3_x1_sig,
      i2  => no4_x1_7_sig,
      nq  => aux176,
      vdd => vdd,
      vss => vss
   );

aux159_ins : noa22_x1
   port map (
      i0  => not_hold_sd,
      i1  => not_i_type_sd_4,
      i2  => bubble_sd,
      nq  => aux159,
      vdd => vdd,
      vss => vss
   );

aux150_ins : a2_x2
   port map (
      i0  => not_intrq_xx,
      i1  => not_excrq_xm,
      q   => aux150,
      vdd => vdd,
      vss => vss
   );

aux148_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => bubble_sm,
      nq  => aux148,
      vdd => vdd,
      vss => vss
   );

aux147_ins : na2_x1
   port map (
      i0  => hold_si,
      i1  => not_bubble_si,
      nq  => aux147,
      vdd => vdd,
      vss => vss
   );

aux146_ins : na2_x1
   port map (
      i0  => hold_sd,
      i1  => not_bubble_sd,
      nq  => aux146,
      vdd => vdd,
      vss => vss
   );

aux145_ins : na2_x1
   port map (
      i0  => hold_se,
      i1  => not_bubble_se,
      nq  => aux145,
      vdd => vdd,
      vss => vss
   );

aux86_ins : no3_x1
   port map (
      i0  => opcod_sd_5,
      i1  => not_opcod_sd_1,
      i2  => not_aux84,
      nq  => aux86,
      vdd => vdd,
      vss => vss
   );

aux84_ins : no2_x1
   port map (
      i0  => not_aux2,
      i1  => mbk_buf_opcod_sd_0,
      nq  => aux84,
      vdd => vdd,
      vss => vss
   );

aux83_ins : no3_x1
   port map (
      i0  => opcod_sd_5,
      i1  => not_opcod_sd_3,
      i2  => not_aux81,
      nq  => aux83,
      vdd => vdd,
      vss => vss
   );

aux78_ins : no2_x1
   port map (
      i0  => not_aux2,
      i1  => not_opcod_sd_1,
      nq  => aux78,
      vdd => vdd,
      vss => vss
   );

aux74_ins : no2_x1
   port map (
      i0  => not_aux73,
      i1  => mbk_buf_not_opcod_sd_0,
      nq  => aux74,
      vdd => vdd,
      vss => vss
   );

aux73_ins : a2_x2
   port map (
      i0  => mbk_buf_not_opcod_sd_4,
      i1  => aux72,
      q   => aux73,
      vdd => vdd,
      vss => vss
   );

aux72_ins : a2_x2
   port map (
      i0  => not_opcod_sd_6,
      i1  => not_opcod_sd_7,
      q   => aux72,
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => not_opcod_sd_3,
      i1  => not_opcod_sd_5,
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => aux66,
      i1  => not_opcod_sd_1,
      i2  => opcod_sd_4,
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

aux71_ins : noa22_x1
   port map (
      i0  => na3_x1_6_sig,
      i1  => not_aux4,
      i2  => na2_x1_7_sig,
      nq  => aux71,
      vdd => vdd,
      vss => vss
   );

aux66_ins : a2_x2
   port map (
      i0  => not_opcod_sd_7,
      i1  => opcod_sd_6,
      q   => aux66,
      vdd => vdd,
      vss => vss
   );

aux59_ins : no2_x1
   port map (
      i0  => opcod_rd(6),
      i1  => opcod_rd(7),
      nq  => aux59,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => not_i_type_re(10),
      i1  => i_type_re(2),
      i2  => not_res_sm(1),
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_9_ins : o2_x2
   port map (
      i0  => not_aux51,
      i1  => not_aux55,
      q   => o2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

aux56_ins : no2_x1
   port map (
      i0  => o2_x2_9_sig,
      i1  => no3_x1_2_sig,
      nq  => aux56,
      vdd => vdd,
      vss => vss
   );

aux50_ins : na2_x1
   port map (
      i1  => not_copy_sd,
      i0  => mbk_buf_not_stall_sd,
      nq  => aux50,
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => not_aux190,
      i1  => not_aux50,
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

aux49_ins : nao22_x1
   port map (
      i1  => a2_x2_2_sig,
      i0  => kill_si,
      i2  => not_kill_si,
      nq  => aux49,
      vdd => vdd,
      vss => vss
   );

aux46_ins : on12_x1
   port map (
      i0  => mbk_buf_not_copy_sd,
      i1  => exec_sd,
      q   => aux46,
      vdd => vdd,
      vss => vss
   );

aux45_ins : na2_x1
   port map (
      i0  => not_stall_sm,
      i1  => not_copy_sm,
      nq  => aux45,
      vdd => vdd,
      vss => vss
   );

aux44_ins : na2_x1
   port map (
      i0  => not_stall_se,
      i1  => not_kill_se,
      nq  => aux44,
      vdd => vdd,
      vss => vss
   );

aux42_ins : on12_x1
   port map (
      i0  => not_copy_sm,
      i1  => exec_sm,
      q   => aux42,
      vdd => vdd,
      vss => vss
   );

aux8_ins : no2_x1
   port map (
      i0  => iasviol_re,
      i1  => iamalgn_re,
      nq  => aux8,
      vdd => vdd,
      vss => vss
   );

aux5_ins : na2_x1
   port map (
      i0  => not_opcod_sd_5,
      i1  => aux4,
      nq  => aux5,
      vdd => vdd,
      vss => vss
   );

aux4_ins : no2_x1
   port map (
      i0  => not_aux3,
      i1  => not_opcod_sd_1,
      nq  => aux4,
      vdd => vdd,
      vss => vss
   );

aux3_ins : no2_x1
   port map (
      i0  => not_aux2,
      i1  => mbk_buf_not_opcod_sd_0,
      nq  => aux3,
      vdd => vdd,
      vss => vss
   );

aux2_ins : no3_x1
   port map (
      i0  => not_opcod_sd_6,
      i1  => opcod_sd_4,
      i2  => not_opcod_sd_7,
      nq  => aux2,
      vdd => vdd,
      vss => vss
   );

aux0_ins : na2_x1
   port map (
      i0  => not_intrq_xx,
      i1  => not_reset_xx,
      nq  => aux0,
      vdd => vdd,
      vss => vss
   );

excrq_xm_ins : na2_x1
   port map (
      i0  => d_berr_n,
      i1  => not_earlyex_xm,
      nq  => excrq_xm,
      vdd => vdd,
      vss => vss
   );

inv_x2_15_ins : inv_x2
   port map (
      i   => sr_1_re,
      nq  => inv_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

lasviol_xm_ins : no3_x1
   port map (
      i0  => inv_x2_15_sig,
      i1  => not_i_type_re(4),
      i2  => not_res_sm(31),
      nq  => lasviol_xm,
      vdd => vdd,
      vss => vss
   );

lamalgn_xm_ins : no2_x1
   port map (
      i0  => not_aux303,
      i1  => not_i_type_re(4),
      nq  => lamalgn_xm,
      vdd => vdd,
      vss => vss
   );

write_sm_ins : an12_x1
   port map (
      i0  => fstswap_sm,
      i1  => i_type_re(3),
      q   => write_sm,
      vdd => vdd,
      vss => vss
   );

overflw_se_ins : xr2_x1
   port map (
      i0  => carith_31_se,
      i1  => carith_32_se,
      q   => overflw_se,
      vdd => vdd,
      vss => vss
   );

exec_sm_ins : a2_x2
   port map (
      i0  => not_aux45,
      i1  => not_kill_sm,
      q   => exec_sm,
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => not_hz_tdm_se,
      i1  => not_hz_sdm_se,
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => na2_x1_8_sig,
      i1  => i_type_rd(23),
      i2  => i_type_re(8),
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

stall_se_ins : noa22_x1
   port map (
      i0  => na3_x1_7_sig,
      i1  => not_aux45,
      i2  => kill_se,
      nq  => stall_se,
      vdd => vdd,
      vss => vss
   );

kill_se_ins : na2_x1
   port map (
      i0  => not_aux0,
      i1  => not_excrq_xm,
      nq  => kill_se,
      vdd => vdd,
      vss => vss
   );

exec_sd_ins : a2_x2
   port map (
      i0  => not_aux50,
      i1  => not_kill_se,
      q   => exec_sd,
      vdd => vdd,
      vss => vss
   );

kill_si_ins : na4_x1
   port map (
      i0  => not_intrq_xx,
      i1  => not_excrq_xm,
      i2  => not_sleep_sd,
      i3  => not_reset_xx,
      nq  => kill_si,
      vdd => vdd,
      vss => vss
   );

treadr0_sd_ins : no2_x1
   port map (
      i0  => not_aux89,
      i1  => i_ri(16),
      nq  => treadr0_sd,
      vdd => vdd,
      vss => vss
   );

sreadr0_sd_ins : no2_x1
   port map (
      i0  => not_aux117,
      i1  => i_ri(21),
      nq  => sreadr0_sd,
      vdd => vdd,
      vss => vss
   );

s_le_z_sd_ins : o2_x2
   port map (
      i0  => s_eq_z_sd,
      i1  => s_31_sd,
      q   => s_le_z_sd,
      vdd => vdd,
      vss => vss
   );

fstswap_sm_ins : a2_x2
   port map (
      i0  => swap_re,
      i1  => copycap_re,
      q   => fstswap_sm,
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i1  => not_aux213,
      i0  => i_ri(26),
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => not_i_ri(30),
      i2  => a2_x2_3_sig,
      i1  => not_i_ri(16),
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => not_i_ri(0),
      i1  => not_aux214,
      i2  => a3_x2_3_sig,
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_ins : mx2_x2
   port map (
      cmd => i_ri(25),
      i0  => not_i_ri(23),
      i1  => not_i_ri(0),
      q   => mx2_x2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => mx2_x2_sig,
      i1  => i_ri(30),
      i2  => mbk_buf_aux213,
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

opcod_sd_0_ins : ao22_x2
   port map (
      i0  => noa22_x1_8_sig,
      i1  => i_ri(26),
      i2  => noa22_x1_7_sig,
      q   => opcod_sd_0,
      vdd => vdd,
      vss => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => i_ri(30),
      i1  => not_i_ri(27),
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => not_i_ri(1),
      i1  => i_ri(25),
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_10_ins : o2_x2
   port map (
      i0  => i_ri(24),
      i1  => i_ri(25),
      q   => o2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_9_ins : noa22_x1
   port map (
      i0  => o2_x2_10_sig,
      i1  => na2_x1_10_sig,
      i2  => na2_x1_9_sig,
      nq  => noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => not_i_ri(27),
      i1  => not_i_ri(1),
      i2  => not_i_ri(26),
      i3  => not_i_ri(30),
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_8_ins : na3_x1
   port map (
      i0  => not_i_ri(27),
      i1  => i_ri(26),
      i2  => not_i_ri(17),
      nq  => na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => na3_x1_8_sig,
      i1  => na4_x1_2_sig,
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => i_ri(26),
      i1  => i_ri(30),
      i2  => not_i_ri(27),
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_3_ins : oa22_x2
   port map (
      i0  => not_i_ri(27),
      i1  => mbk_buf_not_aux63,
      i2  => a3_x2_4_sig,
      q   => oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

opcod_sd_1_ins : no3_x1
   port map (
      i0  => oa22_x2_3_sig,
      i1  => na2_x1_11_sig,
      i2  => noa22_x1_9_sig,
      nq  => opcod_sd_1,
      vdd => vdd,
      vss => vss
   );

on12_x1_6_ins : on12_x1
   port map (
      i0  => aux215,
      i1  => i_ri(26),
      q   => on12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => i_ri(2),
      i1  => i_ri(25),
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_4_ins : oa22_x2
   port map (
      i0  => na2_x1_12_sig,
      i1  => i_ri(30),
      i2  => on12_x1_6_sig,
      q   => oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_3_ins : na4_x1
   port map (
      i0  => i_ri(18),
      i1  => aux215,
      i2  => i_ri(26),
      i3  => not_i_ri(30),
      nq  => na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_5_ins : a3_x2
   port map (
      i0  => not_i_ri(28),
      i1  => na4_x1_3_sig,
      i2  => oa22_x2_4_sig,
      q   => a3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_16_ins : inv_x2
   port map (
      i   => i_ri(2),
      nq  => inv_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_3_ins : a4_x2
   port map (
      i0  => not_i_ri(30),
      i1  => inv_x2_16_sig,
      i2  => not_i_ri(28),
      i3  => not_i_ri(26),
      q   => a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

opcod_sd_2_ins : no2_x1
   port map (
      i0  => a4_x2_3_sig,
      i1  => a3_x2_5_sig,
      nq  => opcod_sd_2,
      vdd => vdd,
      vss => vss
   );

no4_x1_8_ins : no4_x1
   port map (
      i0  => mbk_buf_i_ri(29),
      i1  => i_ri(3),
      i2  => i_ri(30),
      i3  => i_ri(26),
      nq  => no4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => i_ri(26),
      i1  => aux217,
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_17_ins : inv_x2
   port map (
      i   => i_ri(3),
      nq  => inv_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_ins : nmx2_x1
   port map (
      cmd => i_ri(25),
      i0  => not_i_ri(21),
      i1  => inv_x2_17_sig,
      nq  => nmx2_x1_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => not_i_ri(30),
      i1  => nmx2_x1_sig,
      i2  => an12_x1_sig,
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_4_ins : na4_x1
   port map (
      i0  => i_ri(26),
      i1  => i_ri(19),
      i2  => not_i_ri(30),
      i3  => aux217,
      nq  => na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => na4_x1_4_sig,
      i1  => not_i_ri(29),
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

opcod_sd_3_ins : noa22_x1
   port map (
      i0  => a2_x2_4_sig,
      i1  => nao22_x1_3_sig,
      i2  => no4_x1_8_sig,
      nq  => opcod_sd_3,
      vdd => vdd,
      vss => vss
   );

na3_x1_10_ins : na3_x1
   port map (
      i0  => not_i_ri(20),
      i1  => i_ri(26),
      i2  => not_i_ri(30),
      nq  => na3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_11_ins : o2_x2
   port map (
      i0  => not_aux213,
      i1  => i_ri(30),
      q   => o2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => not_aux214,
      i1  => not_i_ri(4),
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_9_ins : na3_x1
   port map (
      i0  => na2_x1_13_sig,
      i1  => o2_x2_11_sig,
      i2  => na3_x1_10_sig,
      nq  => na3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_2_ins : nmx2_x1
   port map (
      cmd => i_ri(25),
      i0  => not_i_ri(22),
      i1  => not_i_ri(4),
      nq  => nmx2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_18_ins : inv_x2
   port map (
      i   => mbk_buf_i_ri(31),
      nq  => inv_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_5_ins : na4_x1
   port map (
      i0  => inv_x2_18_sig,
      i1  => not_aux294,
      i2  => not_i_ri(29),
      i3  => not_i_ri(28),
      nq  => na4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => na4_x1_5_sig,
      i1  => nmx2_x1_2_sig,
      i2  => i_ri(27),
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

opcod_sd_4_ins : no2_x1
   port map (
      i0  => no3_x1_3_sig,
      i1  => na3_x1_9_sig,
      nq  => opcod_sd_4,
      vdd => vdd,
      vss => vss
   );

o4_x2_7_ins : o4_x2
   port map (
      i0  => mbk_buf_i_ri(31),
      i1  => i_ri(5),
      i2  => i_ri(26),
      i3  => i_ri(30),
      q   => o4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => i_ri(25),
      i1  => not_i_ri(30),
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_11_ins : na3_x1
   port map (
      i0  => not_i_ri(29),
      i1  => not_i_ri(28),
      i2  => not_i_ri(27),
      nq  => na3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => na3_x1_11_sig,
      i1  => no2_x1_5_sig,
      i2  => i_ri(26),
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

opcod_sd_5_ins : ao22_x2
   port map (
      i0  => no3_x1_4_sig,
      i1  => mbk_buf_i_ri(31),
      i2  => o4_x2_7_sig,
      q   => opcod_sd_5,
      vdd => vdd,
      vss => vss
   );

opcod_sd_6_ins : na2_x1
   port map (
      i0  => not_aux213,
      i1  => not_i_ri(26),
      nq  => opcod_sd_6,
      vdd => vdd,
      vss => vss
   );

opcod_sd_7_ins : na2_x4
   port map (
      i1  => not_aux213,
      i0  => not_i_ri(30),
      nq  => opcod_sd_7,
      vdd => vdd,
      vss => vss
   );

i_write_sm_ins : na2_x1
   port map (
      i0  => not_i_type_re(7),
      i1  => not_i_type_re(8),
      nq  => i_write_sm,
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => not_aux276,
      i1  => not_opcod_sd_3,
      i2  => not_aux271,
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_5_ins : oa22_x2
   port map (
      i0  => not_opcod_sd_2,
      i1  => nao22_x1_4_sig,
      i2  => aux229,
      q   => oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => not_aux272,
      i1  => opcod_sd_5,
      i2  => not_aux211,
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

i_type_sd_21_ins : oa22_x2
   port map (
      i0  => aux296,
      i1  => nao22_x1_5_sig,
      i2  => oa22_x2_5_sig,
      q   => i_type_sd_21,
      vdd => vdd,
      vss => vss
   );

no4_x1_9_ins : no4_x1
   port map (
      i0  => opcod_sd_5,
      i1  => not_aux243,
      i2  => not_opcod_sd_3,
      i3  => not_aux266,
      nq  => no4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_19_ins : inv_x2
   port map (
      i   => aux282,
      nq  => inv_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_2_ins : ao22_x2
   port map (
      i0  => not_opcod_sd_5,
      i1  => not_aux81,
      i2  => inv_x2_19_sig,
      q   => ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i1  => ao22_x2_2_sig,
      i0  => opcod_sd_3,
      i2  => mbk_buf_not_aux276,
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_7_ins : on12_x1
   port map (
      i0  => aux285,
      i1  => not_opcod_sd_5,
      q   => on12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_12_ins : na3_x1
   port map (
      i0  => not_aux283,
      i1  => not_opcod_sd_5,
      i2  => aux243,
      nq  => na3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_10_ins : noa22_x1
   port map (
      i0  => na3_x1_12_sig,
      i1  => on12_x1_7_sig,
      i2  => not_opcod_sd_2,
      nq  => noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_13_ins : na3_x1
   port map (
      i0  => aux259,
      i1  => not_opcod_sd_5,
      i2  => opcod_sd_7,
      nq  => na3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_8_ins : on12_x1
   port map (
      i0  => na3_x1_13_sig,
      i1  => not_opcod_sd_3,
      q   => on12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

i_type_sd_22_ins : oa2ao222_x2
   port map (
      i0  => on12_x1_8_sig,
      i1  => noa22_x1_10_sig,
      i2  => nao22_x1_6_sig,
      i3  => no4_x1_9_sig,
      i4  => not_opcod_sd_2,
      q   => i_type_sd_22,
      vdd => vdd,
      vss => vss
   );

o2_x2_12_ins : o2_x2
   port map (
      i0  => not_opcod_sd_3,
      i1  => not_opcod_sd_5,
      q   => o2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_4_ins : a4_x2
   port map (
      i0  => opcod_sd_2,
      i1  => o2_x2_12_sig,
      i2  => aux2,
      i3  => not_aux288,
      q   => a4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_13_ins : o2_x2
   port map (
      i0  => not_opcod_sd_7,
      i1  => aux295,
      q   => o2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_6_ins : na4_x1
   port map (
      i0  => o2_x2_13_sig,
      i1  => aux301,
      i2  => not_opcod_sd_1,
      i3  => aux242,
      nq  => na4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_2_ins : an12_x1
   port map (
      i0  => aux222,
      i1  => not_aux230,
      q   => an12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => an12_x1_2_sig,
      i1  => na4_x1_6_sig,
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

i_type_sd_26_ins : oa22_x2
   port map (
      i0  => na2_x1_14_sig,
      i1  => not_opcod_sd_2,
      i2  => a4_x2_4_sig,
      q   => i_type_sd_26,
      vdd => vdd,
      vss => vss
   );

inv_x2_20_ins : inv_x2
   port map (
      i   => reset_n,
      nq  => inv_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

reset_rx_ins : sff1_x4
   port map (
      ck  => ck,
      i   => inv_x2_20_sig,
      q   => reset_rx,
      vdd => vdd,
      vss => vss
   );

noa22_x1_11_ins : noa22_x1
   port map (
      i0  => not_break_re,
      i1  => not_aux143,
      i2  => bubble_se,
      nq  => noa22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => not_aux169,
      i1  => not_opcod_rd(0),
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_3_ins : ao22_x2
   port map (
      i0  => no2_x1_6_sig,
      i1  => hold_se,
      i2  => noa22_x1_11_sig,
      q   => ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

break_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_3_sig,
      q   => break_re,
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_syscall_re,
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_4_ins : ao22_x2
   port map (
      i0  => opcod_rd(0),
      i1  => not_aux169,
      i2  => not_hold_se,
      q   => ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => ao22_x2_4_sig,
      i2  => a2_x2_5_sig,
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

syscall_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_5_sig,
      q   => syscall_re,
      vdd => vdd,
      vss => vss
   );

noa22_x1_12_ins : noa22_x1
   port map (
      i0  => i_type_rd(9),
      i1  => overflw_se,
      i2  => hold_se,
      nq  => noa22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_ovr_re,
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_6_ins : no3_x1
   port map (
      i0  => a2_x2_6_sig,
      i1  => noa22_x1_12_sig,
      i2  => bubble_se,
      nq  => no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

ovr_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_6_sig,
      q   => ovr_re,
      vdd => vdd,
      vss => vss
   );

oa22_x2_6_ins : oa22_x2
   port map (
      i0  => not_hold_se,
      i1  => i_berr_n,
      i2  => bubble_se,
      q   => oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_13_ins : noa22_x1
   port map (
      i0  => not_iabuser_re,
      i1  => not_aux143,
      i2  => oa22_x2_6_sig,
      nq  => noa22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

iabuser_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_13_sig,
      q   => iabuser_re,
      vdd => vdd,
      vss => vss
   );

inv_x2_21_ins : inv_x2
   port map (
      i   => not_aux143,
      nq  => inv_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_6_ins : ao22_x2
   port map (
      i0  => iasviol_re,
      i1  => inv_x2_21_sig,
      i2  => not_bubble_se,
      q   => ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_8_ins : ao22_x2
   port map (
      i0  => aux176,
      i1  => nextsr_rx(3),
      i2  => nextpc_31_se,
      q   => ao22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_7_ins : na4_x1
   port map (
      i0  => opcod_rd(7),
      i1  => nextpc_31_se,
      i2  => opcod_rd(5),
      i3  => not_opcod_rd(6),
      nq  => na4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_8_ins : na4_x1
   port map (
      i0  => not_opcod_rd(3),
      i1  => not_opcod_rd(1),
      i2  => opcod_rd(4),
      i3  => not_opcod_rd(2),
      nq  => na4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_7_ins : no3_x1
   port map (
      i0  => na4_x1_8_sig,
      i1  => na4_x1_7_sig,
      i2  => opcod_rd(0),
      nq  => no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_7_ins : ao22_x2
   port map (
      i0  => no3_x1_7_sig,
      i1  => nextsr_rx(1),
      i2  => ao22_x2_8_sig,
      q   => ao22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_5_ins : ao22_x2
   port map (
      i0  => ao22_x2_7_sig,
      i1  => hold_se,
      i2  => ao22_x2_6_sig,
      q   => ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

iasviol_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_5_sig,
      q   => iasviol_re,
      vdd => vdd,
      vss => vss
   );

no3_x1_8_ins : no3_x1
   port map (
      i0  => nextpc_1_se,
      i1  => nextpc_0_se,
      i2  => hold_se,
      nq  => no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_9_ins : on12_x1
   port map (
      i0  => not_bubble_se,
      i1  => no3_x1_8_sig,
      q   => on12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_22_ins : inv_x2
   port map (
      i   => iamalgn_re,
      nq  => inv_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_14_ins : noa22_x1
   port map (
      i0  => inv_x2_22_sig,
      i1  => not_aux143,
      i2  => on12_x1_9_sig,
      nq  => noa22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

iamalgn_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_14_sig,
      q   => iamalgn_re,
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => c0unuse_rd,
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_c0unuse_re,
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_9_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_7_sig,
      i2  => no2_x1_7_sig,
      nq  => no3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

c0unuse_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_9_sig,
      q   => c0unuse_re,
      vdd => vdd,
      vss => vss
   );

inv_x2_23_ins : inv_x2
   port map (
      i   => c0unuse_rd,
      nq  => inv_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_7_ins : oa22_x2
   port map (
      i0  => inv_x2_23_sig,
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_24_ins : inv_x2
   port map (
      i   => sr_28_ri,
      nq  => inv_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_5_ins : a4_x2
   port map (
      i0  => not_opcod_sd_2,
      i1  => sr_1_ri,
      i2  => not_opcod_sd_3,
      i3  => inv_x2_24_sig,
      q   => a4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_6_ins : a3_x2
   port map (
      i0  => not_opcod_sd_5,
      i1  => not_opcod_sd_1,
      i2  => aux178,
      q   => a3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => aux182,
      i1  => a3_x2_6_sig,
      i2  => a4_x2_5_sig,
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_15_ins : noa22_x1
   port map (
      i0  => nao22_x1_7_sig,
      i1  => not_hold_sd,
      i2  => oa22_x2_7_sig,
      nq  => noa22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

c0unuse_rd_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_15_sig,
      q   => c0unuse_rd,
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => illgins_rd,
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_illgins_re,
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_10_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_8_sig,
      i2  => no2_x1_8_sig,
      nq  => no3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

illgins_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_10_sig,
      q   => illgins_re,
      vdd => vdd,
      vss => vss
   );

inv_x2_25_ins : inv_x2
   port map (
      i   => not_aux144,
      nq  => inv_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_10_ins : ao22_x2
   port map (
      i0  => illgins_rd,
      i1  => inv_x2_25_sig,
      i2  => not_bubble_sd,
      q   => ao22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_3_ins : an12_x1
   port map (
      i0  => aux267,
      i1  => aux243,
      q   => an12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => not_aux284,
      i1  => aux245,
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_8_ins : nao22_x1
   port map (
      i0  => not_opcod_sd_5,
      i1  => no2_x1_9_sig,
      i2  => an12_x1_3_sig,
      nq  => nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_14_ins : o2_x2
   port map (
      i0  => mbk_buf_not_opcod_sd_4,
      i1  => not_opcod_sd_7,
      q   => o2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_16_ins : noa22_x1
   port map (
      i0  => o2_x2_14_sig,
      i1  => not_aux242,
      i2  => not_opcod_sd_1,
      nq  => noa22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_9_ins : nao22_x1
   port map (
      i0  => aux248,
      i1  => mbk_buf_opcod_sd_0,
      i2  => not_opcod_sd_1,
      nq  => nao22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_12_ins : xr2_x1
   port map (
      i0  => opcod_sd_7,
      i1  => aux232,
      q   => xr2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i0  => xr2_x1_12_sig,
      i1  => nao22_x1_9_sig,
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => not_opcod_sd_5,
      i1  => mbk_buf_aux273,
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_13_ins : xr2_x1
   port map (
      i0  => opcod_sd_4,
      i1  => opcod_sd_6,
      q   => xr2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_7_ins : a3_x2
   port map (
      i0  => mbk_buf_not_opcod_sd_0,
      i1  => not_opcod_sd_1,
      i2  => opcod_sd_7,
      q   => a3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => a3_x2_7_sig,
      i1  => xr2_x1_13_sig,
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_15_sig,
      i1  => no2_x1_11_sig,
      i2  => no2_x1_10_sig,
      i3  => noa22_x1_16_sig,
      i4  => not_opcod_sd_5,
      q   => oa2ao222_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => not_aux288,
      i1  => not_opcod_sd_7,
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => not_aux283,
      i1  => not_aux301,
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_11_ins : no3_x1
   port map (
      i0  => no2_x1_13_sig,
      i1  => no2_x1_12_sig,
      i2  => not_aux243,
      nq  => no3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_12_ins : no3_x1
   port map (
      i0  => mbk_buf_opcod_sd_0,
      i1  => not_opcod_sd_1,
      i2  => opcod_sd_7,
      nq  => no3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => opcod_sd_5,
      i1  => no3_x1_12_sig,
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_10_ins : nao22_x1
   port map (
      i0  => not_opcod_sd_3,
      i1  => no2_x1_14_sig,
      i2  => no3_x1_11_sig,
      nq  => nao22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_ins : mx3_x2
   port map (
      cmd0 => not_opcod_sd_2,
      cmd1 => not_opcod_sd_3,
      i0   => nao22_x1_10_sig,
      i1   => oa2ao222_x2_sig,
      i2   => nao22_x1_8_sig,
      q    => mx3_x2_sig,
      vdd  => vdd,
      vss  => vss
   );

ao22_x2_9_ins : ao22_x2
   port map (
      i0  => mx3_x2_sig,
      i1  => hold_sd,
      i2  => ao22_x2_10_sig,
      q   => ao22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

illgins_rd_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_9_sig,
      q   => illgins_rd,
      vdd => vdd,
      vss => vss
   );

inv_x2_26_ins : inv_x2
   port map (
      i   => aux145,
      nq  => inv_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_ins : ao2o22_x2
   port map (
      i0  => inv_x2_26_sig,
      i1  => bdslot_rd,
      i2  => bdslot_re,
      i3  => aux145,
      q   => ao2o22_x2_sig,
      vdd => vdd,
      vss => vss
   );

bdslot_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao2o22_x2_sig,
      q   => bdslot_re,
      vdd => vdd,
      vss => vss
   );

inv_x2_27_ins : inv_x2
   port map (
      i   => aux146,
      nq  => inv_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_2_ins : ao2o22_x2
   port map (
      i0  => aux146,
      i1  => bdslot_rd,
      i2  => bdslot_ri,
      i3  => inv_x2_27_sig,
      q   => ao2o22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

bdslot_rd_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao2o22_x2_2_sig,
      q   => bdslot_rd,
      vdd => vdd,
      vss => vss
   );

inv_x2_28_ins : inv_x2
   port map (
      i   => bdslot_ri,
      nq  => inv_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_3_ins : nmx2_x1
   port map (
      cmd => aux147,
      i0  => inv_x2_28_sig,
      i1  => not_i_type_sd_5,
      nq  => nmx2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

bdslot_ri_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nmx2_x1_3_sig,
      q   => bdslot_ri,
      vdd => vdd,
      vss => vss
   );

inv_x2_29_ins : inv_x2
   port map (
      i   => read_sm,
      nq  => inv_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_13_ins : no3_x1
   port map (
      i0  => hold_sm,
      i1  => inv_x2_29_sig,
      i2  => bubble_sm,
      nq  => no3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

dread_rm_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_13_sig,
      q   => dread_rm,
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => aux148,
      i1  => rd_rm(0),
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_11_ins : ao22_x2
   port map (
      i0  => not_rd_re(0),
      i1  => not_aux185,
      i2  => not_hold_sm,
      q   => ao22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_14_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => ao22_x2_11_sig,
      i2  => no2_x1_15_sig,
      nq  => no3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

rd_rm_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_14_sig,
      q   => rd_rm(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => rd_rm(1),
      i1  => aux148,
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_12_ins : ao22_x2
   port map (
      i0  => not_rd_re(1),
      i1  => not_aux185,
      i2  => not_hold_sm,
      q   => ao22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_15_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => ao22_x2_12_sig,
      i2  => no2_x1_16_sig,
      nq  => no3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

rd_rm_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_15_sig,
      q   => rd_rm(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => rd_rm(2),
      i1  => aux148,
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_13_ins : ao22_x2
   port map (
      i0  => not_rd_re(2),
      i1  => not_aux185,
      i2  => not_hold_sm,
      q   => ao22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_16_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => ao22_x2_13_sig,
      i2  => no2_x1_17_sig,
      nq  => no3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

rd_rm_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_16_sig,
      q   => rd_rm(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => rd_rm(3),
      i1  => aux148,
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_14_ins : ao22_x2
   port map (
      i0  => not_rd_re(3),
      i1  => not_aux185,
      i2  => not_hold_sm,
      q   => ao22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_17_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => ao22_x2_14_sig,
      i2  => no2_x1_18_sig,
      nq  => no3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

rd_rm_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_17_sig,
      q   => rd_rm(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => rd_rm(4),
      i1  => aux148,
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_15_ins : ao22_x2
   port map (
      i0  => not_rd_re(4),
      i1  => not_aux185,
      i2  => not_hold_sm,
      q   => ao22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_18_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => ao22_x2_15_sig,
      i2  => no2_x1_19_sig,
      nq  => no3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

rd_rm_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_18_sig,
      q   => rd_rm(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => rd_rd(0),
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_rd_re(0),
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_19_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_9_sig,
      i2  => no2_x1_20_sig,
      nq  => no3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

rd_re_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_19_sig,
      q   => rd_re(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => rd_rd(1),
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_rd_re(1),
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_20_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_10_sig,
      i2  => no2_x1_21_sig,
      nq  => no3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

rd_re_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_20_sig,
      q   => rd_re(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_22_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => rd_rd(2),
      nq  => no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_rd_re(2),
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_21_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_11_sig,
      i2  => no2_x1_22_sig,
      nq  => no3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

rd_re_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_21_sig,
      q   => rd_re(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_23_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => rd_rd(3),
      nq  => no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_rd_re(3),
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_22_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_12_sig,
      i2  => no2_x1_23_sig,
      nq  => no3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

rd_re_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_22_sig,
      q   => rd_re(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_24_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => rd_rd(4),
      nq  => no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_rd_re(4),
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_23_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_13_sig,
      i2  => no2_x1_24_sig,
      nq  => no3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

rd_re_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_23_sig,
      q   => rd_re(4),
      vdd => vdd,
      vss => vss
   );

inv_x2_30_ins : inv_x2
   port map (
      i   => not_aux144,
      nq  => inv_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_11_ins : nao22_x1
   port map (
      i0  => inv_x2_30_sig,
      i1  => rd_rd(0),
      i2  => not_bubble_sd,
      nq  => nao22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_18_ins : noa22_x1
   port map (
      i0  => i_ri(11),
      i1  => aux189,
      i2  => hold_sd,
      nq  => noa22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_8_ins : oa22_x2
   port map (
      i0  => not_i_ri(16),
      i1  => not_i_type_sd_6,
      i2  => not_aux188,
      q   => oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_17_ins : noa22_x1
   port map (
      i0  => oa22_x2_8_sig,
      i1  => noa22_x1_18_sig,
      i2  => nao22_x1_11_sig,
      nq  => noa22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

rd_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_17_sig,
      q   => rd_rd(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_31_ins : inv_x2
   port map (
      i   => not_aux144,
      nq  => inv_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_12_ins : nao22_x1
   port map (
      i0  => inv_x2_31_sig,
      i1  => rd_rd(1),
      i2  => not_bubble_sd,
      nq  => nao22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_20_ins : noa22_x1
   port map (
      i0  => i_ri(12),
      i1  => aux189,
      i2  => hold_sd,
      nq  => noa22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_9_ins : oa22_x2
   port map (
      i0  => not_i_ri(17),
      i1  => not_i_type_sd_6,
      i2  => not_aux188,
      q   => oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_19_ins : noa22_x1
   port map (
      i0  => oa22_x2_9_sig,
      i1  => noa22_x1_20_sig,
      i2  => nao22_x1_12_sig,
      nq  => noa22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

rd_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_19_sig,
      q   => rd_rd(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_32_ins : inv_x2
   port map (
      i   => not_aux144,
      nq  => inv_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_13_ins : nao22_x1
   port map (
      i0  => inv_x2_32_sig,
      i1  => rd_rd(2),
      i2  => not_bubble_sd,
      nq  => nao22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_22_ins : noa22_x1
   port map (
      i0  => i_ri(13),
      i1  => aux189,
      i2  => hold_sd,
      nq  => noa22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_10_ins : oa22_x2
   port map (
      i0  => not_i_ri(18),
      i1  => not_i_type_sd_6,
      i2  => not_aux188,
      q   => oa22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_21_ins : noa22_x1
   port map (
      i0  => oa22_x2_10_sig,
      i1  => noa22_x1_22_sig,
      i2  => nao22_x1_13_sig,
      nq  => noa22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

rd_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_21_sig,
      q   => rd_rd(2),
      vdd => vdd,
      vss => vss
   );

inv_x2_33_ins : inv_x2
   port map (
      i   => not_aux144,
      nq  => inv_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_14_ins : nao22_x1
   port map (
      i0  => inv_x2_33_sig,
      i1  => rd_rd(3),
      i2  => not_bubble_sd,
      nq  => nao22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_24_ins : noa22_x1
   port map (
      i0  => i_ri(14),
      i1  => aux189,
      i2  => hold_sd,
      nq  => noa22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_11_ins : oa22_x2
   port map (
      i0  => not_i_ri(19),
      i1  => not_i_type_sd_6,
      i2  => not_aux188,
      q   => oa22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_23_ins : noa22_x1
   port map (
      i0  => oa22_x2_11_sig,
      i1  => noa22_x1_24_sig,
      i2  => nao22_x1_14_sig,
      nq  => noa22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

rd_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_23_sig,
      q   => rd_rd(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_34_ins : inv_x2
   port map (
      i   => not_aux144,
      nq  => inv_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_15_ins : nao22_x1
   port map (
      i0  => inv_x2_34_sig,
      i1  => rd_rd(4),
      i2  => not_bubble_sd,
      nq  => nao22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_26_ins : noa22_x1
   port map (
      i0  => i_ri(15),
      i1  => aux189,
      i2  => hold_sd,
      nq  => noa22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_12_ins : oa22_x2
   port map (
      i0  => not_i_ri(20),
      i1  => not_i_type_sd_6,
      i2  => not_aux188,
      q   => oa22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_25_ins : noa22_x1
   port map (
      i0  => oa22_x2_12_sig,
      i1  => noa22_x1_26_sig,
      i2  => nao22_x1_15_sig,
      nq  => noa22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

rd_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_25_sig,
      q   => rd_rd(4),
      vdd => vdd,
      vss => vss
   );

an12_x1_4_ins : an12_x1
   port map (
      i0  => not_aux7,
      i1  => i_ri(6),
      q   => an12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_3_ins : ao2o22_x2
   port map (
      i0  => hold_sd,
      i1  => an12_x1_4_sig,
      i2  => sham_rd(0),
      i3  => not_hold_sd,
      q   => ao2o22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

sham_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao2o22_x2_3_sig,
      q   => sham_rd(0),
      vdd => vdd,
      vss => vss
   );

an12_x1_5_ins : an12_x1
   port map (
      i0  => not_aux7,
      i1  => i_ri(7),
      q   => an12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_4_ins : ao2o22_x2
   port map (
      i0  => hold_sd,
      i1  => an12_x1_5_sig,
      i2  => sham_rd(1),
      i3  => not_hold_sd,
      q   => ao2o22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

sham_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao2o22_x2_4_sig,
      q   => sham_rd(1),
      vdd => vdd,
      vss => vss
   );

an12_x1_6_ins : an12_x1
   port map (
      i0  => not_aux7,
      i1  => i_ri(8),
      q   => an12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_5_ins : ao2o22_x2
   port map (
      i0  => hold_sd,
      i1  => an12_x1_6_sig,
      i2  => sham_rd(2),
      i3  => not_hold_sd,
      q   => ao2o22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

sham_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao2o22_x2_5_sig,
      q   => sham_rd(2),
      vdd => vdd,
      vss => vss
   );

an12_x1_7_ins : an12_x1
   port map (
      i0  => not_aux7,
      i1  => i_ri(9),
      q   => an12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_6_ins : ao2o22_x2
   port map (
      i0  => hold_sd,
      i1  => an12_x1_7_sig,
      i2  => sham_rd(3),
      i3  => not_hold_sd,
      q   => ao2o22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

sham_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao2o22_x2_6_sig,
      q   => sham_rd(3),
      vdd => vdd,
      vss => vss
   );

o3_x2_5_ins : o3_x2
   port map (
      i0  => hold_sd,
      i1  => not_aux7,
      i2  => i_ri(10),
      q   => o3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_16_ins : ao22_x2
   port map (
      i0  => sham_rd(4),
      i1  => not_hold_sd,
      i2  => o3_x2_5_sig,
      q   => ao22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

sham_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_16_sig,
      q   => sham_rd(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_25_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => cop0d_rd(0),
      nq  => no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_cop0d_re(0),
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_24_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_14_sig,
      i2  => no2_x1_25_sig,
      nq  => no3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

cop0d_re_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_24_sig,
      q   => cop0d_re(0),
      vdd => vdd,
      vss => vss
   );

an12_x1_8_ins : an12_x1
   port map (
      i0  => cop0d_re(1),
      i1  => not_aux143,
      q   => an12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_26_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => cop0d_rd(1),
      nq  => no2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_25_ins : no3_x1
   port map (
      i0  => no2_x1_26_sig,
      i1  => an12_x1_8_sig,
      i2  => bubble_se,
      nq  => no3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

cop0d_re_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_25_sig,
      q   => cop0d_re(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_27_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => cop0d_rd(2),
      nq  => no2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_15_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_cop0d_re(2),
      q   => a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_26_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_15_sig,
      i2  => no2_x1_27_sig,
      nq  => no3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

cop0d_re_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_26_sig,
      q   => cop0d_re(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_28_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => cop0d_rd(3),
      nq  => no2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_16_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_cop0d_re(3),
      q   => a2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_27_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_16_sig,
      i2  => no2_x1_28_sig,
      nq  => no3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

cop0d_re_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_27_sig,
      q   => cop0d_re(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_29_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => cop0d_rd(4),
      nq  => no2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_17_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_cop0d_re(4),
      q   => a2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_28_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_17_sig,
      i2  => no2_x1_29_sig,
      nq  => no3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

cop0d_re_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_28_sig,
      q   => cop0d_re(4),
      vdd => vdd,
      vss => vss
   );

inv_x2_35_ins : inv_x2
   port map (
      i   => not_aux144,
      nq  => inv_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_18_ins : ao22_x2
   port map (
      i0  => cop0d_rd(0),
      i1  => inv_x2_35_sig,
      i2  => not_bubble_sd,
      q   => ao22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_17_ins : ao22_x2
   port map (
      i0  => i_ri(11),
      i1  => hold_sd,
      i2  => ao22_x2_18_sig,
      q   => ao22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

cop0d_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_17_sig,
      q   => cop0d_rd(0),
      vdd => vdd,
      vss => vss
   );

an12_x1_9_ins : an12_x1
   port map (
      i0  => cop0d_rd(1),
      i1  => not_aux144,
      q   => an12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_30_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(12),
      nq  => no2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_29_ins : no3_x1
   port map (
      i0  => no2_x1_30_sig,
      i1  => an12_x1_9_sig,
      i2  => bubble_sd,
      nq  => no3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

cop0d_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_29_sig,
      q   => cop0d_rd(1),
      vdd => vdd,
      vss => vss
   );

an12_x1_10_ins : an12_x1
   port map (
      i0  => cop0d_rd(2),
      i1  => not_aux144,
      q   => an12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_31_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(13),
      nq  => no2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_30_ins : no3_x1
   port map (
      i0  => no2_x1_31_sig,
      i1  => an12_x1_10_sig,
      i2  => bubble_sd,
      nq  => no3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

cop0d_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_30_sig,
      q   => cop0d_rd(2),
      vdd => vdd,
      vss => vss
   );

an12_x1_11_ins : an12_x1
   port map (
      i0  => cop0d_rd(3),
      i1  => not_aux144,
      q   => an12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_32_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(14),
      nq  => no2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_31_ins : no3_x1
   port map (
      i0  => no2_x1_32_sig,
      i1  => an12_x1_11_sig,
      i2  => bubble_sd,
      nq  => no3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

cop0d_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_31_sig,
      q   => cop0d_rd(3),
      vdd => vdd,
      vss => vss
   );

an12_x1_12_ins : an12_x1
   port map (
      i0  => cop0d_rd(4),
      i1  => not_aux144,
      q   => an12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_33_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(15),
      nq  => no2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_32_ins : no3_x1
   port map (
      i0  => no2_x1_33_sig,
      i1  => an12_x1_12_sig,
      i2  => bubble_sd,
      nq  => no3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

cop0d_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_32_sig,
      q   => cop0d_rd(4),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_7_ins : ao2o22_x2
   port map (
      i0  => not_hold_se,
      i1  => sr_1_re,
      i2  => sr_1_rd,
      i3  => hold_se,
      q   => ao2o22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

sr_1_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao2o22_x2_7_sig,
      q   => sr_1_re,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_8_ins : ao2o22_x2
   port map (
      i0  => hold_sd,
      i1  => sr_1_ri,
      i2  => sr_1_rd,
      i3  => not_hold_sd,
      q   => ao2o22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

sr_1_rd_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao2o22_x2_8_sig,
      q   => sr_1_rd,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_9_ins : ao2o22_x2
   port map (
      i0  => keep_si,
      i1  => nextsr_rx(28),
      i2  => sr_28_ri,
      i3  => not_keep_si,
      q   => ao2o22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

sr_28_ri_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao2o22_x2_9_sig,
      q   => sr_28_ri,
      vdd => vdd,
      vss => vss
   );

inv_x2_36_ins : inv_x2
   port map (
      i   => sr_1_ri,
      nq  => inv_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_ins : nmx3_x1
   port map (
      cmd0 => not_keep_si,
      cmd1 => not_aux207,
      i0   => inv_x2_36_sig,
      i1   => not_nextsr_rx(1),
      i2   => not_nextsr_rx(3),
      nq   => nmx3_x1_sig,
      vdd  => vdd,
      vss  => vss
   );

sr_1_ri_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nmx3_x1_sig,
      q   => sr_1_ri,
      vdd => vdd,
      vss => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => not_aux197,
      i1  => not_res_sm(0),
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_15_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(2),
      q   => o2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_27_ins : noa22_x1
   port map (
      i0  => o2_x2_15_sig,
      i1  => na2_x1_16_sig,
      i2  => keep_sm,
      nq  => noa22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_34_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(0),
      nq  => no2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_6_ins : o3_x2
   port map (
      i0  => no2_x1_34_sig,
      i1  => not_wsr_sm,
      i2  => noa22_x1_27_sig,
      q   => o3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(0),
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_14_ins : na3_x1
   port map (
      i0  => na2_x1_17_sig,
      i1  => not_kill_se,
      i2  => o3_x2_6_sig,
      nq  => na3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_18_ins : a2_x2
   port map (
      i0  => na3_x1_14_sig,
      i1  => not_kill_se,
      q   => a2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => a2_x2_18_sig,
      q   => nextsr_rx(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => not_res_sm(1),
      i1  => not_aux197,
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_16_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(3),
      q   => o2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_28_ins : noa22_x1
   port map (
      i0  => o2_x2_16_sig,
      i1  => na2_x1_18_sig,
      i2  => keep_sm,
      nq  => noa22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_35_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(1),
      nq  => no2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_7_ins : o3_x2
   port map (
      i0  => no2_x1_35_sig,
      i1  => not_wsr_sm,
      i2  => noa22_x1_28_sig,
      q   => o3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(1),
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_15_ins : na3_x1
   port map (
      i0  => na2_x1_19_sig,
      i1  => not_kill_se,
      i2  => o3_x2_7_sig,
      nq  => na3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_19_ins : a2_x2
   port map (
      i0  => na3_x1_15_sig,
      i1  => not_kill_se,
      q   => a2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => a2_x2_19_sig,
      q   => nextsr_rx(1),
      vdd => vdd,
      vss => vss
   );

no3_x1_33_ins : no3_x1
   port map (
      i0  => not_nextsr_rx(0),
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_37_ins : inv_x2
   port map (
      i   => not_aux208,
      nq  => inv_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_10_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(2),
      q   => on12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_29_ins : noa22_x1
   port map (
      i0  => on12_x1_10_sig,
      i1  => inv_x2_37_sig,
      i2  => keep_sm,
      nq  => noa22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_36_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(2),
      nq  => no2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_34_ins : no3_x1
   port map (
      i0  => no2_x1_36_sig,
      i1  => noa22_x1_29_sig,
      i2  => not_wsr_sm,
      nq  => no3_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_14_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(2),
      i2  => no3_x1_34_sig,
      q   => oa22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_13_ins : oa22_x2
   port map (
      i0  => oa22_x2_14_sig,
      i1  => not_kill_se,
      i2  => no3_x1_33_sig,
      q   => oa22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_13_sig,
      q   => nextsr_rx(2),
      vdd => vdd,
      vss => vss
   );

no3_x1_35_ins : no3_x1
   port map (
      i0  => not_nextsr_rx(1),
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_38_ins : inv_x2
   port map (
      i   => not_aux209,
      nq  => inv_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_11_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(3),
      q   => on12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_30_ins : noa22_x1
   port map (
      i0  => on12_x1_11_sig,
      i1  => inv_x2_38_sig,
      i2  => keep_sm,
      nq  => noa22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_37_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(3),
      nq  => no2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_36_ins : no3_x1
   port map (
      i0  => no2_x1_37_sig,
      i1  => noa22_x1_30_sig,
      i2  => not_wsr_sm,
      nq  => no3_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_16_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(3),
      i2  => no3_x1_36_sig,
      q   => oa22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_15_ins : oa22_x2
   port map (
      i0  => oa22_x2_16_sig,
      i1  => not_kill_se,
      i2  => no3_x1_35_sig,
      q   => oa22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_15_sig,
      q   => nextsr_rx(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_39_ins : inv_x2
   port map (
      i   => nextsr_rx(2),
      nq  => inv_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_37_ins : no3_x1
   port map (
      i0  => inv_x2_39_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_40_ins : inv_x2
   port map (
      i   => not_aux208,
      nq  => inv_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_12_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(4),
      q   => on12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_31_ins : noa22_x1
   port map (
      i0  => on12_x1_12_sig,
      i1  => inv_x2_40_sig,
      i2  => keep_sm,
      nq  => noa22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_38_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(4),
      nq  => no2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_38_ins : no3_x1
   port map (
      i0  => no2_x1_38_sig,
      i1  => noa22_x1_31_sig,
      i2  => not_wsr_sm,
      nq  => no3_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_18_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(4),
      i2  => no3_x1_38_sig,
      q   => oa22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_17_ins : oa22_x2
   port map (
      i0  => oa22_x2_18_sig,
      i1  => not_kill_se,
      i2  => no3_x1_37_sig,
      q   => oa22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_17_sig,
      q   => nextsr_rx(4),
      vdd => vdd,
      vss => vss
   );

no3_x1_39_ins : no3_x1
   port map (
      i0  => not_nextsr_rx(3),
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_41_ins : inv_x2
   port map (
      i   => not_aux209,
      nq  => inv_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_13_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(5),
      q   => on12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_32_ins : noa22_x1
   port map (
      i0  => on12_x1_13_sig,
      i1  => inv_x2_41_sig,
      i2  => keep_sm,
      nq  => noa22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_39_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(5),
      nq  => no2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_40_ins : no3_x1
   port map (
      i0  => no2_x1_39_sig,
      i1  => noa22_x1_32_sig,
      i2  => not_wsr_sm,
      nq  => no3_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_20_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(5),
      i2  => no3_x1_40_sig,
      q   => oa22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_19_ins : oa22_x2
   port map (
      i0  => oa22_x2_20_sig,
      i1  => not_kill_se,
      i2  => no3_x1_39_sig,
      q   => oa22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_19_sig,
      q   => nextsr_rx(5),
      vdd => vdd,
      vss => vss
   );

inv_x2_42_ins : inv_x2
   port map (
      i   => nextsr_rx(6),
      nq  => inv_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_41_ins : no3_x1
   port map (
      i0  => inv_x2_42_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_40_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(6),
      nq  => no2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_14_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(6),
      q   => on12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_17_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(6),
      q   => o2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_33_ins : noa22_x1
   port map (
      i0  => o2_x2_17_sig,
      i1  => on12_x1_14_sig,
      i2  => keep_sm,
      nq  => noa22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_42_ins : no3_x1
   port map (
      i0  => noa22_x1_33_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_40_sig,
      nq  => no3_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_22_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(6),
      i2  => no3_x1_42_sig,
      q   => oa22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_21_ins : oa22_x2
   port map (
      i0  => oa22_x2_22_sig,
      i1  => not_kill_se,
      i2  => no3_x1_41_sig,
      q   => oa22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_21_sig,
      q   => nextsr_rx(6),
      vdd => vdd,
      vss => vss
   );

inv_x2_43_ins : inv_x2
   port map (
      i   => nextsr_rx(7),
      nq  => inv_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_43_ins : no3_x1
   port map (
      i0  => inv_x2_43_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_41_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(7),
      nq  => no2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_15_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(7),
      q   => on12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_18_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(7),
      q   => o2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_34_ins : noa22_x1
   port map (
      i0  => o2_x2_18_sig,
      i1  => on12_x1_15_sig,
      i2  => keep_sm,
      nq  => noa22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_44_ins : no3_x1
   port map (
      i0  => noa22_x1_34_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_41_sig,
      nq  => no3_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_24_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(7),
      i2  => no3_x1_44_sig,
      q   => oa22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_23_ins : oa22_x2
   port map (
      i0  => oa22_x2_24_sig,
      i1  => not_kill_se,
      i2  => no3_x1_43_sig,
      q   => oa22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_23_sig,
      q   => nextsr_rx(7),
      vdd => vdd,
      vss => vss
   );

inv_x2_44_ins : inv_x2
   port map (
      i   => nextsr_rx(8),
      nq  => inv_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_45_ins : no3_x1
   port map (
      i0  => inv_x2_44_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_42_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(8),
      nq  => no2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_16_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(8),
      q   => on12_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_19_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(8),
      q   => o2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_35_ins : noa22_x1
   port map (
      i0  => o2_x2_19_sig,
      i1  => on12_x1_16_sig,
      i2  => keep_sm,
      nq  => noa22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_46_ins : no3_x1
   port map (
      i0  => noa22_x1_35_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_42_sig,
      nq  => no3_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_26_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(8),
      i2  => no3_x1_46_sig,
      q   => oa22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_25_ins : oa22_x2
   port map (
      i0  => oa22_x2_26_sig,
      i1  => not_kill_se,
      i2  => no3_x1_45_sig,
      q   => oa22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_25_sig,
      q   => nextsr_rx(8),
      vdd => vdd,
      vss => vss
   );

inv_x2_45_ins : inv_x2
   port map (
      i   => nextsr_rx(9),
      nq  => inv_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_47_ins : no3_x1
   port map (
      i0  => inv_x2_45_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_43_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(9),
      nq  => no2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_17_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(9),
      q   => on12_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_20_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(9),
      q   => o2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_36_ins : noa22_x1
   port map (
      i0  => o2_x2_20_sig,
      i1  => on12_x1_17_sig,
      i2  => keep_sm,
      nq  => noa22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_48_ins : no3_x1
   port map (
      i0  => noa22_x1_36_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_43_sig,
      nq  => no3_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_28_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(9),
      i2  => no3_x1_48_sig,
      q   => oa22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_27_ins : oa22_x2
   port map (
      i0  => oa22_x2_28_sig,
      i1  => not_kill_se,
      i2  => no3_x1_47_sig,
      q   => oa22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_27_sig,
      q   => nextsr_rx(9),
      vdd => vdd,
      vss => vss
   );

no3_x1_49_ins : no3_x1
   port map (
      i0  => not_nextsr_rx(10),
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_44_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(10),
      nq  => no2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_18_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(10),
      q   => on12_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_21_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(10),
      q   => o2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_37_ins : noa22_x1
   port map (
      i0  => o2_x2_21_sig,
      i1  => on12_x1_18_sig,
      i2  => keep_sm,
      nq  => noa22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_50_ins : no3_x1
   port map (
      i0  => noa22_x1_37_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_44_sig,
      nq  => no3_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_30_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(10),
      i2  => no3_x1_50_sig,
      q   => oa22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_29_ins : oa22_x2
   port map (
      i0  => oa22_x2_30_sig,
      i1  => not_kill_se,
      i2  => no3_x1_49_sig,
      q   => oa22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_29_sig,
      q   => nextsr_rx(10),
      vdd => vdd,
      vss => vss
   );

no3_x1_51_ins : no3_x1
   port map (
      i0  => not_nextsr_rx(11),
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_45_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(11),
      nq  => no2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_19_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(11),
      q   => on12_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_22_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(11),
      q   => o2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_38_ins : noa22_x1
   port map (
      i0  => o2_x2_22_sig,
      i1  => on12_x1_19_sig,
      i2  => keep_sm,
      nq  => noa22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_52_ins : no3_x1
   port map (
      i0  => noa22_x1_38_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_45_sig,
      nq  => no3_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_32_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(11),
      i2  => no3_x1_52_sig,
      q   => oa22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_31_ins : oa22_x2
   port map (
      i0  => oa22_x2_32_sig,
      i1  => not_kill_se,
      i2  => no3_x1_51_sig,
      q   => oa22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_31_sig,
      q   => nextsr_rx(11),
      vdd => vdd,
      vss => vss
   );

no3_x1_53_ins : no3_x1
   port map (
      i0  => not_nextsr_rx(12),
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_46_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(12),
      nq  => no2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_20_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(12),
      q   => on12_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_23_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(12),
      q   => o2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_39_ins : noa22_x1
   port map (
      i0  => o2_x2_23_sig,
      i1  => on12_x1_20_sig,
      i2  => keep_sm,
      nq  => noa22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_54_ins : no3_x1
   port map (
      i0  => noa22_x1_39_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_46_sig,
      nq  => no3_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_34_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(12),
      i2  => no3_x1_54_sig,
      q   => oa22_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_33_ins : oa22_x2
   port map (
      i0  => oa22_x2_34_sig,
      i1  => not_kill_se,
      i2  => no3_x1_53_sig,
      q   => oa22_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_33_sig,
      q   => nextsr_rx(12),
      vdd => vdd,
      vss => vss
   );

no3_x1_55_ins : no3_x1
   port map (
      i0  => not_nextsr_rx(13),
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_47_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(13),
      nq  => no2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_21_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(13),
      q   => on12_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_24_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(13),
      q   => o2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_40_ins : noa22_x1
   port map (
      i0  => o2_x2_24_sig,
      i1  => on12_x1_21_sig,
      i2  => keep_sm,
      nq  => noa22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_56_ins : no3_x1
   port map (
      i0  => noa22_x1_40_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_47_sig,
      nq  => no3_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_36_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(13),
      i2  => no3_x1_56_sig,
      q   => oa22_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_35_ins : oa22_x2
   port map (
      i0  => oa22_x2_36_sig,
      i1  => not_kill_se,
      i2  => no3_x1_55_sig,
      q   => oa22_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_35_sig,
      q   => nextsr_rx(13),
      vdd => vdd,
      vss => vss
   );

no3_x1_57_ins : no3_x1
   port map (
      i0  => not_nextsr_rx(14),
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_48_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(14),
      nq  => no2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_22_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(14),
      q   => on12_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_25_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(14),
      q   => o2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_41_ins : noa22_x1
   port map (
      i0  => o2_x2_25_sig,
      i1  => on12_x1_22_sig,
      i2  => keep_sm,
      nq  => noa22_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_58_ins : no3_x1
   port map (
      i0  => noa22_x1_41_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_48_sig,
      nq  => no3_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_38_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(14),
      i2  => no3_x1_58_sig,
      q   => oa22_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_37_ins : oa22_x2
   port map (
      i0  => oa22_x2_38_sig,
      i1  => not_kill_se,
      i2  => no3_x1_57_sig,
      q   => oa22_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_37_sig,
      q   => nextsr_rx(14),
      vdd => vdd,
      vss => vss
   );

inv_x2_46_ins : inv_x2
   port map (
      i   => nextsr_rx(15),
      nq  => inv_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_59_ins : no3_x1
   port map (
      i0  => inv_x2_46_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_49_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(15),
      nq  => no2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_23_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(15),
      q   => on12_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_26_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(15),
      q   => o2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_42_ins : noa22_x1
   port map (
      i0  => o2_x2_26_sig,
      i1  => on12_x1_23_sig,
      i2  => keep_sm,
      nq  => noa22_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_60_ins : no3_x1
   port map (
      i0  => noa22_x1_42_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_49_sig,
      nq  => no3_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_40_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(15),
      i2  => no3_x1_60_sig,
      q   => oa22_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_39_ins : oa22_x2
   port map (
      i0  => oa22_x2_40_sig,
      i1  => not_kill_se,
      i2  => no3_x1_59_sig,
      q   => oa22_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_39_sig,
      q   => nextsr_rx(15),
      vdd => vdd,
      vss => vss
   );

inv_x2_47_ins : inv_x2
   port map (
      i   => nextsr_rx(16),
      nq  => inv_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_61_ins : no3_x1
   port map (
      i0  => inv_x2_47_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_50_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(16),
      nq  => no2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_24_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(16),
      q   => on12_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_27_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(16),
      q   => o2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_43_ins : noa22_x1
   port map (
      i0  => o2_x2_27_sig,
      i1  => on12_x1_24_sig,
      i2  => keep_sm,
      nq  => noa22_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_62_ins : no3_x1
   port map (
      i0  => noa22_x1_43_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_50_sig,
      nq  => no3_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_42_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(16),
      i2  => no3_x1_62_sig,
      q   => oa22_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_41_ins : oa22_x2
   port map (
      i0  => oa22_x2_42_sig,
      i1  => not_kill_se,
      i2  => no3_x1_61_sig,
      q   => oa22_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_41_sig,
      q   => nextsr_rx(16),
      vdd => vdd,
      vss => vss
   );

inv_x2_48_ins : inv_x2
   port map (
      i   => nextsr_rx(17),
      nq  => inv_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_63_ins : no3_x1
   port map (
      i0  => inv_x2_48_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_51_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(17),
      nq  => no2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_25_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(17),
      q   => on12_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_28_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(17),
      q   => o2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_44_ins : noa22_x1
   port map (
      i0  => o2_x2_28_sig,
      i1  => on12_x1_25_sig,
      i2  => keep_sm,
      nq  => noa22_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_64_ins : no3_x1
   port map (
      i0  => noa22_x1_44_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_51_sig,
      nq  => no3_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_44_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(17),
      i2  => no3_x1_64_sig,
      q   => oa22_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_43_ins : oa22_x2
   port map (
      i0  => oa22_x2_44_sig,
      i1  => not_kill_se,
      i2  => no3_x1_63_sig,
      q   => oa22_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_43_sig,
      q   => nextsr_rx(17),
      vdd => vdd,
      vss => vss
   );

inv_x2_49_ins : inv_x2
   port map (
      i   => nextsr_rx(18),
      nq  => inv_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_65_ins : no3_x1
   port map (
      i0  => inv_x2_49_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_52_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(18),
      nq  => no2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_26_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(18),
      q   => on12_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_29_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(18),
      q   => o2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_45_ins : noa22_x1
   port map (
      i0  => o2_x2_29_sig,
      i1  => on12_x1_26_sig,
      i2  => keep_sm,
      nq  => noa22_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_66_ins : no3_x1
   port map (
      i0  => noa22_x1_45_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_52_sig,
      nq  => no3_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_46_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(18),
      i2  => no3_x1_66_sig,
      q   => oa22_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_45_ins : oa22_x2
   port map (
      i0  => oa22_x2_46_sig,
      i1  => not_kill_se,
      i2  => no3_x1_65_sig,
      q   => oa22_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_45_sig,
      q   => nextsr_rx(18),
      vdd => vdd,
      vss => vss
   );

inv_x2_50_ins : inv_x2
   port map (
      i   => nextsr_rx(19),
      nq  => inv_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_67_ins : no3_x1
   port map (
      i0  => inv_x2_50_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_53_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(19),
      nq  => no2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_27_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(19),
      q   => on12_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_30_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(19),
      q   => o2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_46_ins : noa22_x1
   port map (
      i0  => o2_x2_30_sig,
      i1  => on12_x1_27_sig,
      i2  => keep_sm,
      nq  => noa22_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_68_ins : no3_x1
   port map (
      i0  => noa22_x1_46_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_53_sig,
      nq  => no3_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_48_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(19),
      i2  => no3_x1_68_sig,
      q   => oa22_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_47_ins : oa22_x2
   port map (
      i0  => oa22_x2_48_sig,
      i1  => not_kill_se,
      i2  => no3_x1_67_sig,
      q   => oa22_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_47_sig,
      q   => nextsr_rx(19),
      vdd => vdd,
      vss => vss
   );

inv_x2_51_ins : inv_x2
   port map (
      i   => nextsr_rx(20),
      nq  => inv_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_69_ins : no3_x1
   port map (
      i0  => inv_x2_51_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_54_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(20),
      nq  => no2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_28_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(20),
      q   => on12_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_31_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(20),
      q   => o2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_47_ins : noa22_x1
   port map (
      i0  => o2_x2_31_sig,
      i1  => on12_x1_28_sig,
      i2  => keep_sm,
      nq  => noa22_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_70_ins : no3_x1
   port map (
      i0  => noa22_x1_47_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_54_sig,
      nq  => no3_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_50_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(20),
      i2  => no3_x1_70_sig,
      q   => oa22_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_49_ins : oa22_x2
   port map (
      i0  => oa22_x2_50_sig,
      i1  => not_kill_se,
      i2  => no3_x1_69_sig,
      q   => oa22_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_49_sig,
      q   => nextsr_rx(20),
      vdd => vdd,
      vss => vss
   );

inv_x2_52_ins : inv_x2
   port map (
      i   => nextsr_rx(21),
      nq  => inv_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_71_ins : no3_x1
   port map (
      i0  => inv_x2_52_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_55_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(21),
      nq  => no2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_29_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(21),
      q   => on12_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_32_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(21),
      q   => o2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_48_ins : noa22_x1
   port map (
      i0  => o2_x2_32_sig,
      i1  => on12_x1_29_sig,
      i2  => keep_sm,
      nq  => noa22_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_72_ins : no3_x1
   port map (
      i0  => noa22_x1_48_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_55_sig,
      nq  => no3_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_52_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(21),
      i2  => no3_x1_72_sig,
      q   => oa22_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_51_ins : oa22_x2
   port map (
      i0  => oa22_x2_52_sig,
      i1  => not_kill_se,
      i2  => no3_x1_71_sig,
      q   => oa22_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_51_sig,
      q   => nextsr_rx(21),
      vdd => vdd,
      vss => vss
   );

no2_x1_56_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(22),
      nq  => no2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_30_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(22),
      q   => on12_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_33_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(22),
      q   => o2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_49_ins : noa22_x1
   port map (
      i0  => o2_x2_33_sig,
      i1  => on12_x1_30_sig,
      i2  => keep_sm,
      nq  => noa22_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_73_ins : no3_x1
   port map (
      i0  => noa22_x1_49_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_56_sig,
      nq  => no3_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_53_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(22),
      i2  => no3_x1_73_sig,
      q   => oa22_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_34_ins : o2_x2
   port map (
      i0  => reset_xx,
      i1  => nextsr_rx(22),
      q   => o2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_22_ins : sff2_x4
   port map (
      ck  => ck,
      cmd => not_kill_se,
      i0  => o2_x2_34_sig,
      i1  => oa22_x2_53_sig,
      q   => nextsr_rx(22),
      vdd => vdd,
      vss => vss
   );

inv_x2_53_ins : inv_x2
   port map (
      i   => nextsr_rx(23),
      nq  => inv_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_74_ins : no3_x1
   port map (
      i0  => inv_x2_53_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_57_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(23),
      nq  => no2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_31_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(23),
      q   => on12_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_35_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(23),
      q   => o2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_50_ins : noa22_x1
   port map (
      i0  => o2_x2_35_sig,
      i1  => on12_x1_31_sig,
      i2  => keep_sm,
      nq  => noa22_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_75_ins : no3_x1
   port map (
      i0  => noa22_x1_50_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_57_sig,
      nq  => no3_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_55_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(23),
      i2  => no3_x1_75_sig,
      q   => oa22_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_54_ins : oa22_x2
   port map (
      i0  => oa22_x2_55_sig,
      i1  => not_kill_se,
      i2  => no3_x1_74_sig,
      q   => oa22_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_54_sig,
      q   => nextsr_rx(23),
      vdd => vdd,
      vss => vss
   );

inv_x2_54_ins : inv_x2
   port map (
      i   => nextsr_rx(24),
      nq  => inv_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_76_ins : no3_x1
   port map (
      i0  => inv_x2_54_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_58_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(24),
      nq  => no2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_32_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(24),
      q   => on12_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_36_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(24),
      q   => o2_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_51_ins : noa22_x1
   port map (
      i0  => o2_x2_36_sig,
      i1  => on12_x1_32_sig,
      i2  => keep_sm,
      nq  => noa22_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_77_ins : no3_x1
   port map (
      i0  => noa22_x1_51_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_58_sig,
      nq  => no3_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_57_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(24),
      i2  => no3_x1_77_sig,
      q   => oa22_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_56_ins : oa22_x2
   port map (
      i0  => oa22_x2_57_sig,
      i1  => not_kill_se,
      i2  => no3_x1_76_sig,
      q   => oa22_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_56_sig,
      q   => nextsr_rx(24),
      vdd => vdd,
      vss => vss
   );

inv_x2_55_ins : inv_x2
   port map (
      i   => nextsr_rx(25),
      nq  => inv_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_78_ins : no3_x1
   port map (
      i0  => inv_x2_55_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_59_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(25),
      nq  => no2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_33_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(25),
      q   => on12_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_37_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(25),
      q   => o2_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_52_ins : noa22_x1
   port map (
      i0  => o2_x2_37_sig,
      i1  => on12_x1_33_sig,
      i2  => keep_sm,
      nq  => noa22_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_79_ins : no3_x1
   port map (
      i0  => noa22_x1_52_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_59_sig,
      nq  => no3_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_59_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(25),
      i2  => no3_x1_79_sig,
      q   => oa22_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_58_ins : oa22_x2
   port map (
      i0  => oa22_x2_59_sig,
      i1  => not_kill_se,
      i2  => no3_x1_78_sig,
      q   => oa22_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_25_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_58_sig,
      q   => nextsr_rx(25),
      vdd => vdd,
      vss => vss
   );

inv_x2_56_ins : inv_x2
   port map (
      i   => nextsr_rx(26),
      nq  => inv_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_80_ins : no3_x1
   port map (
      i0  => inv_x2_56_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_60_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(26),
      nq  => no2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_34_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(26),
      q   => on12_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_38_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(26),
      q   => o2_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_53_ins : noa22_x1
   port map (
      i0  => o2_x2_38_sig,
      i1  => on12_x1_34_sig,
      i2  => keep_sm,
      nq  => noa22_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_81_ins : no3_x1
   port map (
      i0  => noa22_x1_53_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_60_sig,
      nq  => no3_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_61_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(26),
      i2  => no3_x1_81_sig,
      q   => oa22_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_60_ins : oa22_x2
   port map (
      i0  => oa22_x2_61_sig,
      i1  => not_kill_se,
      i2  => no3_x1_80_sig,
      q   => oa22_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_26_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_60_sig,
      q   => nextsr_rx(26),
      vdd => vdd,
      vss => vss
   );

inv_x2_57_ins : inv_x2
   port map (
      i   => nextsr_rx(27),
      nq  => inv_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_82_ins : no3_x1
   port map (
      i0  => inv_x2_57_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_61_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(27),
      nq  => no2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_35_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(27),
      q   => on12_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_39_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(27),
      q   => o2_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_54_ins : noa22_x1
   port map (
      i0  => o2_x2_39_sig,
      i1  => on12_x1_35_sig,
      i2  => keep_sm,
      nq  => noa22_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_83_ins : no3_x1
   port map (
      i0  => noa22_x1_54_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_61_sig,
      nq  => no3_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_63_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(27),
      i2  => no3_x1_83_sig,
      q   => oa22_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_62_ins : oa22_x2
   port map (
      i0  => oa22_x2_63_sig,
      i1  => not_kill_se,
      i2  => no3_x1_82_sig,
      q   => oa22_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_27_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_62_sig,
      q   => nextsr_rx(27),
      vdd => vdd,
      vss => vss
   );

inv_x2_58_ins : inv_x2
   port map (
      i   => nextsr_rx(28),
      nq  => inv_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_84_ins : no3_x1
   port map (
      i0  => inv_x2_58_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_62_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(28),
      nq  => no2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_36_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(28),
      q   => on12_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_40_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(28),
      q   => o2_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_55_ins : noa22_x1
   port map (
      i0  => o2_x2_40_sig,
      i1  => on12_x1_36_sig,
      i2  => keep_sm,
      nq  => noa22_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_85_ins : no3_x1
   port map (
      i0  => noa22_x1_55_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_62_sig,
      nq  => no3_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_65_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(28),
      i2  => no3_x1_85_sig,
      q   => oa22_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_64_ins : oa22_x2
   port map (
      i0  => oa22_x2_65_sig,
      i1  => not_kill_se,
      i2  => no3_x1_84_sig,
      q   => oa22_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_28_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_64_sig,
      q   => nextsr_rx(28),
      vdd => vdd,
      vss => vss
   );

inv_x2_59_ins : inv_x2
   port map (
      i   => nextsr_rx(29),
      nq  => inv_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_86_ins : no3_x1
   port map (
      i0  => inv_x2_59_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_63_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(29),
      nq  => no2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_37_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(29),
      q   => on12_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_41_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(29),
      q   => o2_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_56_ins : noa22_x1
   port map (
      i0  => o2_x2_41_sig,
      i1  => on12_x1_37_sig,
      i2  => keep_sm,
      nq  => noa22_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_87_ins : no3_x1
   port map (
      i0  => noa22_x1_56_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_63_sig,
      nq  => no3_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_67_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(29),
      i2  => no3_x1_87_sig,
      q   => oa22_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_66_ins : oa22_x2
   port map (
      i0  => oa22_x2_67_sig,
      i1  => not_kill_se,
      i2  => no3_x1_86_sig,
      q   => oa22_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_29_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_66_sig,
      q   => nextsr_rx(29),
      vdd => vdd,
      vss => vss
   );

inv_x2_60_ins : inv_x2
   port map (
      i   => nextsr_rx(30),
      nq  => inv_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_88_ins : no3_x1
   port map (
      i0  => inv_x2_60_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_64_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(30),
      nq  => no2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_38_ins : on12_x1
   port map (
      i0  => not_aux197,
      i1  => res_sm(30),
      q   => on12_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_42_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(30),
      q   => o2_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_57_ins : noa22_x1
   port map (
      i0  => o2_x2_42_sig,
      i1  => on12_x1_38_sig,
      i2  => keep_sm,
      nq  => noa22_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_89_ins : no3_x1
   port map (
      i0  => noa22_x1_57_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_64_sig,
      nq  => no3_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_69_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(30),
      i2  => no3_x1_89_sig,
      q   => oa22_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_68_ins : oa22_x2
   port map (
      i0  => oa22_x2_69_sig,
      i1  => not_kill_se,
      i2  => no3_x1_88_sig,
      q   => oa22_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_30_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_68_sig,
      q   => nextsr_rx(30),
      vdd => vdd,
      vss => vss
   );

inv_x2_61_ins : inv_x2
   port map (
      i   => nextsr_rx(31),
      nq  => inv_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_90_ins : no3_x1
   port map (
      i0  => inv_x2_61_sig,
      i1  => not_kill_se,
      i2  => reset_xx,
      nq  => no3_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_65_ins : no2_x1
   port map (
      i0  => not_keep_sm,
      i1  => nextsr_rx(31),
      nq  => no2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => not_res_sm(31),
      i1  => not_aux197,
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_43_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => nextsr_rx(31),
      q   => o2_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_58_ins : noa22_x1
   port map (
      i0  => o2_x2_43_sig,
      i1  => na2_x1_20_sig,
      i2  => keep_sm,
      nq  => noa22_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_91_ins : no3_x1
   port map (
      i0  => noa22_x1_58_sig,
      i1  => not_wsr_sm,
      i2  => no2_x1_65_sig,
      nq  => no3_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_71_ins : oa22_x2
   port map (
      i0  => not_wsr_sm,
      i1  => nextsr_rx(31),
      i2  => no3_x1_91_sig,
      q   => oa22_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_70_ins : oa22_x2
   port map (
      i0  => oa22_x2_71_sig,
      i1  => not_kill_se,
      i2  => no3_x1_90_sig,
      q   => oa22_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

nextsr_rx_31_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_70_sig,
      q   => nextsr_rx(31),
      vdd => vdd,
      vss => vss
   );

inv_x2_62_ins : inv_x2
   port map (
      i   => cause_rx(0),
      nq  => inv_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_8_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_62_sig,
      q   => a3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_66_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_8_sig,
      nq  => no2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_66_sig,
      q   => cause_rx(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_63_ins : inv_x2
   port map (
      i   => cause_rx(1),
      nq  => inv_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_9_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_63_sig,
      q   => a3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_67_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_9_sig,
      nq  => no2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_67_sig,
      q   => cause_rx(1),
      vdd => vdd,
      vss => vss
   );

no4_x1_10_ins : no4_x1
   port map (
      i0  => lamalgn_xm,
      i1  => not_aux8,
      i2  => lasviol_xm,
      i3  => aux150,
      nq  => no4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_64_ins : inv_x2
   port map (
      i   => not_aux289,
      nq  => inv_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_20_ins : a2_x2
   port map (
      i0  => c0unuse_re,
      i1  => not_illgins_re,
      q   => a2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_16_ins : nao22_x1
   port map (
      i0  => break_re,
      i1  => a2_x2_20_sig,
      i2  => not_syscall_re,
      nq  => nao22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_59_ins : noa22_x1
   port map (
      i0  => nao22_x1_16_sig,
      i1  => d_berr_n,
      i2  => iabuser_re,
      nq  => noa22_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_2_ins : oa2ao222_x2
   port map (
      i0  => cause_rx(2),
      i1  => aux150,
      i2  => noa22_x1_59_sig,
      i3  => inv_x2_64_sig,
      i4  => no4_x1_10_sig,
      q   => oa2ao222_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_2_sig,
      q   => cause_rx(2),
      vdd => vdd,
      vss => vss
   );

on12_x1_39_ins : on12_x1
   port map (
      i0  => aux297,
      i1  => not_aux161,
      q   => on12_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_16_ins : na3_x1
   port map (
      i0  => d_berr_n,
      i1  => not_iabuser_re,
      i2  => on12_x1_39_sig,
      nq  => na3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_9_ins : na4_x1
   port map (
      i0  => aux8,
      i1  => not_aux291,
      i2  => not_aux150,
      i3  => na3_x1_16_sig,
      nq  => na4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_65_ins : inv_x2
   port map (
      i   => cause_rx(3),
      nq  => inv_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_17_ins : nao22_x1
   port map (
      i0  => inv_x2_65_sig,
      i1  => not_aux150,
      i2  => na4_x1_9_sig,
      nq  => nao22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_17_sig,
      q   => cause_rx(3),
      vdd => vdd,
      vss => vss
   );

na3_x1_17_ins : na3_x1
   port map (
      i0  => not_aux161,
      i1  => ovr_re,
      i2  => aux297,
      nq  => na3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => aux299,
      i1  => na3_x1_17_sig,
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_4_ins : sff2_x4
   port map (
      ck  => ck,
      cmd => not_aux150,
      i0  => cause_rx(4),
      i1  => na2_x1_21_sig,
      q   => cause_rx(4),
      vdd => vdd,
      vss => vss
   );

na3_x1_19_ins : na3_x1
   port map (
      i0  => not_aux161,
      i1  => not_ovr_re,
      i2  => aux297,
      nq  => na3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_18_ins : na3_x1
   port map (
      i0  => aux299,
      i1  => not_aux150,
      i2  => na3_x1_19_sig,
      nq  => na3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_66_ins : inv_x2
   port map (
      i   => cause_rx(5),
      nq  => inv_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_18_ins : nao22_x1
   port map (
      i0  => inv_x2_66_sig,
      i1  => not_aux150,
      i2  => na3_x1_18_sig,
      nq  => nao22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_18_sig,
      q   => cause_rx(5),
      vdd => vdd,
      vss => vss
   );

inv_x2_67_ins : inv_x2
   port map (
      i   => cause_rx(6),
      nq  => inv_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_10_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_67_sig,
      q   => a3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_68_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_10_sig,
      nq  => no2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_68_sig,
      q   => cause_rx(6),
      vdd => vdd,
      vss => vss
   );

inv_x2_68_ins : inv_x2
   port map (
      i   => cause_rx(7),
      nq  => inv_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_11_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_68_sig,
      q   => a3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_69_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_11_sig,
      nq  => no2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_69_sig,
      q   => cause_rx(7),
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => not_aux152,
      i1  => not_cause_rx(8),
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_8_ins : o3_x2
   port map (
      i0  => res_sm(8),
      i1  => keep_sm,
      i2  => not_wcause_sm,
      q   => o3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_20_ins : na3_x1
   port map (
      i0  => o3_x2_8_sig,
      i1  => not_intrq_xx,
      i2  => na2_x1_22_sig,
      nq  => na3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_69_ins : inv_x2
   port map (
      i   => not_wcause_sm,
      nq  => inv_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_19_ins : ao22_x2
   port map (
      i0  => res_sm(8),
      i1  => keep_sm,
      i2  => inv_x2_69_sig,
      q   => ao22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_3_ins : noa2ao222_x1
   port map (
      i0  => cause_rx(8),
      i1  => not_wcause_sm,
      i2  => cause_rx(8),
      i3  => not_keep_sm,
      i4  => ao22_x2_19_sig,
      nq  => noa2ao222_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_19_ins : nao22_x1
   port map (
      i0  => not_intrq_xx,
      i1  => noa2ao222_x1_3_sig,
      i2  => na3_x1_20_sig,
      nq  => nao22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_8_ins : sff2_x4
   port map (
      ck  => ck,
      cmd => not_excrq_xm,
      i0  => cause_rx(8),
      i1  => nao22_x1_19_sig,
      q   => cause_rx(8),
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => not_aux152,
      i1  => not_cause_rx(9),
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_9_ins : o3_x2
   port map (
      i0  => res_sm(9),
      i1  => keep_sm,
      i2  => not_wcause_sm,
      q   => o3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_21_ins : na3_x1
   port map (
      i0  => o3_x2_9_sig,
      i1  => not_intrq_xx,
      i2  => na2_x1_23_sig,
      nq  => na3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_70_ins : inv_x2
   port map (
      i   => not_wcause_sm,
      nq  => inv_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_20_ins : ao22_x2
   port map (
      i0  => res_sm(9),
      i1  => keep_sm,
      i2  => inv_x2_70_sig,
      q   => ao22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_4_ins : noa2ao222_x1
   port map (
      i0  => cause_rx(9),
      i1  => not_wcause_sm,
      i2  => cause_rx(9),
      i3  => not_keep_sm,
      i4  => ao22_x2_20_sig,
      nq  => noa2ao222_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_20_ins : nao22_x1
   port map (
      i0  => not_intrq_xx,
      i1  => noa2ao222_x1_4_sig,
      i2  => na3_x1_21_sig,
      nq  => nao22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_9_ins : sff2_x4
   port map (
      ck  => ck,
      cmd => not_excrq_xm,
      i0  => cause_rx(9),
      i1  => nao22_x1_20_sig,
      q   => cause_rx(9),
      vdd => vdd,
      vss => vss
   );

inv_x2_71_ins : inv_x2
   port map (
      i   => it_n(0),
      nq  => inv_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => inv_x2_71_sig,
      q   => cause_rx(10),
      vdd => vdd,
      vss => vss
   );

inv_x2_72_ins : inv_x2
   port map (
      i   => it_n(1),
      nq  => inv_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => inv_x2_72_sig,
      q   => cause_rx(11),
      vdd => vdd,
      vss => vss
   );

inv_x2_73_ins : inv_x2
   port map (
      i   => it_n(2),
      nq  => inv_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => inv_x2_73_sig,
      q   => cause_rx(12),
      vdd => vdd,
      vss => vss
   );

inv_x2_74_ins : inv_x2
   port map (
      i   => it_n(3),
      nq  => inv_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => inv_x2_74_sig,
      q   => cause_rx(13),
      vdd => vdd,
      vss => vss
   );

inv_x2_75_ins : inv_x2
   port map (
      i   => it_n(4),
      nq  => inv_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => inv_x2_75_sig,
      q   => cause_rx(14),
      vdd => vdd,
      vss => vss
   );

inv_x2_76_ins : inv_x2
   port map (
      i   => it_n(5),
      nq  => inv_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => inv_x2_76_sig,
      q   => cause_rx(15),
      vdd => vdd,
      vss => vss
   );

inv_x2_77_ins : inv_x2
   port map (
      i   => cause_rx(16),
      nq  => inv_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_12_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_77_sig,
      q   => a3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_70_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_12_sig,
      nq  => no2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_70_sig,
      q   => cause_rx(16),
      vdd => vdd,
      vss => vss
   );

inv_x2_78_ins : inv_x2
   port map (
      i   => cause_rx(17),
      nq  => inv_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_13_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_78_sig,
      q   => a3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_71_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_13_sig,
      nq  => no2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_71_sig,
      q   => cause_rx(17),
      vdd => vdd,
      vss => vss
   );

inv_x2_79_ins : inv_x2
   port map (
      i   => cause_rx(18),
      nq  => inv_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_14_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_79_sig,
      q   => a3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_72_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_14_sig,
      nq  => no2_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_72_sig,
      q   => cause_rx(18),
      vdd => vdd,
      vss => vss
   );

inv_x2_80_ins : inv_x2
   port map (
      i   => cause_rx(19),
      nq  => inv_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_15_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_80_sig,
      q   => a3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_73_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_15_sig,
      nq  => no2_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_73_sig,
      q   => cause_rx(19),
      vdd => vdd,
      vss => vss
   );

inv_x2_81_ins : inv_x2
   port map (
      i   => cause_rx(20),
      nq  => inv_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_16_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_81_sig,
      q   => a3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_74_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_16_sig,
      nq  => no2_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_74_sig,
      q   => cause_rx(20),
      vdd => vdd,
      vss => vss
   );

inv_x2_82_ins : inv_x2
   port map (
      i   => cause_rx(21),
      nq  => inv_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_17_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_82_sig,
      q   => a3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_75_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_17_sig,
      nq  => no2_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_75_sig,
      q   => cause_rx(21),
      vdd => vdd,
      vss => vss
   );

inv_x2_83_ins : inv_x2
   port map (
      i   => cause_rx(22),
      nq  => inv_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_18_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_83_sig,
      q   => a3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_76_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_18_sig,
      nq  => no2_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_76_sig,
      q   => cause_rx(22),
      vdd => vdd,
      vss => vss
   );

inv_x2_84_ins : inv_x2
   port map (
      i   => cause_rx(23),
      nq  => inv_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_19_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_84_sig,
      q   => a3_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_77_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_19_sig,
      nq  => no2_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_77_sig,
      q   => cause_rx(23),
      vdd => vdd,
      vss => vss
   );

inv_x2_85_ins : inv_x2
   port map (
      i   => cause_rx(24),
      nq  => inv_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_20_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_85_sig,
      q   => a3_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_78_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_20_sig,
      nq  => no2_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_78_sig,
      q   => cause_rx(24),
      vdd => vdd,
      vss => vss
   );

inv_x2_86_ins : inv_x2
   port map (
      i   => cause_rx(25),
      nq  => inv_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_21_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_86_sig,
      q   => a3_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_79_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_21_sig,
      nq  => no2_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_25_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_79_sig,
      q   => cause_rx(25),
      vdd => vdd,
      vss => vss
   );

inv_x2_87_ins : inv_x2
   port map (
      i   => cause_rx(26),
      nq  => inv_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_22_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_87_sig,
      q   => a3_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_80_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_22_sig,
      nq  => no2_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_26_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_80_sig,
      q   => cause_rx(26),
      vdd => vdd,
      vss => vss
   );

inv_x2_88_ins : inv_x2
   port map (
      i   => cause_rx(27),
      nq  => inv_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_23_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_88_sig,
      q   => a3_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_81_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_23_sig,
      nq  => no2_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_27_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_81_sig,
      q   => cause_rx(27),
      vdd => vdd,
      vss => vss
   );

an12_x1_13_ins : an12_x1
   port map (
      i0  => not_aux150,
      i1  => cause_rx(28),
      q   => an12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_28_ins : sff1_x4
   port map (
      ck  => ck,
      i   => an12_x1_13_sig,
      q   => cause_rx(28),
      vdd => vdd,
      vss => vss
   );

an12_x1_14_ins : an12_x1
   port map (
      i0  => not_aux150,
      i1  => cause_rx(29),
      q   => an12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_29_ins : sff1_x4
   port map (
      ck  => ck,
      i   => an12_x1_14_sig,
      q   => cause_rx(29),
      vdd => vdd,
      vss => vss
   );

inv_x2_89_ins : inv_x2
   port map (
      i   => cause_rx(30),
      nq  => inv_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_24_ins : a3_x2
   port map (
      i0  => not_excrq_xm,
      i1  => not_intrq_xx,
      i2  => inv_x2_89_sig,
      q   => a3_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_82_ins : no2_x1
   port map (
      i0  => not_aux150,
      i1  => a3_x2_24_sig,
      nq  => no2_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

cause_rx_30_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_82_sig,
      q   => cause_rx(30),
      vdd => vdd,
      vss => vss
   );

cause_rx_31_ins : sff3_x4
   port map (
      ck   => ck,
      cmd0 => not_excrq_xm,
      cmd1 => not_intrq_xx,
      i0   => bdslot_re,
      i1   => cause_rx(31),
      i2   => bdslot_rd,
      q    => cause_rx(31),
      vdd  => vdd,
      vss  => vss
   );

no2_x1_83_ins : no2_x1
   port map (
      i0  => hold_si,
      i1  => bubble_si,
      nq  => no2_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

iread_ri_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_83_sig,
      q   => iread_ri,
      vdd => vdd,
      vss => vss
   );

oa22_x2_73_ins : oa22_x2
   port map (
      i0  => not_hold_si,
      i1  => i(0),
      i2  => bubble_si,
      q   => oa22_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_72_ins : oa22_x2
   port map (
      i0  => i_ri(0),
      i1  => hold_si,
      i2  => oa22_x2_73_sig,
      q   => oa22_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_72_sig,
      q   => i_ri(0),
      vdd => vdd,
      vss => vss
   );

ao22_x2_22_ins : ao22_x2
   port map (
      i0  => i(1),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_21_ins : ao22_x2
   port map (
      i0  => i_ri(1),
      i1  => not_hold_si,
      i2  => ao22_x2_22_sig,
      q   => ao22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_21_sig,
      q   => i_ri(1),
      vdd => vdd,
      vss => vss
   );

ao22_x2_24_ins : ao22_x2
   port map (
      i0  => i(2),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_23_ins : ao22_x2
   port map (
      i0  => i_ri(2),
      i1  => not_hold_si,
      i2  => ao22_x2_24_sig,
      q   => ao22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_23_sig,
      q   => i_ri(2),
      vdd => vdd,
      vss => vss
   );

ao22_x2_26_ins : ao22_x2
   port map (
      i0  => i(3),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_25_ins : ao22_x2
   port map (
      i0  => i_ri(3),
      i1  => not_hold_si,
      i2  => ao22_x2_26_sig,
      q   => ao22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_25_sig,
      q   => i_ri(3),
      vdd => vdd,
      vss => vss
   );

ao22_x2_28_ins : ao22_x2
   port map (
      i0  => i(4),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_27_ins : ao22_x2
   port map (
      i0  => i_ri(4),
      i1  => not_hold_si,
      i2  => ao22_x2_28_sig,
      q   => ao22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_27_sig,
      q   => i_ri(4),
      vdd => vdd,
      vss => vss
   );

oa22_x2_75_ins : oa22_x2
   port map (
      i0  => not_hold_si,
      i1  => i(5),
      i2  => bubble_si,
      q   => oa22_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_74_ins : oa22_x2
   port map (
      i0  => i_ri(5),
      i1  => hold_si,
      i2  => oa22_x2_75_sig,
      q   => oa22_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_74_sig,
      q   => i_ri(5),
      vdd => vdd,
      vss => vss
   );

ao22_x2_30_ins : ao22_x2
   port map (
      i0  => i(6),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_29_ins : ao22_x2
   port map (
      i0  => i_ri(6),
      i1  => not_hold_si,
      i2  => ao22_x2_30_sig,
      q   => ao22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_29_sig,
      q   => i_ri(6),
      vdd => vdd,
      vss => vss
   );

ao22_x2_32_ins : ao22_x2
   port map (
      i0  => i(7),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_31_ins : ao22_x2
   port map (
      i0  => i_ri(7),
      i1  => not_hold_si,
      i2  => ao22_x2_32_sig,
      q   => ao22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_31_sig,
      q   => i_ri(7),
      vdd => vdd,
      vss => vss
   );

ao22_x2_34_ins : ao22_x2
   port map (
      i0  => i(8),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_33_ins : ao22_x2
   port map (
      i0  => i_ri(8),
      i1  => not_hold_si,
      i2  => ao22_x2_34_sig,
      q   => ao22_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_33_sig,
      q   => i_ri(8),
      vdd => vdd,
      vss => vss
   );

ao22_x2_36_ins : ao22_x2
   port map (
      i0  => i(9),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_35_ins : ao22_x2
   port map (
      i0  => i_ri(9),
      i1  => not_hold_si,
      i2  => ao22_x2_36_sig,
      q   => ao22_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_35_sig,
      q   => i_ri(9),
      vdd => vdd,
      vss => vss
   );

ao22_x2_38_ins : ao22_x2
   port map (
      i0  => i(10),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_37_ins : ao22_x2
   port map (
      i0  => i_ri(10),
      i1  => not_hold_si,
      i2  => ao22_x2_38_sig,
      q   => ao22_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_37_sig,
      q   => i_ri(10),
      vdd => vdd,
      vss => vss
   );

ao22_x2_40_ins : ao22_x2
   port map (
      i0  => i(11),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_39_ins : ao22_x2
   port map (
      i0  => i_ri(11),
      i1  => not_hold_si,
      i2  => ao22_x2_40_sig,
      q   => ao22_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_39_sig,
      q   => i_ri(11),
      vdd => vdd,
      vss => vss
   );

ao22_x2_42_ins : ao22_x2
   port map (
      i0  => i(12),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_41_ins : ao22_x2
   port map (
      i0  => i_ri(12),
      i1  => not_hold_si,
      i2  => ao22_x2_42_sig,
      q   => ao22_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_41_sig,
      q   => i_ri(12),
      vdd => vdd,
      vss => vss
   );

ao22_x2_44_ins : ao22_x2
   port map (
      i0  => i(13),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_43_ins : ao22_x2
   port map (
      i0  => i_ri(13),
      i1  => not_hold_si,
      i2  => ao22_x2_44_sig,
      q   => ao22_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_43_sig,
      q   => i_ri(13),
      vdd => vdd,
      vss => vss
   );

ao22_x2_46_ins : ao22_x2
   port map (
      i0  => i(14),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_45_ins : ao22_x2
   port map (
      i0  => i_ri(14),
      i1  => not_hold_si,
      i2  => ao22_x2_46_sig,
      q   => ao22_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_45_sig,
      q   => i_ri(14),
      vdd => vdd,
      vss => vss
   );

ao22_x2_48_ins : ao22_x2
   port map (
      i0  => i(15),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_47_ins : ao22_x2
   port map (
      i0  => i_ri(15),
      i1  => not_hold_si,
      i2  => ao22_x2_48_sig,
      q   => ao22_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_47_sig,
      q   => i_ri(15),
      vdd => vdd,
      vss => vss
   );

ao22_x2_50_ins : ao22_x2
   port map (
      i0  => i(16),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_49_ins : ao22_x2
   port map (
      i0  => i_ri(16),
      i1  => not_hold_si,
      i2  => ao22_x2_50_sig,
      q   => ao22_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_49_sig,
      q   => i_ri(16),
      vdd => vdd,
      vss => vss
   );

ao22_x2_52_ins : ao22_x2
   port map (
      i0  => i(17),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_51_ins : ao22_x2
   port map (
      i0  => i_ri(17),
      i1  => not_hold_si,
      i2  => ao22_x2_52_sig,
      q   => ao22_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_51_sig,
      q   => i_ri(17),
      vdd => vdd,
      vss => vss
   );

ao22_x2_54_ins : ao22_x2
   port map (
      i0  => i(18),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_53_ins : ao22_x2
   port map (
      i0  => i_ri(18),
      i1  => not_hold_si,
      i2  => ao22_x2_54_sig,
      q   => ao22_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_53_sig,
      q   => i_ri(18),
      vdd => vdd,
      vss => vss
   );

ao22_x2_56_ins : ao22_x2
   port map (
      i0  => i(19),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_55_ins : ao22_x2
   port map (
      i0  => i_ri(19),
      i1  => not_hold_si,
      i2  => ao22_x2_56_sig,
      q   => ao22_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_55_sig,
      q   => i_ri(19),
      vdd => vdd,
      vss => vss
   );

ao22_x2_58_ins : ao22_x2
   port map (
      i0  => i(20),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_57_ins : ao22_x2
   port map (
      i0  => i_ri(20),
      i1  => not_hold_si,
      i2  => ao22_x2_58_sig,
      q   => ao22_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_57_sig,
      q   => i_ri(20),
      vdd => vdd,
      vss => vss
   );

ao22_x2_60_ins : ao22_x2
   port map (
      i0  => i(21),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_59_ins : ao22_x2
   port map (
      i0  => i_ri(21),
      i1  => not_hold_si,
      i2  => ao22_x2_60_sig,
      q   => ao22_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_59_sig,
      q   => i_ri(21),
      vdd => vdd,
      vss => vss
   );

ao22_x2_62_ins : ao22_x2
   port map (
      i0  => i(22),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_61_ins : ao22_x2
   port map (
      i0  => i_ri(22),
      i1  => not_hold_si,
      i2  => ao22_x2_62_sig,
      q   => ao22_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_61_sig,
      q   => i_ri(22),
      vdd => vdd,
      vss => vss
   );

ao22_x2_64_ins : ao22_x2
   port map (
      i0  => i(23),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_63_ins : ao22_x2
   port map (
      i0  => i_ri(23),
      i1  => not_hold_si,
      i2  => ao22_x2_64_sig,
      q   => ao22_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_63_sig,
      q   => i_ri(23),
      vdd => vdd,
      vss => vss
   );

ao22_x2_66_ins : ao22_x2
   port map (
      i0  => i(24),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_65_ins : ao22_x2
   port map (
      i0  => i_ri(24),
      i1  => not_hold_si,
      i2  => ao22_x2_66_sig,
      q   => ao22_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_65_sig,
      q   => i_ri(24),
      vdd => vdd,
      vss => vss
   );

ao22_x2_68_ins : ao22_x2
   port map (
      i0  => i(25),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_67_ins : ao22_x2
   port map (
      i0  => i_ri(25),
      i1  => not_hold_si,
      i2  => ao22_x2_68_sig,
      q   => ao22_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_25_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_67_sig,
      q   => i_ri(25),
      vdd => vdd,
      vss => vss
   );

ao22_x2_70_ins : ao22_x2
   port map (
      i0  => i(26),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_69_ins : ao22_x2
   port map (
      i0  => i_ri(26),
      i1  => not_hold_si,
      i2  => ao22_x2_70_sig,
      q   => ao22_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_26_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_69_sig,
      q   => i_ri(26),
      vdd => vdd,
      vss => vss
   );

ao22_x2_72_ins : ao22_x2
   port map (
      i0  => i(27),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_71_ins : ao22_x2
   port map (
      i0  => i_ri(27),
      i1  => not_hold_si,
      i2  => ao22_x2_72_sig,
      q   => ao22_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_27_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_71_sig,
      q   => i_ri(27),
      vdd => vdd,
      vss => vss
   );

ao22_x2_74_ins : ao22_x2
   port map (
      i0  => i(28),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_73_ins : ao22_x2
   port map (
      i0  => i_ri(28),
      i1  => not_hold_si,
      i2  => ao22_x2_74_sig,
      q   => ao22_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_28_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_73_sig,
      q   => i_ri(28),
      vdd => vdd,
      vss => vss
   );

ao22_x2_76_ins : ao22_x2
   port map (
      i0  => i(29),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_75_ins : ao22_x2
   port map (
      i0  => mbk_buf_i_ri(29),
      i1  => not_hold_si,
      i2  => ao22_x2_76_sig,
      q   => ao22_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_29_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_75_sig,
      q   => i_ri(29),
      vdd => vdd,
      vss => vss
   );

ao22_x2_78_ins : ao22_x2
   port map (
      i0  => i(30),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_77_ins : ao22_x2
   port map (
      i0  => i_ri(30),
      i1  => not_hold_si,
      i2  => ao22_x2_78_sig,
      q   => ao22_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_30_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_77_sig,
      q   => i_ri(30),
      vdd => vdd,
      vss => vss
   );

ao22_x2_80_ins : ao22_x2
   port map (
      i0  => i(31),
      i1  => hold_si,
      i2  => not_bubble_si,
      q   => ao22_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_79_ins : ao22_x2
   port map (
      i0  => mbk_buf_i_ri(31),
      i1  => not_hold_si,
      i2  => ao22_x2_80_sig,
      q   => ao22_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

i_ri_31_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_79_sig,
      q   => i_ri(31),
      vdd => vdd,
      vss => vss
   );

a2_x2_21_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_rs_rd(0),
      q   => a2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_84_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(21),
      nq  => no2_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_92_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => no2_x1_84_sig,
      i2  => a2_x2_21_sig,
      nq  => no3_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

rs_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_92_sig,
      q   => rs_rd(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_85_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(22),
      nq  => no2_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_22_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_rs_rd(1),
      q   => a2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_93_ins : no3_x1
   port map (
      i0  => a2_x2_22_sig,
      i1  => no2_x1_85_sig,
      i2  => bubble_sd,
      nq  => no3_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

rs_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_93_sig,
      q   => rs_rd(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_86_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(23),
      nq  => no2_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_23_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_rs_rd(2),
      q   => a2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_94_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => a2_x2_23_sig,
      i2  => no2_x1_86_sig,
      nq  => no3_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

rs_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_94_sig,
      q   => rs_rd(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_87_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(24),
      nq  => no2_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_24_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_rs_rd(3),
      q   => a2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_95_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => a2_x2_24_sig,
      i2  => no2_x1_87_sig,
      nq  => no3_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

rs_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_95_sig,
      q   => rs_rd(3),
      vdd => vdd,
      vss => vss
   );

an12_x1_15_ins : an12_x1
   port map (
      i0  => rs_rd(4),
      i1  => not_aux144,
      q   => an12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_88_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(25),
      nq  => no2_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_96_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => no2_x1_88_sig,
      i2  => an12_x1_15_sig,
      nq  => no3_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

rs_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_96_sig,
      q   => rs_rd(4),
      vdd => vdd,
      vss => vss
   );

a2_x2_25_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_rt_rd(0),
      q   => a2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_89_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(16),
      nq  => no2_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_97_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => no2_x1_89_sig,
      i2  => a2_x2_25_sig,
      nq  => no3_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

rt_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_97_sig,
      q   => rt_rd(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_90_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(17),
      nq  => no2_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_26_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_rt_rd(1),
      q   => a2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_98_ins : no3_x1
   port map (
      i0  => a2_x2_26_sig,
      i1  => no2_x1_90_sig,
      i2  => bubble_sd,
      nq  => no3_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

rt_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_98_sig,
      q   => rt_rd(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_91_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(18),
      nq  => no2_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_27_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_rt_rd(2),
      q   => a2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_99_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => a2_x2_27_sig,
      i2  => no2_x1_91_sig,
      nq  => no3_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

rt_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_99_sig,
      q   => rt_rd(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_92_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(19),
      nq  => no2_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_28_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_rt_rd(3),
      q   => a2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_100_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => a2_x2_28_sig,
      i2  => no2_x1_92_sig,
      nq  => no3_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

rt_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_100_sig,
      q   => rt_rd(3),
      vdd => vdd,
      vss => vss
   );

an12_x1_16_ins : an12_x1
   port map (
      i0  => rt_rd(4),
      i1  => not_aux144,
      q   => an12_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_93_ins : no2_x1
   port map (
      i0  => hold_sd,
      i1  => i_ri(20),
      nq  => no2_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_101_ins : no3_x1
   port map (
      i0  => no2_x1_93_sig,
      i1  => an12_x1_16_sig,
      i2  => bubble_sd,
      nq  => no3_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

rt_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_101_sig,
      q   => rt_rd(4),
      vdd => vdd,
      vss => vss
   );

a2_x2_29_ins : a2_x2
   port map (
      i0  => not_stall_sm,
      i1  => not_bubble_se,
      q   => a2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_25_ins : a3_x2
   port map (
      i0  => a2_x2_29_sig,
      i1  => not_copy_sm,
      i2  => swap_rd,
      q   => a3_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_94_ins : no2_x1
   port map (
      i0  => bubble_se,
      i1  => not_stall_sm,
      nq  => no2_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_76_ins : oa22_x2
   port map (
      i0  => copycap_re,
      i1  => no2_x1_94_sig,
      i2  => a3_x2_25_sig,
      q   => oa22_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

copycap_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_76_sig,
      q   => copycap_re,
      vdd => vdd,
      vss => vss
   );

an12_x1_17_ins : an12_x1
   port map (
      i0  => swap_re,
      i1  => not_aux143,
      q   => an12_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_95_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => swap_rd,
      nq  => no2_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_102_ins : no3_x1
   port map (
      i0  => no2_x1_95_sig,
      i1  => an12_x1_17_sig,
      i2  => bubble_se,
      nq  => no3_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

swap_re_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_102_sig,
      q   => swap_re,
      vdd => vdd,
      vss => vss
   );

an12_x1_18_ins : an12_x1
   port map (
      i0  => swap_rd,
      i1  => not_aux144,
      q   => an12_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_81_ins : ao22_x2
   port map (
      i0  => not_opcod_sd_2,
      i1  => not_aux212,
      i2  => not_hold_sd,
      q   => ao22_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_103_ins : no3_x1
   port map (
      i0  => ao22_x2_81_sig,
      i1  => an12_x1_18_sig,
      i2  => bubble_sd,
      nq  => no3_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

swap_rd_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_103_sig,
      q   => swap_rd,
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => not_hold_sm,
      i1  => opcod_re(0),
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => hold_sm,
      i1  => opcod_rm(0),
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_22_ins : na3_x1
   port map (
      i0  => not_bubble_sm,
      i1  => na2_x1_25_sig,
      i2  => na2_x1_24_sig,
      nq  => na3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rm_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_22_sig,
      q   => opcod_rm(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_96_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => opcod_re(1),
      nq  => no2_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_97_ins : no2_x1
   port map (
      i0  => opcod_rm(1),
      i1  => aux148,
      nq  => no2_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_104_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => no2_x1_97_sig,
      i2  => no2_x1_96_sig,
      nq  => no3_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rm_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_104_sig,
      q   => opcod_rm(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_98_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => opcod_re(2),
      nq  => no2_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_99_ins : no2_x1
   port map (
      i0  => opcod_rm(2),
      i1  => aux148,
      nq  => no2_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_105_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => no2_x1_99_sig,
      i2  => no2_x1_98_sig,
      nq  => no3_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rm_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_105_sig,
      q   => opcod_rm(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_100_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => opcod_re(3),
      nq  => no2_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_101_ins : no2_x1
   port map (
      i0  => opcod_rm(3),
      i1  => aux148,
      nq  => no2_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_106_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => no2_x1_101_sig,
      i2  => no2_x1_100_sig,
      nq  => no3_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rm_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_106_sig,
      q   => opcod_rm(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_102_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => opcod_re(4),
      nq  => no2_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_103_ins : no2_x1
   port map (
      i0  => opcod_rm(4),
      i1  => aux148,
      nq  => no2_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_107_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => no2_x1_103_sig,
      i2  => no2_x1_102_sig,
      nq  => no3_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rm_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_107_sig,
      q   => opcod_rm(4),
      vdd => vdd,
      vss => vss
   );

na2_x1_26_ins : na2_x1
   port map (
      i0  => not_hold_sm,
      i1  => opcod_re(5),
      nq  => na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_27_ins : na2_x1
   port map (
      i0  => hold_sm,
      i1  => opcod_rm(5),
      nq  => na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_23_ins : na3_x1
   port map (
      i0  => not_bubble_sm,
      i1  => na2_x1_27_sig,
      i2  => na2_x1_26_sig,
      nq  => na3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rm_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_23_sig,
      q   => opcod_rm(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_104_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => opcod_re(6),
      nq  => no2_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_105_ins : no2_x1
   port map (
      i0  => opcod_rm(6),
      i1  => aux148,
      nq  => no2_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_108_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => no2_x1_105_sig,
      i2  => no2_x1_104_sig,
      nq  => no3_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rm_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_108_sig,
      q   => opcod_rm(6),
      vdd => vdd,
      vss => vss
   );

no2_x1_106_ins : no2_x1
   port map (
      i0  => hold_sm,
      i1  => opcod_re(7),
      nq  => no2_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_107_ins : no2_x1
   port map (
      i0  => opcod_rm(7),
      i1  => aux148,
      nq  => no2_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_109_ins : no3_x1
   port map (
      i0  => bubble_sm,
      i1  => no2_x1_107_sig,
      i2  => no2_x1_106_sig,
      nq  => no3_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rm_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_109_sig,
      q   => opcod_rm(7),
      vdd => vdd,
      vss => vss
   );

na2_x1_28_ins : na2_x1
   port map (
      i0  => not_hold_se,
      i1  => opcod_rd(0),
      nq  => na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_29_ins : na2_x1
   port map (
      i0  => hold_se,
      i1  => opcod_re(0),
      nq  => na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_24_ins : na3_x1
   port map (
      i0  => not_bubble_se,
      i1  => na2_x1_29_sig,
      i2  => na2_x1_28_sig,
      nq  => na3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

opcod_re_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_24_sig,
      q   => opcod_re(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_108_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => opcod_rd(1),
      nq  => no2_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_30_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_opcod_re(1),
      q   => a2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_110_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_30_sig,
      i2  => no2_x1_108_sig,
      nq  => no3_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

opcod_re_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_110_sig,
      q   => opcod_re(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_109_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => opcod_rd(2),
      nq  => no2_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_31_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_opcod_re(2),
      q   => a2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_111_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_31_sig,
      i2  => no2_x1_109_sig,
      nq  => no3_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

opcod_re_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_111_sig,
      q   => opcod_re(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_110_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => opcod_rd(3),
      nq  => no2_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_32_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_opcod_re(3),
      q   => a2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_112_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_32_sig,
      i2  => no2_x1_110_sig,
      nq  => no3_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

opcod_re_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_112_sig,
      q   => opcod_re(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_111_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => opcod_rd(4),
      nq  => no2_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_33_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_opcod_re(4),
      q   => a2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_113_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_33_sig,
      i2  => no2_x1_111_sig,
      nq  => no3_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

opcod_re_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_113_sig,
      q   => opcod_re(4),
      vdd => vdd,
      vss => vss
   );

na2_x1_30_ins : na2_x1
   port map (
      i0  => not_hold_se,
      i1  => opcod_rd(5),
      nq  => na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_31_ins : na2_x1
   port map (
      i0  => hold_se,
      i1  => opcod_re(5),
      nq  => na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_25_ins : na3_x1
   port map (
      i0  => not_bubble_se,
      i1  => na2_x1_31_sig,
      i2  => na2_x1_30_sig,
      nq  => na3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

opcod_re_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_25_sig,
      q   => opcod_re(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_112_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => opcod_rd(6),
      nq  => no2_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_34_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_opcod_re(6),
      q   => a2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_114_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_34_sig,
      i2  => no2_x1_112_sig,
      nq  => no3_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

opcod_re_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_114_sig,
      q   => opcod_re(6),
      vdd => vdd,
      vss => vss
   );

no2_x1_113_ins : no2_x1
   port map (
      i0  => hold_se,
      i1  => opcod_rd(7),
      nq  => no2_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_35_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_opcod_re(7),
      q   => a2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_115_ins : no3_x1
   port map (
      i0  => bubble_se,
      i1  => a2_x2_35_sig,
      i2  => no2_x1_113_sig,
      nq  => no3_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

opcod_re_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_115_sig,
      q   => opcod_re(7),
      vdd => vdd,
      vss => vss
   );

nao22_x1_21_ins : nao22_x1
   port map (
      i0  => hold_sd,
      i1  => mbk_buf_not_opcod_sd_0,
      i2  => not_bubble_sd,
      nq  => nao22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_77_ins : oa22_x2
   port map (
      i0  => opcod_rd(0),
      i1  => hold_sd,
      i2  => nao22_x1_21_sig,
      q   => oa22_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_77_sig,
      q   => opcod_rd(0),
      vdd => vdd,
      vss => vss
   );

oa22_x2_78_ins : oa22_x2
   port map (
      i0  => not_opcod_sd_1,
      i1  => not_hold_sd,
      i2  => bubble_sd,
      q   => oa22_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_60_ins : noa22_x1
   port map (
      i0  => not_aux144,
      i1  => not_opcod_rd(1),
      i2  => oa22_x2_78_sig,
      nq  => noa22_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_60_sig,
      q   => opcod_rd(1),
      vdd => vdd,
      vss => vss
   );

a2_x2_36_ins : a2_x2
   port map (
      i0  => not_hold_sd,
      i1  => not_opcod_sd_2,
      q   => a2_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_37_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_opcod_rd(2),
      q   => a2_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_116_ins : no3_x1
   port map (
      i0  => bubble_sd,
      i1  => a2_x2_37_sig,
      i2  => a2_x2_36_sig,
      nq  => no3_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_116_sig,
      q   => opcod_rd(2),
      vdd => vdd,
      vss => vss
   );

oa22_x2_79_ins : oa22_x2
   port map (
      i0  => not_opcod_sd_3,
      i1  => not_hold_sd,
      i2  => bubble_sd,
      q   => oa22_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_61_ins : noa22_x1
   port map (
      i0  => not_aux144,
      i1  => not_opcod_rd(3),
      i2  => oa22_x2_79_sig,
      nq  => noa22_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_61_sig,
      q   => opcod_rd(3),
      vdd => vdd,
      vss => vss
   );

oa22_x2_80_ins : oa22_x2
   port map (
      i0  => not_hold_sd,
      i1  => mbk_buf_not_opcod_sd_4,
      i2  => bubble_sd,
      q   => oa22_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_62_ins : noa22_x1
   port map (
      i0  => not_opcod_rd(4),
      i1  => not_aux144,
      i2  => oa22_x2_80_sig,
      nq  => noa22_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_62_sig,
      q   => opcod_rd(4),
      vdd => vdd,
      vss => vss
   );

na2_x1_32_ins : na2_x1
   port map (
      i0  => hold_sd,
      i1  => opcod_rd(5),
      nq  => na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_44_ins : o2_x2
   port map (
      i0  => hold_sd,
      i1  => not_opcod_sd_5,
      q   => o2_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_26_ins : na3_x1
   port map (
      i0  => not_bubble_sd,
      i1  => o2_x2_44_sig,
      i2  => na2_x1_32_sig,
      nq  => na3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rd_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_26_sig,
      q   => opcod_rd(5),
      vdd => vdd,
      vss => vss
   );

oa22_x2_81_ins : oa22_x2
   port map (
      i0  => not_hold_sd,
      i1  => not_opcod_sd_6,
      i2  => bubble_sd,
      q   => oa22_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_63_ins : noa22_x1
   port map (
      i0  => not_opcod_rd(6),
      i1  => not_aux144,
      i2  => oa22_x2_81_sig,
      nq  => noa22_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rd_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_63_sig,
      q   => opcod_rd(6),
      vdd => vdd,
      vss => vss
   );

oa22_x2_82_ins : oa22_x2
   port map (
      i0  => not_hold_sd,
      i1  => not_opcod_sd_7,
      i2  => bubble_sd,
      q   => oa22_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_64_ins : noa22_x1
   port map (
      i0  => not_aux144,
      i1  => not_opcod_rd(7),
      i2  => oa22_x2_82_sig,
      nq  => noa22_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

opcod_rd_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_64_sig,
      q   => opcod_rd(7),
      vdd => vdd,
      vss => vss
   );

na2_x1_34_ins : na2_x1
   port map (
      i0  => not_hold_sm,
      i1  => not_i_type_re(7),
      nq  => na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_35_ins : na2_x1
   port map (
      i0  => not_aux148,
      i1  => not_i_type_rm(7),
      nq  => na2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_27_ins : na3_x1
   port map (
      i0  => not_bubble_sm,
      i1  => na2_x1_35_sig,
      i2  => na2_x1_34_sig,
      nq  => na3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_33_ins : na2_x1
   port map (
      i0  => not_bubble_sm,
      i1  => na3_x1_27_sig,
      nq  => na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rm_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_33_sig,
      q   => i_type_rm(7),
      vdd => vdd,
      vss => vss
   );

na2_x1_37_ins : na2_x1
   port map (
      i0  => not_hold_sm,
      i1  => not_i_type_re(8),
      nq  => na2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_38_ins : na2_x1
   port map (
      i0  => not_aux148,
      i1  => not_i_type_rm(8),
      nq  => na2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_28_ins : na3_x1
   port map (
      i0  => not_bubble_sm,
      i1  => na2_x1_38_sig,
      i2  => na2_x1_37_sig,
      nq  => na3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_36_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => na3_x1_28_sig,
      nq  => na2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rm_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_36_sig,
      q   => i_type_rm(8),
      vdd => vdd,
      vss => vss
   );

on12_x1_40_ins : on12_x1
   port map (
      i0  => not_aux143,
      i1  => i_type_re(0),
      q   => on12_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_40_ins : na2_x1
   port map (
      i0  => not_hold_se,
      i1  => not_i_type_rd(0),
      nq  => na2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_29_ins : na3_x1
   port map (
      i0  => not_bubble_se,
      i1  => na2_x1_40_sig,
      i2  => on12_x1_40_sig,
      nq  => na3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_39_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => na3_x1_29_sig,
      nq  => na2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

i_type_re_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_39_sig,
      q   => i_type_re(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_42_ins : na2_x1
   port map (
      i0  => not_aux143,
      i1  => not_i_type_re(1),
      nq  => na2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_43_ins : na2_x1
   port map (
      i0  => not_hold_se,
      i1  => not_i_type_rd(1),
      nq  => na2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_30_ins : na3_x1
   port map (
      i0  => not_bubble_se,
      i1  => na2_x1_43_sig,
      i2  => na2_x1_42_sig,
      nq  => na3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_41_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => na3_x1_30_sig,
      nq  => na2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

i_type_re_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_41_sig,
      q   => i_type_re(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_45_ins : na2_x1
   port map (
      i0  => not_aux143,
      i1  => not_i_type_re(2),
      nq  => na2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_46_ins : na2_x1
   port map (
      i0  => not_hold_se,
      i1  => not_i_type_rd(2),
      nq  => na2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_31_ins : na3_x1
   port map (
      i0  => not_bubble_se,
      i1  => na2_x1_46_sig,
      i2  => na2_x1_45_sig,
      nq  => na3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_44_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => na3_x1_31_sig,
      nq  => na2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

i_type_re_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_44_sig,
      q   => i_type_re(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_48_ins : na2_x1
   port map (
      i0  => not_aux143,
      i1  => not_i_type_re(3),
      nq  => na2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_49_ins : na2_x1
   port map (
      i0  => not_hold_se,
      i1  => not_i_type_rd(3),
      nq  => na2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_32_ins : na3_x1
   port map (
      i0  => not_bubble_se,
      i1  => na2_x1_49_sig,
      i2  => na2_x1_48_sig,
      nq  => na3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_47_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => na3_x1_32_sig,
      nq  => na2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

i_type_re_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_47_sig,
      q   => i_type_re(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_51_ins : na2_x1
   port map (
      i0  => not_aux143,
      i1  => not_i_type_re(4),
      nq  => na2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_52_ins : na2_x1
   port map (
      i0  => not_hold_se,
      i1  => not_i_type_rd(4),
      nq  => na2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_33_ins : na3_x1
   port map (
      i0  => not_bubble_se,
      i1  => na2_x1_52_sig,
      i2  => na2_x1_51_sig,
      nq  => na3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_50_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => na3_x1_33_sig,
      nq  => na2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

i_type_re_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_50_sig,
      q   => i_type_re(4),
      vdd => vdd,
      vss => vss
   );

na2_x1_54_ins : na2_x1
   port map (
      i0  => not_aux143,
      i1  => not_i_type_re(7),
      nq  => na2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_55_ins : na2_x1
   port map (
      i0  => not_hold_se,
      i1  => not_i_type_rd(7),
      nq  => na2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_34_ins : na3_x1
   port map (
      i0  => na2_x1_55_sig,
      i1  => not_bubble_se,
      i2  => na2_x1_54_sig,
      nq  => na3_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_53_ins : na2_x1
   port map (
      i0  => not_bubble_se,
      i1  => na3_x1_34_sig,
      nq  => na2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

i_type_re_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_53_sig,
      q   => i_type_re(7),
      vdd => vdd,
      vss => vss
   );

na2_x1_57_ins : na2_x1
   port map (
      i0  => not_aux143,
      i1  => not_i_type_re(8),
      nq  => na2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_58_ins : na2_x1
   port map (
      i0  => not_hold_se,
      i1  => not_i_type_rd(8),
      nq  => na2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_35_ins : na3_x1
   port map (
      i0  => not_bubble_se,
      i1  => na2_x1_58_sig,
      i2  => na2_x1_57_sig,
      nq  => na3_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_56_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => na3_x1_35_sig,
      nq  => na2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

i_type_re_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_56_sig,
      q   => i_type_re(8),
      vdd => vdd,
      vss => vss
   );

na2_x1_60_ins : na2_x1
   port map (
      i0  => not_aux143,
      i1  => not_i_type_re(10),
      nq  => na2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_61_ins : na2_x1
   port map (
      i0  => not_hold_se,
      i1  => not_i_type_rd(10),
      nq  => na2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_36_ins : na3_x1
   port map (
      i0  => not_bubble_se,
      i1  => na2_x1_61_sig,
      i2  => na2_x1_60_sig,
      nq  => na3_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_59_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => na3_x1_36_sig,
      nq  => na2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

i_type_re_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_59_sig,
      q   => i_type_re(10),
      vdd => vdd,
      vss => vss
   );

a2_x2_38_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_i_type_rd(0),
      q   => a2_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_114_ins : no2_x1
   port map (
      i0  => not_aux211,
      i1  => not_aux218,
      nq  => no2_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_23_ins : nao22_x1
   port map (
      i0  => hold_sd,
      i1  => no2_x1_114_sig,
      i2  => not_bubble_sd,
      nq  => nao22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_22_ins : nao22_x1
   port map (
      i0  => nao22_x1_23_sig,
      i1  => a2_x2_38_sig,
      i2  => one_sig,
      nq  => nao22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_22_sig,
      q   => i_type_rd(0),
      vdd => vdd,
      vss => vss
   );

na3_x1_38_ins : na3_x1
   port map (
      i0  => aux3,
      i1  => not_opcod_sd_1,
      i2  => aux300,
      nq  => na3_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_63_ins : na2_x1
   port map (
      i0  => not_hold_sd,
      i1  => na3_x1_38_sig,
      nq  => na2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_64_ins : na2_x1
   port map (
      i0  => not_aux144,
      i1  => not_i_type_rd(1),
      nq  => na2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_37_ins : na3_x1
   port map (
      i0  => not_bubble_sd,
      i1  => na2_x1_64_sig,
      i2  => na2_x1_63_sig,
      nq  => na3_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_62_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => na3_x1_37_sig,
      nq  => na2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_62_sig,
      q   => i_type_rd(1),
      vdd => vdd,
      vss => vss
   );

an12_x1_19_ins : an12_x1
   port map (
      i0  => not_aux219,
      i1  => aux300,
      q   => an12_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_25_ins : nao22_x1
   port map (
      i0  => hold_sd,
      i1  => an12_x1_19_sig,
      i2  => not_bubble_sd,
      nq  => nao22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_39_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_i_type_rd(2),
      q   => a2_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_24_ins : nao22_x1
   port map (
      i0  => a2_x2_39_sig,
      i1  => nao22_x1_25_sig,
      i2  => one_sig,
      nq  => nao22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_24_sig,
      q   => i_type_rd(2),
      vdd => vdd,
      vss => vss
   );

a3_x2_26_ins : a3_x2
   port map (
      i0  => aux222,
      i1  => not_opcod_sd_2,
      i2  => opcod_sd_3,
      q   => a3_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_27_ins : nao22_x1
   port map (
      i0  => not_aux212,
      i1  => not_opcod_sd_2,
      i2  => not_hold_sd,
      nq  => nao22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_115_ins : no2_x1
   port map (
      i0  => nao22_x1_27_sig,
      i1  => a3_x2_26_sig,
      nq  => no2_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_83_ins : oa22_x2
   port map (
      i0  => not_i_type_rd(3),
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_26_ins : nao22_x1
   port map (
      i0  => oa22_x2_83_sig,
      i1  => no2_x1_115_sig,
      i2  => one_sig,
      nq  => nao22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_26_sig,
      q   => i_type_rd(3),
      vdd => vdd,
      vss => vss
   );

a2_x2_40_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_i_type_rd(4),
      q   => a2_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_90_ins : inv_x2
   port map (
      i   => aux159,
      nq  => inv_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_28_ins : nao22_x1
   port map (
      i0  => inv_x2_90_sig,
      i1  => a2_x2_40_sig,
      i2  => one_sig,
      nq  => nao22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_28_sig,
      q   => i_type_rd(4),
      vdd => vdd,
      vss => vss
   );

a2_x2_41_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_i_type_rd(5),
      q   => a2_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_84_ins : oa22_x2
   port map (
      i0  => not_hold_sd,
      i1  => not_i_type_sd_5,
      i2  => bubble_sd,
      q   => oa22_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_29_ins : nao22_x1
   port map (
      i0  => oa22_x2_84_sig,
      i1  => a2_x2_41_sig,
      i2  => one_sig,
      nq  => nao22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_29_sig,
      q   => i_type_rd(5),
      vdd => vdd,
      vss => vss
   );

a2_x2_42_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_i_type_rd(7),
      q   => a2_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_85_ins : oa22_x2
   port map (
      i0  => not_hold_sd,
      i1  => not_i_type_sd_7,
      i2  => bubble_sd,
      q   => oa22_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_30_ins : nao22_x1
   port map (
      i0  => oa22_x2_85_sig,
      i1  => a2_x2_42_sig,
      i2  => not_bubble_sd,
      nq  => nao22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_30_sig,
      q   => i_type_rd(7),
      vdd => vdd,
      vss => vss
   );

a2_x2_43_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_i_type_rd(8),
      q   => a2_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_91_ins : inv_x2
   port map (
      i   => aux159,
      nq  => inv_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_31_ins : nao22_x1
   port map (
      i0  => inv_x2_91_sig,
      i1  => a2_x2_43_sig,
      i2  => one_sig,
      nq  => nao22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_31_sig,
      q   => i_type_rd(8),
      vdd => vdd,
      vss => vss
   );

no3_x1_117_ins : no3_x1
   port map (
      i0  => opcod_sd_5,
      i1  => not_aux219,
      i2  => not_opcod_sd_3,
      nq  => no3_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_86_ins : oa22_x2
   port map (
      i0  => not_opcod_sd_3,
      i1  => aux239,
      i2  => no3_x1_117_sig,
      q   => oa22_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_65_ins : noa22_x1
   port map (
      i0  => oa22_x2_86_sig,
      i1  => not_opcod_sd_2,
      i2  => hold_sd,
      nq  => noa22_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_87_ins : oa22_x2
   port map (
      i0  => not_i_type_rd(9),
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_32_ins : nao22_x1
   port map (
      i0  => oa22_x2_87_sig,
      i1  => noa22_x1_65_sig,
      i2  => one_sig,
      nq  => nao22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_32_sig,
      q   => i_type_rd(9),
      vdd => vdd,
      vss => vss
   );

na2_x1_65_ins : na2_x1
   port map (
      i0  => not_aux244,
      i1  => aux243,
      nq  => na2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_45_ins : o2_x2
   port map (
      i0  => not_opcod_sd_6,
      i1  => aux241,
      q   => o2_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_2_ins : mx3_x2
   port map (
      cmd0 => not_opcod_sd_5,
      cmd1 => not_opcod_sd_1,
      i0   => not_aux73,
      i1   => o2_x2_45_sig,
      i2   => na2_x1_65_sig,
      q    => mx3_x2_2_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_66_ins : na2_x1
   port map (
      i0  => not_opcod_sd_7,
      i1  => not_opcod_sd_5,
      nq  => na2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_67_ins : na2_x1
   port map (
      i0  => not_opcod_sd_1,
      i1  => opcod_sd_5,
      nq  => na2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_67_ins : noa22_x1
   port map (
      i0  => na2_x1_67_sig,
      i1  => na2_x1_66_sig,
      i2  => not_opcod_sd_3,
      nq  => noa22_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_44_ins : a2_x2
   port map (
      i0  => not_opcod_sd_5,
      i1  => opcod_sd_7,
      q   => a2_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_116_ins : no2_x1
   port map (
      i0  => not_opcod_sd_5,
      i1  => mbk_buf_opcod_sd_0,
      nq  => no2_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_82_ins : ao22_x2
   port map (
      i0  => no2_x1_116_sig,
      i1  => a2_x2_44_sig,
      i2  => not_opcod_sd_3,
      q   => ao22_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_118_ins : no3_x1
   port map (
      i0  => ao22_x2_82_sig,
      i1  => noa22_x1_67_sig,
      i2  => mx3_x2_2_sig,
      nq  => no3_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_34_ins : nao22_x1
   port map (
      i0  => opcod_sd_2,
      i1  => no3_x1_118_sig,
      i2  => not_hold_sd,
      nq  => nao22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_46_ins : o2_x2
   port map (
      i0  => not_aux246,
      i1  => not_opcod_sd_1,
      q   => o2_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_68_ins : noa22_x1
   port map (
      i0  => o2_x2_46_sig,
      i1  => not_opcod_sd_5,
      i2  => not_opcod_sd_3,
      nq  => noa22_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_20_ins : an12_x1
   port map (
      i0  => not_aux301,
      i1  => aux245,
      q   => an12_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_119_ins : no3_x1
   port map (
      i0  => not_opcod_sd_5,
      i1  => not_opcod_sd_1,
      i2  => not_opcod_sd_7,
      nq  => no3_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_11_ins : no4_x1
   port map (
      i0  => no3_x1_119_sig,
      i1  => an12_x1_20_sig,
      i2  => noa22_x1_68_sig,
      i3  => not_aux243,
      nq  => no4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_14_ins : xr2_x1
   port map (
      i0  => opcod_sd_1,
      i1  => mbk_buf_opcod_sd_0,
      q   => xr2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_68_ins : na2_x1
   port map (
      i0  => not_opcod_sd_7,
      i1  => not_opcod_sd_5,
      nq  => na2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_35_ins : nao22_x1
   port map (
      i0  => na2_x1_68_sig,
      i1  => xr2_x1_14_sig,
      i2  => no4_x1_11_sig,
      nq  => nao22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_66_ins : noa22_x1
   port map (
      i0  => nao22_x1_35_sig,
      i1  => opcod_sd_2,
      i2  => nao22_x1_34_sig,
      nq  => noa22_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_88_ins : oa22_x2
   port map (
      i0  => not_i_type_rd(10),
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_33_ins : nao22_x1
   port map (
      i0  => oa22_x2_88_sig,
      i1  => noa22_x1_66_sig,
      i2  => one_sig,
      nq  => nao22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_33_sig,
      q   => i_type_rd(10),
      vdd => vdd,
      vss => vss
   );

mx2_x2_2_ins : mx2_x2
   port map (
      cmd => not_aux247,
      i0  => aux78,
      i1  => aux236,
      q   => mx2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_89_ins : oa22_x2
   port map (
      i0  => mx2_x2_2_sig,
      i1  => not_opcod_sd_2,
      i2  => hold_sd,
      q   => oa22_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_120_ins : no3_x1
   port map (
      i0  => opcod_sd_5,
      i1  => not_opcod_sd_3,
      i2  => not_aux84,
      nq  => no3_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_91_ins : oa22_x2
   port map (
      i0  => not_opcod_sd_5,
      i1  => aux236,
      i2  => aux239,
      q   => oa22_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_90_ins : oa22_x2
   port map (
      i0  => oa22_x2_91_sig,
      i1  => not_opcod_sd_3,
      i2  => no3_x1_120_sig,
      q   => oa22_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_69_ins : noa22_x1
   port map (
      i0  => oa22_x2_90_sig,
      i1  => opcod_sd_2,
      i2  => oa22_x2_89_sig,
      nq  => noa22_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_92_ins : inv_x2
   port map (
      i   => i_type_rd(11),
      nq  => inv_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_92_ins : oa22_x2
   port map (
      i0  => inv_x2_92_sig,
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_36_ins : nao22_x1
   port map (
      i0  => oa22_x2_92_sig,
      i1  => noa22_x1_69_sig,
      i2  => one_sig,
      nq  => nao22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_36_sig,
      q   => i_type_rd(11),
      vdd => vdd,
      vss => vss
   );

nmx2_x1_4_ins : nmx2_x1
   port map (
      cmd => not_opcod_sd_3,
      i0  => aux86,
      i1  => aux237,
      nq  => nmx2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_83_ins : ao22_x2
   port map (
      i0  => nmx2_x1_4_sig,
      i1  => not_opcod_sd_2,
      i2  => not_hold_sd,
      q   => ao22_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_93_ins : inv_x2
   port map (
      i   => i_type_rd(12),
      nq  => inv_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_93_ins : oa22_x2
   port map (
      i0  => inv_x2_93_sig,
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_37_ins : nao22_x1
   port map (
      i0  => oa22_x2_93_sig,
      i1  => ao22_x2_83_sig,
      i2  => one_sig,
      nq  => nao22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_37_sig,
      q   => i_type_rd(12),
      vdd => vdd,
      vss => vss
   );

na2_x1_69_ins : na2_x1
   port map (
      i0  => not_aux257,
      i1  => not_hold_sd,
      nq  => na2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_117_ins : no2_x1
   port map (
      i0  => not_aux250,
      i1  => not_opcod_sd_3,
      nq  => no2_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_45_ins : a2_x2
   port map (
      i0  => not_opcod_sd_1,
      i1  => aux234,
      q   => a2_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_46_ins : a2_x2
   port map (
      i0  => not_aux250,
      i1  => not_opcod_sd_3,
      q   => a2_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_12_ins : no4_x1
   port map (
      i0  => a2_x2_46_sig,
      i1  => aux254,
      i2  => a2_x2_45_sig,
      i3  => no2_x1_117_sig,
      nq  => no4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_70_ins : na2_x1
   port map (
      i0  => not_opcod_sd_5,
      i1  => no4_x1_12_sig,
      nq  => na2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_70_ins : noa22_x1
   port map (
      i0  => na2_x1_70_sig,
      i1  => not_opcod_sd_2,
      i2  => na2_x1_69_sig,
      nq  => noa22_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_94_ins : inv_x2
   port map (
      i   => i_type_rd(13),
      nq  => inv_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_94_ins : oa22_x2
   port map (
      i0  => inv_x2_94_sig,
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_38_ins : nao22_x1
   port map (
      i0  => oa22_x2_94_sig,
      i1  => noa22_x1_70_sig,
      i2  => not_bubble_sd,
      nq  => nao22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_38_sig,
      q   => i_type_rd(13),
      vdd => vdd,
      vss => vss
   );

noa22_x1_71_ins : noa22_x1
   port map (
      i0  => opcod_sd_2,
      i1  => not_aux263,
      i2  => hold_sd,
      nq  => noa22_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_95_ins : inv_x2
   port map (
      i   => i_type_rd(14),
      nq  => inv_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_95_ins : oa22_x2
   port map (
      i0  => inv_x2_95_sig,
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_39_ins : nao22_x1
   port map (
      i0  => oa22_x2_95_sig,
      i1  => noa22_x1_71_sig,
      i2  => one_sig,
      nq  => nao22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_39_sig,
      q   => i_type_rd(14),
      vdd => vdd,
      vss => vss
   );

no3_x1_121_ins : no3_x1
   port map (
      i0  => not_aux73,
      i1  => not_aux226,
      i2  => not_aux301,
      nq  => no3_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_10_ins : o3_x2
   port map (
      i0  => hold_sd,
      i1  => not_aux7,
      i2  => no3_x1_121_sig,
      q   => o3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_72_ins : na2_x1
   port map (
      i0  => not_aux144,
      i1  => not_i_type_rd(15),
      nq  => na2_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_39_ins : na3_x1
   port map (
      i0  => not_bubble_sd,
      i1  => na2_x1_72_sig,
      i2  => o3_x2_10_sig,
      nq  => na3_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_71_ins : na2_x1
   port map (
      i0  => one_sig,
      i1  => na3_x1_39_sig,
      nq  => na2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na2_x1_71_sig,
      q   => i_type_rd(15),
      vdd => vdd,
      vss => vss
   );

an12_x1_21_ins : an12_x1
   port map (
      i0  => aux265,
      i1  => not_aux3,
      q   => an12_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_84_ins : ao22_x2
   port map (
      i0  => an12_x1_21_sig,
      i1  => not_opcod_sd_1,
      i2  => not_aux302,
      q   => ao22_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_41_ins : nao22_x1
   port map (
      i0  => not_aux301,
      i1  => ao22_x2_84_sig,
      i2  => not_aux77,
      nq  => nao22_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_72_ins : noa22_x1
   port map (
      i0  => nao22_x1_41_sig,
      i1  => not_opcod_sd_2,
      i2  => hold_sd,
      nq  => noa22_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_96_ins : inv_x2
   port map (
      i   => i_type_rd(16),
      nq  => inv_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_96_ins : oa22_x2
   port map (
      i0  => inv_x2_96_sig,
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_40_ins : nao22_x1
   port map (
      i0  => oa22_x2_96_sig,
      i1  => noa22_x1_72_sig,
      i2  => one_sig,
      nq  => nao22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_40_sig,
      q   => i_type_rd(16),
      vdd => vdd,
      vss => vss
   );

na2_x1_73_ins : na2_x1
   port map (
      i0  => not_aux257,
      i1  => not_hold_sd,
      nq  => na2_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_85_ins : ao22_x2
   port map (
      i0  => aux234,
      i1  => aux249,
      i2  => not_opcod_sd_1,
      q   => ao22_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_11_ins : o3_x2
   port map (
      i0  => aux254,
      i1  => ao22_x2_85_sig,
      i2  => opcod_sd_5,
      q   => o3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_118_ins : no2_x1
   port map (
      i0  => not_aux266,
      i1  => not_opcod_sd_5,
      nq  => no2_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_47_ins : a2_x2
   port map (
      i0  => not_aux244,
      i1  => not_opcod_sd_1,
      q   => a2_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_8_ins : o4_x2
   port map (
      i0  => a2_x2_47_sig,
      i1  => not_aux243,
      i2  => no2_x1_118_sig,
      i3  => aux267,
      q   => o4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_3_ins : mx2_x2
   port map (
      cmd => not_opcod_sd_3,
      i0  => o4_x2_8_sig,
      i1  => o3_x2_11_sig,
      q   => mx2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_73_ins : noa22_x1
   port map (
      i0  => mx2_x2_3_sig,
      i1  => not_opcod_sd_2,
      i2  => na2_x1_73_sig,
      nq  => noa22_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_97_ins : inv_x2
   port map (
      i   => i_type_rd(17),
      nq  => inv_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_97_ins : oa22_x2
   port map (
      i0  => inv_x2_97_sig,
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_42_ins : nao22_x1
   port map (
      i0  => oa22_x2_97_sig,
      i1  => noa22_x1_73_sig,
      i2  => not_bubble_sd,
      nq  => nao22_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_42_sig,
      q   => i_type_rd(17),
      vdd => vdd,
      vss => vss
   );

a4_x2_6_ins : a4_x2
   port map (
      i0  => mbk_buf_opcod_sd_0,
      i1  => aux265,
      i2  => not_opcod_sd_5,
      i3  => not_opcod_sd_2,
      q   => a4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_74_ins : noa22_x1
   port map (
      i0  => a4_x2_6_sig,
      i1  => not_opcod_sd_3,
      i2  => hold_sd,
      nq  => noa22_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_98_ins : inv_x2
   port map (
      i   => i_type_rd(18),
      nq  => inv_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_98_ins : oa22_x2
   port map (
      i0  => inv_x2_98_sig,
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_43_ins : nao22_x1
   port map (
      i0  => oa22_x2_98_sig,
      i1  => noa22_x1_74_sig,
      i2  => one_sig,
      nq  => nao22_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_43_sig,
      q   => i_type_rd(18),
      vdd => vdd,
      vss => vss
   );

a2_x2_48_ins : a2_x2
   port map (
      i0  => mbk_buf_not_opcod_sd_0,
      i1  => aux265,
      q   => a2_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_99_ins : inv_x2
   port map (
      i   => not_aux302,
      nq  => inv_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_5_ins : noa2ao222_x1
   port map (
      i0  => inv_x2_99_sig,
      i1  => aux235,
      i2  => a2_x2_48_sig,
      i3  => aux3,
      i4  => opcod_sd_1,
      nq  => noa2ao222_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_45_ins : nao22_x1
   port map (
      i0  => not_aux301,
      i1  => noa2ao222_x1_5_sig,
      i2  => not_aux77,
      nq  => nao22_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_75_ins : noa22_x1
   port map (
      i0  => nao22_x1_45_sig,
      i1  => not_opcod_sd_2,
      i2  => hold_sd,
      nq  => noa22_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_100_ins : inv_x2
   port map (
      i   => i_type_rd(19),
      nq  => inv_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_99_ins : oa22_x2
   port map (
      i0  => inv_x2_100_sig,
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_44_ins : nao22_x1
   port map (
      i0  => oa22_x2_99_sig,
      i1  => noa22_x1_75_sig,
      i2  => one_sig,
      nq  => nao22_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_44_sig,
      q   => i_type_rd(19),
      vdd => vdd,
      vss => vss
   );

a2_x2_49_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_i_type_rd(21),
      q   => a2_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_100_ins : oa22_x2
   port map (
      i0  => not_hold_sd,
      i1  => not_i_type_sd_21,
      i2  => bubble_sd,
      q   => oa22_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_46_ins : nao22_x1
   port map (
      i0  => oa22_x2_100_sig,
      i1  => a2_x2_49_sig,
      i2  => not_bubble_sd,
      nq  => nao22_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_46_sig,
      q   => i_type_rd(21),
      vdd => vdd,
      vss => vss
   );

a2_x2_50_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_i_type_rd(22),
      q   => a2_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_101_ins : oa22_x2
   port map (
      i0  => not_hold_sd,
      i1  => not_i_type_sd_22,
      i2  => bubble_sd,
      q   => oa22_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_47_ins : nao22_x1
   port map (
      i0  => oa22_x2_101_sig,
      i1  => a2_x2_50_sig,
      i2  => not_bubble_sd,
      nq  => nao22_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_47_sig,
      q   => i_type_rd(22),
      vdd => vdd,
      vss => vss
   );

on12_x1_41_ins : on12_x1
   port map (
      i0  => aux286,
      i1  => not_aux273,
      q   => on12_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_47_ins : o2_x2
   port map (
      i0  => not_aux2,
      i1  => aux286,
      q   => o2_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_77_ins : noa22_x1
   port map (
      i0  => o2_x2_47_sig,
      i1  => on12_x1_41_sig,
      i2  => not_opcod_sd_3,
      nq  => noa22_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_101_ins : inv_x2
   port map (
      i   => not_aux271,
      nq  => inv_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_49_ins : nao22_x1
   port map (
      i0  => inv_x2_101_sig,
      i1  => noa22_x1_77_sig,
      i2  => not_opcod_sd_2,
      nq  => nao22_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_40_ins : na3_x1
   port map (
      i0  => not_hold_sd,
      i1  => not_aux262,
      i2  => nao22_x1_49_sig,
      nq  => na3_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_51_ins : a2_x2
   port map (
      i0  => not_opcod_sd_3,
      i1  => aux285,
      q   => a2_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_50_ins : nao22_x1
   port map (
      i0  => not_aux226,
      i1  => opcod_sd_7,
      i2  => not_opcod_sd_5,
      nq  => nao22_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_76_ins : noa22_x1
   port map (
      i0  => nao22_x1_50_sig,
      i1  => a2_x2_51_sig,
      i2  => na3_x1_40_sig,
      nq  => noa22_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_102_ins : inv_x2
   port map (
      i   => i_type_rd(23),
      nq  => inv_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_102_ins : oa22_x2
   port map (
      i0  => inv_x2_102_sig,
      i1  => not_aux144,
      i2  => bubble_sd,
      q   => oa22_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_48_ins : nao22_x1
   port map (
      i0  => oa22_x2_102_sig,
      i1  => noa22_x1_76_sig,
      i2  => not_bubble_sd,
      nq  => nao22_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_48_sig,
      q   => i_type_rd(23),
      vdd => vdd,
      vss => vss
   );

inv_x2_103_ins : inv_x2
   port map (
      i   => i_type_sd_26,
      nq  => inv_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_103_ins : oa22_x2
   port map (
      i0  => inv_x2_103_sig,
      i1  => not_hold_sd,
      i2  => bubble_sd,
      q   => oa22_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_22_ins : an12_x1
   port map (
      i0  => i_type_rd(26),
      i1  => not_aux144,
      q   => an12_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_51_ins : nao22_x1
   port map (
      i0  => an12_x1_22_sig,
      i1  => oa22_x2_103_sig,
      i2  => one_sig,
      nq  => nao22_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

i_type_rd_26_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_51_sig,
      q   => i_type_rd(26),
      vdd => vdd,
      vss => vss
   );

scout_ins : zero_x0
   port map (
      nq  => scout,
      vdd => vdd,
      vss => vss
   );

bdslot_sm_ins : buf_x2
   port map (
      i   => bdslot_re,
      q   => bdslot_sm,
      vdd => vdd,
      vss => vss
   );

bdslot_se_ins : buf_x2
   port map (
      i   => bdslot_rd,
      q   => bdslot_se,
      vdd => vdd,
      vss => vss
   );

scbe_sd_ins : an12_x1
   port map (
      i0  => i_ri(12),
      i1  => i_ri(13),
      q   => scbe_sd,
      vdd => vdd,
      vss => vss
   );

be_sd_ins : inv_x2
   port map (
      i   => i_ri(12),
      nq  => be_sd,
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_0_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(0),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(0),
      q   => sr_cr_sd(0),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_1_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(1),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(1),
      q   => sr_cr_sd(1),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_2_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(2),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(2),
      q   => sr_cr_sd(2),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_3_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(3),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(3),
      q   => sr_cr_sd(3),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_4_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(4),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(4),
      q   => sr_cr_sd(4),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_5_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(5),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(5),
      q   => sr_cr_sd(5),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_6_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(6),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(6),
      q   => sr_cr_sd(6),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_7_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(7),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(7),
      q   => sr_cr_sd(7),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_8_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(8),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(8),
      q   => sr_cr_sd(8),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_9_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(9),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(9),
      q   => sr_cr_sd(9),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_10_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(10),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(10),
      q   => sr_cr_sd(10),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_11_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(11),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(11),
      q   => sr_cr_sd(11),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_12_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(12),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(12),
      q   => sr_cr_sd(12),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_13_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(13),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(13),
      q   => sr_cr_sd(13),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_14_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(14),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(14),
      q   => sr_cr_sd(14),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_15_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(15),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(15),
      q   => sr_cr_sd(15),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_16_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(16),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(16),
      q   => sr_cr_sd(16),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_17_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(17),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(17),
      q   => sr_cr_sd(17),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_18_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(18),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(18),
      q   => sr_cr_sd(18),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_19_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(19),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(19),
      q   => sr_cr_sd(19),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_20_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(20),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(20),
      q   => sr_cr_sd(20),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_21_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(21),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(21),
      q   => sr_cr_sd(21),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_22_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(22),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(22),
      q   => sr_cr_sd(22),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_23_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(23),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(23),
      q   => sr_cr_sd(23),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_24_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(24),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(24),
      q   => sr_cr_sd(24),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_25_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(25),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(25),
      q   => sr_cr_sd(25),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_26_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(26),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(26),
      q   => sr_cr_sd(26),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_27_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(27),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(27),
      q   => sr_cr_sd(27),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_28_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(28),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(28),
      q   => sr_cr_sd(28),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_29_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(29),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(29),
      q   => sr_cr_sd(29),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_30_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(30),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(30),
      q   => sr_cr_sd(30),
      vdd => vdd,
      vss => vss
   );

sr_cr_sd_31_ins : oa2a22_x2
   port map (
      i0  => nextsr_rx(31),
      i1  => not_i_ri(11),
      i2  => i_ri(11),
      i3  => cause_rx(31),
      q   => sr_cr_sd(31),
      vdd => vdd,
      vss => vss
   );

wnxtpc_xx_ins : na2_x1
   port map (
      i0  => not_aux0,
      i1  => not_excrq_xm,
      nq  => wnxtpc_xx,
      vdd => vdd,
      vss => vss
   );

reset_xx_ins : buf_x2
   port map (
      i   => reset_rx,
      q   => reset_xx,
      vdd => vdd,
      vss => vss
   );

inv_x2_104_ins : inv_x2
   port map (
      i   => not_i_shamt_se,
      nq  => inv_x2_104_sig,
      vdd => vdd,
      vss => vss
   );

shamt_se_0_ins : ao2o22_x2
   port map (
      i0  => not_i_shamt_se,
      i1  => sham_rd(0),
      i2  => inv_x2_104_sig,
      i3  => s_4_0_se(0),
      q   => shamt_se(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_105_ins : inv_x2
   port map (
      i   => not_i_shamt_se,
      nq  => inv_x2_105_sig,
      vdd => vdd,
      vss => vss
   );

shamt_se_1_ins : ao2o22_x2
   port map (
      i0  => not_i_shamt_se,
      i1  => sham_rd(1),
      i2  => inv_x2_105_sig,
      i3  => s_4_0_se(1),
      q   => shamt_se(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_106_ins : inv_x2
   port map (
      i   => not_i_shamt_se,
      nq  => inv_x2_106_sig,
      vdd => vdd,
      vss => vss
   );

shamt_se_2_ins : ao2o22_x2
   port map (
      i0  => not_i_shamt_se,
      i1  => sham_rd(2),
      i2  => inv_x2_106_sig,
      i3  => s_4_0_se(2),
      q   => shamt_se(2),
      vdd => vdd,
      vss => vss
   );

inv_x2_107_ins : inv_x2
   port map (
      i   => not_i_shamt_se,
      nq  => inv_x2_107_sig,
      vdd => vdd,
      vss => vss
   );

shamt_se_3_ins : ao2o22_x2
   port map (
      i0  => not_i_shamt_se,
      i1  => sham_rd(3),
      i2  => inv_x2_107_sig,
      i3  => s_4_0_se(3),
      q   => shamt_se(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_108_ins : inv_x2
   port map (
      i   => not_i_shamt_se,
      nq  => inv_x2_108_sig,
      vdd => vdd,
      vss => vss
   );

shamt_se_4_ins : ao2o22_x2
   port map (
      i0  => s_4_0_se(4),
      i1  => inv_x2_108_sig,
      i2  => not_i_shamt_se,
      i3  => sham_rd(4),
      q   => shamt_se(4),
      vdd => vdd,
      vss => vss
   );

lui_sd_ins : buf_x2
   port map (
      i   => not_aux7,
      q   => lui_sd,
      vdd => vdd,
      vss => vss
   );

badda_xm_ins : buf_x2
   port map (
      i   => aux291,
      q   => badda_xm,
      vdd => vdd,
      vss => vss
   );

badia_xm_ins : buf_x2
   port map (
      i   => not_aux8,
      q   => badia_xm,
      vdd => vdd,
      vss => vss
   );

bootev_xx_ins : buf_x2
   port map (
      i   => nextsr_rx(22),
      q   => bootev_xx,
      vdd => vdd,
      vss => vss
   );

wepc_xm_ins : buf_x2
   port map (
      i   => excrq_xm,
      q   => wepc_xm,
      vdd => vdd,
      vss => vss
   );

wepc_xx_ins : buf_x2
   port map (
      i   => aux0,
      q   => wepc_xx,
      vdd => vdd,
      vss => vss
   );

whi_sw_ins : no2_x1
   port map (
      i0  => not_aux14,
      i1  => opcod_rm(1),
      nq  => whi_sw,
      vdd => vdd,
      vss => vss
   );

wlo_sw_ins : an12_x1
   port map (
      i0  => not_aux14,
      i1  => opcod_rm(1),
      q   => wlo_sw,
      vdd => vdd,
      vss => vss
   );

wredopc_se_ins : no2_x1
   port map (
      i0  => keep_se,
      i1  => not_i_type_rd(5),
      nq  => wredopc_se,
      vdd => vdd,
      vss => vss
   );

wreg_sw_0_ins : zero_x0
   port map (
      nq  => wreg_sw(0),
      vdd => vdd,
      vss => vss
   );

wreg_sw_1_ins : no3_x1
   port map (
      i0  => not_aux16,
      i1  => not_rd_rm(0),
      i2  => rd_rm(1),
      nq  => wreg_sw(1),
      vdd => vdd,
      vss => vss
   );

wreg_sw_2_ins : no2_x1
   port map (
      i0  => not_aux17,
      i1  => rd_rm(0),
      nq  => wreg_sw(2),
      vdd => vdd,
      vss => vss
   );

wreg_sw_3_ins : no2_x1
   port map (
      i0  => not_aux17,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(3),
      vdd => vdd,
      vss => vss
   );

wreg_sw_4_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => rd_rm(0),
      nq  => wreg_sw(4),
      vdd => vdd,
      vss => vss
   );

wreg_sw_5_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(5),
      vdd => vdd,
      vss => vss
   );

wreg_sw_6_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => rd_rm(0),
      nq  => wreg_sw(6),
      vdd => vdd,
      vss => vss
   );

wreg_sw_7_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(7),
      vdd => vdd,
      vss => vss
   );

wreg_sw_8_ins : no2_x1
   port map (
      i0  => not_aux23,
      i1  => rd_rm(0),
      nq  => wreg_sw(8),
      vdd => vdd,
      vss => vss
   );

wreg_sw_9_ins : no2_x1
   port map (
      i0  => not_aux23,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(9),
      vdd => vdd,
      vss => vss
   );

wreg_sw_10_ins : no2_x1
   port map (
      i0  => not_aux24,
      i1  => rd_rm(0),
      nq  => wreg_sw(10),
      vdd => vdd,
      vss => vss
   );

wreg_sw_11_ins : no2_x1
   port map (
      i0  => not_aux24,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(11),
      vdd => vdd,
      vss => vss
   );

wreg_sw_12_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => rd_rm(0),
      nq  => wreg_sw(12),
      vdd => vdd,
      vss => vss
   );

wreg_sw_13_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(13),
      vdd => vdd,
      vss => vss
   );

wreg_sw_14_ins : no2_x1
   port map (
      i0  => not_aux27,
      i1  => rd_rm(0),
      nq  => wreg_sw(14),
      vdd => vdd,
      vss => vss
   );

wreg_sw_15_ins : no2_x1
   port map (
      i0  => not_aux27,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(15),
      vdd => vdd,
      vss => vss
   );

wreg_sw_16_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => rd_rm(0),
      nq  => wreg_sw(16),
      vdd => vdd,
      vss => vss
   );

wreg_sw_17_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(17),
      vdd => vdd,
      vss => vss
   );

wreg_sw_18_ins : no2_x1
   port map (
      i0  => not_aux31,
      i1  => rd_rm(0),
      nq  => wreg_sw(18),
      vdd => vdd,
      vss => vss
   );

wreg_sw_19_ins : no2_x1
   port map (
      i0  => not_aux31,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(19),
      vdd => vdd,
      vss => vss
   );

wreg_sw_20_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => rd_rm(0),
      nq  => wreg_sw(20),
      vdd => vdd,
      vss => vss
   );

wreg_sw_21_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(21),
      vdd => vdd,
      vss => vss
   );

wreg_sw_22_ins : no2_x1
   port map (
      i0  => not_aux34,
      i1  => rd_rm(0),
      nq  => wreg_sw(22),
      vdd => vdd,
      vss => vss
   );

wreg_sw_23_ins : no2_x1
   port map (
      i0  => not_aux34,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(23),
      vdd => vdd,
      vss => vss
   );

wreg_sw_24_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => rd_rm(0),
      nq  => wreg_sw(24),
      vdd => vdd,
      vss => vss
   );

wreg_sw_25_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(25),
      vdd => vdd,
      vss => vss
   );

wreg_sw_26_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => rd_rm(0),
      nq  => wreg_sw(26),
      vdd => vdd,
      vss => vss
   );

wreg_sw_27_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(27),
      vdd => vdd,
      vss => vss
   );

wreg_sw_28_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => rd_rm(0),
      nq  => wreg_sw(28),
      vdd => vdd,
      vss => vss
   );

wreg_sw_29_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(29),
      vdd => vdd,
      vss => vss
   );

wreg_sw_30_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => rd_rm(0),
      nq  => wreg_sw(30),
      vdd => vdd,
      vss => vss
   );

wreg_sw_31_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_rd_rm(0),
      nq  => wreg_sw(31),
      vdd => vdd,
      vss => vss
   );

load_sm_ins : buf_x2
   port map (
      i   => aux42,
      q   => load_sm,
      vdd => vdd,
      vss => vss
   );

keep_sm_ins : buf_x2
   port map (
      i   => not_aux292,
      q   => keep_sm,
      vdd => vdd,
      vss => vss
   );

shift_sm_ins : buf_x2
   port map (
      i   => aux42,
      q   => shift_sm,
      vdd => vdd,
      vss => vss
   );

nothold_sm_ins : one_x0
   port map (
      q   => nothold_sm,
      vdd => vdd,
      vss => vss
   );

hold_sm_ins : zero_x0
   port map (
      nq  => hold_sm,
      vdd => vdd,
      vss => vss
   );

bubble_sm_ins : na2_x1
   port map (
      i0  => not_stall_sm,
      i1  => not_kill_sm,
      nq  => bubble_sm,
      vdd => vdd,
      vss => vss
   );

load_se_ins : buf_x2
   port map (
      i   => not_aux44,
      q   => load_se,
      vdd => vdd,
      vss => vss
   );

keep_se_ins : buf_x2
   port map (
      i   => aux44,
      q   => keep_se,
      vdd => vdd,
      vss => vss
   );

shift_se_ins : buf_x2
   port map (
      i   => not_aux44,
      q   => shift_se,
      vdd => vdd,
      vss => vss
   );

nothold_se_ins : buf_x2
   port map (
      i   => not_aux45,
      q   => nothold_se,
      vdd => vdd,
      vss => vss
   );

hold_se_ins : buf_x2
   port map (
      i   => aux45,
      q   => hold_se,
      vdd => vdd,
      vss => vss
   );

inv_x2_109_ins : inv_x2
   port map (
      i   => exec_sm,
      nq  => inv_x2_109_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_48_ins : o2_x2
   port map (
      i0  => not_kill_sm,
      i1  => not_kill_se,
      q   => o2_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

bubble_se_ins : noa22_x1
   port map (
      i0  => o2_x2_48_sig,
      i1  => inv_x2_109_sig,
      i2  => not_aux44,
      nq  => bubble_se,
      vdd => vdd,
      vss => vss
   );

load_sd_ins : buf_x2
   port map (
      i   => aux46,
      q   => load_sd,
      vdd => vdd,
      vss => vss
   );

keep_sd_ins : buf_x2
   port map (
      i   => not_aux293,
      q   => keep_sd,
      vdd => vdd,
      vss => vss
   );

shift_sd_ins : buf_x2
   port map (
      i   => aux46,
      q   => shift_sd,
      vdd => vdd,
      vss => vss
   );

nothold_sd_ins : buf_x2
   port map (
      i   => not_stall_se,
      q   => nothold_sd,
      vdd => vdd,
      vss => vss
   );

hold_sd_ins : buf_x2
   port map (
      i   => stall_se,
      q   => hold_sd,
      vdd => vdd,
      vss => vss
   );

bubble_sd_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_stall_sd,
      i1  => aux44,
      i2  => not_kill_se,
      nq  => bubble_sd,
      vdd => vdd,
      vss => vss
   );

notstall_sd_ins : buf_x2
   port map (
      i   => mbk_buf_not_stall_sd,
      q   => notstall_sd,
      vdd => vdd,
      vss => vss
   );

load_si_ins : buf_x2
   port map (
      i   => not_aux49,
      q   => load_si,
      vdd => vdd,
      vss => vss
   );

keep_si_ins : buf_x2
   port map (
      i   => aux49,
      q   => keep_si,
      vdd => vdd,
      vss => vss
   );

shift_si_ins : buf_x2
   port map (
      i   => not_aux49,
      q   => shift_si,
      vdd => vdd,
      vss => vss
   );

nothold_si_ins : buf_x2
   port map (
      i   => not_aux50,
      q   => nothold_si,
      vdd => vdd,
      vss => vss
   );

hold_si_ins : buf_x2
   port map (
      i   => aux50,
      q   => hold_si,
      vdd => vdd,
      vss => vss
   );

inv_x2_110_ins : inv_x2
   port map (
      i   => exec_sd,
      nq  => inv_x2_110_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_49_ins : o2_x2
   port map (
      i0  => not_kill_si,
      i1  => not_kill_se,
      q   => o2_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

bubble_si_ins : noa22_x1
   port map (
      i0  => o2_x2_49_sig,
      i1  => inv_x2_110_sig,
      i2  => not_aux49,
      nq  => bubble_si,
      vdd => vdd,
      vss => vss
   );

xr2_x1_15_ins : xr2_x1
   port map (
      i0  => fstswap_sm,
      i1  => i_type_re(3),
      q   => xr2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

read_sm_ins : no2_x1
   port map (
      i0  => not_i_type_re(4),
      i1  => xr2_x1_15_sig,
      nq  => read_sm,
      vdd => vdd,
      vss => vss
   );

daccess_sm_ins : na2_x1
   port map (
      i0  => not_i_type_re(4),
      i1  => not_i_type_re(3),
      nq  => daccess_sm,
      vdd => vdd,
      vss => vss
   );

bytsub_sm_1_ins : no2_x1
   port map (
      i0  => not_aux51,
      i1  => not_i_type_re(2),
      nq  => bytsub_sm(1),
      vdd => vdd,
      vss => vss
   );

bytsub_sm_2_ins : buf_x2
   port map (
      i   => aux56,
      q   => bytsub_sm(2),
      vdd => vdd,
      vss => vss
   );

bytsub_sm_3_ins : buf_x2
   port map (
      i   => aux56,
      q   => bytsub_sm(3),
      vdd => vdd,
      vss => vss
   );

na3_x1_41_ins : na3_x1
   port map (
      i0  => d_in_15,
      i1  => i_type_re(10),
      i2  => not_i_type_re(2),
      nq  => na3_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_74_ins : na2_x1
   port map (
      i0  => i_type_re(2),
      i1  => i_type_re(10),
      nq  => na2_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_2_ins : nmx3_x1
   port map (
      cmd0 => not_res_sm(0),
      cmd1 => not_res_sm(1),
      i0   => d_in_15,
      i1   => d_in_7,
      i2   => d_in_23,
      nq   => nmx3_x1_2_sig,
      vdd  => vdd,
      vss  => vss
   );

datext_sm_ins : nao22_x1
   port map (
      i0  => nmx3_x1_2_sig,
      i1  => na2_x1_74_sig,
      i2  => na3_x1_41_sig,
      nq  => datext_sm,
      vdd => vdd,
      vss => vss
   );

inv_x2_111_ins : inv_x2
   port map (
      i   => not_aux61,
      nq  => inv_x2_111_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_16_ins : xr2_x1
   port map (
      i0  => overflw_se,
      i1  => rarith_31_se,
      q   => xr2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_52_ins : nao22_x1
   port map (
      i0  => opcod_rd(0),
      i1  => xr2_x1_16_sig,
      i2  => inv_x2_111_sig,
      nq  => nao22_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_42_ins : na3_x1
   port map (
      i0  => opcod_rd(1),
      i1  => opcod_rd(3),
      i2  => not_opcod_rd(2),
      nq  => na3_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_75_ins : na2_x1
   port map (
      i0  => not_opcod_rd(0),
      i1  => not_opcod_rd(4),
      nq  => na2_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_122_ins : no3_x1
   port map (
      i0  => na2_x1_75_sig,
      i1  => na3_x1_42_sig,
      i2  => not_aux61,
      nq  => no3_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_23_ins : an12_x1
   port map (
      i0  => no3_x1_122_sig,
      i1  => carith_32_se,
      q   => an12_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_10_ins : na4_x1
   port map (
      i0  => opcod_rd(3),
      i1  => opcod_rd(1),
      i2  => not_opcod_rd(2),
      i3  => not_opcod_rd(4),
      nq  => na4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

setbit_se_ins : no3_x1
   port map (
      i0  => na4_x1_10_sig,
      i1  => an12_x1_23_sig,
      i2  => nao22_x1_52_sig,
      nq  => setbit_se,
      vdd => vdd,
      vss => vss
   );

i_right_se_ins : buf_x2
   port map (
      i   => i_type_rd(11),
      q   => i_right_se,
      vdd => vdd,
      vss => vss
   );

i_sub_se_ins : buf_x2
   port map (
      i   => i_type_rd(11),
      q   => i_sub_se,
      vdd => vdd,
      vss => vss
   );

i_logic_se_0_ins : buf_x2
   port map (
      i   => i_type_rd(11),
      q   => i_logic_se(0),
      vdd => vdd,
      vss => vss
   );

i_logic_se_1_ins : buf_x2
   port map (
      i   => i_type_rd(12),
      q   => i_logic_se(1),
      vdd => vdd,
      vss => vss
   );

i_oper_se_0_ins : buf_x2
   port map (
      i   => i_type_rd(13),
      q   => i_oper_se(0),
      vdd => vdd,
      vss => vss
   );

i_oper_se_1_ins : buf_x2
   port map (
      i   => i_type_rd(14),
      q   => i_oper_se(1),
      vdd => vdd,
      vss => vss
   );

i_oper_se_2_ins : buf_x2
   port map (
      i   => i_type_rd(15),
      q   => i_oper_se(2),
      vdd => vdd,
      vss => vss
   );

i_oper_se_3_ins : buf_x2
   port map (
      i   => i_type_rd(16),
      q   => i_oper_se(3),
      vdd => vdd,
      vss => vss
   );

i_oper_se_4_ins : buf_x2
   port map (
      i   => i_type_rd(17),
      q   => i_oper_se(4),
      vdd => vdd,
      vss => vss
   );

i_oper_se_5_ins : buf_x2
   port map (
      i   => i_type_rd(18),
      q   => i_oper_se(5),
      vdd => vdd,
      vss => vss
   );

i_oper_se_6_ins : buf_x2
   port map (
      i   => i_type_rd(19),
      q   => i_oper_se(6),
      vdd => vdd,
      vss => vss
   );

i_ifmt_se_ins : buf_x2
   port map (
      i   => i_type_rd(26),
      q   => i_ifmt_se,
      vdd => vdd,
      vss => vss
   );

i_rsgnd_se_ins : buf_x2
   port map (
      i   => i_type_rd(10),
      q   => i_rsgnd_se,
      vdd => vdd,
      vss => vss
   );

inv_x2_112_ins : inv_x2
   port map (
      i   => i_ri(15),
      nq  => inv_x2_112_sig,
      vdd => vdd,
      vss => vss
   );

imdsgn_sd_ins : noa22_x1
   port map (
      i0  => opcod_sd_2,
      i1  => not_aux263,
      i2  => inv_x2_112_sig,
      nq  => imdsgn_sd,
      vdd => vdd,
      vss => vss
   );

iopsel_sd_0_ins : a2_x2
   port map (
      i0  => not_aux294,
      i1  => not_i_ri(28),
      q   => iopsel_sd(0),
      vdd => vdd,
      vss => vss
   );

iopsel_sd_1_ins : no2_x1
   port map (
      i0  => not_aux65,
      i1  => i_ri(1),
      nq  => iopsel_sd(1),
      vdd => vdd,
      vss => vss
   );

iopsel_sd_2_ins : no2_x1
   port map (
      i0  => not_aux65,
      i1  => not_i_ri(1),
      nq  => iopsel_sd(2),
      vdd => vdd,
      vss => vss
   );

o2_x2_50_ins : o2_x2
   port map (
      i0  => i_ri(28),
      i1  => i_ri(26),
      q   => o2_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

iopsel_sd_3_ins : oa22_x2
   port map (
      i0  => not_i_ri(30),
      i1  => mbk_buf_not_aux62,
      i2  => o2_x2_50_sig,
      q   => iopsel_sd(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_113_ins : inv_x2
   port map (
      i   => not_aux77,
      nq  => inv_x2_113_sig,
      vdd => vdd,
      vss => vss
   );

i_link_sd_ins : ao22_x2
   port map (
      i0  => aux71,
      i1  => inv_x2_113_sig,
      i2  => not_opcod_sd_2,
      q   => i_link_sd,
      vdd => vdd,
      vss => vss
   );

a3_x2_27_ins : a3_x2
   port map (
      i0  => not_opcod_sd_5,
      i1  => not_opcod_sd_3,
      i2  => aux78,
      q   => a3_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

i_allj_sd_ins : ao22_x2
   port map (
      i0  => aux83,
      i1  => a3_x2_27_sig,
      i2  => not_opcod_sd_2,
      q   => i_allj_sd,
      vdd => vdd,
      vss => vss
   );

inv_x2_114_ins : inv_x2
   port map (
      i   => aux295,
      nq  => inv_x2_114_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_9_ins : o4_x2
   port map (
      i0  => not_opcod_sd_6,
      i1  => not_s_eq_t_sd,
      i2  => not_opcod_sd_7,
      i3  => inv_x2_114_sig,
      q   => o4_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_12_ins : na4_x1
   port map (
      i0  => opcod_sd_6,
      i1  => not_s_eq_t_sd,
      i2  => mbk_buf_not_opcod_sd_4,
      i3  => opcod_sd_7,
      nq  => na4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_53_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_opcod_sd_0,
      i1  => na4_x1_12_sig,
      i2  => o4_x2_9_sig,
      nq  => nao22_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_11_ins : na4_x1
   port map (
      i0  => not_opcod_sd_1,
      i1  => not_opcod_sd_5,
      i2  => nao22_x1_53_sig,
      i3  => aux296,
      nq  => na4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_13_ins : na4_x1
   port map (
      i0  => aux86,
      i1  => s_le_z_sd,
      i2  => not_opcod_sd_3,
      i3  => opcod_sd_2,
      nq  => na4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_14_ins : na4_x1
   port map (
      i0  => not_opcod_sd_3,
      i1  => not_opcod_sd_2,
      i2  => not_opcod_sd_1,
      i3  => not_opcod_sd_5,
      nq  => na4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_43_ins : na3_x1
   port map (
      i0  => s_31_sd,
      i1  => mbk_buf_not_opcod_sd_0,
      i2  => aux66,
      nq  => na3_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_24_ins : an12_x1
   port map (
      i0  => s_31_sd,
      i1  => aux66,
      q   => an12_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_44_ins : na3_x1
   port map (
      i0  => an12_x1_24_sig,
      i1  => not_opcod_sd_5,
      i2  => mbk_buf_opcod_sd_0,
      nq  => na3_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_45_ins : na3_x1
   port map (
      i0  => not_opcod_sd_3,
      i1  => not_opcod_sd_1,
      i2  => not_opcod_sd_2,
      nq  => na3_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_10_ins : ao2o22_x2
   port map (
      i0  => na3_x1_45_sig,
      i1  => na3_x1_44_sig,
      i2  => na3_x1_43_sig,
      i3  => na4_x1_14_sig,
      q   => ao2o22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_115_ins : inv_x2
   port map (
      i   => s_le_z_sd,
      nq  => inv_x2_115_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_116_ins : inv_x2
   port map (
      i   => aux5,
      nq  => inv_x2_116_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_15_ins : na4_x1
   port map (
      i0  => inv_x2_116_sig,
      i1  => inv_x2_115_sig,
      i2  => not_opcod_sd_3,
      i3  => opcod_sd_2,
      nq  => na4_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

btaken_sd_ins : na4_x1
   port map (
      i0  => na4_x1_15_sig,
      i1  => ao2o22_x2_10_sig,
      i2  => na4_x1_13_sig,
      i3  => na4_x1_11_sig,
      nq  => btaken_sd,
      vdd => vdd,
      vss => vss
   );

i_jr_sd_ins : buf_x2
   port map (
      i   => not_i_ri(27),
      q   => i_jr_sd,
      vdd => vdd,
      vss => vss
   );

xr2_x1_17_ins : xr2_x1
   port map (
      i0  => rd_rm(3),
      i1  => rt_rd(3),
      q   => xr2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_18_ins : xr2_x1
   port map (
      i0  => rd_rm(2),
      i1  => rt_rd(2),
      q   => xr2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_19_ins : xr2_x1
   port map (
      i0  => rd_rm(4),
      i1  => rt_rd(4),
      q   => xr2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_123_ins : no3_x1
   port map (
      i0  => xr2_x1_19_sig,
      i1  => xr2_x1_18_sig,
      i2  => xr2_x1_17_sig,
      nq  => no3_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_ins : nxr2_x1
   port map (
      i0  => rd_rm(1),
      i1  => rt_rd(1),
      nq  => nxr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_2_ins : nxr2_x1
   port map (
      i0  => rd_rm(0),
      i1  => rt_rd(0),
      nq  => nxr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_119_ins : no2_x1
   port map (
      i0  => not_i_write_sw,
      i1  => not_i_type_rd(21),
      nq  => no2_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_52_ins : a2_x2
   port map (
      i0  => no2_x1_119_sig,
      i1  => not_treadr0_se,
      q   => a2_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_16_ins : na4_x1
   port map (
      i0  => a2_x2_52_sig,
      i1  => nxr2_x1_2_sig,
      i2  => nxr2_x1_sig,
      i3  => no3_x1_123_sig,
      nq  => na4_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

hz_tdmw_se_ins : na2_x1
   port map (
      i0  => not_hz_tdm_se,
      i1  => na4_x1_16_sig,
      nq  => hz_tdmw_se,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_3_ins : nxr2_x1
   port map (
      i0  => rd_re(3),
      i1  => rt_rd(3),
      nq  => nxr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_4_ins : nxr2_x1
   port map (
      i0  => rd_re(1),
      i1  => rt_rd(1),
      nq  => nxr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_5_ins : nxr2_x1
   port map (
      i0  => rd_re(2),
      i1  => rt_rd(2),
      nq  => nxr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_46_ins : na3_x1
   port map (
      i0  => nxr2_x1_5_sig,
      i1  => nxr2_x1_4_sig,
      i2  => nxr2_x1_3_sig,
      nq  => na3_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_6_ins : nxr2_x1
   port map (
      i0  => rd_re(0),
      i1  => rt_rd(0),
      nq  => nxr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_17_ins : na4_x1
   port map (
      i0  => not_treadr0_se,
      i1  => i_type_rd(21),
      i2  => nxr2_x1_6_sig,
      i3  => i_write_sm,
      nq  => na4_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_20_ins : xr2_x1
   port map (
      i0  => rd_re(4),
      i1  => rt_rd(4),
      q   => xr2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

hz_tdm_se_ins : no3_x1
   port map (
      i0  => xr2_x1_20_sig,
      i1  => na4_x1_17_sig,
      i2  => na3_x1_46_sig,
      nq  => hz_tdm_se,
      vdd => vdd,
      vss => vss
   );

xr2_x1_21_ins : xr2_x1
   port map (
      i0  => rd_rm(3),
      i1  => rs_rd(3),
      q   => xr2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_22_ins : xr2_x1
   port map (
      i0  => rd_rm(2),
      i1  => rs_rd(2),
      q   => xr2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_23_ins : xr2_x1
   port map (
      i0  => rd_rm(4),
      i1  => rs_rd(4),
      q   => xr2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_124_ins : no3_x1
   port map (
      i0  => xr2_x1_23_sig,
      i1  => xr2_x1_22_sig,
      i2  => xr2_x1_21_sig,
      nq  => no3_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_7_ins : nxr2_x1
   port map (
      i0  => rd_rm(1),
      i1  => rs_rd(1),
      nq  => nxr2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_8_ins : nxr2_x1
   port map (
      i0  => rd_rm(0),
      i1  => rs_rd(0),
      nq  => nxr2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_120_ins : no2_x1
   port map (
      i0  => not_i_write_sw,
      i1  => not_i_type_rd(22),
      nq  => no2_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_53_ins : a2_x2
   port map (
      i0  => no2_x1_120_sig,
      i1  => not_sreadr0_se,
      q   => a2_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_18_ins : na4_x1
   port map (
      i0  => a2_x2_53_sig,
      i1  => nxr2_x1_8_sig,
      i2  => nxr2_x1_7_sig,
      i3  => no3_x1_124_sig,
      nq  => na4_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

hz_sdmw_se_ins : na2_x1
   port map (
      i0  => not_hz_sdm_se,
      i1  => na4_x1_18_sig,
      nq  => hz_sdmw_se,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_9_ins : nxr2_x1
   port map (
      i0  => rd_re(3),
      i1  => rs_rd(3),
      nq  => nxr2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_10_ins : nxr2_x1
   port map (
      i0  => rd_re(1),
      i1  => rs_rd(1),
      nq  => nxr2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_11_ins : nxr2_x1
   port map (
      i0  => rd_re(2),
      i1  => rs_rd(2),
      nq  => nxr2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_47_ins : na3_x1
   port map (
      i0  => nxr2_x1_11_sig,
      i1  => nxr2_x1_10_sig,
      i2  => nxr2_x1_9_sig,
      nq  => na3_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_12_ins : nxr2_x1
   port map (
      i0  => rd_re(0),
      i1  => rs_rd(0),
      nq  => nxr2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_19_ins : na4_x1
   port map (
      i0  => not_sreadr0_se,
      i1  => i_type_rd(22),
      i2  => nxr2_x1_12_sig,
      i3  => i_write_sm,
      nq  => na4_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_24_ins : xr2_x1
   port map (
      i0  => rd_re(4),
      i1  => rs_rd(4),
      q   => xr2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

hz_sdm_se_ins : no3_x1
   port map (
      i0  => xr2_x1_24_sig,
      i1  => na4_x1_19_sig,
      i2  => na3_x1_47_sig,
      nq  => hz_sdm_se,
      vdd => vdd,
      vss => vss
   );

xr2_x1_25_ins : xr2_x1
   port map (
      i0  => i_ri(20),
      i1  => rd_rm(4),
      q   => xr2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_26_ins : xr2_x1
   port map (
      i0  => i_ri(19),
      i1  => rd_rm(3),
      q   => xr2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_13_ins : no4_x1
   port map (
      i0  => xr2_x1_26_sig,
      i1  => treadr0_sd,
      i2  => xr2_x1_25_sig,
      i3  => not_i_write_sw,
      nq  => no4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_13_ins : nxr2_x1
   port map (
      i0  => i_ri(16),
      i1  => rd_rm(0),
      nq  => nxr2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_14_ins : nxr2_x1
   port map (
      i0  => i_ri(18),
      i1  => rd_rm(2),
      nq  => nxr2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_15_ins : nxr2_x1
   port map (
      i0  => i_ri(17),
      i1  => rd_rm(1),
      nq  => nxr2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_20_ins : na4_x1
   port map (
      i0  => nxr2_x1_15_sig,
      i1  => nxr2_x1_14_sig,
      i2  => nxr2_x1_13_sig,
      i3  => no4_x1_13_sig,
      nq  => na4_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

hz_tdmw_sd_ins : nao22_x1
   port map (
      i0  => not_i_type_sd_21,
      i1  => na4_x1_20_sig,
      i2  => not_hz_tdm_sd,
      nq  => hz_tdmw_sd,
      vdd => vdd,
      vss => vss
   );

xr2_x1_27_ins : xr2_x1
   port map (
      i0  => i_ri(20),
      i1  => rd_re(4),
      q   => xr2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_28_ins : xr2_x1
   port map (
      i0  => i_ri(19),
      i1  => rd_re(3),
      q   => xr2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_14_ins : no4_x1
   port map (
      i0  => xr2_x1_28_sig,
      i1  => treadr0_sd,
      i2  => xr2_x1_27_sig,
      i3  => not_i_write_sm,
      nq  => no4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_16_ins : nxr2_x1
   port map (
      i0  => i_ri(16),
      i1  => rd_re(0),
      nq  => nxr2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_17_ins : nxr2_x1
   port map (
      i0  => i_ri(18),
      i1  => rd_re(2),
      nq  => nxr2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_18_ins : nxr2_x1
   port map (
      i0  => i_ri(17),
      i1  => rd_re(1),
      nq  => nxr2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_21_ins : na4_x1
   port map (
      i0  => nxr2_x1_18_sig,
      i1  => nxr2_x1_17_sig,
      i2  => nxr2_x1_16_sig,
      i3  => no4_x1_14_sig,
      nq  => na4_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

hz_tdm_sd_ins : no2_x1
   port map (
      i0  => not_i_type_sd_21,
      i1  => na4_x1_21_sig,
      nq  => hz_tdm_sd,
      vdd => vdd,
      vss => vss
   );

xr2_x1_29_ins : xr2_x1
   port map (
      i0  => i_ri(23),
      i1  => rd_rm(2),
      q   => xr2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_30_ins : xr2_x1
   port map (
      i0  => i_ri(24),
      i1  => rd_rm(3),
      q   => xr2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_15_ins : no4_x1
   port map (
      i0  => xr2_x1_30_sig,
      i1  => sreadr0_sd,
      i2  => xr2_x1_29_sig,
      i3  => not_i_write_sw,
      nq  => no4_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_19_ins : nxr2_x1
   port map (
      i0  => i_ri(21),
      i1  => rd_rm(0),
      nq  => nxr2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_20_ins : nxr2_x1
   port map (
      i0  => i_ri(25),
      i1  => rd_rm(4),
      nq  => nxr2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_21_ins : nxr2_x1
   port map (
      i0  => i_ri(22),
      i1  => rd_rm(1),
      nq  => nxr2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_22_ins : na4_x1
   port map (
      i0  => nxr2_x1_21_sig,
      i1  => nxr2_x1_20_sig,
      i2  => nxr2_x1_19_sig,
      i3  => no4_x1_15_sig,
      nq  => na4_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

hz_sdmw_sd_ins : nao22_x1
   port map (
      i0  => not_i_type_sd_22,
      i1  => na4_x1_22_sig,
      i2  => not_hz_sdm_sd,
      nq  => hz_sdmw_sd,
      vdd => vdd,
      vss => vss
   );

xr2_x1_31_ins : xr2_x1
   port map (
      i0  => i_ri(23),
      i1  => rd_re(2),
      q   => xr2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_32_ins : xr2_x1
   port map (
      i0  => i_ri(24),
      i1  => rd_re(3),
      q   => xr2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_16_ins : no4_x1
   port map (
      i0  => xr2_x1_32_sig,
      i1  => sreadr0_sd,
      i2  => xr2_x1_31_sig,
      i3  => not_i_write_sm,
      nq  => no4_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_22_ins : nxr2_x1
   port map (
      i0  => i_ri(21),
      i1  => rd_re(0),
      nq  => nxr2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_23_ins : nxr2_x1
   port map (
      i0  => i_ri(25),
      i1  => rd_re(4),
      nq  => nxr2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_24_ins : nxr2_x1
   port map (
      i0  => i_ri(22),
      i1  => rd_re(1),
      nq  => nxr2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_23_ins : na4_x1
   port map (
      i0  => nxr2_x1_24_sig,
      i1  => nxr2_x1_23_sig,
      i2  => nxr2_x1_22_sig,
      i3  => no4_x1_16_sig,
      nq  => na4_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

hz_sdm_sd_ins : no2_x1
   port map (
      i0  => not_i_type_sd_22,
      i1  => na4_x1_23_sig,
      nq  => hz_sdm_sd,
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_0_ins : no2_x1
   port map (
      i0  => not_aux89,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(0),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_1_ins : no2_x1
   port map (
      i0  => not_aux89,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(1),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_2_ins : no2_x1
   port map (
      i0  => not_aux90,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(2),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_3_ins : no2_x1
   port map (
      i0  => not_aux90,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(3),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_4_ins : no2_x1
   port map (
      i0  => not_aux92,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(4),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_5_ins : no2_x1
   port map (
      i0  => not_aux92,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(5),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_6_ins : no2_x1
   port map (
      i0  => not_aux93,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(6),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_7_ins : no2_x1
   port map (
      i0  => not_aux93,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(7),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_8_ins : no2_x1
   port map (
      i0  => not_aux96,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(8),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_9_ins : no2_x1
   port map (
      i0  => not_aux96,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(9),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_10_ins : no2_x1
   port map (
      i0  => not_aux97,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(10),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_11_ins : no2_x1
   port map (
      i0  => not_aux97,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(11),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_12_ins : no2_x1
   port map (
      i0  => not_aux99,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(12),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_13_ins : no2_x1
   port map (
      i0  => not_aux99,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(13),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_14_ins : no2_x1
   port map (
      i0  => not_aux100,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(14),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_15_ins : no2_x1
   port map (
      i0  => not_aux100,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(15),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_16_ins : no2_x1
   port map (
      i0  => not_aux103,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(16),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_17_ins : no2_x1
   port map (
      i0  => not_aux103,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(17),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_18_ins : no2_x1
   port map (
      i0  => not_aux104,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(18),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_19_ins : no2_x1
   port map (
      i0  => not_aux104,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(19),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_20_ins : no2_x1
   port map (
      i0  => not_aux106,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(20),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_21_ins : no2_x1
   port map (
      i0  => not_aux106,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(21),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_22_ins : no2_x1
   port map (
      i0  => not_aux107,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(22),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_23_ins : no2_x1
   port map (
      i0  => not_aux107,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(23),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_24_ins : no2_x1
   port map (
      i0  => not_aux110,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(24),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_25_ins : no2_x1
   port map (
      i0  => not_aux110,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(25),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_26_ins : no2_x1
   port map (
      i0  => not_aux111,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(26),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_27_ins : no2_x1
   port map (
      i0  => not_aux111,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(27),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_28_ins : no2_x1
   port map (
      i0  => not_aux113,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(28),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_29_ins : no2_x1
   port map (
      i0  => not_aux113,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(29),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_30_ins : no2_x1
   port map (
      i0  => not_aux114,
      i1  => i_ri(16),
      nq  => rtdnbr_sd(30),
      vdd => vdd,
      vss => vss
   );

rtdnbr_sd_31_ins : no2_x1
   port map (
      i0  => not_aux114,
      i1  => not_i_ri(16),
      nq  => rtdnbr_sd(31),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_0_ins : no2_x1
   port map (
      i0  => not_aux117,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(0),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_1_ins : no2_x1
   port map (
      i0  => not_aux117,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(1),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_2_ins : no2_x1
   port map (
      i0  => not_aux118,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(2),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_3_ins : no2_x1
   port map (
      i0  => not_aux118,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(3),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_4_ins : no2_x1
   port map (
      i0  => not_aux120,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(4),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_5_ins : no2_x1
   port map (
      i0  => not_aux120,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(5),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_6_ins : no2_x1
   port map (
      i0  => not_aux121,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(6),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_7_ins : no2_x1
   port map (
      i0  => not_aux121,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(7),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_8_ins : no2_x1
   port map (
      i0  => not_aux124,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(8),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_9_ins : no2_x1
   port map (
      i0  => not_aux124,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(9),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_10_ins : no2_x1
   port map (
      i0  => not_aux125,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(10),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_11_ins : no2_x1
   port map (
      i0  => not_aux125,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(11),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_12_ins : no2_x1
   port map (
      i0  => not_aux127,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(12),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_13_ins : no2_x1
   port map (
      i0  => not_aux127,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(13),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_14_ins : no2_x1
   port map (
      i0  => not_aux128,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(14),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_15_ins : no2_x1
   port map (
      i0  => not_aux128,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(15),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_16_ins : no2_x1
   port map (
      i0  => not_aux131,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(16),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_17_ins : no2_x1
   port map (
      i0  => not_aux131,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(17),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_18_ins : no2_x1
   port map (
      i0  => not_aux132,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(18),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_19_ins : no2_x1
   port map (
      i0  => not_aux132,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(19),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_20_ins : no2_x1
   port map (
      i0  => not_aux134,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(20),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_21_ins : no2_x1
   port map (
      i0  => not_aux134,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(21),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_22_ins : no2_x1
   port map (
      i0  => not_aux135,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(22),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_23_ins : no2_x1
   port map (
      i0  => not_aux135,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(23),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_24_ins : no2_x1
   port map (
      i0  => not_aux138,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(24),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_25_ins : no2_x1
   port map (
      i0  => not_aux138,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(25),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_26_ins : no2_x1
   port map (
      i0  => not_aux139,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(26),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_27_ins : no2_x1
   port map (
      i0  => not_aux139,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(27),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_28_ins : no2_x1
   port map (
      i0  => not_aux141,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(28),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_29_ins : no2_x1
   port map (
      i0  => not_aux141,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(29),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_30_ins : no2_x1
   port map (
      i0  => not_aux142,
      i1  => i_ri(21),
      nq  => rsdnbr_sd(30),
      vdd => vdd,
      vss => vss
   );

rsdnbr_sd_31_ins : no2_x1
   port map (
      i0  => not_aux142,
      i1  => not_i_ri(21),
      nq  => rsdnbr_sd(31),
      vdd => vdd,
      vss => vss
   );

dout_e_0_ins : buf_x2
   port map (
      i   => write_sm,
      q   => dout_e(0),
      vdd => vdd,
      vss => vss
   );

dout_e_1_ins : buf_x2
   port map (
      i   => write_sm,
      q   => dout_e(1),
      vdd => vdd,
      vss => vss
   );

dout_e_2_ins : buf_x2
   port map (
      i   => write_sm,
      q   => dout_e(2),
      vdd => vdd,
      vss => vss
   );

dout_e_3_ins : buf_x2
   port map (
      i   => write_sm,
      q   => dout_e(3),
      vdd => vdd,
      vss => vss
   );

d_ack_ins : buf_x2
   port map (
      i   => dread_rm,
      q   => d_ack,
      vdd => vdd,
      vss => vss
   );

d_atype_0_ins : nao22_x1
   port map (
      i0  => i_type_re(0),
      i1  => i_type_re(1),
      i2  => write_sm,
      nq  => d_atype(0),
      vdd => vdd,
      vss => vss
   );

o2_x2_51_ins : o2_x2
   port map (
      i0  => not_aux55,
      i1  => not_write_sm,
      q   => o2_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

d_atype_1_ins : no2_x1
   port map (
      i0  => o2_x2_51_sig,
      i1  => i_type_re(0),
      nq  => d_atype(1),
      vdd => vdd,
      vss => vss
   );

d_lock_ins : buf_x2
   port map (
      i   => fstswap_sm,
      q   => d_lock,
      vdd => vdd,
      vss => vss
   );

d_rq_ins : a3_x2
   port map (
      i0  => daccess_sm,
      i1  => not_earlyex_xm,
      i2  => not_reset_xx,
      q   => d_rq,
      vdd => vdd,
      vss => vss
   );

i_ack_ins : buf_x2
   port map (
      i   => iread_ri,
      q   => i_ack,
      vdd => vdd,
      vss => vss
   );

na2_x1_76_ins : na2_x1
   port map (
      i0  => opcod_re(3),
      i1  => not_opcod_re(4),
      nq  => na2_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_24_ins : na4_x1
   port map (
      i0  => not_opcod_re(6),
      i1  => not_opcod_re(7),
      i2  => opcod_re(0),
      i3  => not_opcod_re(5),
      nq  => na4_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_77_ins : na2_x1
   port map (
      i0  => opcod_re(1),
      i1  => opcod_re(2),
      nq  => na2_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_125_ins : no3_x1
   port map (
      i0  => na2_x1_77_sig,
      i1  => na4_x1_24_sig,
      i2  => na2_x1_76_sig,
      nq  => no3_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

i_ftch_ins : no2_x1
   port map (
      i0  => daccess_sm,
      i1  => no3_x1_125_sig,
      nq  => i_ftch,
      vdd => vdd,
      vss => vss
   );

one_sig_ins : one_x0
   port map (
      q   => one_sig,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_opcod_sd_0 : buf_x2
   port map (
      i   => not_opcod_sd_0,
      q   => mbk_buf_not_opcod_sd_0,
      vdd => vdd,
      vss => vss
   );

mbk_buf_opcod_sd_0 : buf_x2
   port map (
      i   => opcod_sd_0,
      q   => mbk_buf_opcod_sd_0,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_opcod_sd_4 : buf_x2
   port map (
      i   => not_opcod_sd_4,
      q   => mbk_buf_not_opcod_sd_4,
      vdd => vdd,
      vss => vss
   );

mbk_buf_i_ri_31 : buf_x2
   port map (
      i   => i_ri(31),
      q   => mbk_buf_i_ri(31),
      vdd => vdd,
      vss => vss
   );

mbk_buf_i_ri_29 : buf_x2
   port map (
      i   => i_ri(29),
      q   => mbk_buf_i_ri(29),
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_stall_sd : buf_x2
   port map (
      i   => not_stall_sd,
      q   => mbk_buf_not_stall_sd,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux62 : buf_x2
   port map (
      i   => not_aux62,
      q   => mbk_buf_not_aux62,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux276 : buf_x2
   port map (
      i   => not_aux276,
      q   => mbk_buf_not_aux276,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux63 : buf_x2
   port map (
      i   => not_aux63,
      q   => mbk_buf_not_aux63,
      vdd => vdd,
      vss => vss
   );

mbk_buf_aux213 : buf_x2
   port map (
      i   => aux213,
      q   => mbk_buf_aux213,
      vdd => vdd,
      vss => vss
   );

mbk_buf_i_type_sd_21 : buf_x2
   port map (
      i   => i_type_sd_21,
      q   => mbk_buf_i_type_sd_21,
      vdd => vdd,
      vss => vss
   );

mbk_buf_aux273 : buf_x2
   port map (
      i   => aux273,
      q   => mbk_buf_aux273,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_copy_sd : buf_x2
   port map (
      i   => not_copy_sd,
      q   => mbk_buf_not_copy_sd,
      vdd => vdd,
      vss => vss
   );


end structural;
