Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne15.ecn.purdue.edu, pid 7679
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/ns_m_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/ns_m_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c09b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c0a4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c0ac710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c0b6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c0be710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c049710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c051710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c05b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c063710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c06c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c076710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c07e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c008710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c010710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c01a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c022710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c02c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c035710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5c03e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bfc7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bfcf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bfd9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bfe1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bfec710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bff4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bffe710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf87710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf90710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf99710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bfa3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bfac710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bfb4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bfbe710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf46710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf4f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf58710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf61710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf6b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf74710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf7d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf06710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf10710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf18710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf21710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf2a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf33710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bf3c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bec5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bece710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bed8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bee0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5beeb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bef3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5befd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5be86710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5be8f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5be98710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bea1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5beaa710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5beb2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bebc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5bec4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5be4e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d5be56710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be60400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be60e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be6a8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be72358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be72da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be7b828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be842b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be84cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be0d780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be15208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be15c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be1e6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be28160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be28ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be30630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be3a0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be3ab00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be43588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be43fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bdcca58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bdd44e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bdd4f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bddd9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bde6438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bde6e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bdf0908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bdf8390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bdf8dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5be02860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd8b2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd8bd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd947b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd9d240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd9dc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bda6710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bdaf198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bdafbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bdb7668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bdc00f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bdc0b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd4a5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd54048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd54a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd5d518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd5df60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd669e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd6e470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd6eeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd77940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd803c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd80e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd09898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd11320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd11d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd1b7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd24278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd24cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd2d748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5cde30f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5cde3ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bd3c630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bcc60b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bcc6b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d5bcce588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bcceeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bcd6128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bcd6358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bcd6588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bcd67b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bcd69e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bcd6c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bcd6e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bce30b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bce32e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bce3518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bce3748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bce3978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bce3ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bce3dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d5bcee048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9d5bc95f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9d5bc9e588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41174435893000 because a thread reached the max instruction count
