# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.06
# platform  : Linux 3.10.0-1160.114.2.el7.x86_64
# version   : 2022.06 FCS 64 bits
# build date: 2022.06.22 13:46:24 UTC
# ----------------------------------------
# started   : 2025-05-06 15:41:02 PKT
# hostname  : pc4.(none)
# pid       : 6852
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:46099' '-style' 'windows' '-data' 'AAAAnnicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpBkYvBhMGYwYLBgMGBwYkhkSGVIYUhnygKxUhmIgLmIoA5NWRKkCA8YHEJrBhhHEA2I+oFQpULkeQwlQSw5IDgAXSBf3' '-proj' '/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/jgproject/.tmp/.initCmds.tcl' 'run.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_pint" and "jasper_papp".
INFO: reading configuration file "/home/ee5214s1m4/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' remains unconnected for this instance
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' is not connected on this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(8): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
[<embedded>] % 
[<embedded>] % clock HCLK            
[<embedded>] % reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
[<embedded>] % 
[<embedded>] % visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 57 of 57 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.30 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.30 s
covered
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' remains unconnected for this instance
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' is not connected on this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(8): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 57 of 57 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3NZbhPDfiY2AbBQnsjfOxn6c+6e6yL+/e8fYmWaKaTqwEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom4: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom5: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
1.0.PRE: A proof was found: No trace exists. [0.00 s]
Ncustom7: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
Tricustom8: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
1: Found proofs for 1 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 1.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" in 0.00 s.
background 1
[<embedded>] % prove -bg -all
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 2 already proven/unreachable
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.00 s]
2.0.N: Proof Simplification Iteration 3	[0.00 s]
2.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
2.0.PRE: Proof Simplification completed in 0.00 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 6
2: ProofGrid is starting event handling
background 2
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
ERROR at line 1 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (EPF033): This command is not allowed while a background proof is in progress.
    Use "prove -stop" to stop the current proof process.


[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 2 already proven/unreachable
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0s
3.0.PRE: Performing Proof Simplification...
3.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Proof Simplification Iteration 1	[0.00 s]
3.0.N: Proof Simplification Iteration 2	[0.00 s]
3.0.N: Proof Simplification Iteration 3	[0.00 s]
3.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 3.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
3.0.PRE: Proof Simplification completed in 0.00 s
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 6
3: ProofGrid is starting event handling
background 3
3.0.N: Proofgrid shell started at 7127@pc4(local) jg_6852_pc4_5
3.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
3.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
3.0.N: Trace Attempt  1	[0.00 s]
3.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 3.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 3.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 3.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF047): 3.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
3.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
3.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
3.0.N: Trace Attempt  1	[0.00 s]
3.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 3.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
3.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
3.0.N: Last scan. Per property time limit: 0s
3.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P"	[0.00 s].
3.0.N: Trace Attempt  1	[0.00 s]
3.0.N: Requesting engine job to stop
INFO (IPF144): 3: Initiating shutdown of proof [0.00 s]
3.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 3.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P" in 0.00 s.
3.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P"	[0.00 s].
3.0.N: All properties determined. [0.00 s]
1.0.Hp: Proofgrid shell started at 7053@pc4(local) jg_6852_pc4_3
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: Preventing job from starting because proof is shutting down.
1.0.Hp: Requesting engine job to terminate
1.0.Hp: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 7168@pc4(local) jg_6852_pc4_3
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
2.0.N: Proofgrid shell started at 7087@pc4(local) jg_6852_pc4_4
INFO (IPF144): 2: Initiating shutdown of proof [0.00 s]
1.0.Ht: Interrupted. [0.00 s]
2.0.N: Preventing job from starting because proof is shutting down.
2.0.N: Requesting engine job to terminate
2.0.N: Interrupted. [0.00 s]
3.0.Hp: Proofgrid shell started at 7128@pc4(local) jg_6852_pc4_5
3.0.Hp: Requesting engine job to terminate
3.0.N: Exited with Success (@ 0.03 s)
3: ProofGrid usable level: 0
3.0.Hp: Preventing job from starting because proof is shutting down.
3.0.Hp: Requesting engine job to terminate
3.0.Hp: Interrupted. [0.00 s]
2.0.Hp: Proofgrid shell started at 7088@pc4(local) jg_6852_pc4_4
2.0.Hp: Requesting engine job to terminate
2.0.N: Exited with Success (@ 0.00 s)
2.0.B: Proofgrid shell started at 7232@pc4(local) jg_6852_pc4_4
2.0.B: Requesting engine job to terminate
2.0.B: Preventing job from starting because proof is shutting down.
2.0.B: Requesting engine job to terminate
2.0.B: Interrupted. [0.00 s]
2.0.Hp: Preventing job from starting because proof is shutting down.
2.0.Hp: Requesting engine job to terminate
2.0.Hp: Interrupted. [0.00 s]
1.0.N: Proofgrid shell started at 7052@pc4(local) jg_6852_pc4_3
1.0.N: Requesting engine job to terminate
1.0.Hp: Exited with Success (@ 0.01 s)
2.0.B: Exited with Success (@ 0.01 s)
1.0.Ht: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.N: Preventing job from starting because proof is shutting down.
1.0.N: Requesting engine job to terminate
1.0.N: Interrupted. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1.0.B: Proofgrid shell started at 7216@pc4(local) jg_6852_pc4_3
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.02 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.00 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        1.43        0.00        0.00        0.00 %
     Hp        1.43        0.00        0.00        0.00 %
     Ht        0.93        0.00        0.00        0.00 %
      B        0.44        0.00        0.00        0.00 %
    all        1.06        0.00        0.00        0.00 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.23        0.00        0.00

    Data read    : 1.27 kiB
    Data written : 43.00 B

1: All pending notifications were processed.
INFO (IPF061): 1: Some targets were skipped during proof.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 6
                  - proven                    : 3 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
2.0.Ht: Proofgrid shell started at 7184@pc4(local) jg_6852_pc4_4
2.0.Ht: Requesting engine job to terminate
2.0.Hp: Exited with Success (@ 0.02 s)
2.0.Ht: Preventing job from starting because proof is shutting down.
2.0.Ht: Requesting engine job to terminate
2.0.Ht: Interrupted. [0.00 s]
3.0.Ht: Proofgrid shell started at 7200@pc4(local) jg_6852_pc4_5
3.0.Ht: Requesting engine job to terminate
3.0.Hp: Exited with Success (@ 0.05 s)
3.0.Ht: Preventing job from starting because proof is shutting down.
3.0.Ht: Requesting engine job to terminate
3.0.Ht: Interrupted. [0.00 s]
2.0.Ht: Exited with Success (@ 0.02 s)
2: ProofGrid usable level: 0
2: --------------------------------------------------------------
ProofGrid Summary (utilization 0.00 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        1.26        0.00        0.00        0.00 %
     Hp        1.26        0.00        0.00        0.00 %
     Ht        0.78        0.00        0.00        0.00 %
      B        0.26        0.00        0.00        0.00 %
    all        0.89        0.00        0.00        0.00 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.55        0.00        0.00

    Data read    : 1.27 kiB
    Data written : 43.00 B

2: All pending notifications were processed.
3.0.Ht: Exited with Success (@ 0.05 s)
INFO (IPF061): 2: Some targets were skipped during proof.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 6
                  - proven                    : 3 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
3.0.B: Proofgrid shell started at 7249@pc4(local) jg_6852_pc4_5
3.0.B: Requesting engine job to terminate
3.0.B: Preventing job from starting because proof is shutting down.
3.0.B: Requesting engine job to terminate
3.0.B: Interrupted. [0.00 s]
3.0.B: Exited with Success (@ 0.06 s)
3: --------------------------------------------------------------
ProofGrid Summary (utilization 0.11 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        1.01        0.00        0.00        0.29 %
     Hp        1.03        0.00        0.00        0.00 %
     Ht        0.55        0.00        0.00        0.00 %
      B        0.07        0.00        0.00        0.00 %
    all        0.66        0.00        0.00        0.11 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.66        0.00        0.00

    Data read    : 1.98 kiB
    Data written : 970.00 B

3: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 3

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 6
                  - proven                    : 3 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[ERROR (VERI-1137)] ./src/design_property.sv(100): syntax error near '='
[WARN (VERI-1376)] ./src/design_property.sv(104): missing or empty argument against format specification for 'display'
[ERROR (VERI-1072)] ./src/design_property.sv(106): module 'ahb3liten_prop' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] ./src/design_property.sv(100): syntax error near '='
	[ERROR (VERI-1072)] ./src/design_property.sv(106): module 'ahb3liten_prop' is ignored due to previous errors
ERROR at line 2 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(104): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' remains unconnected for this instance
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' is not connected on this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(8): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 59 of 59 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 1.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 3 duplicated targets.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 7596@pc4(local) jg_6852_pc4_7
1.0.N: Proofgrid shell started at 7595@pc4(local) jg_6852_pc4_7
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: Interrupted. [0.00 s]
1.0.Hp: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.01 s)
1.0.B: Proofgrid shell started at 7628@pc4(local) jg_6852_pc4_7
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 7627@pc4(local) jg_6852_pc4_7
1.0.Ht: Requesting engine job to terminate
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.79 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        4.34 %
     Hp        0.04        0.00        0.00        6.06 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        2.79 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.00        0.00

    Data read    : 2.00 kiB
    Data written : 1.74 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 7
                  - proven                    : 3 (42.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 4 (57.1429%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(104): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' remains unconnected for this instance
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' is not connected on this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(8): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 58 of 58 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 1.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 7
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 7772@pc4(local) jg_6852_pc4_9
1.0.N: Proofgrid shell started at 7771@pc4(local) jg_6852_pc4_9
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.01 s)
1.0.B: Proofgrid shell started at 7804@pc4(local) jg_6852_pc4_9
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 7803@pc4(local) jg_6852_pc4_9
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 3.79 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        7.45 %
     Hp        0.04        0.00        0.00        7.38 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        3.79 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.15        0.01        0.00

    Data read    : 2.18 kiB
    Data written : 1.80 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 7
                  - proven                    : 3 (42.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 4 (57.1429%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(104): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' remains unconnected for this instance
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' is not connected on this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(8): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 58 of 58 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 1.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 7
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 7984@pc4(local) jg_6852_pc4_11
1.0.N: Proofgrid shell started at 7983@pc4(local) jg_6852_pc4_11
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P" in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.B: Proofgrid shell started at 8016@pc4(local) jg_6852_pc4_11
1.0.B: Requesting engine job to terminate
1.0.N: Exited with Success (@ 0.04 s)
1: ProofGrid usable level: 0
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 8015@pc4(local) jg_6852_pc4_11
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Hp: Interrupted (multi)
1.0.Ht: Exited with Success (@ 0.12 s)
1.0.Hp: All properties determined. [0.12 s]
1.0.Hp: Exited with Success (@ 0.12 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 1.60 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        2.28 %
     Hp        0.04        0.00        0.00        3.55 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        1.60 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.00        0.00

    Data read    : 2.20 kiB
    Data written : 1.82 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 7
                  - proven                    : 3 (42.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 4 (57.1429%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(104): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' remains unconnected for this instance
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' is not connected on this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(8): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 58 of 58 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 1.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 7
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 8218@pc4(local) jg_6852_pc4_13
1.0.Hp: Proofgrid shell started at 8219@pc4(local) jg_6852_pc4_13
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.Hp: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.Hp: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.Hp: The cover property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s.
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P" in 0.00 s.
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P" in 0.01 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.01 s)
1.0.B: Proofgrid shell started at 8251@pc4(local) jg_6852_pc4_13
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 8250@pc4(local) jg_6852_pc4_13
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 1.77 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        3.31 %
     Hp        0.04        0.00        0.00        3.38 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        1.77 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.16        0.00        0.00

    Data read    : 2.13 kiB
    Data written : 1.78 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 7
                  - proven                    : 3 (42.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 4 (57.1429%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(104): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HRDATA' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(8): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 58 of 58 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.16 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.16 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 7
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 8479@pc4(local) jg_6852_pc4_15
1.0.N: Proofgrid shell started at 8478@pc4(local) jg_6852_pc4_15
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P" in 0.00 s.
1.0.Hp: Interrupted (multi)
1.0.Hp: All properties determined. [0.00 s]
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_hready_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.B: Proofgrid shell started at 8511@pc4(local) jg_6852_pc4_15
1.0.B: Requesting engine job to terminate
1.0.N: Exited with Success (@ 0.04 s)
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Proofgrid shell started at 8510@pc4(local) jg_6852_pc4_15
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.05 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 1.58 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        2.94 %
     Hp        0.04        0.00        0.00        3.60 %
     Ht        0.05        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        1.58 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.00        0.00

    Data read    : 2.26 kiB
    Data written : 1.79 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 7
                  - proven                    : 4 (57.1429%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (42.8571%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(87): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(8): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 54 of 54 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.13 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.14 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 4
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 8788@pc4(local) jg_6852_pc4_17
1.0.Hp: Proofgrid shell started at 8789@pc4(local) jg_6852_pc4_17
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.Hp: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1.0.Ht: Proofgrid shell started at 8820@pc4(local) jg_6852_pc4_17
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Proofgrid shell started at 8821@pc4(local) jg_6852_pc4_17
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 3.47 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        6.25 %
     Hp        0.04        0.00        0.00        6.38 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        3.47 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.01        0.00

    Data read    : 2.01 kiB
    Data written : 1.67 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 5
                  - proven                    : 4 (80%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (20%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 2 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 0 properties to prove with 4 already proven/unreachable
background 2
INFO (IPF060): There are no unresolved assertions in task: <embedded>
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 5
                  - proven                    : 4 (80%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (20%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 2 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(102): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HRDATA' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(8): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 56 of 56 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 9745@pc4(local) jg_6852_pc4_19
1.0.Hp: Proofgrid shell started at 9746@pc4(local) jg_6852_pc4_19
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_read_data_consistency_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.01 s)
1.0.Ht: Proofgrid shell started at 9778@pc4(local) jg_6852_pc4_19
1.0.Ht: Requesting engine job to terminate
1.0.B: Proofgrid shell started at 9779@pc4(local) jg_6852_pc4_19
1.0.B: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.90 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        1.62 %
     Hp        0.04        0.00        0.00        1.75 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        0.90 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.16        0.00        0.00

    Data read    : 1.92 kiB
    Data written : 1.70 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[ERROR (VERI-9011)] ./src/design_property.sv(93): block id 'check_write_enable' is already declared
[INFO (VERI-1967)] ./src/design_property.sv(87): previous declaration of 'check_write_enable' is from here
[WARN (VERI-1376)] ./src/design_property.sv(102): missing or empty argument against format specification for 'display'
[ERROR (VERI-1072)] ./src/design_property.sv(104): module 'ahb3liten_prop' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-9011)] ./src/design_property.sv(93): block id 'check_write_enable' is already declared
	[ERROR (VERI-1072)] ./src/design_property.sv(104): module 'ahb3liten_prop' is ignored due to previous errors
ERROR at line 2 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(102): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(9): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 56 of 56 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 10009@pc4(local) jg_6852_pc4_21
1.0.N: Proofgrid shell started at 10008@pc4(local) jg_6852_pc4_21
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.Hp: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.Hp: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.01 s)
1.0.Ht: Proofgrid shell started at 10040@pc4(local) jg_6852_pc4_21
1.0.Ht: Requesting engine job to terminate
1.0.B: Proofgrid shell started at 10041@pc4(local) jg_6852_pc4_21
1.0.B: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 1.28 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        2.23 %
     Hp        0.04        0.00        0.00        2.85 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        1.28 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.15        0.00        0.00

    Data read    : 1.78 kiB
    Data written : 1.69 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(102): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(9): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 56 of 56 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 10256@pc4(local) jg_6852_pc4_23
1.0.N: Proofgrid shell started at 10255@pc4(local) jg_6852_pc4_23
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.01 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.Ht: Proofgrid shell started at 10287@pc4(local) jg_6852_pc4_23
1.0.Ht: Requesting engine job to terminate
1.0.B: Proofgrid shell started at 10288@pc4(local) jg_6852_pc4_23
1.0.B: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1.0.Hp: Interrupted (multi)
1.0.Hp: All properties determined. [0.32 s]
1.0.Hp: Exited with Success (@ 0.33 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 4.49 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        7.21 %
     Hp        0.05        0.00        0.00        8.35 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.05        0.00        0.00        4.49 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.19        0.01        0.00

    Data read    : 2.19 kiB
    Data written : 1.74 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(105): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 56 of 56 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.11 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 10486@pc4(local) jg_6852_pc4_25
1.0.Hp: Proofgrid shell started at 10487@pc4(local) jg_6852_pc4_25
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 0.01 s)
1.0.B: Proofgrid shell started at 10520@pc4(local) jg_6852_pc4_25
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 10518@pc4(local) jg_6852_pc4_25
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.61 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        4.83 %
     Hp        0.04        0.00        0.00        4.72 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        2.61 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.00        0.00

    Data read    : 2.22 kiB
    Data written : 1.72 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(105): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 59 of 59 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 10657@pc4(local) jg_6852_pc4_27
1.0.Hp: Proofgrid shell started at 10658@pc4(local) jg_6852_pc4_27
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 1.0.N: A max_length bound of 1024 was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.N: Trace Attempt  2	[0.00 s]
1.0.N: Trace Attempt  2	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 1.0.N: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.Hp: Interrupted (multi)
1.0.Hp: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.01 s)
1.0.B: Proofgrid shell started at 10690@pc4(local) jg_6852_pc4_27
1.0.B: Requesting engine job to terminate
1.0.Ht: Proofgrid shell started at 10689@pc4(local) jg_6852_pc4_27
1.0.Ht: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 1.77 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        3.12 %
     Hp        0.05        0.00        0.00        3.15 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        1.77 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.00        0.00

    Data read    : 2.64 kiB
    Data written : 1.83 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(105): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 59 of 59 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 10855@pc4(local) jg_6852_pc4_29
1.0.N: Proofgrid shell started at 10854@pc4(local) jg_6852_pc4_29
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.Hp: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.Hp: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s.
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.N: All properties determined. [0.00 s]
1.0.Hp: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.00 s)
background 1
1.0.Ht: Proofgrid shell started at 10890@pc4(local) jg_6852_pc4_29
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Proofgrid shell started at 10891@pc4(local) jg_6852_pc4_29
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 1.28 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        2.28 %
     Hp        0.05        0.00        0.00        2.23 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.05        0.00        0.00        1.28 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.18        0.00        0.00

    Data read    : 2.26 kiB
    Data written : 1.73 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(105): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 56 of 56 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 11040@pc4(local) jg_6852_pc4_31
1.0.N: Proofgrid shell started at 11039@pc4(local) jg_6852_pc4_31
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.N: All properties determined. [0.00 s]
1.0.Hp: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 0.04 s)
1.0.B: Proofgrid shell started at 11072@pc4(local) jg_6852_pc4_31
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.05 s)
1.0.Ht: Proofgrid shell started at 11071@pc4(local) jg_6852_pc4_31
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.05 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.19 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        4.66 %
     Hp        0.04        0.00        0.00        4.37 %
     Ht        0.05        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        2.19 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.00        0.00

    Data read    : 2.20 kiB
    Data written : 1.72 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(105): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 56 of 56 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 11214@pc4(local) jg_6852_pc4_33
1.0.Hp: Proofgrid shell started at 11215@pc4(local) jg_6852_pc4_33
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.04 s)
1: ProofGrid usable level: 0
1.0.Ht: Proofgrid shell started at 11246@pc4(local) jg_6852_pc4_33
1.0.Ht: Requesting engine job to terminate
1.0.N: Exited with Success (@ 0.04 s)
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.B: Proofgrid shell started at 11247@pc4(local) jg_6852_pc4_33
1.0.B: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 1.29 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        2.84 %
     Hp        0.05        0.00        0.00        1.85 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.05        0.00        0.00        1.29 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.18        0.00        0.00

    Data read    : 2.20 kiB
    Data written : 1.74 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::tb_ahb3liten.dut.BIND_UUT.check_write_enable_P -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::tb_ahb3liten.dut.BIND_UUT.check_write_enable_P".
cex
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IVS008): Expanding analysis region to enable visualization of "1".
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0s
2.0.PRE: Performing Proof Simplification...
2.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
background 2
2.0.Hp: Proof Simplification Iteration 1	[0.00 s]
2.0.Hp: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
2.0.Hp: Proof Simplification Iteration 2	[0.00 s]
2.0.PRE: A proof was found: No trace exists. [0.00 s]
2.0.PRE: A proof was found: No trace exists. [0.00 s]
2.0.PRE: Proof Simplification completed in 0.00 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid is starting event handling
2.0.N: Proofgrid shell started at 11503@pc4(local) jg_6852_pc4_34
2.0.Hp: Proofgrid shell started at 11501@pc4(local) jg_6852_pc4_34
2.0.Ht: Proofgrid shell started at 11502@pc4(local) jg_6852_pc4_34
2.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Last scan. Per property time limit: 0s
2.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Trace Attempt  1	[0.00 s]
2.0.Ht: Trace Attempt  1	[0.00 s]
2.0.Ht: Trace Attempt  2	[0.00 s]
2.0.N: Trace Attempt  2	[0.00 s]
2.0.N: Requesting engine job to stop
2.0.Hp: Requesting engine job to terminate
2.0.Ht: Requesting engine job to terminate
INFO (IPF144): 2: Initiating shutdown of proof [0.00 s]
2.0.Ht: A trace with 2 cycles was found. [0.00 s]
2.0.Ht: All properties determined. [0.00 s]
2.0.Hp: Interrupted (multi)
2.0.Hp: All properties determined. [0.00 s]
2.0.B: Proofgrid shell started at 11504@pc4(local) jg_6852_pc4_34
2.0.B: Requesting engine job to terminate
2.0.N: All properties determined. [0.00 s]
2.0.B: Preventing job from starting because proof is shutting down.
2.0.B: Requesting engine job to terminate
2.0.B: Interrupted. [0.00 s]
2.0.Hp: Exited with Success (@ 0.00 s)
2.0.Ht: Exited with Success (@ 0.00 s)
2.0.B: Exited with Success (@ 0.00 s)
2.0.N: Exited with Success (@ 0.00 s)
2: --------------------------------------------------------------
ProofGrid Summary (utilization 0.91 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.05        0.00        0.00        1.04 %
     Ht        0.04        0.00        0.00        1.18 %
      N        0.04        0.00        0.00        1.39 %
      B        0.04        0.00        0.00        0.00 %
    all        0.05        0.00        0.00        0.91 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.18        0.00        0.00

    Data read    : 2.26 kiB
    Data written : 2.37 kiB

2: All pending notifications were processed.
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(105): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 59 of 59 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 11668@pc4(local) jg_6852_pc4_36
1.0.N: Proofgrid shell started at 11667@pc4(local) jg_6852_pc4_36
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1.0.Ht: Proofgrid shell started at 11699@pc4(local) jg_6852_pc4_36
1.0.Ht: Requesting engine job to terminate
1.0.B: Proofgrid shell started at 11700@pc4(local) jg_6852_pc4_36
1.0.B: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 4.13 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        7.44 %
     Hp        0.04        0.00        0.00        7.84 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        4.13 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.16        0.01        0.00

    Data read    : 2.45 kiB
    Data written : 1.74 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::tb_ahb3liten.dut.BIND_UUT.check_write_enable_P -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::tb_ahb3liten.dut.BIND_UUT.check_write_enable_P".
cex
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IVS008): Expanding analysis region to enable visualization of "1".
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0s
2.0.PRE: Performing Proof Simplification...
2.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
background 2
2.0.Hp: Proof Simplification Iteration 1	[0.00 s]
2.0.Hp: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
2.0.Hp: Proof Simplification Iteration 2	[0.00 s]
2.0.PRE: A proof was found: No trace exists. [0.00 s]
2.0.PRE: A proof was found: No trace exists. [0.00 s]
2.0.PRE: Proof Simplification completed in 0.00 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid is starting event handling
2.0.Ht: Proofgrid shell started at 11767@pc4(local) jg_6852_pc4_37
2.0.N: Proofgrid shell started at 11768@pc4(local) jg_6852_pc4_37
2.0.Hp: Proofgrid shell started at 11766@pc4(local) jg_6852_pc4_37
2.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Last scan. Per property time limit: 0s
2.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Trace Attempt  1	[0.00 s]
2.0.N: Trace Attempt  2	[0.00 s]
2.0.N: Trace Attempt  2	[0.00 s]
2.0.N: Requesting engine job to stop
2.0.Hp: Requesting engine job to terminate
2.0.Ht: Requesting engine job to terminate
INFO (IPF144): 2: Initiating shutdown of proof [0.00 s]
2.0.N: A trace with 2 cycles was found. [0.00 s]
2.0.Hp: Interrupted (multi)
2.0.Hp: All properties determined. [0.00 s]
2.0.N: All properties determined. [0.00 s]
2.0.Ht: Interrupted. [0.00 s]
2.0.Hp: Exited with Success (@ 0.00 s)
2.0.B: Proofgrid shell started at 11769@pc4(local) jg_6852_pc4_37
2.0.B: Requesting engine job to terminate
2.0.Ht: Exited with Success (@ 0.00 s)
2.0.N: Exited with Success (@ 0.00 s)
2.0.B: Preventing job from starting because proof is shutting down.
2.0.B: Requesting engine job to terminate
2.0.B: Interrupted. [0.00 s]
2.0.B: Exited with Success (@ 0.00 s)
2: --------------------------------------------------------------
ProofGrid Summary (utilization 1.42 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.04        0.00        0.00        1.32 %
     Ht        0.04        0.00        0.00        2.18 %
      N        0.04        0.00        0.00        2.23 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        1.42 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.00        0.00

    Data read    : 2.17 kiB
    Data written : 2.37 kiB

2: All pending notifications were processed.
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(105): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 60 of 60 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 12036@pc4(local) jg_6852_pc4_39
1.0.Hp: Proofgrid shell started at 12037@pc4(local) jg_6852_pc4_39
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.Hp: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.Hp: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s.
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.Hp: Trace Attempt  3	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 3 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.N: Interrupted. [0.00 s]
1.0.B: Proofgrid shell started at 12069@pc4(local) jg_6852_pc4_39
1.0.B: Requesting engine job to terminate
1.0.N: Exited with Success (@ 0.04 s)
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 12068@pc4(local) jg_6852_pc4_39
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 3.46 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        6.02 %
     Hp        0.05        0.00        0.00        6.52 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.05        0.00        0.00        3.46 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.18        0.01        0.00

    Data read    : 2.26 kiB
    Data written : 1.75 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::tb_ahb3liten.dut.BIND_UUT.check_write_enable_P -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::tb_ahb3liten.dut.BIND_UUT.check_write_enable_P".
cex
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(105): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 63 of 63 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.13 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 12297@pc4(local) jg_6852_pc4_41
1.0.N: Proofgrid shell started at 12296@pc4(local) jg_6852_pc4_41
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.Hp: Trace Attempt  3	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 3 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 0.04 s)
1.0.B: Proofgrid shell started at 12329@pc4(local) jg_6852_pc4_41
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 12328@pc4(local) jg_6852_pc4_41
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.27 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        4.06 %
     Hp        0.05        0.00        0.00        4.43 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.05        0.00        0.00        2.27 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.19        0.00        0.00

    Data read    : 2.48 kiB
    Data written : 1.76 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-1376)] ./src/design_property.sv(105): missing or empty argument against format specification for 'display'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HSIZE' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 62 of 62 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 12438@pc4(local) jg_6852_pc4_43
1.0.Hp: Proofgrid shell started at 12439@pc4(local) jg_6852_pc4_43
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_ahb_write_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 0.04 s)
1.0.Ht: Proofgrid shell started at 12470@pc4(local) jg_6852_pc4_43
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Proofgrid shell started at 12471@pc4(local) jg_6852_pc4_43
1.0.B: Requesting engine job to terminate
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.05 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.16 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        4.13 %
     Hp        0.04        0.00        0.00        4.71 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.05        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        2.16 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.16        0.00        0.00

    Data read    : 2.41 kiB
    Data written : 1.75 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 4 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::tb_ahb3liten.dut.BIND_UUT.check_write_enable_P -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::tb_ahb3liten.dut.BIND_UUT.check_write_enable_P".
cex
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IVS008): Expanding analysis region to enable visualization of "1".
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0s
2.0.PRE: Performing Proof Simplification...
2.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
background 2
2.0.Hp: Proof Simplification Iteration 1	[0.00 s]
2.0.Hp: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
2.0.Hp: Proof Simplification Iteration 2	[0.00 s]
2.0.PRE: A proof was found: No trace exists. [0.00 s]
2.0.PRE: A proof was found: No trace exists. [0.00 s]
2.0.PRE: Proof Simplification completed in 0.00 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid is starting event handling
2.0.B: Proofgrid shell started at 12557@pc4(local) jg_6852_pc4_44
2.0.Ht: Proofgrid shell started at 12555@pc4(local) jg_6852_pc4_44
2.0.N: Proofgrid shell started at 12556@pc4(local) jg_6852_pc4_44
2.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.B: Last scan. Per property time limit: 0s
2.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.B: Trace Attempt  1	[0.00 s]
2.0.N: Last scan. Per property time limit: 0s
2.0.B: Trace Attempt  2	[0.00 s]
2.0.Ht: Trace Attempt  1	[0.00 s]
2.0.Hp: Proofgrid shell started at 12554@pc4(local) jg_6852_pc4_44
2.0.Ht: Trace Attempt  2	[0.00 s]
2.0.N: Requesting engine job to stop
2.0.B: Requesting engine job to stop
2.0.Ht: Requesting engine job to terminate
INFO (IPF144): 2: Initiating shutdown of proof [0.00 s]
2.0.B: A trace with 2 cycles was found. [0.00 s]
2.0.Ht: All properties determined. [0.00 s]
2.0.N: Trace Attempt  1	[0.00 s]
2.0.B: All properties determined. [0.00 s]
2.0.N: Trace Attempt  2	[0.00 s]
2.0.Hp: Preventing job from starting because proof is shutting down.
2.0.Hp: Requesting engine job to terminate
2.0.N: All properties determined. [0.00 s]
2.0.Hp: Interrupted. [0.00 s]
2.0.Hp: Exited with Success (@ 0.00 s)
2.0.Ht: Exited with Success (@ 0.00 s)
2.0.B: Exited with Success (@ 0.00 s)
2.0.N: Exited with Success (@ 0.00 s)
2: --------------------------------------------------------------
ProofGrid Summary (utilization 0.90 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.04        0.00        0.00        0.00 %
     Ht        0.04        0.00        0.00        1.22 %
      N        0.04        0.00        0.00        0.87 %
      B        0.04        0.00        0.00        1.56 %
    all        0.04        0.00        0.00        0.90 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.00        0.00

    Data read    : 2.47 kiB
    Data written : 2.38 kiB

2: All pending notifications were processed.
INFO (IPL017): The host machine is running out of memory.
    This message was triggered because the system reached 10% memory.
    System memory use information:
    [Process]
        Memory In Use: 395376 kB (5%)
        Peak Memory Usage: 420336 kB (5%)
    [Host]
        Available Memory: 850448 kB (10%)
        Total Memory: 7842124 kB
        Free Swap: 5656300 kB (69%)
        Total Swap: 8126460 kB
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-2271)] ./src/design_property.sv(101): overflow of 32-bit signed integer 4294967295; using -1 instead
[ERROR (VERI-1137)] ./src/design_property.sv(101): syntax error near '4294967295'
[ERROR (VERI-1137)] ./src/design_property.sv(106): syntax error near 'else'
[ERROR (VERI-2344)] ./src/design_property.sv(106): SystemVerilog 2009 keyword 'else' used in incorrect context
[ERROR (VERI-1620)] ./src/design_property.sv(106): invalid use of system task '$display' in expression, expected a system function
[ERROR (VERI-1137)] ./src/design_property.sv(108): syntax error near 'check_ahb_write_p'
[ERROR (VERI-1137)] ./src/design_property.sv(109): syntax error near 'else'
[ERROR (VERI-2344)] ./src/design_property.sv(109): SystemVerilog 2009 keyword 'else' used in incorrect context
[ERROR (VERI-1620)] ./src/design_property.sv(109): invalid use of system task '$display' in expression, expected a system function
[ERROR (VERI-1137)] ./src/design_property.sv(111): syntax error near 'endmodule'
[ERROR (VERI-2344)] ./src/design_property.sv(111): SystemVerilog 2009 keyword 'endmodule' used in incorrect context
Summary of errors detected:
	[ERROR (VERI-1137)] ./src/design_property.sv(101): syntax error near '4294967295'
	[ERROR (VERI-1137)] ./src/design_property.sv(106): syntax error near 'else'
	[ERROR (VERI-2344)] ./src/design_property.sv(106): SystemVerilog 2009 keyword 'else' used in incorrect context
	[ERROR (VERI-1620)] ./src/design_property.sv(106): invalid use of system task '$display' in expression, expected a system function
	[ERROR (VERI-1137)] ./src/design_property.sv(108): syntax error near 'check_ahb_write_p'
	[ERROR (VERI-1137)] ./src/design_property.sv(109): syntax error near 'else'
	[ERROR (VERI-2344)] ./src/design_property.sv(109): SystemVerilog 2009 keyword 'else' used in incorrect context
	[ERROR (VERI-1620)] ./src/design_property.sv(109): invalid use of system task '$display' in expression, expected a system function
	[ERROR (VERI-1137)] ./src/design_property.sv(111): syntax error near 'endmodule'
	[ERROR (VERI-2344)] ./src/design_property.sv(111): SystemVerilog 2009 keyword 'endmodule' used in incorrect context
ERROR at line 2 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 10 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-2271)] ./src/design_property.sv(101): overflow of 32-bit signed integer 4294967295; using -1 instead
[ERROR (VERI-1137)] ./src/design_property.sv(103): syntax error near 'endproperty'
[ERROR (VERI-2344)] ./src/design_property.sv(103): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
[ERROR (VERI-1128)] ./src/design_property.sv(108): 'check_ahb_write' is not declared
[WARN (VERI-1763)] ./src/design_property.sv(109): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1376)] ./src/design_property.sv(109): missing or empty argument against format specification for 'display'
[ERROR (VERI-1072)] ./src/design_property.sv(111): module 'ahb3liten_prop' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] ./src/design_property.sv(103): syntax error near 'endproperty'
	[ERROR (VERI-2344)] ./src/design_property.sv(103): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
	[ERROR (VERI-1128)] ./src/design_property.sv(108): 'check_ahb_write' is not declared
	[ERROR (VERI-1072)] ./src/design_property.sv(111): module 'ahb3liten_prop' is ignored due to previous errors
ERROR at line 2 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-2271)] ./src/design_property.sv(101): overflow of 32-bit signed integer 4294967295; using -1 instead
[ERROR (VERI-1128)] ./src/design_property.sv(107): 'check_ahb_write' is not declared
[WARN (VERI-1763)] ./src/design_property.sv(108): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1376)] ./src/design_property.sv(108): missing or empty argument against format specification for 'display'
[ERROR (VERI-1072)] ./src/design_property.sv(110): module 'ahb3liten_prop' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ./src/design_property.sv(107): 'check_ahb_write' is not declared
	[ERROR (VERI-1072)] ./src/design_property.sv(110): module 'ahb3liten_prop' is ignored due to previous errors
ERROR at line 2 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[WARN (VERI-2271)] ./src/design_property.sv(101): overflow of 32-bit signed integer 4294967295; using -1 instead
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 54 of 54 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.11 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 3
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 13233@pc4(local) jg_6852_pc4_46
1.0.N: Proofgrid shell started at 13232@pc4(local) jg_6852_pc4_46
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.Ht: Proofgrid shell started at 13264@pc4(local) jg_6852_pc4_46
1.0.Ht: Requesting engine job to terminate
1.0.N: Exited with Success (@ 0.04 s)
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Proofgrid shell started at 13265@pc4(local) jg_6852_pc4_46
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 1.58 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        2.36 %
     Hp        0.04        0.00        0.00        3.66 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        1.58 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.16        0.00        0.00

    Data read    : 2.03 kiB
    Data written : 1.72 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 5
                  - proven                    : 4 (80%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (20%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 2 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 54 of 54 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 3
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 13377@pc4(local) jg_6852_pc4_48
1.0.Hp: Proofgrid shell started at 13378@pc4(local) jg_6852_pc4_48
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 0.04 s)
1.0.Ht: Proofgrid shell started at 13409@pc4(local) jg_6852_pc4_48
1.0.Ht: Requesting engine job to terminate
1.0.B: Proofgrid shell started at 13410@pc4(local) jg_6852_pc4_48
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.14 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        4.14 %
     Hp        0.04        0.00        0.00        4.08 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        2.14 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.16        0.00        0.00

    Data read    : 1.83 kiB
    Data written : 1.67 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 5
                  - proven                    : 4 (80%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (20%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 2 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 55 of 55 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1: Found proofs for 3 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 3
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 13662@pc4(local) jg_6852_pc4_50
1.0.Hp: Proofgrid shell started at 13663@pc4(local) jg_6852_pc4_50
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.01 s)
1.0.Ht: Proofgrid shell started at 13694@pc4(local) jg_6852_pc4_50
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Proofgrid shell started at 13695@pc4(local) jg_6852_pc4_50
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 1.76 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        3.20 %
     Hp        0.05        0.00        0.00        3.24 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.05        0.00        0.00        1.76 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.19        0.00        0.00

    Data read    : 2.00 kiB
    Data written : 1.69 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 5
                  - proven                    : 5 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 63 of 63 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1: Found proofs for 3 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 4
1: ProofGrid is starting event handling
1.0.Ht: Proofgrid shell started at 15111@pc4(local) jg_6852_pc4_52
1.0.Hp: Proofgrid shell started at 15068@pc4(local) jg_6852_pc4_52
1.0.N: Proofgrid shell started at 15067@pc4(local) jg_6852_pc4_52
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.Ht: Trace Attempt  1	[0.10 s]
1.0.Ht: Trace Attempt  2	[0.10 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
1.0.Ht: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.10 s]
1.0.Ht: A trace with 2 cycles was found. [0.10 s]
INFO (IPF055): 1.0.Ht: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.10 s.
1.0.Ht: All properties determined. [0.10 s]
1.0.Hp: Interrupted (multi)
1.0.Hp: All properties determined. [0.10 s]
1.0.Hp: Exited with Success (@ 0.10 s)
1: ProofGrid usable level: 0
1.0.Ht: Exited with Success (@ 0.10 s)
1.0.B: Proofgrid shell started at 15127@pc4(local) jg_6852_pc4_52
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.25 s)
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.28 s].
1.0.N: All properties determined. [0.28 s]
1.0.N: Exited with Success (@ 0.29 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 12.43 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.80        0.10        0.00       11.25 %
     Hp        0.79        0.10        0.00       11.29 %
     Ht        0.29        0.10        0.00       25.61 %
      B        0.25        0.00        0.00        0.00 %
    all        0.53        0.08        0.00       12.43 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.14        0.30        0.00

    Data read    : 2.79 kiB
    Data written : 2.55 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 63 of 63 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.11 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1: Found proofs for 3 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 4
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 15417@pc4(local) jg_6852_pc4_54
1.0.N: Proofgrid shell started at 15416@pc4(local) jg_6852_pc4_54
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.00 s)
1.0.B: Proofgrid shell started at 15449@pc4(local) jg_6852_pc4_54
1.0.B: Requesting engine job to terminate
1.0.Ht: Proofgrid shell started at 15448@pc4(local) jg_6852_pc4_54
1.0.Ht: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.23 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        3.79 %
     Hp        0.05        0.00        0.00        4.15 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        2.23 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.00        0.00

    Data read    : 2.52 kiB
    Data written : 1.75 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(82): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./sim/tb_ahb3liten.sv(76): port 'HADDR' is not connected on this instance
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(76): port 'HWDATA' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(80): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(76): input port 'HADDR[31]' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 63 of 63 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1: Found proofs for 3 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 4
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 15814@pc4(local) jg_6852_pc4_56
1.0.N: Proofgrid shell started at 15813@pc4(local) jg_6852_pc4_56
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.01 s)
1.0.Ht: Proofgrid shell started at 15845@pc4(local) jg_6852_pc4_56
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Proofgrid shell started at 15846@pc4(local) jg_6852_pc4_56
1.0.B: Requesting engine job to terminate
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.00 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        2.62 %
     Hp        0.04        0.00        0.00        4.90 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        2.00 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.18        0.00        0.00

    Data read    : 2.31 kiB
    Data written : 1.72 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% prove -bg -all
ERROR (ENL001): No design modules are defined.


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[ERROR (VERI-1137)] ./src/design_property.sv(113): syntax error near '.'
    [INFO (VERI-9098)] ./src/design_property.sv(113): within line 1, column 14 of macro expansion:
        tb_ahb3liten..dut.BIND_UUT.raddr 
                     ^
    [INFO (VERI-2526)] ./src/design_property.sv(113): previous syntax error is expanded from:
        [INFO (VERI-9097)] ./src/design_property.sv(7): tb_ahb3liten..dut.BIND_UUT.raddr 
        [INFO (VERI-9097)] ./src/design_property.sv(113): in expansion of macro 'raddr' 
[ERROR (VERI-1137)] ./src/design_property.sv(113): syntax error near ')'
[ERROR (VERI-1137)] ./src/design_property.sv(117): syntax error near 'else'
[ERROR (VERI-2344)] ./src/design_property.sv(117): SystemVerilog 2009 keyword 'else' used in incorrect context
[ERROR (VERI-1620)] ./src/design_property.sv(117): invalid use of system task '$display' in expression, expected a system function
[ERROR (VERI-1137)] ./src/design_property.sv(119): syntax error near 'endmodule'
[ERROR (VERI-2344)] ./src/design_property.sv(119): SystemVerilog 2009 keyword 'endmodule' used in incorrect context
Summary of errors detected:
	[ERROR (VERI-1137)] ./src/design_property.sv(113): syntax error near '.'
	[ERROR (VERI-1137)] ./src/design_property.sv(113): syntax error near ')'
	[ERROR (VERI-1137)] ./src/design_property.sv(117): syntax error near 'else'
	[ERROR (VERI-2344)] ./src/design_property.sv(117): SystemVerilog 2009 keyword 'else' used in incorrect context
	[ERROR (VERI-1620)] ./src/design_property.sv(117): invalid use of system task '$display' in expression, expected a system function
	[ERROR (VERI-1137)] ./src/design_property.sv(119): syntax error near 'endmodule'
	[ERROR (VERI-2344)] ./src/design_property.sv(119): SystemVerilog 2009 keyword 'endmodule' used in incorrect context
ERROR at line 2 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 7 errors detected in the design file(s).


% prove -bg -all
ERROR (ENL001): No design modules are defined.


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[ERROR (VERI-1137)] ./src/design_property.sv(113): syntax error near '.'
    [INFO (VERI-9098)] ./src/design_property.sv(113): within line 1, column 14 of macro expansion:
        tb_ahb3liten..dut.BIND_UUT.raddr 
                     ^
    [INFO (VERI-2526)] ./src/design_property.sv(113): previous syntax error is expanded from:
        [INFO (VERI-9097)] ./src/design_property.sv(7): tb_ahb3liten..dut.BIND_UUT.raddr 
        [INFO (VERI-9097)] ./src/design_property.sv(113): in expansion of macro 'raddr' 
[ERROR (VERI-1137)] ./src/design_property.sv(113): syntax error near ')'
[ERROR (VERI-1137)] ./src/design_property.sv(117): syntax error near 'else'
[ERROR (VERI-2344)] ./src/design_property.sv(117): SystemVerilog 2009 keyword 'else' used in incorrect context
[ERROR (VERI-1620)] ./src/design_property.sv(117): invalid use of system task '$display' in expression, expected a system function
[ERROR (VERI-1137)] ./src/design_property.sv(119): syntax error near 'endmodule'
[ERROR (VERI-2344)] ./src/design_property.sv(119): SystemVerilog 2009 keyword 'endmodule' used in incorrect context
Summary of errors detected:
	[ERROR (VERI-1137)] ./src/design_property.sv(113): syntax error near '.'
	[ERROR (VERI-1137)] ./src/design_property.sv(113): syntax error near ')'
	[ERROR (VERI-1137)] ./src/design_property.sv(117): syntax error near 'else'
	[ERROR (VERI-2344)] ./src/design_property.sv(117): SystemVerilog 2009 keyword 'else' used in incorrect context
	[ERROR (VERI-1620)] ./src/design_property.sv(117): invalid use of system task '$display' in expression, expected a system function
	[ERROR (VERI-1137)] ./src/design_property.sv(119): syntax error near 'endmodule'
	[ERROR (VERI-2344)] ./src/design_property.sv(119): SystemVerilog 2009 keyword 'endmodule' used in incorrect context
ERROR at line 2 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 7 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% prove -bg -all
ERROR (ENL001): No design modules are defined.


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'waddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VERI-1187)] ./src/design_property.sv(113): 'raddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(122): 'waddr' is not declared under prefix 'BIND_UUT'
[ERROR (VERI-1187)] ./src/design_property.sv(122): 'raddr' is not declared under prefix 'BIND_UUT'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(122): 'waddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VERI-1187)] ./src/design_property.sv(122): 'raddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 56 of 56 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.048s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.44 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.46 s
covered
covered
[<embedded>] % prove -bg -all
background 1
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 3
1: ProofGrid is starting event handling
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 5 already proven/unreachable
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.00 s]
2.0.N: Proof Simplification Iteration 3	[0.00 s]
2.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
2.0.PRE: Proof Simplification completed in 0.00 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 3
2: ProofGrid is starting event handling
background 2
2.0.Ht: Proofgrid shell started at 19763@pc4(local) jg_6852_pc4_59
2.0.N: Proofgrid shell started at 19713@pc4(local) jg_6852_pc4_59
2.0.B: Proofgrid shell started at 19797@pc4(local) jg_6852_pc4_59
2.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.B: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
2.0.B: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 2.0.B: A max_length bound of 2 was found for the property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" in 0.00 s.
2.0.B: Trace Attempt  1	[0.00 s]
2.0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 2.0.B: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 2.0.B: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
2.0.B: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
2.0.B: Last scan. Per property time limit: 0s
2.0.B: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
2.0.B: Trace Attempt  1	[0.00 s]
2.0.N: Requesting engine job to stop
2.0.B: Requesting engine job to stop
2.0.Ht: Requesting engine job to terminate
INFO (IPF144): 2: Initiating shutdown of proof [0.00 s]
2.0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 2.0.B: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
2.0.B: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
2.0.B: All properties determined. [0.00 s]
2.0.N: All properties determined. [0.00 s]
1.0.Ht: Proofgrid shell started at 19747@pc4(local) jg_6852_pc4_58
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.00 s)
2.0.Ht: Interrupted. [0.01 s]
2.0.N: Exited with Success (@ 0.01 s)
2: ProofGrid usable level: 0
2.0.B: Exited with Success (@ 0.01 s)
2.0.Hp: Proofgrid shell started at 19714@pc4(local) jg_6852_pc4_59
2.0.Hp: Requesting engine job to terminate
2.0.Hp: Preventing job from starting because proof is shutting down.
2.0.Hp: Requesting engine job to terminate
2.0.Hp: Interrupted. [0.00 s]
2.0.Ht: Exited with Success (@ 0.01 s)
2.0.Hp: Exited with Success (@ 0.01 s)
2: --------------------------------------------------------------
ProofGrid Summary (utilization 0.04 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        2.50        0.00        0.00        0.05 %
     Hp        2.50        0.00        0.00        0.00 %
     Ht        1.99        0.00        0.00        0.06 %
      B        1.49        0.00        0.00        0.06 %
    all        2.12        0.00        0.00        0.04 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               8.49        0.00        0.00

    Data read    : 1.74 kiB
    Data written : 2.47 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 6 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
1.0.B: Proofgrid shell started at 19779@pc4(local) jg_6852_pc4_58
1.0.B: Requesting engine job to terminate
1.0.N: Proofgrid shell started at 19667@pc4(local) jg_6852_pc4_58
1.0.N: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.N: Preventing job from starting because proof is shutting down.
1.0.N: Requesting engine job to terminate
1.0.N: Interrupted. [0.00 s]
1.0.B: Interrupted. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1.0.B: Exited with Success (@ 0.01 s)
1.0.Hp: Proofgrid shell started at 19668@pc4(local) jg_6852_pc4_58
1.0.Hp: Requesting engine job to terminate
1.0.Hp: Preventing job from starting because proof is shutting down.
1.0.Hp: Requesting engine job to terminate
1.0.Hp: Interrupted. [0.00 s]
1.0.Hp: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.00 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        2.81        0.00        0.00        0.00 %
     Hp        2.80        0.00        0.00        0.00 %
     Ht        2.29        0.00        0.00        0.00 %
      B        1.80        0.00        0.00        0.00 %
    all        2.42        0.00        0.00        0.00 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               9.70        0.00        0.00

    Data read    : 1.27 kiB
    Data written : 27.00 B

1: All pending notifications were processed.
INFO (IPF061): 1: Some targets were skipped during proof.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 6 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 56 of 56 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 3
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 22859@pc4(local) jg_6852_pc4_61
1.0.N: Proofgrid shell started at 22858@pc4(local) jg_6852_pc4_61
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
background 1
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
ERROR at line 1 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (EPF033): This command is not allowed while a background proof is in progress.
    Use "prove -stop" to stop the current proof process.


[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
ERROR at line 1 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (EPF033): This command is not allowed while a background proof is in progress.
    Use "prove -stop" to stop the current proof process.


1.0.Hp: Exited with Success (@ 0.26 s)
1.0.B: Proofgrid shell started at 22891@pc4(local) jg_6852_pc4_61
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 22890@pc4(local) jg_6852_pc4_61
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.32 s)
1.0.Ht: Exited with Success (@ 0.32 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.42 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.06        0.00        0.00        2.32 %
     Hp        0.06        0.00        0.00        2.78 %
     Ht        0.32        0.00        0.00        0.00 %
      B        0.32        0.00        0.00        0.00 %
    all        0.19        0.00        0.00        0.42 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.76        0.00        0.00

    Data read    : 1.91 kiB
    Data written : 1.67 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 6 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 56 of 56 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.14 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.15 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 3
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 23036@pc4(local) jg_6852_pc4_63
1.0.N: Proofgrid shell started at 23035@pc4(local) jg_6852_pc4_63
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 0.00 s)
1.0.Ht: Proofgrid shell started at 23068@pc4(local) jg_6852_pc4_63
1.0.Ht: Requesting engine job to terminate
1.0.B: Proofgrid shell started at 23069@pc4(local) jg_6852_pc4_63
1.0.B: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 1.89 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        3.49 %
     Hp        0.04        0.00        0.00        3.77 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        1.89 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.16        0.00        0.00

    Data read    : 1.83 kiB
    Data written : 1.67 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 6
                  - proven                    : 6 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(105): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
[ERROR (VERI-1187)] ./src/design_property.sv(105): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(105): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
	[ERROR (VERI-1187)] ./src/design_property.sv(105): 'BIND_UUT' is not declared under prefix 'tb_ahb3liten'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(105): 'waddr' is not declared under prefix 'BIND_UUT'
[ERROR (VERI-1187)] ./src/design_property.sv(105): 'raddr' is not declared under prefix 'BIND_UUT'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(105): 'waddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VERI-1187)] ./src/design_property.sv(105): 'raddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(105): 'waddr' is not declared under prefix 'BIND_UUT'
[ERROR (VERI-1187)] ./src/design_property.sv(105): 'raddr' is not declared under prefix 'BIND_UUT'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(105): 'waddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VERI-1187)] ./src/design_property.sv(105): 'raddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% prove -bg -all
ERROR (ENL001): No design modules are defined.


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(105): 'waddr' is not declared under prefix 'BIND_UUT'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(105): 'waddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR at line 3 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 58 of 58 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.29 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 4
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 23939@pc4(local) jg_6852_pc4_65
1.0.N: Proofgrid shell started at 23937@pc4(local) jg_6852_pc4_65
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.01 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.B: Proofgrid shell started at 23975@pc4(local) jg_6852_pc4_65
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 23974@pc4(local) jg_6852_pc4_65
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.Hp: Interrupted (multi)
1.0.Hp: All properties determined. [0.13 s]
1.0.Hp: Exited with Success (@ 0.13 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 3.42 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        0.01        0.00        2.92 %
     Hp        0.05        0.01        0.00        9.77 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.08        0.00        0.00        3.42 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.32        0.01        0.00

    Data read    : 2.34 kiB
    Data written : 1.74 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 7
                  - proven                    : 6 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 34. Use "get_design_info -list multiple_driven" for more information.
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 1 of 80 design flops, 0 of 0 design latches, 59 of 91 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
ERROR at line 1 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (EPF033): This command is not allowed while a background proof is in progress.
    Use "prove -stop" to stop the current proof process.


INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1: Found proofs for 3 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 1.0.PRE: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 2 duplicated targets.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.Ht: Proofgrid shell started at 24872@pc4(local) jg_6852_pc4_67
1.0.Hp: Proofgrid shell started at 24841@pc4(local) jg_6852_pc4_67
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proofgrid shell started at 24840@pc4(local) jg_6852_pc4_67
1.0.Ht: Trace Attempt  1	[0.00 s]
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 1.0.N: A max_length bound of 2 was found for the property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" in 0.00 s.
1.0.B: Proofgrid shell started at 24892@pc4(local) jg_6852_pc4_67
1.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.B: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P"	[0.00 s].
1.0.Ht: A trace with 1 cycles was found. [0.29 s]
INFO (IPF047): 1.0.Ht: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.29 s.
INFO (IPF047): 1.0.Ht: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.29 s.
1.0.Hp: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.29 s.
1.0.Ht: A trace with 1 cycles was found. [0.29 s]
INFO (IPF055): 1.0.Ht: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.29 s.
1.0.Ht: Trace Attempt  2	[0.29 s]
1.0.Hp: Trace Attempt  1	[0.29 s]
1.0.N: Requesting engine job to stop
1.0.B: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
1.0.Ht: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.29 s]
1.0.Ht: A trace with 2 cycles was found. [0.29 s]
INFO (IPF055): 1.0.Ht: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" in 0.29 s.
1.0.Ht: All properties determined. [0.29 s]
1.0.Hp: Interrupted (multi)
1.0.Hp: All properties determined. [0.29 s]
1.0.Ht: Exited with Success (@ 0.29 s)
1: ProofGrid usable level: 0
1.0.B: Trace Attempt  1	[0.48 s]
1.0.Hp: Exited with Success (@ 0.62 s)
1.0.B: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P"	[0.48 s].
1.0.B: All properties determined. [0.48 s]
1.0.B: Exited with Success (@ 0.62 s)
1.0.N: Trace Attempt  2	[0.70 s]
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P"	[0.70 s].
1.0.N: All properties determined. [0.70 s]
1.0.N: Exited with Success (@ 0.70 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 31.56 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.87        0.29        0.00       24.89 %
     Hp        0.85        0.29        0.00       25.41 %
     Ht        0.35        0.29        0.00       45.32 %
      B        0.14        0.15        0.00       52.10 %
    all        0.55        0.25        0.00       31.56 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.21        1.02        0.00

    Data read    : 3.20 kiB
    Data written : 3.36 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 7
                  - proven                    : 4 (57.1429%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (42.8571%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 58 of 58 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.20 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.20 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 4
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 25013@pc4(local) jg_6852_pc4_69
1.0.Hp: Proofgrid shell started at 25016@pc4(local) jg_6852_pc4_69
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.B: Proofgrid shell started at 25064@pc4(local) jg_6852_pc4_69
1.0.B: Requesting engine job to terminate
1.0.N: Exited with Success (@ 0.04 s)
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 25063@pc4(local) jg_6852_pc4_69
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 3.78 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        7.32 %
     Hp        0.04        0.00        0.00        7.62 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        3.78 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.01        0.00

    Data read    : 2.33 kiB
    Data written : 1.71 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 7
                  - proven                    : 6 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
