// Seed: 3968455956
module module_0 ();
  reg id_2, id_3;
  assign module_1.type_2 = 0;
  reg id_4;
  assign id_3 = id_4;
  wire id_5, id_6, id_7;
  wire id_8, id_9;
  genvar id_10;
  final id_4 <= id_1;
  initial $display(id_9);
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output wand id_2,
    input tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8
);
  assign id_1 = 1;
  always id_2 = id_3;
  module_0 modCall_1 ();
endmodule
