<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_118" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_119" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_120" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_121" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_113" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_122" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_123" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_114" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_124" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_125" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_126" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_127" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_128" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_129" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_130" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_131" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_132" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_133" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_115" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_134" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_135" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_136" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_137" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_561_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="add_ln73" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_138" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_139" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_116" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_140" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_141" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_117" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_285_fu_778_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_285" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_286_fu_788_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_286" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_fu_208_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_fu_214_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_1_fu_226_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_1" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_1_fu_232_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_1" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_2_fu_244_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_2" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_2_fu_250_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_2" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_3_fu_262_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_3" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_3_fu_268_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_3" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_4_fu_280_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_4" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_4_fu_286_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_4" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_5_fu_298_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_5" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_5_fu_304_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_5" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_6_fu_316_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_6" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_6_fu_322_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_6" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_7_fu_334_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_7" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_7_fu_340_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_7" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_8_fu_352_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_8" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_8_fu_358_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_8" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_9_fu_370_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_9" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_9_fu_376_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_9" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_10_fu_388_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_10" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_10_fu_394_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_10" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_11_fu_406_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_11" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_11_fu_412_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_11" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_12_fu_424_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_12" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_12_fu_430_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_12" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_13_fu_442_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_13" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_13_fu_448_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_13" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_14_fu_460_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_14" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_14_fu_466_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_14" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_15_fu_478_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="icmp_ln45_15" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="datareg_15_fu_484_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" VARIABLE="datareg_15" MODULE="relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_1" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_2" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_1" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_3" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_4" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_5" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_2" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_6" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_3" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_4" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_7" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_8" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_5" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_9" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_6" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_10" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_7" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_11" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_8" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_12" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_9" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_10" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_13" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_11" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_14" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_12" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_15" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_13" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_14" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_16" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_15" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_16" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_13912_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="add_ln73" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_17" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_18" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_19" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_17" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_20" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_18" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_19" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_21" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_20" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_21" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_22" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_23" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_22" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_14043_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="add_ln42" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_24" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_25" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_23" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_26" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln42_fu_13517_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="sub_ln42" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_27" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_28" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_24" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_25" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_26" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_27" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_29" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_28" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_29" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_30" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_30" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_31" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_31" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_32" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_32" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_33" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_33" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_34" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_34" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_35" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_35" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_36" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_37" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_38" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_39" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_40" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_41" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_36" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_37" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_42" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_43" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_38" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_39" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_40" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_44" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_41" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_42" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_43" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_44" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_45" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_45" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_46" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_47" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_46" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_47" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_48" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_49" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_48" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln42_1_fu_14657_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="sub_ln42_1" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_50" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_51" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_52" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_49" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_53" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_54" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_50" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_55" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_51" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_52" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_53" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_56" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_54" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_57" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_58" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_59" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_60" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_61" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_55" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_56" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_57" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_62" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_58" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_63" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_59" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_5_fu_14918_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="sub_ln73_5" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_60" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_61" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_64" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_62" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_65" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_66" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_67" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_68" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_63" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_64" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_65" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_66" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_14968_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="add_ln73_1" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_67" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_69" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_68" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_69" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_70" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_70" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_71" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_72" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_73" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_74" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_75" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_71" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_76" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_72" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_73" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_fu_15055_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="sub_ln73" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_77" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_74" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_75" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_78" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_79" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_76" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_77" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_80" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_78" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_79" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_81" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_80" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_81" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_82" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_82" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_83" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_83" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_84" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_84" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_6_fu_15112_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="sub_ln73_6" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_85" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_85" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_86" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_87" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_88" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_86" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_87" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_89" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_90" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_7_fu_13555_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="sub_ln73_7" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_8_fu_13597_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="sub_ln73_8" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_91" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_88" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_89" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_92" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_90" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln42_4_fu_13635_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="sub_ln42_4" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_91" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_92" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_93" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_93" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_94" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_94" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_95" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_96" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_95" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_96" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_97" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_98" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_99" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_100" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_97" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_101" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_102" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_9_fu_13680_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="sub_ln73_9" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_98" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_103" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_99" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_104" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_100" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_10_fu_13116_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="sub_ln73_10" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_101" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_11_fu_13150_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="sub_ln73_11" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_105" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_106" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_107" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_102" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_2_fu_13174_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="add_ln73_2" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_103" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_108" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_109" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_104" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_105" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_106" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_107" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_108" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_110" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_109" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_111" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_112" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_110" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_113" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_13232_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="add_ln42_1" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_114" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_111" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_115" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_116" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" VARIABLE="mul_ln73_112" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" VARIABLE="mul_ln42_117" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_14376_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_1" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_4_fu_14779_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_4" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_7_fu_15128_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_7" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_8_fu_15404_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_8" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_17_fu_14393_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_17" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_20_fu_14797_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_20" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_23_fu_15134_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_23" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_24_fu_15420_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_24" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_33_fu_14146_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_33" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_36_fu_14815_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_36" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_39_fu_15139_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_39" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_40_fu_15436_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_40" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_49_fu_14421_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_49" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_52_fu_14833_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_52" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_55_fu_15145_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_55" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_56_fu_15452_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_56" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_65_fu_14438_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_65" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_68_fu_15156_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_68" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_71_fu_15168_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_71" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_72_fu_15468_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_72" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_81_fu_14456_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_81" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_84_fu_15180_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_84" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_87_fu_15191_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_87" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_88_fu_15484_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_88" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_97_fu_14474_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_97" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_100_fu_15201_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_100" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_103_fu_15212_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_103" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_104_fu_15500_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_104" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_113_fu_14157_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_113" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_116_fu_15221_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_116" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_119_fu_15233_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_119" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_120_fu_15516_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_120" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_129_fu_14491_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_129" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_132_fu_15245_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_132" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_135_fu_15532_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_135" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_136_fu_15537_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_136" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_145_fu_14513_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_145" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_148_fu_15263_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_148" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_151_fu_15554_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_151" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_152_fu_15560_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_152" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_161_fu_14531_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_161" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_164_fu_15279_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_164" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_167_fu_15577_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_167" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_168_fu_15707_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_168" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_171_fu_13371_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_171" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_172_fu_13823_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_172" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_177_fu_14548_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_177" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_180_fu_15295_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_180" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_183_fu_15583_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_183" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_184_fu_15723_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_184" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_193_fu_14565_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_193" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_196_fu_14851_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_196" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_199_fu_15589_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_199" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_200_fu_15739_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_200" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_209_fu_14583_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_209" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_212_fu_15313_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_212" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_215_fu_15595_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_215" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_216_fu_15755_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_216" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_225_fu_14601_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_225" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_228_fu_15331_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_228" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_231_fu_15601_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_231" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_232_fu_15771_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_232" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_241_fu_14618_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_241" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_244_fu_15347_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_244" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_247_fu_15607_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_247" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_248_fu_15787_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" VARIABLE="add_ln58_248" MODULE="dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_17_1_1_U74" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43" VARIABLE="tmp" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_17_1_1_U75" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43" VARIABLE="tmp_s" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_282_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="add_ln50" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_296_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="select_ln50" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_17_1_1_U76" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43" VARIABLE="tmp_54" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_17_1_1_U77" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43" VARIABLE="tmp_55" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_6_fu_408_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="add_ln50_6" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_6_fu_422_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="select_ln50_6" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_7_fu_436_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="add_ln50_7" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_8_fu_440_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="add_ln50_8" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_462_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="xor_ln50" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_468_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="and_ln50" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_6_fu_474_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="xor_ln50_6" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_3_fu_480_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="and_ln50_3" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_7_fu_486_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="xor_ln50_7" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_8_fu_492_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="xor_ln50_8" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_498_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="or_ln50" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_7_fu_504_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="select_ln50_7" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_8_fu_512_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="select_ln50_8" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ap_return" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="agg_result_1" MODULE="reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_fu_488_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_fu_494_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_fu_500_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_1_fu_508_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_1_fu_514_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_1_fu_520_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_2_fu_528_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_2_fu_534_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_2_fu_540_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_3_fu_548_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_3" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_3_fu_554_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_3" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_3_fu_560_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_3" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_4_fu_568_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_4" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_4_fu_574_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_4" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_4_fu_580_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_4" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_5_fu_588_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_5" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_5_fu_594_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_5" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_5_fu_600_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_5" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_6_fu_728_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_6" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_6_fu_732_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_6" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_6_fu_738_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_6" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_7_fu_608_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_7" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_7_fu_614_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_7" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_7_fu_620_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_7" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_8_fu_628_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_8" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_8_fu_634_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_8" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_8_fu_640_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_8" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_9_fu_648_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_9" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_9_fu_654_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_9" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_9_fu_660_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_9" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_10_fu_668_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_10" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_10_fu_674_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_10" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_10_fu_680_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_10" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_11_fu_688_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_11" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_11_fu_694_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_11" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_11_fu_700_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_11" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_12_fu_708_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_12" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_12_fu_714_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_12" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_12_fu_720_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_12" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_13_fu_744_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_13" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_13_fu_748_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_13" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_13_fu_754_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="select_ln65_13" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_14_fu_760_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="icmp_ln65_14" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_14_fu_766_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="xor_ln65_14" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="x_max_fu_772_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" VARIABLE="x_max" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_fu_786_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_fu_808_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_fu_814_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_1_fu_820_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_1_fu_829_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_2_fu_851_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_1_fu_857_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_3_fu_863_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_3" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_2_fu_872_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_4_fu_894_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_4" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_2_fu_900_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_5_fu_906_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_5" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_3_fu_915_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_3" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_6_fu_937_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_6" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_3_fu_943_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_3" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_7_fu_949_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_7" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_4_fu_958_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_4" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_8_fu_980_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_8" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_4_fu_986_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_4" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_9_fu_992_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_9" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_5_fu_1001_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_5" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_10_fu_1023_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_10" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_5_fu_1029_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_5" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_11_fu_1035_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_11" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_6_fu_1044_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_6" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_12_fu_1066_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_12" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_6_fu_1072_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_6" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_13_fu_1078_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_13" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_7_fu_1087_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_7" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_14_fu_1109_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_14" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_7_fu_1115_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_7" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_15_fu_1121_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_15" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_8_fu_1130_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_8" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_16_fu_1152_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_16" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_8_fu_1158_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_8" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_17_fu_1164_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_17" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_9_fu_1173_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_9" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_18_fu_1195_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_18" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_9_fu_1201_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_9" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_19_fu_1207_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_19" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_10_fu_1216_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_10" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_20_fu_1238_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_20" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_10_fu_1244_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_10" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_21_fu_1250_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_21" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_11_fu_1259_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_11" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_22_fu_1281_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_22" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_11_fu_1287_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_11" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_23_fu_1293_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_23" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_12_fu_1302_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_12" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_24_fu_1324_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_24" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_12_fu_1330_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_12" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_25_fu_1336_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_25" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_13_fu_1345_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_13" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_26_fu_1367_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_26" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_13_fu_1373_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_13" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_27_fu_1379_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_27" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_14_fu_1388_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_14" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_28_fu_1410_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_28" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_14_fu_1416_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_14" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_29_fu_1422_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_29" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_15_fu_1431_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="sub_ln245_15" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_30_fu_1453_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_30" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_15_fu_1459_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="and_ln245_15" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_31_fu_1465_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="xor_ln245_31" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_fu_1471_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_1_fu_1489_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_2_fu_1502_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_3_fu_1520_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_3" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_4_fu_1533_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_4" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_5_fu_1551_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_5" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_6_fu_1564_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_6" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_7_fu_1582_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_7" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_8_fu_1595_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_8" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_9_fu_1613_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_9" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_10_fu_1626_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_10" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_11_fu_1644_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_11" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_12_fu_1657_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_12" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_13_fu_1675_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_13" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_14_fu_1688_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_14" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_15_fu_1706_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_15" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_16_fu_1719_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_16" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_17_fu_1737_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_17" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_18_fu_1750_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_18" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_19_fu_1768_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_19" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_20_fu_1781_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_20" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_21_fu_1799_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_21" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_22_fu_1812_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_22" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_23_fu_1830_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_23" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_24_fu_1843_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_24" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_25_fu_1861_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_25" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_26_fu_1874_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_26" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_27_fu_1892_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_27" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_28_fu_1905_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_28" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_29_fu_1923_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_29" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_30_fu_1936_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_30" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_31_fu_1954_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" VARIABLE="select_ln245_31" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_1975_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="add_ln50" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_1981_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="add_ln50_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_2039_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="xor_ln50" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_2044_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="and_ln50" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_1_fu_2049_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="xor_ln50_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_2053_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="select_ln50" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_2061_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="select_ln50_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_2011_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="add_ln50_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_3_fu_2017_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="add_ln50_3" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_2_fu_2068_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="xor_ln50_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_1_fu_2073_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="and_ln50_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_3_fu_2078_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="xor_ln50_3" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_2_fu_2082_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="select_ln50_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_3_fu_2090_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="select_ln50_3" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_4_fu_2105_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="add_ln50_4" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_5_fu_2111_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="add_ln50_5" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_4_fu_2133_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="xor_ln50_4" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_2_fu_2139_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="and_ln50_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_5_fu_2145_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="xor_ln50_5" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_4_fu_2151_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="select_ln50_4" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_5_fu_2169_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" VARIABLE="select_ln50_5" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U96" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U97" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_1" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U98" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_2" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U99" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_3" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U100" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_4" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U101" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_5" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U102" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_6" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U103" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_7" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U104" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_8" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U105" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_9" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U106" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_10" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U107" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_11" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U108" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_12" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U109" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_13" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U110" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_14" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U111" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" VARIABLE="mul_ln268_15" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="exp_table_U" SOURCE="" VARIABLE="exp_table" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="17 1024 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="invert_table_U" SOURCE="" VARIABLE="invert_table" MODULE="softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="18 1024 1"/>
</BindInfo>
