{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562724935739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562724935739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 23:15:35 2019 " "Processing started: Tue Jul 09 23:15:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562724935739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562724935739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562724935739 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562724936023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula_control/ula_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/ula_control/ula_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_control-ULA_control_arch " "Found design unit 1: ULA_control-ULA_control_arch" {  } { { "../ULA_control/ULA_Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/ULA_control/ULA_Control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936483 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_control " "Found entity 1: ULA_control" {  } { { "../ULA_control/ULA_Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/ULA_control/ULA_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936487 ""} { "Info" "ISGN_ENTITY_NAME" "1 memData " "Found entity 1: memData" {  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memintr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memintr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memintr-SYN " "Found design unit 1: memintr-SYN" {  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936491 ""} { "Info" "ISGN_ENTITY_NAME" "1 memIntr " "Found entity 1: memIntr" {  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "../PC/PC.vhd" "" { Text "D:/Quartus/ProjetoFinal/PC/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936494 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.vhd" "" { Text "D:/Quartus/ProjetoFinal/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936494 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../MUX/MUX-2-1.vhd " "Entity \"MUX\" obtained from \"../MUX/MUX-2-1.vhd\" instead of from Quartus II megafunction library" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1562724936497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/mux/mux-2-1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/mux/mux-2-1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_arch " "Found design unit 1: MUX-MUX_arch" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936497 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_arch " "Found design unit 1: control-control_arch" {  } { { "../control/Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/control/Control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936500 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control/Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/control/Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/adder/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/adder/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Adder_arch " "Found design unit 1: Adder-Adder_arch" {  } { { "../Adder/Adder.vhd" "" { Text "D:/Quartus/ProjetoFinal/Adder/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936502 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder/Adder.vhd" "" { Text "D:/Quartus/ProjetoFinal/Adder/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/xregs/xregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/xregs/xregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xregs-xregs_arch " "Found design unit 1: xregs-xregs_arch" {  } { { "../xregs/xregs.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/xregs.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936506 ""} { "Info" "ISGN_ENTITY_NAME" "1 xregs " "Found entity 1: xregs" {  } { { "../xregs/xregs.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/xregs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/xregs/reg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /quartus/projetofinal/xregs/reg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pkg " "Found design unit 1: reg_pkg" {  } { { "../xregs/reg_pkg.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/reg_pkg.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_arch " "Found design unit 1: ula-ula_arch" {  } { { "../ula/ula.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936511 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ula/ula.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula/rv_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /quartus/projetofinal/ula/rv_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv_pkg " "Found design unit 1: rv_pkg" {  } { { "../ula/rv_pkg.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/rv_pkg.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/genimm32/genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/genimm32/genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-genImm32_arch " "Found design unit 1: genImm32-genImm32_arch" {  } { { "../genImm32/genImm32.vhd" "" { Text "D:/Quartus/ProjetoFinal/genImm32/genImm32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936517 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "../genImm32/genImm32.vhd" "" { Text "D:/Quartus/ProjetoFinal/genImm32/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-processor_arch " "Found design unit 1: processor-processor_arch" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936521 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724936521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724936521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562724936656 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_pc processor.vhd(17) " "VHDL Signal Declaration warning at processor.vhd(17): used implicit default value for signal \"in_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562724936694 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pc processor.vhd(17) " "Verilog HDL or VHDL warning at processor.vhd(17): object \"out_pc\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562724936694 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_pc processor.vhd(18) " "VHDL Signal Declaration warning at processor.vhd(18): used implicit default value for signal \"reset_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562724936695 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_adder processor.vhd(75) " "VHDL Signal Declaration warning at processor.vhd(75): used implicit default value for signal \"PC_adder\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562724936695 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resultPC_adder processor.vhd(75) " "Verilog HDL or VHDL warning at processor.vhd(75): object \"resultPC_adder\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562724936695 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Imediato_adder processor.vhd(78) " "VHDL Signal Declaration warning at processor.vhd(78): used implicit default value for signal \"Imediato_adder\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1562724936695 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resultPCJump_adder processor.vhd(78) " "Verilog HDL or VHDL warning at processor.vhd(78): object \"resultPCJump_adder\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562724936695 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:RegisterPC " "Elaborating entity \"PC\" for hierarchy \"PC:RegisterPC\"" {  } { { "processor.vhd" "RegisterPC" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562724937030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:AdderPC " "Elaborating entity \"Adder\" for hierarchy \"Adder:AdderPC\"" {  } { { "processor.vhd" "AdderPC" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562724937056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562724939536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562724939536 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "masterClock " "No output dependent on input pin \"masterClock\"" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562724940209 "|processor|masterClock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flipflopClock " "No output dependent on input pin \"flipflopClock\"" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562724940209 "|processor|flipflopClock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1562724940209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562724940210 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562724940210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562724940210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562724940246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 23:15:40 2019 " "Processing ended: Tue Jul 09 23:15:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562724940246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562724940246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562724940246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562724940246 ""}
