
sbatch ./slurm/5_run_ttests.sh VTC 50 50 'fdr' 0 PSD



sbatch ./slurm/5_run_ttests.sh VTC 25 75 'fdr' 0 PSD



sbatch ./slurm/5_run_ttests.sh VTC 10 90 'fdr' 0 PSD



sbatch ./slurm/5_run_ttests.sh odd 10 90 'fdr' 0 PSD



sbatch ./slurm/5_run_ttests.sh VTC 50 50 'fdr' 1 PSD



sbatch ./slurm/5_run_ttests.sh VTC 25 75 'fdr' 1 PSD



sbatch ./slurm/5_run_ttests.sh VTC 10 90 'fdr' 1 PSD



sbatch ./slurm/5_run_ttests.sh odd 10 90 'fdr' 1 PSD



sbatch ./slurm/5_run_ttests.sh VTC 50 50 'fdr' 0 PSD4001200



sbatch ./slurm/5_run_ttests.sh VTC 25 75 'fdr' 0 PSD4001200



sbatch ./slurm/5_run_ttests.sh VTC 10 90 'fdr' 0 PSD4001200



sbatch ./slurm/5_run_ttests.sh odd 10 90 'fdr' 0 PSD4001200



sbatch ./slurm/5_run_ttests.sh VTC 50 50 'fdr' 1 PSD4001200



sbatch ./slurm/5_run_ttests.sh VTC 25 75 'fdr' 1 PSD4001200



sbatch ./slurm/5_run_ttests.sh VTC 10 90 'fdr' 1 PSD4001200



sbatch ./slurm/5_run_ttests.sh odd 10 90 'fdr' 1 PSD4001200
