Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:19:14 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  217         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (87)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (87)
--------------------------------
 There are 87 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.497        0.000                      0                  692        0.039        0.000                      0                  692        3.725        0.000                       0                   386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.497        0.000                      0                  692        0.039        0.000                      0                  692        3.725        0.000                       0                   386  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 3.541ns (64.572%)  route 1.943ns (35.428%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     5.488 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[7]
                         net (fo=2, routed)           0.026     5.514    bd_0_i/hls_inst/inst/tmp_product__3[31]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 3.541ns (64.583%)  route 1.942ns (35.417%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     5.488 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[5]
                         net (fo=2, routed)           0.025     5.513    bd_0_i/hls_inst/inst/tmp_product__3[29]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 3.541ns (64.583%)  route 1.942ns (35.417%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     5.488 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[5]
                         net (fo=2, routed)           0.025     5.513    bd_0_i/hls_inst/inst/tmp_product__3[29]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 3.541ns (64.583%)  route 1.942ns (35.417%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     5.488 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[7]
                         net (fo=2, routed)           0.025     5.513    bd_0_i/hls_inst/inst/tmp_product__3[31]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 3.528ns (64.487%)  route 1.943ns (35.513%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110     5.475 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[6]
                         net (fo=2, routed)           0.026     5.501    bd_0_i/hls_inst/inst/tmp_product__3[30]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 3.528ns (64.499%)  route 1.942ns (35.501%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110     5.475 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[6]
                         net (fo=2, routed)           0.025     5.500    bd_0_i/hls_inst/inst/tmp_product__3[30]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 3.511ns (64.388%)  route 1.942ns (35.612%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.093     5.458 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[4]
                         net (fo=2, routed)           0.025     5.483    bd_0_i/hls_inst/inst/tmp_product__3[28]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 3.511ns (64.388%)  route 1.942ns (35.612%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.093     5.458 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[4]
                         net (fo=2, routed)           0.025     5.483    bd_0_i/hls_inst/inst/tmp_product__3[28]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 3.507ns (64.350%)  route 1.943ns (35.649%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     5.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.026     5.480    bd_0_i/hls_inst/inst/tmp_product__3[27]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 3.507ns (64.362%)  route 1.942ns (35.638%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     5.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.025     5.479    bd_0_i/hls_inst/inst/tmp_product__3[27]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                  2.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.325%)  route 0.032ns (34.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y75         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_6_[0]
    SLICE_X43Y75         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.007     0.104    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X43Y75         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y75         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X43Y75         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln15_reg_848_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_fu_102_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln15_reg_848_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/add_ln15_reg_848_reg[3]/Q
                         net (fo=1, routed)           0.058     0.109    bd_0_i/hls_inst/inst/add_ln15_reg_848[3]
    SLICE_X43Y76         FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_102_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y76         FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_102_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y76         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/j_fu_102_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/indvars_iv_next33_reg_1022_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_2_fu_114_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/indvars_iv_next33_reg_1022_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/indvars_iv_next33_reg_1022_reg[3]/Q
                         net (fo=1, routed)           0.066     0.117    bd_0_i/hls_inst/inst/indvars_iv_next33_reg_1022[3]
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/i_2_fu_114_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/i_2_fu_114_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X46Y75         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/i_2_fu_114_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_1_fu_110_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_1_fu_110_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.061ns (57.332%)  route 0.045ns (42.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y77         FDSE                                         r  bd_0_i/hls_inst/inst/i_1_fu_110_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/i_1_fu_110_reg[0]/Q
                         net (fo=10, routed)          0.037     0.089    bd_0_i/hls_inst/inst/shl_ln_fu_582_p4[7]
    SLICE_X44Y77         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     0.111 r  bd_0_i/hls_inst/inst/i_1_fu_110[1]_i_1/O
                         net (fo=1, routed)           0.008     0.119    bd_0_i/hls_inst/inst/add_ln31_fu_613_p2[1]
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/i_1_fu_110_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/i_1_fu_110_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y77         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/i_1_fu_110_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/j_1_reg_347_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/zext_ln35_reg_975_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.414%)  route 0.071ns (64.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_347_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/j_1_reg_347_reg[1]/Q
                         net (fo=8, routed)           0.071     0.123    bd_0_i/hls_inst/inst/data3[4]
    SLICE_X44Y72         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln35_reg_975_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y72         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln35_reg_975_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y72         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/zext_ln35_reg_975_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/k_reg_325_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln20_reg_888_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.373%)  route 0.073ns (65.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y75         FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_325_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/k_reg_325_reg[0]/Q
                         net (fo=8, routed)           0.073     0.124    bd_0_i/hls_inst/inst/or_ln_fu_459_p3[0]
    SLICE_X42Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln20_reg_888_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln20_reg_888_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y74         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/add_ln20_reg_888_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_106_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/zext_ln27_reg_929_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.662%)  route 0.074ns (65.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y76         FDSE                                         r  bd_0_i/hls_inst/inst/i_fu_106_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/i_fu_106_reg[0]/Q
                         net (fo=11, routed)          0.074     0.126    bd_0_i/hls_inst/inst/add_ln_fu_528_p4[7]
    SLICE_X44Y75         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln27_reg_929_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y75         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln27_reg_929_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y75         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/zext_ln27_reg_929_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln33_reg_995_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_1_reg_347_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.333%)  route 0.076ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln33_reg_995_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/add_ln33_reg_995_reg[2]/Q
                         net (fo=1, routed)           0.076     0.127    bd_0_i/hls_inst/inst/add_ln33_reg_995[2]
    SLICE_X44Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_347_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_347_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y71         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/j_1_reg_347_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln17_reg_873_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_reg_325_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.333%)  route 0.076ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln17_reg_873_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/add_ln17_reg_873_reg[2]/Q
                         net (fo=1, routed)           0.076     0.127    bd_0_i/hls_inst/inst/add_ln17_reg_873[2]
    SLICE_X42Y75         FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_325_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y75         FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_325_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y75         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/k_reg_325_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_5_reg_1010_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/zext_ln48_reg_1060_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.213%)  route 0.076ns (66.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/i_5_reg_1010_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/i_5_reg_1010_reg[0]/Q
                         net (fo=8, routed)           0.076     0.127    bd_0_i/hls_inst/inst/data1[7]
    SLICE_X44Y75         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln48_reg_1060_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y75         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln48_reg_1060_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y75         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/zext_ln48_reg_1060_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X52Y50  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X52Y50  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X52Y55  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[17]/C
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X52Y50  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X52Y50  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X51Y51  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X52Y50  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X52Y50  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 orig_q1[20]
                            (input port)
  Destination:            sol_d1[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.147ns  (logic 0.116ns (78.912%)  route 0.031ns (21.088%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[20] (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/orig_q1[20]
    SLICE_X44Y51         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/sol_d1[20]_INST_0/O
                         net (fo=0)                   0.031     0.147    sol_d1[20]
                                                                      r  sol_d1[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q1[2]
                            (input port)
  Destination:            sol_d1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.147ns  (logic 0.116ns (78.912%)  route 0.031ns (21.088%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[2] (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/orig_q1[2]
    SLICE_X44Y50         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/sol_d1[2]_INST_0/O
                         net (fo=0)                   0.031     0.147    sol_d1[2]
                                                                      r  sol_d1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q1[7]
                            (input port)
  Destination:            sol_d1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.147ns  (logic 0.116ns (78.912%)  route 0.031ns (21.088%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[7] (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/orig_q1[7]
    SLICE_X46Y49         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0/O
                         net (fo=0)                   0.031     0.147    sol_d1[7]
                                                                      r  sol_d1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q1[0]
                            (input port)
  Destination:            sol_d1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.145ns  (logic 0.110ns (75.862%)  route 0.035ns (24.138%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[0] (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/orig_q1[0]
    SLICE_X44Y49         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     0.110 r  bd_0_i/hls_inst/inst/sol_d1[0]_INST_0/O
                         net (fo=0)                   0.035     0.145    sol_d1[0]
                                                                      r  sol_d1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q1[10]
                            (input port)
  Destination:            sol_d1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.145ns  (logic 0.110ns (75.862%)  route 0.035ns (24.138%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[10] (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/orig_q1[10]
    SLICE_X44Y50         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     0.110 r  bd_0_i/hls_inst/inst/sol_d1[10]_INST_0/O
                         net (fo=0)                   0.035     0.145    sol_d1[10]
                                                                      r  sol_d1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q1[12]
                            (input port)
  Destination:            sol_d1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.145ns  (logic 0.110ns (75.862%)  route 0.035ns (24.138%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[12] (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/orig_q1[12]
    SLICE_X46Y49         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     0.110 r  bd_0_i/hls_inst/inst/sol_d1[12]_INST_0/O
                         net (fo=0)                   0.035     0.145    sol_d1[12]
                                                                      r  sol_d1[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q1[14]
                            (input port)
  Destination:            sol_d1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.145ns  (logic 0.110ns (75.862%)  route 0.035ns (24.138%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[14] (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/orig_q1[14]
    SLICE_X44Y51         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     0.110 r  bd_0_i/hls_inst/inst/sol_d1[14]_INST_0/O
                         net (fo=0)                   0.035     0.145    sol_d1[14]
                                                                      r  sol_d1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q1[24]
                            (input port)
  Destination:            sol_d1[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.145ns  (logic 0.110ns (75.862%)  route 0.035ns (24.138%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[24] (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/orig_q1[24]
    SLICE_X44Y52         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     0.110 r  bd_0_i/hls_inst/inst/sol_d1[24]_INST_0/O
                         net (fo=0)                   0.035     0.145    sol_d1[24]
                                                                      r  sol_d1[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q1[28]
                            (input port)
  Destination:            sol_d1[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.145ns  (logic 0.110ns (75.862%)  route 0.035ns (24.138%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[28] (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/orig_q1[28]
    SLICE_X48Y53         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     0.110 r  bd_0_i/hls_inst/inst/sol_d1[28]_INST_0/O
                         net (fo=0)                   0.035     0.145    sol_d1[28]
                                                                      r  sol_d1[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q1[15]
                            (input port)
  Destination:            sol_d1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.145ns  (logic 0.111ns (76.552%)  route 0.034ns (23.448%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[15] (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/orig_q1[15]
    SLICE_X44Y50         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     0.111 r  bd_0_i/hls_inst/inst/sol_d1[15]_INST_0/O
                         net (fo=0)                   0.034     0.145    sol_d1[15]
                                                                      r  sol_d1[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 orig_q0[0]
                            (input port)
  Destination:            sol_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    sol_d0[0]
                                                                      r  sol_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q0[10]
                            (input port)
  Destination:            sol_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[10] (IN)
                         net (fo=4, unset)            0.000     0.000    sol_d0[10]
                                                                      r  sol_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q0[11]
                            (input port)
  Destination:            sol_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[11] (IN)
                         net (fo=4, unset)            0.000     0.000    sol_d0[11]
                                                                      r  sol_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q0[12]
                            (input port)
  Destination:            sol_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[12] (IN)
                         net (fo=4, unset)            0.000     0.000    sol_d0[12]
                                                                      r  sol_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q0[13]
                            (input port)
  Destination:            sol_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[13] (IN)
                         net (fo=4, unset)            0.000     0.000    sol_d0[13]
                                                                      r  sol_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q0[14]
                            (input port)
  Destination:            sol_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[14] (IN)
                         net (fo=4, unset)            0.000     0.000    sol_d0[14]
                                                                      r  sol_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q0[15]
                            (input port)
  Destination:            sol_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[15] (IN)
                         net (fo=4, unset)            0.000     0.000    sol_d0[15]
                                                                      r  sol_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q0[16]
                            (input port)
  Destination:            sol_d0[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[16] (IN)
                         net (fo=4, unset)            0.000     0.000    sol_d0[16]
                                                                      r  sol_d0[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q0[17]
                            (input port)
  Destination:            sol_d0[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[17] (IN)
                         net (fo=4, unset)            0.000     0.000    sol_d0[17]
                                                                      r  sol_d0[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orig_q0[18]
                            (input port)
  Destination:            sol_d0[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[18] (IN)
                         net (fo=4, unset)            0.000     0.000    sol_d0[18]
                                                                      r  sol_d0[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            orig_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.408ns  (logic 0.365ns (25.930%)  route 1.043ns (74.070%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/Q
                         net (fo=57, routed)          0.353     0.463    bd_0_i/hls_inst/inst/ap_CS_fsm_state16
    SLICE_X45Y77         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.586 r  bd_0_i/hls_inst/inst/orig_address0[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.388     0.974    bd_0_i/hls_inst/inst/orig_address0[6]_INST_0_i_3_n_6
    SLICE_X44Y73         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     1.026 r  bd_0_i/hls_inst/inst/orig_address0[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.281     1.307    bd_0_i/hls_inst/inst/orig_address0[4]_INST_0_i_2_n_6
    SLICE_X45Y70         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     1.417 r  bd_0_i/hls_inst/inst/orig_address0[4]_INST_0/O
                         net (fo=0)                   0.021     1.438    orig_address0[4]
                                                                      r  orig_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_d1[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.405ns  (logic 0.610ns (43.424%)  route 0.795ns (56.576%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/Q
                         net (fo=2, routed)           0.348     0.457    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120[3]
    SLICE_X48Y49         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.579 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.025     0.604    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6_n_6
    SLICE_X48Y49         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     0.767 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.793    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1_n_6
    SLICE_X48Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.808 r  bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.834    bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1_n_6
    SLICE_X48Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.849 r  bd_0_i/hls_inst/inst/sol_d1[23]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.875    bd_0_i/hls_inst/inst/sol_d1[23]_INST_0_i_1_n_6
    SLICE_X48Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     0.931 r  bd_0_i/hls_inst/inst/sol_d1[31]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.309     1.240    bd_0_i/hls_inst/inst/add_ln57_5_fu_833_p2[24]
    SLICE_X44Y52         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     1.398 r  bd_0_i/hls_inst/inst/sol_d1[24]_INST_0/O
                         net (fo=0)                   0.035     1.433    sol_d1[24]
                                                                      r  sol_d1[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_d1[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.382ns  (logic 0.612ns (44.291%)  route 0.770ns (55.709%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/Q
                         net (fo=2, routed)           0.348     0.457    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120[3]
    SLICE_X48Y49         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.579 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.025     0.604    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6_n_6
    SLICE_X48Y49         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     0.767 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.793    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1_n_6
    SLICE_X48Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.808 r  bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.834    bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1_n_6
    SLICE_X48Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.849 r  bd_0_i/hls_inst/inst/sol_d1[23]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.875    bd_0_i/hls_inst/inst/sol_d1[23]_INST_0_i_1_n_6
    SLICE_X48Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     0.991 r  bd_0_i/hls_inst/inst/sol_d1[31]_INST_0_i_1/O[7]
                         net (fo=1, routed)           0.295     1.286    bd_0_i/hls_inst/inst/add_ln57_5_fu_833_p2[31]
    SLICE_X45Y54         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     1.386 r  bd_0_i/hls_inst/inst/sol_d1[31]_INST_0/O
                         net (fo=0)                   0.024     1.410    sol_d1[31]
                                                                      r  sol_d1[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            orig_address1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.376ns  (logic 0.457ns (33.211%)  route 0.919ns (66.789%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/Q
                         net (fo=57, routed)          0.493     0.603    bd_0_i/hls_inst/inst/ap_CS_fsm_state16
    SLICE_X45Y77         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     0.744 r  bd_0_i/hls_inst/inst/orig_address0[7]_INST_0_i_2/O
                         net (fo=11, routed)          0.225     0.969    bd_0_i/hls_inst/inst/orig_address0[7]_INST_0_i_2_n_6
    SLICE_X45Y72         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     1.117 r  bd_0_i/hls_inst/inst/orig_address1[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.201     1.318    bd_0_i/hls_inst/inst/orig_address1[5]_INST_0_i_1_n_6
    SLICE_X45Y72         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     1.406 r  bd_0_i/hls_inst/inst/orig_address1[5]_INST_0/O
                         net (fo=0)                   0.000     1.406    orig_address1[5]
                                                                      r  orig_address1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_d1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.372ns  (logic 0.627ns (45.708%)  route 0.745ns (54.292%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/Q
                         net (fo=2, routed)           0.348     0.457    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120[3]
    SLICE_X48Y49         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.579 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.025     0.604    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6_n_6
    SLICE_X48Y49         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     0.767 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.793    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1_n_6
    SLICE_X48Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     0.896 r  bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1/O[6]
                         net (fo=1, routed)           0.311     1.207    bd_0_i/hls_inst/inst/add_ln57_5_fu_833_p2[14]
    SLICE_X44Y51         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     1.365 r  bd_0_i/hls_inst/inst/sol_d1[14]_INST_0/O
                         net (fo=0)                   0.035     1.400    sol_d1[14]
                                                                      r  sol_d1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_d1[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.349ns  (logic 0.671ns (49.749%)  route 0.678ns (50.251%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/Q
                         net (fo=2, routed)           0.348     0.457    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120[3]
    SLICE_X48Y49         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.579 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.025     0.604    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6_n_6
    SLICE_X48Y49         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     0.767 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.793    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1_n_6
    SLICE_X48Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.808 r  bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.834    bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1_n_6
    SLICE_X48Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.849 r  bd_0_i/hls_inst/inst/sol_d1[23]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.875    bd_0_i/hls_inst/inst/sol_d1[23]_INST_0_i_1_n_6
    SLICE_X48Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     0.991 r  bd_0_i/hls_inst/inst/sol_d1[31]_INST_0_i_1/O[5]
                         net (fo=1, routed)           0.193     1.184    bd_0_i/hls_inst/inst/add_ln57_5_fu_833_p2[29]
    SLICE_X48Y53         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     1.343 r  bd_0_i/hls_inst/inst/sol_d1[29]_INST_0/O
                         net (fo=0)                   0.034     1.377    sol_d1[29]
                                                                      r  sol_d1[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_d1[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.334ns  (logic 0.632ns (47.385%)  route 0.702ns (52.615%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/Q
                         net (fo=2, routed)           0.348     0.457    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120[3]
    SLICE_X48Y49         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.579 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.025     0.604    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6_n_6
    SLICE_X48Y49         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     0.767 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.793    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1_n_6
    SLICE_X48Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.808 r  bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.834    bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1_n_6
    SLICE_X48Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     0.950 r  bd_0_i/hls_inst/inst/sol_d1[23]_INST_0_i_1/O[5]
                         net (fo=1, routed)           0.252     1.202    bd_0_i/hls_inst/inst/add_ln57_5_fu_833_p2[21]
    SLICE_X44Y52         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     1.337 r  bd_0_i/hls_inst/inst/sol_d1[21]_INST_0/O
                         net (fo=0)                   0.025     1.362    sol_d1[21]
                                                                      r  sol_d1[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_d1[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.328ns  (logic 0.603ns (45.415%)  route 0.725ns (54.585%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/Q
                         net (fo=2, routed)           0.348     0.457    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120[3]
    SLICE_X48Y49         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.579 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.025     0.604    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6_n_6
    SLICE_X48Y49         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     0.767 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.793    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1_n_6
    SLICE_X48Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.808 r  bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.834    bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1_n_6
    SLICE_X48Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.849 r  bd_0_i/hls_inst/inst/sol_d1[23]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.875    bd_0_i/hls_inst/inst/sol_d1[23]_INST_0_i_1_n_6
    SLICE_X48Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     0.978 r  bd_0_i/hls_inst/inst/sol_d1[31]_INST_0_i_1/O[6]
                         net (fo=1, routed)           0.250     1.228    bd_0_i/hls_inst/inst/add_ln57_5_fu_833_p2[30]
    SLICE_X45Y54         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     1.332 r  bd_0_i/hls_inst/inst/sol_d1[30]_INST_0/O
                         net (fo=0)                   0.024     1.356    sol_d1[30]
                                                                      r  sol_d1[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_d1[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.326ns  (logic 0.593ns (44.729%)  route 0.733ns (55.271%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/Q
                         net (fo=2, routed)           0.348     0.457    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120[3]
    SLICE_X48Y49         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.579 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.025     0.604    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6_n_6
    SLICE_X48Y49         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     0.767 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.793    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1_n_6
    SLICE_X48Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.808 r  bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.834    bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1_n_6
    SLICE_X48Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     0.910 r  bd_0_i/hls_inst/inst/sol_d1[23]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.285     1.195    bd_0_i/hls_inst/inst/add_ln57_5_fu_833_p2[17]
    SLICE_X47Y54         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     1.331 r  bd_0_i/hls_inst/inst/sol_d1[17]_INST_0/O
                         net (fo=0)                   0.023     1.354    sol_d1[17]
                                                                      r  sol_d1[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_d1[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.325ns  (logic 0.598ns (45.140%)  route 0.727ns (54.860%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[3]/Q
                         net (fo=2, routed)           0.348     0.457    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120[3]
    SLICE_X48Y49         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     0.579 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.025     0.604    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_6_n_6
    SLICE_X48Y49         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     0.767 r  bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.793    bd_0_i/hls_inst/inst/sol_d1[7]_INST_0_i_1_n_6
    SLICE_X48Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.808 r  bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.834    bd_0_i/hls_inst/inst/sol_d1[15]_INST_0_i_1_n_6
    SLICE_X48Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     0.890 r  bd_0_i/hls_inst/inst/sol_d1[23]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.277     1.167    bd_0_i/hls_inst/inst/add_ln57_5_fu_833_p2[16]
    SLICE_X44Y51         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     1.328 r  bd_0_i/hls_inst/inst/sol_d1[16]_INST_0/O
                         net (fo=0)                   0.025     1.353    sol_d1[16]
                                                                      r  sol_d1[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y76         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/Q
                         net (fo=3, unset)            0.000     0.052    C_ce0
                                                                      r  C_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y76         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/Q
                         net (fo=3, unset)            0.000     0.052    C_ce1
                                                                      r  C_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_address1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.080ns  (logic 0.052ns (64.987%)  route 0.028ns (35.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y73         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[0]/Q
                         net (fo=2, routed)           0.028     0.079    bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[0]
    SLICE_X42Y73         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/sol_address1[0]_INST_0/O
                         net (fo=0)                   0.000     0.093    sol_address1[0]
                                                                      r  sol_address1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln27_reg_929_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.061ns (71.765%)  route 0.024ns (28.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y72         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln27_reg_929_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln27_reg_929_reg[3]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/zext_ln27_reg_929[3]
    SLICE_X43Y72         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.097 r  bd_0_i/hls_inst/inst/sol_address1[3]_INST_0/O
                         net (fo=0)                   0.000     0.097    sol_address1[3]
                                                                      r  sol_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln27_reg_929_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_address1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.061ns (71.765%)  route 0.024ns (28.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y75         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln27_reg_929_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln27_reg_929_reg[8]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/zext_ln27_reg_929[8]
    SLICE_X45Y75         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.097 r  bd_0_i/hls_inst/inst/sol_address1[8]_INST_0/O
                         net (fo=0)                   0.000     0.097    sol_address1[8]
                                                                      r  sol_address1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            orig_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.089ns  (logic 0.054ns (60.641%)  route 0.035ns (39.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y75         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=19, routed)          0.035     0.086    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X43Y74         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.101 r  bd_0_i/hls_inst/inst/orig_ce0_INST_0/O
                         net (fo=0)                   0.000     0.101    orig_ce0
                                                                      r  orig_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.074ns (76.289%)  route 0.023ns (23.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y72         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[6]/Q
                         net (fo=2, routed)           0.023     0.074    bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[6]
    SLICE_X43Y72         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     0.109 r  bd_0_i/hls_inst/inst/sol_address0[3]_INST_0/O
                         net (fo=0)                   0.000     0.109    sol_address0[3]
                                                                      r  sol_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln48_reg_1060_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.074ns (76.289%)  route 0.023ns (23.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y74         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln48_reg_1060_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/zext_ln48_reg_1060_reg[2]/Q
                         net (fo=1, routed)           0.023     0.075    bd_0_i/hls_inst/inst/zext_ln48_reg_1060_reg[2]
    SLICE_X43Y74         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     0.110 r  bd_0_i/hls_inst/inst/sol_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.110    sol_address1[2]
                                                                      r  sol_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.075ns (75.758%)  route 0.024ns (24.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y75         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[8]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/zext_ln28_reg_939_reg[8]
    SLICE_X45Y75         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     0.111 r  bd_0_i/hls_inst/inst/sol_address0[8]_INST_0/O
                         net (fo=0)                   0.000     0.111    sol_address0[8]
                                                                      r  sol_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln20_reg_893_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sol_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.074ns (74.000%)  route 0.026ns (26.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y72         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln20_reg_893_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/zext_ln20_reg_893_reg[4]/Q
                         net (fo=1, routed)           0.026     0.078    bd_0_i/hls_inst/inst/zext_ln20_reg_893_reg[4]
    SLICE_X44Y72         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     0.113 r  bd_0_i/hls_inst/inst/sol_address0[4]_INST_0/O
                         net (fo=0)                   0.000     0.113    sol_address0[4]
                                                                      r  sol_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           251 Endpoints
Min Delay           251 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 orig_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 3.364ns (66.758%)  route 1.675ns (33.242%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/orig_q0[0]
    SLICE_X44Y50         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.091 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124/O
                         net (fo=1, routed)           0.198     0.289    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     0.485 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     0.781    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.929 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     0.940    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.095 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.121    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.237 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.490    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.600 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.064    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.215 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.215    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.288 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.288    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     2.897 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     2.897    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     2.943 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     2.943    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.514 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.514    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.636 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.650    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.196 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.196    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     4.645    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     4.703    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.890    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     5.013 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[7]
                         net (fo=2, routed)           0.026     5.039    bd_0_i/hls_inst/inst/tmp_product__3[31]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/C

Slack:                    inf
  Source:                 orig_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 3.364ns (66.771%)  route 1.674ns (33.229%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/orig_q0[0]
    SLICE_X44Y50         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.091 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124/O
                         net (fo=1, routed)           0.198     0.289    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     0.485 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     0.781    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.929 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     0.940    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.095 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.121    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.237 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.490    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.600 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.064    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.215 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.215    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.288 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.288    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     2.897 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     2.897    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     2.943 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     2.943    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.514 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.514    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.636 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.650    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.196 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.196    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     4.645    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     4.703    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.890    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     5.013 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[5]
                         net (fo=2, routed)           0.025     5.038    bd_0_i/hls_inst/inst/tmp_product__3[29]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/C

Slack:                    inf
  Source:                 orig_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 3.364ns (66.771%)  route 1.674ns (33.229%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/orig_q0[0]
    SLICE_X44Y50         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.091 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124/O
                         net (fo=1, routed)           0.198     0.289    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     0.485 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     0.781    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.929 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     0.940    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.095 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.121    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.237 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.490    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.600 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.064    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.215 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.215    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.288 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.288    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     2.897 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     2.897    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     2.943 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     2.943    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.514 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.514    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.636 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.650    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.196 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.196    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     4.645    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     4.703    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.890    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     5.013 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[5]
                         net (fo=2, routed)           0.025     5.038    bd_0_i/hls_inst/inst/tmp_product__3[29]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/C

Slack:                    inf
  Source:                 orig_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 3.364ns (66.771%)  route 1.674ns (33.229%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/orig_q0[0]
    SLICE_X44Y50         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.091 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124/O
                         net (fo=1, routed)           0.198     0.289    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     0.485 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     0.781    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.929 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     0.940    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.095 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.121    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.237 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.490    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.600 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.064    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.215 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.215    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.288 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.288    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     2.897 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     2.897    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     2.943 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     2.943    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.514 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.514    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.636 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.650    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.196 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.196    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     4.645    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     4.703    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.890    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     5.013 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[7]
                         net (fo=2, routed)           0.025     5.038    bd_0_i/hls_inst/inst/tmp_product__3[31]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/C

Slack:                    inf
  Source:                 orig_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.026ns  (logic 3.351ns (66.672%)  route 1.675ns (33.328%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/orig_q0[0]
    SLICE_X44Y50         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.091 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124/O
                         net (fo=1, routed)           0.198     0.289    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     0.485 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     0.781    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.929 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     0.940    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.095 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.121    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.237 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.490    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.600 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.064    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.215 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.215    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.288 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.288    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     2.897 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     2.897    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     2.943 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     2.943    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.514 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.514    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.636 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.650    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.196 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.196    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     4.645    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     4.703    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.890    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[6]
                         net (fo=2, routed)           0.026     5.026    bd_0_i/hls_inst/inst/tmp_product__3[30]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/C

Slack:                    inf
  Source:                 orig_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.025ns  (logic 3.351ns (66.685%)  route 1.674ns (33.315%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/orig_q0[0]
    SLICE_X44Y50         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.091 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124/O
                         net (fo=1, routed)           0.198     0.289    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     0.485 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     0.781    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.929 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     0.940    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.095 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.121    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.237 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.490    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.600 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.064    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.215 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.215    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.288 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.288    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     2.897 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     2.897    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     2.943 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     2.943    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.514 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.514    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.636 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.650    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.196 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.196    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     4.645    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     4.703    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.890    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[6]
                         net (fo=2, routed)           0.025     5.025    bd_0_i/hls_inst/inst/tmp_product__3[30]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/C

Slack:                    inf
  Source:                 orig_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.008ns  (logic 3.334ns (66.572%)  route 1.674ns (33.428%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/orig_q0[0]
    SLICE_X44Y50         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.091 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124/O
                         net (fo=1, routed)           0.198     0.289    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     0.485 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     0.781    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.929 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     0.940    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.095 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.121    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.237 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.490    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.600 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.064    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.215 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.215    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.288 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.288    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     2.897 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     2.897    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     2.943 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     2.943    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.514 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.514    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.636 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.650    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.196 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.196    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     4.645    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     4.703    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.890    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.093     4.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[4]
                         net (fo=2, routed)           0.025     5.008    bd_0_i/hls_inst/inst/tmp_product__3[28]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/C

Slack:                    inf
  Source:                 orig_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.008ns  (logic 3.334ns (66.572%)  route 1.674ns (33.428%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/orig_q0[0]
    SLICE_X44Y50         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.091 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124/O
                         net (fo=1, routed)           0.198     0.289    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     0.485 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     0.781    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.929 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     0.940    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.095 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.121    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.237 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.490    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.600 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.064    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.215 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.215    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.288 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.288    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     2.897 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     2.897    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     2.943 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     2.943    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.514 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.514    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.636 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.650    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.196 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.196    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     4.645    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     4.703    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.890    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.093     4.983 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[4]
                         net (fo=2, routed)           0.025     5.008    bd_0_i/hls_inst/inst/tmp_product__3[28]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/C

Slack:                    inf
  Source:                 orig_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.005ns  (logic 3.330ns (66.532%)  route 1.675ns (33.468%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/orig_q0[0]
    SLICE_X44Y50         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.091 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124/O
                         net (fo=1, routed)           0.198     0.289    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     0.485 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     0.781    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.929 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     0.940    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.095 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.121    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.237 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.490    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.600 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.064    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.215 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.215    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.288 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.288    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     2.897 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     2.897    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     2.943 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     2.943    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.514 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.514    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.636 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.650    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.196 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.196    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     4.645    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     4.703    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.890    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     4.979 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.026     5.005    bd_0_i/hls_inst/inst/tmp_product__3[27]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/C

Slack:                    inf
  Source:                 orig_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 3.330ns (66.545%)  route 1.674ns (33.455%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q0[0] (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/orig_q0[0]
    SLICE_X44Y50         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     0.091 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124/O
                         net (fo=1, routed)           0.198     0.289    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_124_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     0.485 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     0.781    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.929 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     0.940    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.095 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.121    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.237 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.490    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.600 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.064    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.215 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.215    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.288 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.288    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     2.897 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     2.897    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     2.943 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     2.943    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.514 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.514    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.636 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.650    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.196 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.196    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.305 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     4.645    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     4.703    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.890    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     4.979 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.025     5.004    bd_0_i/hls_inst/inst/tmp_product__3[27]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_q0[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  C_q0[16] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/C_q0[16]
    SLICE_X51Y51         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y51         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[16]/C

Slack:                    inf
  Source:                 C_q0[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  C_q0[9] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/C_q0[9]
    SLICE_X51Y51         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y51         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_1_reg_1005_reg[9]/C

Slack:                    inf
  Source:                 C_q1[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_load_reg_1000_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  C_q1[1] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/C_q1[1]
    SLICE_X51Y50         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_reg_1000_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y50         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_reg_1000_reg[1]/C

Slack:                    inf
  Source:                 C_q1[23]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_load_reg_1000_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  C_q1[23] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/C_q1[23]
    SLICE_X51Y52         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_reg_1000_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y52         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_reg_1000_reg[23]/C

Slack:                    inf
  Source:                 C_q1[25]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_load_reg_1000_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  C_q1[25] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/C_q1[25]
    SLICE_X51Y52         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_reg_1000_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y52         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_reg_1000_reg[25]/C

Slack:                    inf
  Source:                 C_q1[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_load_reg_1000_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  C_q1[7] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/C_q1[7]
    SLICE_X51Y50         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_reg_1000_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y50         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_reg_1000_reg[7]/C

Slack:                    inf
  Source:                 C_q1[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_load_reg_1000_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  C_q1[9] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/C_q1[9]
    SLICE_X51Y50         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_reg_1000_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y50         FDRE                                         r  bd_0_i/hls_inst/inst/C_load_reg_1000_reg[9]/C

Slack:                    inf
  Source:                 orig_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/orig_load_8_reg_1085_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[10] (IN)
                         net (fo=6, unset)            0.007     0.007    bd_0_i/hls_inst/inst/orig_q1[10]
    SLICE_X48Y48         FDRE                                         r  bd_0_i/hls_inst/inst/orig_load_8_reg_1085_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y48         FDRE                                         r  bd_0_i/hls_inst/inst/orig_load_8_reg_1085_reg[10]/C

Slack:                    inf
  Source:                 orig_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/orig_load_8_reg_1085_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[15] (IN)
                         net (fo=6, unset)            0.007     0.007    bd_0_i/hls_inst/inst/orig_q1[15]
    SLICE_X47Y48         FDRE                                         r  bd_0_i/hls_inst/inst/orig_load_8_reg_1085_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y48         FDRE                                         r  bd_0_i/hls_inst/inst/orig_load_8_reg_1085_reg[15]/C

Slack:                    inf
  Source:                 orig_q1[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/orig_load_8_reg_1085_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  orig_q1[16] (IN)
                         net (fo=6, unset)            0.007     0.007    bd_0_i/hls_inst/inst/orig_q1[16]
    SLICE_X47Y48         FDRE                                         r  bd_0_i/hls_inst/inst/orig_load_8_reg_1085_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y48         FDRE                                         r  bd_0_i/hls_inst/inst/orig_load_8_reg_1085_reg[16]/C





