$date
	Sun Oct 23 03:46:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#257301
b100 !
1"
#257302
b100 &
b100 %
1$
#257303
0"
#257306
b10 &
b10 %
#257310
b1 &
1#
b1 %
#257314
b0 &
b0 %
0#
0$
#1216095
b1100 !
1"
#1216098
b1100 &
b1100 %
1$
#1216099
0"
#1216102
b110 &
b110 %
#1216106
b11 &
b11 %
#1216110
b1010 &
b1010 %
#1216114
b101 &
b101 %
#1216118
b10000 &
b10000 %
#1216122
b1000 &
b1000 %
#1216126
b100 &
b100 %
#1216130
b10 &
b10 %
#1216134
b1 &
1#
b1 %
#1216138
b0 &
b0 %
0#
0$
#2290007
b1110 !
1"
#2290010
b1110 &
b1110 %
1$
#2290011
0"
#2290014
b111 &
b111 %
#2290018
b10110 &
b10110 %
#2290022
b1011 &
b1011 %
#2290026
b100010 &
b100010 %
#2290030
b10001 &
b10001 %
#2290034
b110100 &
b110100 %
#2290038
b11010 &
b11010 %
#2290042
b1101 &
b1101 %
#2290046
b101000 &
b101000 %
#2290050
b10100 &
b10100 %
#2290054
b1010 &
b1010 %
#2290058
b101 &
b101 %
#2290062
b10000 &
b10000 %
#2290066
b1000 &
b1000 %
#2290070
b100 &
b100 %
#2290074
b10 &
b10 %
#2290078
b1 &
1#
b1 %
#2290082
b0 &
b0 %
0#
0$
#4500012
