// Seed: 250313503
module module_0;
  logic id_1;
  assign module_1.id_3 = 0;
  assign id_1 = -1;
  assign id_1 = 1 ^ 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd32
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output logic [7:0] id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1 * id_3) if (-1) id_4[id_3] <= -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd92
) (
    input  supply1 id_0,
    input  uwire   _id_1,
    output logic   id_2
);
  always @(posedge 1) begin : LABEL_0
    id_2 = #id_4 id_1;
    id_4 <= -1 ? id_1 : id_1;
  end
  logic [7:0] id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  generate
    for (id_6 = -1; ~id_0; id_6 = id_0) begin : LABEL_1
      assign id_2 = id_6 == id_5[id_1==-1];
    end
  endgenerate
endmodule
