var pipelineJSON={};
var treeJSON={"nodes":[{"name":"MainKernel", "id":1, "type":"kernel", "children":[{"name":"MainKernel.B0", "id":2, "type":"bb"}, {"name":"MainKernel.B1", "id":3, "type":"bb"}, {"name":"MainKernel.B2", "id":4, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={};
var blockJSON={"2":{"nodes":[{"name":"Feedback", "id":5, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"arg_N", "id":6, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":7, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"arg_N", "id":8, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":9, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"arg_N", "id":10, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":11, "start":"2.00", "end":"2.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"+", "id":12, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"+", "id":13, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"FFwd Src", "id":14, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B1, MainKernel.B1, MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"FFwd Src", "id":15, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}], "links":[{"from":6, "to":7, "details":[{"type":"table", "Width":"32"}]}, {"from":7, "to":14, "details":[{"type":"table", "Width":"1"}]}, {"from":8, "to":9, "details":[{"type":"table", "Width":"32"}]}, {"from":9, "to":11, "details":[{"type":"table", "Width":"1"}]}, {"from":10, "to":11, "details":[{"type":"table", "Width":"32"}]}, {"from":11, "to":12, "details":[{"type":"table", "Width":"32"}]}, {"from":12, "to":13, "details":[{"type":"table", "Width":"32"}]}, {"from":13, "to":15, "details":[{"type":"table", "Width":"33"}]}]}, "3":{"nodes":[{"name":"Loop Orch", "id":16, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"FFwd Dest", "id":17, "start":"280.00", "end":"281.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"280", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Capacity FIFO", "id":47, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"282", "FIFO Width":"0"}]}, {"name":"Select", "id":18, "start":"281.00", "end":"281.00", "subtype":"select", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"281", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"FFwd Dest", "id":19, "start":"280.00", "end":"281.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"280", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Xor", "id":20, "start":"281.00", "end":"281.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"281", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":30}]], "type":"inst"}, {"name":"Global variable", "id":21, "start":"280.00", "end":"281.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"280", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"arg_idx", "id":22, "start":"281.00", "end":"281.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_idx\'", "Max Fanout":"1", "Start Cycle":"281", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":23, "start":"281.00", "end":"281.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"281", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":24, "start":"281.00", "end":"281.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"281", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":30}]], "type":"inst"}, {"name":"LD", "id":25, "start":"281.00", "end":"284.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"281", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":30}]], "type":"inst"}, {"name":"Capacity FIFO", "id":48, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"1", "FIFO Width":"32"}]}, {"name":"arg_hist", "id":26, "start":"284.00", "end":"284.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_hist\'", "Max Fanout":"1", "Start Cycle":"284", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":27, "start":"284.00", "end":"284.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"284", "Latency":"0"}], "type":"inst"}, {"name":"Global variable", "id":28, "start":"283.00", "end":"284.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"283", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"LD", "id":29, "start":"284.00", "end":"507.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"284", "Latency":"223"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":31}]], "type":"inst"}, {"name":"Compare", "id":30, "start":"507.00", "end":"507.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"507", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":32}]], "type":"inst"}, {"name":"+", "id":31, "start":"507.00", "end":"507.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"507", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"FFwd Dest", "id":32, "start":"506.00", "end":"507.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"506", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"And", "id":33, "start":"507.00", "end":"507.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"507", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"Xor", "id":34, "start":"507.00", "end":"507.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"507", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"Or", "id":35, "start":"507.00", "end":"507.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"507", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"ST", "id":36, "start":"507.00", "end":"563.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"507", "Latency":"56"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"Feedback", "id":37, "start":"563.00", "end":"564.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"563", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"+", "id":38, "start":"281.00", "end":"281.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"281", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Feedback", "id":39, "start":"281.00", "end":"282.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"281", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"FFwd Dest", "id":40, "start":"280.00", "end":"281.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"280", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Capacity FIFO", "id":49, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"282", "FIFO Width":"0"}]}, {"name":"And", "id":41, "start":"281.00", "end":"281.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"281", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}], "links":[{"from":16, "to":28, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":21, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":18, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":37, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":39, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":35, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":24, "details":[{"type":"table", "Width":"1"}]}, {"from":17, "to":18, "details":[{"type":"table", "Width":"33"}]}, {"from":17, "to":49}, {"from":18, "to":41, "details":[{"type":"table", "Width":"33"}]}, {"from":18, "to":18, "details":[{"type":"table", "Width":"33"}]}, {"from":19, "to":20, "details":[{"type":"table", "Width":"1"}]}, {"from":20, "to":24, "details":[{"type":"table", "Width":"1"}]}, {"from":21, "to":38, "details":[{"type":"table", "Width":"32"}]}, {"from":21, "to":23, "details":[{"type":"table", "Width":"32"}]}, {"from":22, "to":23, "details":[{"type":"table", "Width":"64"}]}, {"from":23, "to":25, "details":[{"type":"table", "Width":"64"}]}, {"from":24, "to":29, "details":[{"type":"table", "Width":"1"}]}, {"from":24, "to":25, "details":[{"type":"table", "Width":"1"}]}, {"from":25, "to":27, "details":[{"type":"table", "Width":"32"}]}, {"from":25, "to":49}, {"from":26, "to":27, "details":[{"type":"table", "Width":"64"}]}, {"from":27, "to":36, "details":[{"type":"table", "Width":"64"}]}, {"from":27, "to":29, "details":[{"type":"table", "Width":"64"}]}, {"from":28, "to":29, "details":[{"type":"table", "Width":"1"}]}, {"from":29, "to":30, "details":[{"type":"table", "Width":"32"}]}, {"from":29, "to":31, "details":[{"type":"table", "Width":"32"}]}, {"from":30, "to":33, "details":[{"type":"table", "Width":"1"}]}, {"from":31, "to":36, "details":[{"type":"table", "Width":"32"}]}, {"from":32, "to":33, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":34, "details":[{"type":"table", "Width":"1"}]}, {"from":34, "to":35, "details":[{"type":"table", "Width":"1"}]}, {"from":35, "to":36, "details":[{"type":"table", "Width":"1"}]}, {"from":36, "to":37, "details":[{"type":"table", "Width":"1"}]}, {"from":37, "to":28, "details":[{"type":"table", "Width":"1"}]}, {"from":38, "to":39, "details":[{"type":"table", "Width":"32"}]}, {"from":39, "to":21, "details":[{"type":"table", "Width":"32"}]}, {"from":40, "to":41, "details":[{"type":"table", "Width":"1"}]}, {"from":40, "to":49}, {"from":41, "to":37, "details":[{"type":"table", "Width":"1"}]}, {"from":41, "to":39, "details":[{"type":"table", "Width":"1"}]}, {"from":41, "to":18, "details":[{"type":"table", "Width":"1"}]}, {"from":41, "to":16, "details":[{"type":"table", "Width":"1"}]}]}, "4":{"nodes":[{"name":"Feedback", "id":42, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}};
var scheduleJSON={"1":{"nodes":[{"name":"MainKernel.B0", "id":2, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_N", "id":10, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"arg_N", "id":8, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":9, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Select", "id":11, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"+", "id":12, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"+", "id":13, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"FFwd Src", "id":15, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["17"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"arg_N", "id":6, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":7, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"FFwd Src", "id":14, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B1, MainKernel.B1, MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["19", "32", "40"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Feedback", "id":5, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"MainKernel.B1", "id":3, "start":"2", "end":"566", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":40, "start":"282", "end":"283", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"280", "Latency":"1"}], "ffwdLinkID":["14"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"FFwd Dest", "id":32, "start":"508", "end":"509", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"506", "Latency":"1"}], "ffwdLinkID":["14"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"arg_hist", "id":26, "start":"286", "end":"286", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_hist\'", "Max Fanout":"1", "Start Cycle":"284", "Latency":"0"}], "type":"inst"}, {"name":"arg_idx", "id":22, "start":"283", "end":"283", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_idx\'", "Max Fanout":"1", "Start Cycle":"281", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":19, "start":"282", "end":"283", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"280", "Latency":"1"}], "ffwdLinkID":["14"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Xor", "id":20, "start":"283", "end":"283", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"281", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":30}]], "type":"inst"}, {"name":"FFwd Dest", "id":17, "start":"282", "end":"283", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"280", "Latency":"1"}], "ffwdLinkID":["15"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Or", "id":24, "start":"283", "end":"283", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"281", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":30}]], "type":"inst"}, {"name":"Select", "id":18, "start":"283", "end":"283", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"281", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"And", "id":41, "start":"283", "end":"283", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"281", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Global variable", "id":21, "start":"282", "end":"283", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"280", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":23, "start":"283", "end":"283", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"281", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":25, "start":"283", "end":"286", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"281", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":30}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":27, "start":"286", "end":"286", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"284", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":38, "start":"283", "end":"283", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"281", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Global variable", "id":28, "start":"285", "end":"286", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"283", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"LD", "id":29, "start":"286", "end":"509", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"284", "Latency":"223"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":31, "start":"509", "end":"509", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"507", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"Compare", "id":30, "start":"509", "end":"509", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"507", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":32}]], "type":"inst"}, {"name":"And", "id":33, "start":"509", "end":"509", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"507", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"Xor", "id":34, "start":"509", "end":"509", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"507", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"Or", "id":35, "start":"509", "end":"509", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"507", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"ST", "id":36, "start":"509", "end":"565", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"507", "Latency":"56"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}]}, {"name":"MainKernel.B2", "id":4, "start":"566", "end":"567", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":2, "to":3}, {"from":10, "to":11}, {"from":8, "to":9}, {"from":9, "to":11}, {"from":11, "to":12}, {"from":12, "to":13}, {"from":13, "to":15}, {"from":6, "to":7}, {"from":7, "to":14}, {"from":3, "to":4}, {"from":40, "to":41}, {"from":32, "to":33}, {"from":26, "to":27}, {"from":22, "to":23}, {"from":19, "to":20}, {"from":20, "to":24}, {"from":17, "to":18}, {"from":24, "to":29}, {"from":24, "to":25}, {"from":18, "to":41}, {"from":21, "to":38}, {"from":21, "to":23}, {"from":23, "to":25}, {"from":25, "to":27}, {"from":27, "to":36}, {"from":27, "to":29}, {"from":28, "to":29}, {"from":29, "to":30}, {"from":29, "to":31}, {"from":31, "to":36}, {"from":30, "to":33}, {"from":33, "to":34}, {"from":34, "to":35}, {"from":35, "to":36}]}};
var bottleneckJSON={"bottlenecks":[{"name":"Global variable", "id":50, "src":"28", "dst":"37", "type":"fMAX/II", "brief":"Memory dependency", "loop":"MainKernel.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":"33"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":"31"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":"33"}]}]}], "nodes":[{"name":"Global variable", "id":28, "start":"283.00", "parent":"_ZTS10MainKernel.B1", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"LD", "id":29, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":31, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"ST", "id":36, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}, {"name":"Feedback", "id":37, "end":"564.00", "parent":"_ZTS10MainKernel.B1", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}], "links":[{"from":28, "to":29}, {"from":29, "to":31}, {"from":31, "to":36}, {"from":36, "to":37}, {"from":28, "to":37, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"DDR", "id":51, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"1024 bytes", "Channels":"2 channels", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR Width (bits)":"512, 512"}], "type":"memsys", "children":[{"name":"channel 0", "id":53, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}, {"name":"channel 1", "id":54, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x100000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":52, "parent":"51", "bw":"34133.00", "num_channels":"2", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":55, "parent":"51", "type":"bb", "children":[{"name":"SHARE", "id":56, "type":"arb"}, {"name":"Write Interconnect", "id":59, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"2"}], "type":"bb"}, {"name":"Read Interconnect", "id":57, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Reads":"2"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":58, "details":[{"type":"table", "User specified num-reorder flag":"Unset"}], "type":"memsys", "children":[{"name":"Bus 0", "id":65, "type":"memsys"}, {"name":"Bus 1", "id":66, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":60, "parent":"51", "type":"bb", "children":[{"name":"LD", "id":61, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"281", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":30}]], "type":"inst"}, {"name":"LD", "id":62, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"284", "Latency":"222 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":31}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":63, "parent":"51", "type":"bb", "children":[{"name":"ST", "id":64, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"507", "Latency":"56 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/histogram_if_dram.cpp", "line":33}]], "type":"inst"}]}], "links":[{"from":53, "to":52}, {"from":52, "to":53}, {"from":54, "to":52}, {"from":52, "to":54}, {"from":57, "to":56}, {"from":59, "to":56}, {"from":56, "to":52}, {"from":61, "to":57}, {"from":62, "to":57}, {"from":64, "to":59}, {"from":52, "to":65}, {"from":52, "to":66}, {"from":65, "to":61, "reverse":1}, {"from":66, "to":62, "reverse":1}]};
