#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Nov 25 12:50:17 2025
# Process ID         : 11192
# Current directory  : C:/Users/clfzs/Desktop/2025FG21/des_prj/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent7460 C:\Users\clfzs\Desktop\2025FG21\des_prj\project_1\project_1.xpr
# Log file           : C:/Users/clfzs/Desktop/2025FG21/des_prj/project_1/vivado.log
# Journal file       : C:/Users/clfzs/Desktop/2025FG21/des_prj/project_1\vivado.jou
# Running On         : LOGOSNH55
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 5 5600 6-Core Processor              
# CPU Frequency      : 3493 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17037 MB
# Swap memory        : 10200 MB
# Total Virtual      : 27237 MB
# Available Virtual  : 17266 MB
#-----------------------------------------------------------
start_gui
WARNING: [Common 17-2002] xilinx_board_store is available in tool installation area but store's item catalog metadata file is not mapped correctly for 2024.2 release.
open_project C:/Users/clfzs/Desktop/2025FG21/des_prj/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 2147.254 ; gain = 910.730
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7s50fgga484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.171 . Memory (MB): peak = 2337.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2442.738 ; gain = 1.035
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2960.199 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2960.199 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 2960.199 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.199 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2960.199 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 2960.199 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 2960.199 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2960.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3323.043 ; gain = 1160.145
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'des_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/clfzs/Desktop/2025FG21/des_prj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/clfzs/Desktop/2025FG21/des_prj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'des_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/clfzs/Desktop/2025FG21/des_prj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj des_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_IP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_IP1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_PC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_PC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_PC2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_ch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_con
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_feistel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_feistel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_key_schedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_key_schedule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/rtl/des/des_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clfzs/Desktop/2025FG21/des_prj/sim/des_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/clfzs/Desktop/2025FG21/des_prj/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot des_sim_behav xil_defaultlib.des_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot des_sim_behav xil_defaultlib.des_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay_line(WIDTH=1,DEPTH=34)
Compiling module xil_defaultlib.des_PC1
Compiling module xil_defaultlib.des_PC2
Compiling module xil_defaultlib.des_key_schedule
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=2)
Compiling module xil_defaultlib.delay_line(WIDTH=48)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=6)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=8)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=10)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=12)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=14)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=16)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=18)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=20)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=22)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=24)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=26)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=28)
Compiling module xil_defaultlib.delay_line(WIDTH=48,DEPTH=30)
Compiling module xil_defaultlib.des_IP
Compiling module xil_defaultlib.des_E
Compiling module xil_defaultlib.des_S
Compiling module xil_defaultlib.des_S(SBOX_ID=1)
Compiling module xil_defaultlib.des_S(SBOX_ID=2)
Compiling module xil_defaultlib.des_S(SBOX_ID=3)
Compiling module xil_defaultlib.des_S(SBOX_ID=4)
Compiling module xil_defaultlib.des_S(SBOX_ID=5)
Compiling module xil_defaultlib.des_S(SBOX_ID=6)
Compiling module xil_defaultlib.des_S(SBOX_ID=7)
Compiling module xil_defaultlib.des_P
Compiling module xil_defaultlib.des_feistel_default
Compiling module xil_defaultlib.des_round
Compiling module xil_defaultlib.des_IP1
Compiling module xil_defaultlib.des_default
Compiling module xil_defaultlib.des_ch
Compiling module xil_defaultlib.des_con
Compiling module xil_defaultlib.des_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot des_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/clfzs/Desktop/2025FG21/des_prj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "des_sim_behav -key {Behavioral:sim_1:Functional:des_sim} -tclbatch {des_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source des_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
===== SIM START =====
[              311000 ns] text = 0123456789abcde7 key = 0123456789abcdef decrypt = 0
[              312000 ns] text = 3132333332313332 key = 3132333435363738 decrypt = 0
[              313000 ns] text = c95744256a5ed31d key = 0123456789abcdef decrypt = 1
[              315000 ns] text = ffffffffffffffff key = 0123456789abcdef decrypt = 0
[              336000 ns] text = 0000000000000000 key = 133457799bbcdff1 decrypt = 1
[              337000 ns] text = ffffffffffffffff key = 133457799bbcdff1 decrypt = 0
[              394000 ns] Result = c95744256a5ed31d
[              396000 ns] Result = 53db7da3f194a15d
[              397000 ns] Result = 0123456789abcde7
[              398000 ns] Result = ec1c1ce1022f2f61
[              419000 ns] Result = 9efdfc5c2b5cd585
[              421000 ns] Result = ec1c1ce1022f2f61
===== SIM RESET =====
[              463000 ns] text = ffffffffffffffff key = 133457799bbcdff1 decrypt = 0
===== SIM END =====
$finish called at time : 595625 ps : File "C:/Users/clfzs/Desktop/2025FG21/des_prj/sim/des_sim.v" Line 124
INFO: [USF-XSim-96] XSim completed. Design snapshot 'des_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3391.020 ; gain = 25.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 13:11:55 2025...
