// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Thu May 30 20:10:20 2019
// Host        : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               d:/aulas/cr/projects/projecto/SortWeights_5/SortWeights_5.srcs/sources_1/bd/design_1/ip/design_1_hw_to_sw_0_1/design_1_hw_to_sw_0_1_stub.v
// Design      : design_1_hw_to_sw_0_1
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "hw_to_sw,Vivado 2018.3" *)
module design_1_hw_to_sw_0_1(clk, enable, data_in, addr, data_out)
/* synthesis syn_black_box black_box_pad_pin="clk,enable,data_in[499:0],addr[6:0],data_out[7:0]" */;
  input clk;
  input enable;
  input [499:0]data_in;
  input [6:0]addr;
  output [7:0]data_out;
endmodule
