#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 28 08:14:09 2019
# Process ID: 7060
# Current directory: C:/Users/chint/Desktop/RPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7040 C:\Users\chint\Desktop\RPU\RPU.xpr
# Log file: C:/Users/chint/Desktop/RPU/vivado.log
# Journal file: C:/Users/chint/Desktop/RPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chint/Desktop/RPU/RPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 742.180 ; gain = 147.031
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
set_property target_language Verilog [current_project]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: core
INFO: [Device 21-403] Loading part xc7s50csga324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.355 ; gain = 175.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'core' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:57]
INFO: [Synth 8-3491] module 'mem_controller' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd:30' bound to instance 'memctl' of component 'mem_controller' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:322]
INFO: [Synth 8-638] synthesizing module 'mem_controller' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'mem_controller' (1#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd:55]
INFO: [Synth 8-3491] module 'pc_unit' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd:30' bound to instance 'pcunit' of component 'pc_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:345]
INFO: [Synth 8-638] synthesizing module 'pc_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pc_unit' (2#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd:40]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd:26' bound to instance 'control' of component 'control_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:353]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element next_s_state_reg was removed.  [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (3#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd:52]
INFO: [Synth 8-3491] module 'decoder_RV32' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd:27' bound to instance 'decoder' of component 'decoder_RV32' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:373]
INFO: [Synth 8-638] synthesizing module 'decoder_RV32' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd:48]
WARNING: [Synth 8-614] signal 'I_int_ack' is read in the process but is not in the sensitivity list [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'decoder_RV32' (4#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd:48]
INFO: [Synth 8-3491] module 'alu_RV32I' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd:28' bound to instance 'alu' of component 'alu_RV32I' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:393]
INFO: [Synth 8-638] synthesizing module 'alu_RV32I' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'alu_RV32I' (5#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd:47]
INFO: [Synth 8-3491] module 'register_set' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd:27' bound to instance 'reg' of component 'register_set' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:410]
INFO: [Synth 8-638] synthesizing module 'register_set' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'register_set' (6#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd:41]
INFO: [Synth 8-3491] module 'csr_unit' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd:27' bound to instance 'csru' of component 'csr_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:422]
INFO: [Synth 8-638] synthesizing module 'csr_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd:49]
WARNING: [Synth 8-614] signal 'I_instRetTick' is read in the process but is not in the sensitivity list [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'csr_unit' (7#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd:49]
INFO: [Synth 8-3491] module 'lint_unit' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd:27' bound to instance 'lint' of component 'lint_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:450]
INFO: [Synth 8-638] synthesizing module 'lint_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element int2_ack_reg was removed.  [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element int3_ack_reg was removed.  [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'lint_unit' (8#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd:47]
WARNING: [Synth 8-3848] Net O_int_ack in module/entity core does not have driver. [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'core' (9#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:57]
WARNING: [Synth 8-3917] design core has port O_DBG[63] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[62] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[61] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[60] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[59] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[58] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[54] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[51] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[50] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[47] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[46] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[45] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[39] driven by constant 0
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[15]
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[14]
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[13]
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[12]
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[11]
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[10]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_aluop[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_aluop[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[31]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[30]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[29]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[28]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[27]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[26]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[25]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[24]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[23]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[22]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[21]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[20]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[19]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[18]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[17]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[16]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[15]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[14]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[13]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[12]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[11]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[10]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[9]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[8]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[7]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[6]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[5]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[4]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[3]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[2]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[0]
WARNING: [Synth 8-3331] design pc_unit has unconnected port I_intVec
WARNING: [Synth 8-3331] design core has unconnected port O_int_ack
WARNING: [Synth 8-3331] design core has unconnected port I_halt
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[31]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[30]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[29]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[28]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[27]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[26]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[25]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[24]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[23]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[22]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[21]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[20]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[19]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[18]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[17]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[16]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[15]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[14]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[13]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[12]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[11]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[10]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[9]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[8]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[7]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[6]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[5]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[4]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[3]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[2]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[1]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[0]
WARNING: [Synth 8-3331] design core has unconnected port I_int
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.203 ; gain = 236.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1290.203 ; gain = 236.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1290.203 ; gain = 236.250
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 14 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1419.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1422.242 ; gain = 368.289
34 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1422.242 ; gain = 588.590
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_decoder_RV32_01.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/rpu_core_tb.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/tests/tb_unit_alu_RV32I_01.vhd}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rpu_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rpu_core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rpu_core_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xelab -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rpu_core_tb_behav xil_defaultlib.rpu_core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rpu_core_tb_behav xil_defaultlib.rpu_core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 64 [C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd:67]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit rpu_core_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.242 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rpu_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rpu_core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rpu_core_tb'
ERROR: [VRFC 10-2989] 'xlen64m1' is not declared [C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd:67]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd:41]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rpu_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rpu_core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rpu_core_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xelab -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rpu_core_tb_behav xil_defaultlib.rpu_core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rpu_core_tb_behav xil_defaultlib.rpu_core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 64 [C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd:67]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit rpu_core_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rpu_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rpu_core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rpu_core_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xelab -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rpu_core_tb_behav xil_defaultlib.rpu_core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rpu_core_tb_behav xil_defaultlib.rpu_core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 64 [C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd:67]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit rpu_core_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rpu_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rpu_core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rpu_core_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xelab -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rpu_core_tb_behav xil_defaultlib.rpu_core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rpu_core_tb_behav xil_defaultlib.rpu_core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'o_dbg' expects 64 [C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd:219]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit rpu_core_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rpu_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rpu_core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rpu_core_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xelab -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rpu_core_tb_behav xil_defaultlib.rpu_core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rpu_core_tb_behav xil_defaultlib.rpu_core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 64 [C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd:67]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit rpu_core_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library work [get_files  C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rpu_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rpu_core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd" into library work
ERROR: [VRFC 10-2987] 'constants' is not compiled in library 'work' [C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd:35]
INFO: [VRFC 10-3107] analyzing entity 'rpu_core_tb'
ERROR: [VRFC 10-3782] unit 'rpu_core_tb' ignored due to previous errors [C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd:37]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj core_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
"xelab -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot core_behav xil_defaultlib.core -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot core_behav xil_defaultlib.core -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chint/Desktop/RPU/RPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_behav -key {Behavioral:sim_1:Functional:core} -tclbatch {core.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source core.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1455.617 ; gain = 16.324
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd}
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd
export_ip_user_files -of_objects  [get_files C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/constants.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/constants.vhd
file delete -force C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/constants.vhd
add_files -norecurse -scan_for_includes {C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/core.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/constants.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/register_set.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_decoder_RV32I.vhd}
import_files -norecurse {C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/core.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/csr_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/control_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/pc_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/constants.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/register_set.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/mem_controller.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/lint_unit.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_alu_RV32_I.vhd C:/Users/chint/Desktop/RPU-master/RPU-master/vhdl/unit_decoder_RV32I.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.559 ; gain = 47.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'core' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:57]
INFO: [Synth 8-3491] module 'mem_controller' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd:30' bound to instance 'memctl' of component 'mem_controller' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:322]
INFO: [Synth 8-638] synthesizing module 'mem_controller' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'mem_controller' (1#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd:55]
INFO: [Synth 8-3491] module 'pc_unit' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd:30' bound to instance 'pcunit' of component 'pc_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:345]
INFO: [Synth 8-638] synthesizing module 'pc_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pc_unit' (2#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd:40]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd:26' bound to instance 'control' of component 'control_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:353]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element next_s_state_reg was removed.  [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (3#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/control_unit.vhd:52]
INFO: [Synth 8-3491] module 'decoder_RV32' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd:27' bound to instance 'decoder' of component 'decoder_RV32' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:373]
INFO: [Synth 8-638] synthesizing module 'decoder_RV32' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd:48]
WARNING: [Synth 8-614] signal 'I_int_ack' is read in the process but is not in the sensitivity list [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'decoder_RV32' (4#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd:48]
INFO: [Synth 8-3491] module 'alu_RV32I' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd:28' bound to instance 'alu' of component 'alu_RV32I' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:393]
INFO: [Synth 8-638] synthesizing module 'alu_RV32I' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'alu_RV32I' (5#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd:47]
INFO: [Synth 8-3491] module 'register_set' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd:27' bound to instance 'reg' of component 'register_set' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:410]
INFO: [Synth 8-638] synthesizing module 'register_set' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'register_set' (6#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/register_set.vhd:41]
INFO: [Synth 8-3491] module 'csr_unit' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd:27' bound to instance 'csru' of component 'csr_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:422]
INFO: [Synth 8-638] synthesizing module 'csr_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd:49]
WARNING: [Synth 8-614] signal 'I_instRetTick' is read in the process but is not in the sensitivity list [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'csr_unit' (7#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd:49]
INFO: [Synth 8-3491] module 'lint_unit' declared at 'C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd:27' bound to instance 'lint' of component 'lint_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:450]
INFO: [Synth 8-638] synthesizing module 'lint_unit' [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element int2_ack_reg was removed.  [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element int3_ack_reg was removed.  [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'lint_unit' (8#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd:47]
WARNING: [Synth 8-3848] Net O_int_ack in module/entity core does not have driver. [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'core' (9#1) [C:/Users/chint/Desktop/RPU/RPU.srcs/sources_1/imports/vhdl/core.vhd:57]
WARNING: [Synth 8-3917] design core has port O_DBG[63] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[62] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[61] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[60] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[59] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[58] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[54] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[51] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[50] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[47] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[46] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[45] driven by constant 0
WARNING: [Synth 8-3917] design core has port O_DBG[39] driven by constant 0
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[15]
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[14]
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[13]
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[12]
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[11]
WARNING: [Synth 8-3331] design alu_RV32I has unconnected port I_aluFunc[10]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_aluop[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_aluop[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[31]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[30]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[29]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[28]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[27]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[26]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[25]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[24]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[23]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[22]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[21]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[20]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[19]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[18]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[17]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[16]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[15]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[14]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[13]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[12]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[11]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[10]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[9]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[8]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[7]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[6]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[5]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[4]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[3]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[2]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port I_int_mem_data[0]
WARNING: [Synth 8-3331] design pc_unit has unconnected port I_intVec
WARNING: [Synth 8-3331] design core has unconnected port O_int_ack
WARNING: [Synth 8-3331] design core has unconnected port I_halt
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[31]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[30]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[29]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[28]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[27]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[26]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[25]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[24]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[23]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[22]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[21]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[20]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[19]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[18]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[17]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[16]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[15]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[14]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[13]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[12]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[11]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[10]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[9]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[8]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[7]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[6]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[5]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[4]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[3]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[2]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[1]
WARNING: [Synth 8-3331] design core has unconnected port I_int_data[0]
WARNING: [Synth 8-3331] design core has unconnected port I_int
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1655.125 ; gain = 87.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1677.996 ; gain = 110.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1677.996 ; gain = 110.301
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 14 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1683.707 ; gain = 116.012
set_property target_language VHDL [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1683.707 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 28 08:45:20 2019...
