<module name="ECD3_LSE_ICONT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="LSE_CTRL" acronym="LSE_CTRL" offset="0x0" width="32" description="Controller">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="INT_EOS_THRU" width="1" begin="12" end="12" resetval="0" description="int_eos through bit 0 : LSE does the process for slice boundary after receiving int_eos. 1 : int_eos is passed through to SYNCBOX without the process for slice boundary." range="" rwaccess="RW"/>
    <bitfield id="OCP_ERR" width="3" begin="11" end="9" resetval="0x0" description="OCP error status bit [11]: OCP DMA IP_CORE side [10]: OCP DMA SL2 side [9] : OCP CFG IP_CORE side 0: When Sresp is not ERR 1: When Sresp is ERR. Writing 0 is ignored These bits will remain 1 until RESET or until Host sets to 1." range="" rwaccess="RW WSpecial"/>
    <bitfield id="ADPTV_VALUE" width="1" begin="8" end="8" resetval="0" description="Status Adaptv_add() value This signal is cleared, if Token_clr=1." range="" rwaccess="R"/>
    <bitfield id="TOKEN_CLR" width="1" begin="7" end="7" resetval="0" description="LSE internal signals will be initialized to understand prologue(1st MB) as below: . -token status signal -token start/end signal -DMA pointer Writing 0 is ignored. Writing 1 will clear some internal signal. This is a self- clearing bit. The host will always read 0. If this is not used for initialization at prologue, some internal signal is kept. And also, synchronization does not function well" range="" rwaccess="W WSpecial"/>
    <bitfield id="SSM" width="1" begin="6" end="6" resetval="0" description="Single Step Mode 1 : Enable Single Step Mdde 0 : Normal Mode" range="" rwaccess="RW"/>
    <bitfield id="BFSW_CHG_DIS" width="1" begin="5" end="5" resetval="0" description="Disabled internal BFSW change 0 : Enable internal bfsw change (default) Then, LSE controls BFSW after LD task finished. 1 : Disable BFSW change (If Host want to control BFSW with each task step by step with LD_GO, Comp_GO and ST_GO.)" range="" rwaccess="RW"/>
    <bitfield id="CSB" width="1" begin="4" end="4" resetval="0" description="Command Status Bit 0 : LSE command is defined 1 : LSE command is undefined Writing 0 is ignored These bits will remain 1 until RESET or Token_clr or until Host sets to 1." range="" rwaccess="RW WSpecial"/>
    <bitfield id="LD_GO" width="1" begin="3" end="3" resetval="0" description="Execute LOAD task on Byps mode Target ParamAddr_ld_byps need to set before this bit is set. 1: Execute 'LD task'. LSE access to ParamAddr_ld_byps and execute the command for LOAD task. 0 : Idle Writing 0 is ignored This bit is cleared after LD Task finished." range="" rwaccess="RW WSpecial"/>
    <bitfield id="COMP_GO" width="1" begin="2" end="2" resetval="0" description="Execute Comp task on Byps mode 1: Execute 'Comp task'. In the single step mode, LSE access to ParamAddr_ld_byps and execute the command for Comp task. In the normal mode, LSE executes COMP commands followed by LD commands. 0 : Idle Writing 0 is ignored This bit is cleared after Comp Task finished." range="" rwaccess="RW WSpecial"/>
    <bitfield id="ST_GO" width="1" begin="1" end="1" resetval="0" description="Execute Store task on Byps mode Target ParamAddr_st_byps need to set before this bit is set. 1: Execute 'Store task'. LSE access to ParamAddr_st_byps and execute the command for Store task. 0 : Idle Writing 0 is ignored This bit is cleared after ST Task finished." range="" rwaccess="RW WSpecial"/>
    <bitfield id="SB_BYPS" width="1" begin="0" end="0" resetval="1" description="Sync-Box Byps mode: 1 : LSE functions SYNCBOX bypass mode and executes the task of go_bit. 0 : LSE function normal SYNCBOX mode and waits NewTaskSignal. This value must not change during execution." range="" rwaccess="RW"/>
  </register>
  <register id="LSE_PARAM" acronym="LSE_PARAM" offset="0x4" width="32" description="Parameter address for SB Bypass mode">
    <bitfield id="PARAMADDR_LD_BYPS" width="16" begin="31" end="16" resetval="0x0000" description="Only used in the bypass mode. Address of the first command of LD and COMP sequence [128-bit word unit]. This is 128-bit word address, not byte address. The conversion from byte address to 128-bit word address must be done by CPU. IfLSE_CTRL SB_BYPS is 1, this value is used. In the bypass mode, this address is given via this field, instead via SYNCBOX And also, this field will be used on the Single Step Mode." range="" rwaccess="RW"/>
    <bitfield id="PARAMADDR_ST_BYPS" width="16" begin="15" end="0" resetval="0x0000" description="Only used in the bypass mode. Address of the first command of ST sequence [128-bit word unit]. This is 128-bit word address, not byte address. The conversion from byte address to 128-bit word address must be done by CPU. IfLSE_CTRL SB_BYPS is 1, this value is used. In the bypass mode, this address is given via this field, instead via SYNCBOX And also, this field will be used on the Single Step Mode." range="" rwaccess="RW"/>
  </register>
</module>
