# 
# Steps log generated by SDx
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running xocc
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=2117
HOSTNAME=alveo
SELINUX_ROLE_REQUESTED=
XILINX_DSP=
SHELL=/bin/bash
TERM=xterm
MAKEFLAGS=DEVICES=xilinx_u200_xdma_201830_2 TARGETS=hw_emu
HISTSIZE=1000
SSH_CLIENT=150.65.118.112 56311 22
MYVIVADO=
SELINUX_USE_CURRENT_RANGE=
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2019.1/tps/lnx64
HDI_PROCESSOR=x86_64
SYNTH_COMMON=/tools/Xilinx/SDx/2019.1/scripts/rt/data
SSH_TTY=/dev/pts/4
RDI_JAVA_VERSION=9.0.4
LC_ALL=C
RT_TCL_PATH=/tools/Xilinx/SDx/2019.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/tools/Xilinx/SDK/2019.1/bin
RDI_OPT_EXT=.o
MAKEOVERRIDES=${-*-command-variables-*-}
USER=inaba
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
LD_LIBRARY_PATH=/tools/Xilinx/SDx/2019.1/lib/lnx64.o/Default:/tools/Xilinx/SDx/2019.1/lib/lnx64.o:/tools/Xilinx/SDx/2019.1/tps/lnx64/jre9.0.4/lib/:/tools/Xilinx/SDx/2019.1/tps/lnx64/jre9.0.4/lib//server:/tools/Xilinx/SDx/2019.1/lib/lnx64.o/Default:/tools/Xilinx/SDx/2019.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/SDx/2019.1/lib/lnx64.o/Default:/tools/Xilinx/SDx/2019.1/lib/lnx64.o:/tools/Xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/tools/Xilinx/SDx/2019.1/lib/lnx64.o/Default:/tools/Xilinx/SDx/2019.1/lib/lnx64.o:/tools/Xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/tools/Xilinx/SDx/2019.1/lib/lnx64.o/Default:/tools/Xilinx/SDx/2019.1/lib/lnx64.o:/tools/Xilinx/SDx/2019.1/runtime/lib/x86_64:/tools/Xilinx/SDx/2019.1/bin/../lnx64/tools/dot/lib
RDI_PATCHROOT=
TCL_LIBRARY=/tools/Xilinx/SDx/2019.1/tps/tcl/tcl8.5
RDI_PLATFORM=lnx64
XILINXD_LICENSE_FILE=1717@norisuke.jaist.ac.jp
MAKELEVEL=1
RDI_BUILD=yes
TARGETS=hw_emu
MFLAGS=
RT_LIBPATH=/tools/Xilinx/SDx/2019.1/scripts/rt/data
RDI_LIBDIR=/tools/Xilinx/SDx/2019.1/lib/lnx64.o/Default:/tools/Xilinx/SDx/2019.1/lib/lnx64.o
PATH=/tools/Xilinx/Vivado/2019.1/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/SDK/2019.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/SDx/2019.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin:/tools/Xilinx/Vivado/2019.1/gnu/microblaze/lin/bin:/tools/Xilinx/SDx/2019.1/bin:/tools/Xilinx/SDx/2019.1/tps/lnx64/jre9.0.4/bin:/tools/Xilinx/SDK/2019.1/bin:/tools/Xilinx/Vivado/2019.1/bin:/opt/xilinx/xrt/bin:/tools/Xilinx/SDK/2019.1/gnu/microblaze/lin/bin:/tools/Xilinx/SDK/2019.1/gnu/arm/lin/bin:/tools/Xilinx/SDK/2019.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/SDK/2019.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/SDK/2019.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/SDK/2019.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/SDK/2019.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/SDK/2019.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/DocNav:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/opt/cmake/bin:/home/inaba/.local/bin:/home/inaba/bin
MAIL=/var/spool/mail/inaba
PWD=/home/inaba/alveo/DanQ_fhalf
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
LANG=en_US.UTF-8
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2019.1
HDI_APPROOT=/tools/Xilinx/SDx/2019.1
SELINUX_LEVEL_REQUESTED=
XILINX_VIVADO=/tools/Xilinx/Vivado/2019.1
HISTCONTROL=ignoredups
XILINX_SDK=/tools/Xilinx/SDK/2019.1
XILINX_OPENCL=/tools/Xilinx/SDx/2019.1
ISL_IOSTREAMS_RSA=/tools/Xilinx/SDx/2019.1/tps/isl
HOME=/home/inaba
SHLVL=3
RDI_BASEROOT=/tools/Xilinx/SDx
RDI_APPROOT=/tools/Xilinx/SDx/2019.1
LOGNAME=inaba
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:
RDI_JAVA_PLATFORM=
XDG_DATA_DIRS=/home/inaba/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
SSH_CONNECTION=150.65.118.112 56311 150.65.114.35 22
RDI_BINROOT=/tools/Xilinx/SDx/2019.1/bin
LESSOPEN=||/usr/bin/lesspipe.sh %s
XILINX_SDX=/tools/Xilinx/SDx/2019.1
DEVICES=xilinx_u200_xdma_201830_2
RDI_PROG=/tools/Xilinx/SDx/2019.1/bin/unwrapped/lnx64.o/xocc
XDG_RUNTIME_DIR=/run/user/1006
DISPLAY=localhost:14.0
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/tools/Xilinx/SDx/2019.1
HDIPRELDPATH=/tools/Xilinx/SDx/2019.1/lib/lnx64.o/Default:/tools/Xilinx/SDx/2019.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/SDx/2019.1/lib/lnx64.o/Default:/tools/Xilinx/SDx/2019.1/lib/lnx64.o:/tools/Xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/tools/Xilinx/SDx/2019.1/lib/lnx64.o/Default:/tools/Xilinx/SDx/2019.1/lib/lnx64.o:/tools/Xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/tools/Xilinx/SDx/2019.1/lib/lnx64.o/Default:/tools/Xilinx/SDx/2019.1/lib/lnx64.o:/tools/Xilinx/SDx/2019.1/runtime/lib/x86_64:/tools/Xilinx/SDx/2019.1/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2019.1
RDI_DATADIR=/tools/Xilinx/SDx/2019.1/data
RDI_INSTALLROOT=/tools/Xilinx
_=/tools/Xilinx/SDx/2019.1/bin/unwrapped/lnx64.o/xocc
XILINX_RS_PORT=38783
XILINX_RS_SESSION=c35c1cc5-5226-4309-9ade-c8ccefa53958


XOCC command line :
------------------------------------------
/tools/Xilinx/SDx/2019.1/bin/unwrapped/lnx64.o/xocc -t hw_emu --platform xilinx_u200_xdma_201830_2 --save-temps --temp_dir ./_x.hw_emu.xilinx_u200_xdma_201830_2/ -l --nk kerneldl:1 -oxclbin/dl.hw_emu.xilinx_u200_xdma_201830_2.xclbin xclbin/kerneldl.hw_emu.xilinx_u200_xdma_201830_2.xo 
  Options from -O    :  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"
  Options from *.ini : 
  Options from DSA   : 

Target platform : /tools/Xilinx/SDx/2019.1/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm


==========================================
new:  steps log generated by SDx for new launch 
timestamp: 23 Oct 2020 11:08:56
------------------------------------------
step: running sdx_link
timestamp: 23 Oct 2020 11:08:56
cmd: sdx_link --xo /home/inaba/alveo/DanQ_fhalf/xclbin/kerneldl.hw_emu.xilinx_u200_xdma_201830_2.xo --nk kerneldl:1 -keep --xpfm /tools/Xilinx/SDx/2019.1/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target emu --output_dir /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int --temp_dir /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/sys_link
sdx_link status: success
------------------------------------------
step: running vpl
timestamp: 23 Oct 2020 11:09:06
cmd: vpl -t hw_emu -f xilinx_u200_xdma_201830_2 --nk kerneldl:1 -s --xp param:compiler.enablePerformanceTrace=1 --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} --xp misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} --xp misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} --xp misc:BinaryName=dl.hw_emu.xilinx_u200_xdma_201830_2 --output_dir /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int --log_dir /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/logs/link --report_dir /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/reports/link -k /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_info.dat --webtalk_flag SDAccel --temp_dir /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link --emulation_mode debug_waveform --no-info --tlog_dir /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/.tlog/xocc_link_dl.hw_emu.xilinx_u200_xdma_201830_2 --iprepo /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_kerneldl_1_0 --messageDb /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/xocc_link/vpl.pb /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/dr.bd.tcl
   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 23 Oct 2020 11:09:18
   -----------------------
   VPL internal step: source .local/dsa/emu/dynamic_pre_sys_link.tcl
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:305
   timestamp: 23 October 2020 11:09:26
   -----------------------
   VPL internal step: create_project -part xcu200-fsgd2104-2-e -force prj prj
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:345
   timestamp: 23 October 2020 11:09:26
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1312
   timestamp: 23 October 2020 11:09:28
   -----------------------
   VPL internal step: import_files -norecurse .local/dsa/emu/emu.bd 
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1040
   timestamp: 23 October 2020 11:09:35
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files emu.bd]
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1071
   timestamp: 23 October 2020 11:09:42
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1088
   timestamp: 23 October 2020 11:10:19
   -----------------------
   VPL internal step: save_bd_design
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1091
   timestamp: 23 October 2020 11:10:20
   -----------------------
   VPL internal step: add_files .local/dsa/tcl_hooks/xilinx_u200_xdma_201830_2_dynamic_impl.xdc -fileset [current_fileset -constrset]
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1513
   timestamp: 23 October 2020 11:10:21
   -----------------------
   VPL internal step: updating kernel clocks
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1099
   timestamp: 23 October 2020 11:10:21
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:113
   timestamp: 23 October 2020 11:10:21
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:116
   timestamp: 23 October 2020 11:10:21
   -----------------------
   VPL internal step: source .local/dsa/emu/dynamic_post_sys_link.tcl
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1154
   timestamp: 23 October 2020 11:10:21
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:126
   timestamp: 23 October 2020 11:10:21
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:130
   timestamp: 23 October 2020 11:10:21
   -----------------------
   VPL internal step: writing debug ip layout
   File: vpl.tcl:132
   timestamp: 23 October 2020 11:10:21
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files emu.bd]]
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1201
   timestamp: 23 October 2020 11:10:36
   -----------------------
   VPL internal step: add_files output/emu_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1363
   timestamp: 23 October 2020 11:10:40
   -----------------------
   VPL internal step: add_files -norecurse [make_wrapper -top -files [get_files emu.bd ]]
   File: vpl.tcl:10
   timestamp: 23 October 2020 11:10:40
   -----------------------
   VPL internal step: hw_em_common_util::generate_simulation_scripts_and_compile
   File: vpl.tcl:17
   timestamp: 23 October 2020 11:10:42
   -----------------------
   VPL internal step: creating output/_kernel_inst_paths.dat
   File: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1527
   timestamp: 23 October 2020 11:12:00
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 23 Oct 2020 11:12:01
cmd: rtdgen
------------------------------------------
XOCC internal step: generating xclbin xml file
timestamp: 23 Oct 2020 11:12:01
output: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/dl.hw_emu.xilinx_u200_xdma_201830_2.xml
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 23 Oct 2020 11:12:01
cmd: cf2sw -a /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/address_map.xml -sdsl /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/sdsl.dat -xclbin /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/xclbin_orig.xml -rtd /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/dl.hw_emu.xilinx_u200_xdma_201830_2.rtd -o /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/dl.hw_emu.xilinx_u200_xdma_201830_2.xml
XOCC internal step status: success
------------------------------------------
XOCC internal step: writing gdb simulation directory to system emulation file
timestamp: 23 Oct 2020 11:12:02
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 23 Oct 2020 11:12:04
cmd: xclbinutil --key-value SYS:mode:hw_pr --add-section DEBUG_IP_LAYOUT:JSON:/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/behav.xse --force --add-section :JSON:/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/dl.hw_emu.xilinx_u200_xdma_201830_2.rtd --append-section :JSON:/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/dl.hw_emu.xilinx_u200_xdma_201830_2_xml.rtd --add-section BUILD_METADATA:JSON:/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/dl.hw_emu.xilinx_u200_xdma_201830_2_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/dl.hw_emu.xilinx_u200_xdma_201830_2.xml --output /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/dl.hw_emu.xilinx_u200_xdma_201830_2.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 23 Oct 2020 11:12:04
cmd: xclbinutil --quiet --info /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/dl.hw_emu.xilinx_u200_xdma_201830_2.xclbin.info --input /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/link/int/dl.hw_emu.xilinx_u200_xdma_201830_2.xclbin
xclbinutilinfo status: success
------------------------------------------
hw emulation completed
timestamp: 23 Oct 2020 11:12:05
------------------------------------------
XOCC internal step: generating system estimate report file
timestamp: 23 Oct 2020 11:12:05
output: /home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/reports/link/system_estimate_dl.hw_emu.xilinx_u200_xdma_201830_2.xtxt
