library ieee;
use ieee.std_logic_1164.all;
library sls_package;
use sls_package.sls_package;

entity sls_nbit_2sc_struc_vhdl is
	generic (n : integer := 8)
	port(Din 	: in 	std_logic_vector(n-1 downto 0);
		  Dout 	: out std_logic_vector(n-1 downto 0));
end sls_nbit_2sc_struc_vhdl;

architecture struc of sls_nbit_2sc_struc_vhdl is
signal n : std_logic_vector(n-1 downto 0);
	begin
		c(0) <= '1';
		twosc : for k in 0 to n-1 generate
			stage0 : sls_not(x => Din(k), f => n(k));
			stage1 : sls_xor2(x1 => n(k), x2 => c(k), f => Dout(k);
			stage2 : sls_and2(x1 => n(k), x2 => c(k), f => c(k+1);
		end generate;
end struc;
