Subprocess had a non-zero exit.
Last 10 line(s):
Generating RTLIL representation for module `\PC_Adder'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/PC_Module.v
Parsing SystemVerilog input from `/home/vu/RISCV_Pipeline_Core/src/PC_Module.v' to AST representation.
Generating RTLIL representation for module `\PC_Module'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/vu/RISCV_Pipeline_Core/src/Pipeline_Top.v
Fetch_Cycle.v:15: ERROR: Re-definition of module `\fetch_cycle'!

Full log file: 'runs/RUN_2025-04-26_12-08-39/05-yosys-jsonheader/yosys-jsonheader.log'
