DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "U_1"
duLibraryName "NSK600_lib"
duName "dt_emvtest_slave_receiver"
elements [
]
mwi 0
uid 161,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "26.1"
appVersion "2005.3 (Build 74)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest_slave\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest_slave\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest_slave"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest_slave"
)
(vvPair
variable "date"
value "2010-10-28"
)
(vvPair
variable "day"
value "Do"
)
(vvPair
variable "day_long"
value "Donnerstag"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "dt_emvtest_slave"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "dt_emvtest_slave"
)
(vvPair
variable "month"
value "Okt"
)
(vvPair
variable "month_long"
value "Oktober"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest_slave\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_emvtest_slave\\struct.bd"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.1e\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:/Program Files/Mentor Graphics/Precision Synthesis 2005c.115/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "18:17:06"
)
(vvPair
variable "unit"
value "dt_emvtest_slave"
)
(vvPair
variable "user"
value "CHSTRUE"
)
(vvPair
variable "version"
value "2005.3 (Build 74)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2010"
)
(vvPair
variable "yy"
value "10"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 86,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 90
xt "38500,20625,40000,21375"
)
(Line
uid 12,0
sl 0
ro 90
xt "38000,21000,38500,21000"
pts [
"38500,21000"
"38000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "41000,20500,45500,21500"
st "slave_input"
blo "41000,21300"
tm "WireNameMgr"
)
)
)
*2 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "38500,24625,40000,25375"
)
(Line
uid 26,0
sl 0
ro 270
xt "38000,25000,38500,25000"
pts [
"38000,25000"
"38500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "41000,24500,45900,25500"
st "slave_output"
blo "41000,25300"
tm "WireNameMgr"
)
)
)
*3 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-1000,10625,500,11375"
)
(Line
uid 40,0
sl 0
ro 270
xt "500,11000,1000,11000"
pts [
"500,11000"
"1000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "-3300,10500,-2000,11500"
st "clk"
ju 2
blo "-2000,11300"
tm "WireNameMgr"
)
)
)
*4 (GlobalConnector
uid 43,0
shape (Circle
uid 44,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "4000,10000,6000,12000"
radius 1000
)
name (Text
uid 45,0
va (VaSet
font "Arial,8,1"
)
xt "4500,10500,5500,11500"
st "G"
blo "4500,11300"
)
)
*5 (Net
uid 50,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 3,0
)
declText (MLText
uid 51,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,41000,3600"
st "clk                     : std_logic"
)
)
*6 (PortIoIn
uid 52,0
shape (CompositeShape
uid 53,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 54,0
sl 0
ro 270
xt "-1000,12625,500,13375"
)
(Line
uid 55,0
sl 0
ro 270
xt "500,13000,1000,13000"
pts [
"500,13000"
"1000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 56,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 57,0
va (VaSet
)
xt "-4900,12500,-2000,13500"
st "reset_n"
ju 2
blo "-2000,13300"
tm "WireNameMgr"
)
)
)
*7 (GlobalConnector
uid 58,0
shape (Circle
uid 59,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "4000,12000,6000,14000"
radius 1000
)
name (Text
uid 60,0
va (VaSet
font "Arial,8,1"
)
xt "4500,12500,5500,13500"
st "G"
blo "4500,13300"
)
)
*8 (Net
uid 65,0
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 66,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,41000,4400"
st "reset_n                 : std_logic"
)
)
*9 (Blk
uid 161,0
shape (Rectangle
uid 162,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "26000,17000,34000,29000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 163,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*10 (Text
uid 164,0
va (VaSet
font "Arial,8,1"
)
xt "27500,20500,32500,21500"
st "NSK600_lib"
blo "27500,21300"
tm "BdLibraryNameMgr"
)
*11 (Text
uid 165,0
va (VaSet
font "Arial,8,1"
)
xt "27500,21500,38500,22500"
st "dt_emvtest_slave_receiver"
blo "27500,22300"
tm "BlkNameMgr"
)
*12 (Text
uid 166,0
va (VaSet
font "Arial,8,1"
)
xt "27500,22500,29300,23500"
st "U_1"
blo "27500,23300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 167,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 168,0
text (MLText
uid 169,0
va (VaSet
font "Courier New,8,0"
)
xt "27500,30500,27500,30500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 170,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,27250,27750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
gi *13 (BdGenericInterface
uid 171,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 172,0
text (MLText
uid 173,0
va (VaSet
font "Courier New,8,0"
)
xt "34000,17000,34000,17000"
)
header "Generic Declarations"
)
elements [
]
)
blkPorts [
"slave_input"
"clk"
"reset_n"
"rx_value"
"put_rx_value"
"get_tx_data"
"cfg_local_transit_n_vec"
"current_o4cv_ch"
"current_o4cv_ch_byte"
"tx_data"
"slave_output"
"slave_output_enb"
]
)
*14 (Net
uid 198,0
lang 1
decl (Decl
n "rx_value"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 199,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,9400,54500,10200"
st "SIGNAL rx_value                : std_logic_vector(7 DOWNTO 0)"
)
)
*15 (Net
uid 210,0
lang 1
decl (Decl
n "put_rx_value"
t "std_logic"
o 6
suid 6,0
)
declText (MLText
uid 211,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,8600,45000,9400"
st "SIGNAL put_rx_value            : std_logic"
)
)
*16 (Net
uid 246,0
lang 1
decl (Decl
n "get_tx_data"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 247,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,7000,45000,7800"
st "SIGNAL get_tx_data             : std_logic"
)
)
*17 (Net
uid 250,0
decl (Decl
n "cfg_local_transit_n_vec"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 251,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,51500,2800"
st "cfg_local_transit_n_vec : std_logic_vector(15 DOWNTO 0)"
)
)
*18 (HdlText
uid 294,0
optionalChildren [
*19 (EmbeddedText
uid 300,0
commentText (CommentText
uid 301,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 302,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "9000,28000,37000,46000"
)
oxt "0,0,18000,5000"
text (MLText
uid 303,0
va (VaSet
isHidden 1
)
xt "9200,28200,30700,46200"
st "
-- eb1 1                                        

tx_rx_transfer: process(reset_n, clk)
  begin
    if (reset_n = '0') then
      tx_data      <= (others => '0');
      rx_value_mem <= (others => '0');
    elsif (CLK'event and CLK = '1') then
      if put_rx_value = '1' then 
        rx_value_mem <= rx_value;
      end if;
      if get_tx_data = '1' then
        --tx_Data <= current_o4cv_ch & current_o4cv_ch_byte;
        --tx_Data <= \"00001111\";
        tx_data <= rx_value_mem;
      end if;
    end if;
  end process;












"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 18000
visibleWidth 28000
)
)
)
]
shape (Rectangle
uid 295,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "6000,19000,14000,28000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 296,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*20 (Text
uid 297,0
va (VaSet
font "Arial,8,1"
)
xt "9150,24000,10850,25000"
st "eb1"
blo "9150,24800"
tm "HdlTextNameMgr"
)
*21 (Text
uid 298,0
va (VaSet
font "Arial,8,1"
)
xt "9150,25000,9950,26000"
st "1"
blo "9150,25800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 299,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "6250,26250,7750,27750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 20
)
viewiconposition 0
)
*22 (Net
uid 312,0
lang 1
decl (Decl
n "current_o4cv_ch"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 313,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,5400,54500,6200"
st "SIGNAL current_o4cv_ch         : std_logic_vector(3 DOWNTO 0)"
)
)
*23 (Net
uid 322,0
lang 1
decl (Decl
n "current_o4cv_ch_byte"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 10
suid 10,0
)
declText (MLText
uid 323,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,6200,54500,7000"
st "SIGNAL current_o4cv_ch_byte    : std_logic_vector(3 DOWNTO 0)"
)
)
*24 (Net
uid 328,0
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 11,0
)
declText (MLText
uid 329,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,11000,54500,11800"
st "SIGNAL tx_data                 : std_logic_vector(7 DOWNTO 0)"
)
)
*25 (Net
uid 392,0
lang 1
decl (Decl
n "slave_output"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 393,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,41000,6000"
st "slave_output            : std_logic"
)
)
*26 (Net
uid 402,0
lang 1
decl (Decl
n "slave_input"
t "std_logic"
o 13
suid 13,0
)
declText (MLText
uid 403,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,41000,5200"
st "slave_input             : std_logic"
)
)
*27 (Net
uid 496,0
decl (Decl
n "slave_output_enb"
t "std_logic"
o 12
suid 14,0
)
declText (MLText
uid 497,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,41000,6800"
st "slave_output_enb        : std_logic"
)
)
*28 (PortIoOut
uid 506,0
shape (CompositeShape
uid 507,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 508,0
sl 0
ro 270
xt "38500,26625,40000,27375"
)
(Line
uid 509,0
sl 0
ro 270
xt "38000,27000,38500,27000"
pts [
"38000,27000"
"38500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 510,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "41000,26500,47500,27500"
st "slave_output_enb"
blo "41000,27300"
tm "WireNameMgr"
)
)
)
*29 (PortIoIn
uid 560,0
shape (CompositeShape
uid 561,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 562,0
sl 0
ro 270
xt "-1000,17625,500,18375"
)
(Line
uid 563,0
sl 0
ro 270
xt "500,18000,1000,18000"
pts [
"500,18000"
"1000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 564,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 565,0
va (VaSet
)
xt "-11100,17500,-2000,18500"
st "cfg_local_transit_n_vec"
ju 2
blo "-2000,18300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 698,0
decl (Decl
n "rx_value_mem"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 15,0
)
declText (MLText
uid 699,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,32500,800"
st "SIGNAL rx_value_mem            : std_logic_vector(7 DOWNTO 0)"
)
)
*31 (Wire
uid 46,0
shape (OrthoPolyLine
uid 47,0
va (VaSet
vasetType 3
)
xt "1000,11000,4000,11000"
pts [
"1000,11000"
"4000,11000"
]
)
start &3
end &4
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 48,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49,0
va (VaSet
isHidden 1
)
xt "3000,10000,4300,11000"
st "clk"
blo "3000,10800"
tm "WireNameMgr"
)
)
on &5
)
*32 (Wire
uid 61,0
shape (OrthoPolyLine
uid 62,0
va (VaSet
vasetType 3
)
xt "1000,13000,4000,13000"
pts [
"1000,13000"
"4000,13000"
]
)
start &6
end &7
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 63,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64,0
va (VaSet
isHidden 1
)
xt "3000,14000,5900,15000"
st "reset_n"
blo "3000,14800"
tm "WireNameMgr"
)
)
on &8
)
*33 (Wire
uid 190,0
shape (OrthoPolyLine
uid 191,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,22000,26000,22000"
pts [
"26000,22000"
"14000,22000"
]
)
start &9
end &18
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 197,0
va (VaSet
)
xt "15000,21000,20700,22000"
st "rx_value : (7:0)"
blo "15000,21800"
tm "WireNameMgr"
)
)
on &14
)
*34 (Wire
uid 202,0
shape (OrthoPolyLine
uid 203,0
va (VaSet
vasetType 3
)
xt "14000,21000,26000,21000"
pts [
"26000,21000"
"14000,21000"
]
)
start &9
end &18
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "15000,20000,19900,21000"
st "put_rx_value"
blo "15000,20800"
tm "WireNameMgr"
)
)
on &15
)
*35 (Wire
uid 238,0
shape (OrthoPolyLine
uid 239,0
va (VaSet
vasetType 3
)
xt "14000,24000,26000,24000"
pts [
"26000,24000"
"14000,24000"
]
)
start &9
end &18
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 245,0
va (VaSet
)
xt "15000,23000,19600,24000"
st "get_tx_data"
blo "15000,23800"
tm "WireNameMgr"
)
)
on &16
)
*36 (Wire
uid 252,0
shape (OrthoPolyLine
uid 253,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,18000,26000,18000"
pts [
"1000,18000"
"26000,18000"
]
)
start &29
end &9
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 259,0
va (VaSet
)
xt "2000,17000,13700,18000"
st "cfg_local_transit_n_vec : (15:0)"
blo "2000,17800"
tm "WireNameMgr"
)
)
on &17
)
*37 (Wire
uid 304,0
shape (OrthoPolyLine
uid 305,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,25000,26000,25000"
pts [
"26000,25000"
"14000,25000"
]
)
start &9
end &18
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 311,0
va (VaSet
)
xt "15000,24000,23900,25000"
st "current_o4cv_ch : (3:0)"
blo "15000,24800"
tm "WireNameMgr"
)
)
on &22
)
*38 (Wire
uid 314,0
shape (OrthoPolyLine
uid 315,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,26000,26000,26000"
pts [
"26000,26000"
"14000,26000"
]
)
start &9
end &18
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 321,0
va (VaSet
)
xt "15000,25000,25600,26000"
st "current_o4cv_ch_byte : (3:0)"
blo "15000,25800"
tm "WireNameMgr"
)
)
on &23
)
*39 (Wire
uid 330,0
shape (OrthoPolyLine
uid 331,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,27000,26000,27000"
pts [
"14000,27000"
"26000,27000"
]
)
start &18
end &9
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337,0
va (VaSet
)
xt "15000,26000,20300,27000"
st "tx_data : (7:0)"
blo "15000,26800"
tm "WireNameMgr"
)
)
on &24
)
*40 (Wire
uid 384,0
shape (OrthoPolyLine
uid 385,0
va (VaSet
vasetType 3
)
xt "34000,25000,38000,25000"
pts [
"34000,25000"
"38000,25000"
]
)
start &9
end &2
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 391,0
va (VaSet
isHidden 1
)
xt "36000,24000,40900,25000"
st "slave_output"
blo "36000,24800"
tm "WireNameMgr"
)
)
on &25
)
*41 (Wire
uid 394,0
shape (OrthoPolyLine
uid 395,0
va (VaSet
vasetType 3
)
xt "34000,21000,38000,21000"
pts [
"38000,21000"
"34000,21000"
]
)
start &1
end &9
ss 0
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 401,0
va (VaSet
isHidden 1
)
xt "35000,20000,39500,21000"
st "slave_input"
blo "35000,20800"
tm "WireNameMgr"
)
)
on &26
)
*42 (Wire
uid 498,0
shape (OrthoPolyLine
uid 499,0
va (VaSet
vasetType 3
)
xt "34000,27000,38000,27000"
pts [
"34000,27000"
"38000,27000"
]
)
start &9
end &28
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 505,0
va (VaSet
isHidden 1
)
xt "35000,26000,41500,27000"
st "slave_output_enb"
blo "35000,26800"
tm "WireNameMgr"
)
)
on &27
)
*43 (Wire
uid 700,0
shape (OrthoPolyLine
uid 701,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,22000,6000,22000"
pts [
"6000,22000"
"0,22000"
]
)
start &18
sat 4
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 707,0
va (VaSet
)
xt "0,21000,8100,22000"
st "rx_value_mem : (7:0)"
blo "0,21800"
tm "WireNameMgr"
)
)
on &30
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *44 (PackageList
uid 75,0
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 76,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*46 (MLText
uid 77,0
va (VaSet
)
xt "0,1000,11500,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 78,0
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 79,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*48 (Text
uid 80,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*49 (MLText
uid 81,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*50 (Text
uid 82,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*51 (MLText
uid 83,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*52 (Text
uid 84,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*53 (MLText
uid 85,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "82,75,1281,772"
viewArea "-11972,-896,52049,33662"
cachedDiagramExtent "-11100,0,54500,46200"
hasePageBreakOrigin 1
pageBreakOrigin "-84000,0"
active 1
lastUid 1017,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*55 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*56 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
gi *57 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*59 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*60 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*62 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*63 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*65 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*66 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*68 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*69 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*71 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*73 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*75 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,3600,27100,4600"
st "Diagram Signals:"
blo "20000,4400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 16,0
usingSuid 1
emptyRow *76 (LEmptyRow
)
uid 88,0
optionalChildren [
*77 (RefLabelRowHdr
)
*78 (TitleRowHdr
)
*79 (FilterRowHdr
)
*80 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*81 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*82 (GroupColHdr
tm "GroupColHdrMgr"
)
*83 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*84 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*85 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*86 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*87 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*88 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*89 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 3,0
)
)
uid 69,0
)
*90 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 4,0
)
)
uid 71,0
)
*91 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "rx_value"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 200,0
)
*92 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "put_rx_value"
t "std_logic"
o 6
suid 6,0
)
)
uid 212,0
)
*93 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "get_tx_data"
t "std_logic"
o 7
suid 7,0
)
)
uid 248,0
)
*94 (LeafLogPort
port (LogicalPort
decl (Decl
n "cfg_local_transit_n_vec"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 260,0
)
*95 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "current_o4cv_ch"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 324,0
)
*96 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "current_o4cv_ch_byte"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 10
suid 10,0
)
)
uid 326,0
)
*97 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 11,0
)
)
uid 338,0
)
*98 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "slave_output"
t "std_logic"
o 12
suid 12,0
)
)
uid 404,0
)
*99 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "slave_input"
t "std_logic"
o 13
suid 13,0
)
)
uid 406,0
)
*100 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "slave_output_enb"
t "std_logic"
o 12
suid 14,0
)
)
uid 512,0
)
*101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_value_mem"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 15,0
)
)
uid 708,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 101,0
optionalChildren [
*102 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *103 (MRCItem
litem &76
pos 13
dimension 20
)
uid 103,0
optionalChildren [
*104 (MRCItem
litem &77
pos 0
dimension 20
uid 104,0
)
*105 (MRCItem
litem &78
pos 1
dimension 23
uid 105,0
)
*106 (MRCItem
litem &79
pos 2
hidden 1
dimension 20
uid 106,0
)
*107 (MRCItem
litem &89
pos 0
dimension 20
uid 70,0
)
*108 (MRCItem
litem &90
pos 1
dimension 20
uid 72,0
)
*109 (MRCItem
litem &91
pos 2
dimension 20
uid 201,0
)
*110 (MRCItem
litem &92
pos 3
dimension 20
uid 213,0
)
*111 (MRCItem
litem &93
pos 4
dimension 20
uid 249,0
)
*112 (MRCItem
litem &94
pos 5
dimension 20
uid 261,0
)
*113 (MRCItem
litem &95
pos 6
dimension 20
uid 325,0
)
*114 (MRCItem
litem &96
pos 7
dimension 20
uid 327,0
)
*115 (MRCItem
litem &97
pos 8
dimension 20
uid 339,0
)
*116 (MRCItem
litem &98
pos 9
dimension 20
uid 405,0
)
*117 (MRCItem
litem &99
pos 10
dimension 20
uid 407,0
)
*118 (MRCItem
litem &100
pos 11
dimension 20
uid 513,0
)
*119 (MRCItem
litem &101
pos 12
dimension 20
uid 709,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 107,0
optionalChildren [
*120 (MRCItem
litem &80
pos 0
dimension 20
uid 108,0
)
*121 (MRCItem
litem &82
pos 1
dimension 50
uid 109,0
)
*122 (MRCItem
litem &83
pos 2
dimension 100
uid 110,0
)
*123 (MRCItem
litem &84
pos 3
dimension 50
uid 111,0
)
*124 (MRCItem
litem &85
pos 4
dimension 100
uid 112,0
)
*125 (MRCItem
litem &86
pos 5
dimension 100
uid 113,0
)
*126 (MRCItem
litem &87
pos 6
dimension 50
uid 114,0
)
*127 (MRCItem
litem &88
pos 7
dimension 80
uid 115,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 102,0
vaOverrides [
]
)
]
)
uid 87,0
)
)
