ARM GAS  /tmp/cc17Tkj4.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB46:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cc17Tkj4.s 			page 2


  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c ****  SPI_HandleTypeDef hspi1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_SPI1_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
  89:Core/Src/main.c ****   MX_GPIO_Init();
  90:Core/Src/main.c ****   MX_SPI1_Init();
ARM GAS  /tmp/cc17Tkj4.s 			page 3


  91:Core/Src/main.c ****   MX_USB_DEVICE_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Infinite loop */
  97:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  98:Core/Src/main.c ****   while (1)
  99:Core/Src/main.c ****   {
 100:Core/Src/main.c ****     /* USER CODE END WHILE */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 103:Core/Src/main.c ****   }
 104:Core/Src/main.c ****   /* USER CODE END 3 */
 105:Core/Src/main.c **** }
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** /**
 108:Core/Src/main.c ****   * @brief System Clock Configuration
 109:Core/Src/main.c ****   * @retval None
 110:Core/Src/main.c ****   */
 111:Core/Src/main.c **** void SystemClock_Config(void)
 112:Core/Src/main.c **** {
 113:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 115:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 118:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 119:Core/Src/main.c ****   */
 120:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 124:Core/Src/main.c ****   {
 125:Core/Src/main.c ****     Error_Handler();
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 132:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 137:Core/Src/main.c ****   {
 138:Core/Src/main.c ****     Error_Handler();
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 141:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 144:Core/Src/main.c ****   {
 145:Core/Src/main.c ****     Error_Handler();
 146:Core/Src/main.c ****   }
 147:Core/Src/main.c **** }
ARM GAS  /tmp/cc17Tkj4.s 			page 4


 148:Core/Src/main.c **** 
 149:Core/Src/main.c **** /**
 150:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 151:Core/Src/main.c ****   * @param None
 152:Core/Src/main.c ****   * @retval None
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c **** static void MX_SPI1_Init(void)
 155:Core/Src/main.c **** {
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 164:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 165:Core/Src/main.c ****   hspi1.Instance = SPI1;
 166:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 167:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 168:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 169:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 170:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 171:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 172:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 173:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 174:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 175:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 176:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 177:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 178:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 179:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** }
 188:Core/Src/main.c **** 
 189:Core/Src/main.c **** /**
 190:Core/Src/main.c ****   * @brief GPIO Initialization Function
 191:Core/Src/main.c ****   * @param None
 192:Core/Src/main.c ****   * @retval None
 193:Core/Src/main.c ****   */
 194:Core/Src/main.c **** static void MX_GPIO_Init(void)
 195:Core/Src/main.c **** {
  26              		.loc 1 195 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
ARM GAS  /tmp/cc17Tkj4.s 			page 5


  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 48
 196:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 196 3 view .LVU1
  40              		.loc 1 196 20 is_stmt 0 view .LVU2
  41 0004 03AC     		add	r4, sp, #12
  42 0006 1422     		movs	r2, #20
  43 0008 0021     		movs	r1, #0
  44 000a 2000     		movs	r0, r4
  45 000c FFF7FEFF 		bl	memset
  46              	.LVL0:
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 199:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  47              		.loc 1 199 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 199 3 view .LVU4
  50              		.loc 1 199 3 view .LVU5
  51 0010 124B     		ldr	r3, .L2
  52 0012 5A69     		ldr	r2, [r3, #20]
  53 0014 8021     		movs	r1, #128
  54 0016 8902     		lsls	r1, r1, #10
  55 0018 0A43     		orrs	r2, r1
  56 001a 5A61     		str	r2, [r3, #20]
  57              		.loc 1 199 3 view .LVU6
  58 001c 5A69     		ldr	r2, [r3, #20]
  59 001e 0A40     		ands	r2, r1
  60 0020 0192     		str	r2, [sp, #4]
  61              		.loc 1 199 3 view .LVU7
  62 0022 019A     		ldr	r2, [sp, #4]
  63              	.LBE4:
  64              		.loc 1 199 3 view .LVU8
 200:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  65              		.loc 1 200 3 view .LVU9
  66              	.LBB5:
  67              		.loc 1 200 3 view .LVU10
  68              		.loc 1 200 3 view .LVU11
  69 0024 5A69     		ldr	r2, [r3, #20]
  70 0026 8021     		movs	r1, #128
  71 0028 C902     		lsls	r1, r1, #11
  72 002a 0A43     		orrs	r2, r1
  73 002c 5A61     		str	r2, [r3, #20]
  74              		.loc 1 200 3 view .LVU12
  75 002e 5B69     		ldr	r3, [r3, #20]
  76 0030 0B40     		ands	r3, r1
  77 0032 0293     		str	r3, [sp, #8]
  78              		.loc 1 200 3 view .LVU13
  79 0034 029B     		ldr	r3, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 200 3 view .LVU14
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 203:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
  82              		.loc 1 203 3 view .LVU15
  83 0036 0A4D     		ldr	r5, .L2+4
ARM GAS  /tmp/cc17Tkj4.s 			page 6


  84 0038 0022     		movs	r2, #0
  85 003a 4021     		movs	r1, #64
  86 003c 2800     		movs	r0, r5
  87 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
  88              	.LVL1:
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /*Configure GPIO pin : PB6 */
 206:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6;
  89              		.loc 1 206 3 view .LVU16
  90              		.loc 1 206 23 is_stmt 0 view .LVU17
  91 0042 4023     		movs	r3, #64
  92 0044 0393     		str	r3, [sp, #12]
 207:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  93              		.loc 1 207 3 is_stmt 1 view .LVU18
  94              		.loc 1 207 24 is_stmt 0 view .LVU19
  95 0046 3F3B     		subs	r3, r3, #63
  96 0048 0493     		str	r3, [sp, #16]
 208:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  97              		.loc 1 208 3 is_stmt 1 view .LVU20
  98              		.loc 1 208 24 is_stmt 0 view .LVU21
  99 004a 0023     		movs	r3, #0
 100 004c 0593     		str	r3, [sp, #20]
 209:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 101              		.loc 1 209 3 is_stmt 1 view .LVU22
 102              		.loc 1 209 25 is_stmt 0 view .LVU23
 103 004e 0693     		str	r3, [sp, #24]
 210:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 104              		.loc 1 210 3 is_stmt 1 view .LVU24
 105 0050 2100     		movs	r1, r4
 106 0052 2800     		movs	r0, r5
 107 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 108              	.LVL2:
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** }
 109              		.loc 1 212 1 is_stmt 0 view .LVU25
 110 0058 09B0     		add	sp, sp, #36
 111              		@ sp needed
 112 005a 30BD     		pop	{r4, r5, pc}
 113              	.L3:
 114              		.align	2
 115              	.L2:
 116 005c 00100240 		.word	1073876992
 117 0060 00040048 		.word	1207960576
 118              		.cfi_endproc
 119              	.LFE46:
 121              		.section	.text.Error_Handler,"ax",%progbits
 122              		.align	1
 123              		.global	Error_Handler
 124              		.syntax unified
 125              		.code	16
 126              		.thumb_func
 128              	Error_Handler:
 129              	.LFB47:
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** /* USER CODE END 4 */
ARM GAS  /tmp/cc17Tkj4.s 			page 7


 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** /**
 219:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 220:Core/Src/main.c ****   * @retval None
 221:Core/Src/main.c ****   */
 222:Core/Src/main.c **** void Error_Handler(void)
 223:Core/Src/main.c **** {
 130              		.loc 1 223 1 is_stmt 1 view -0
 131              		.cfi_startproc
 132              		@ Volatile: function does not return.
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 0, uses_anonymous_args = 0
 135              		@ link register save eliminated.
 224:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 225:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 226:Core/Src/main.c ****   __disable_irq();
 136              		.loc 1 226 3 view .LVU27
 137              	.LBB6:
 138              	.LBI6:
 139              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc17Tkj4.s 			page 8


  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  /tmp/cc17Tkj4.s 			page 9


  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 140              		.loc 2 140 27 view .LVU28
 141              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 142              		.loc 2 142 3 view .LVU29
 143              		.syntax divided
 144              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 145 0000 72B6     		cpsid i
 146              	@ 0 "" 2
 147              		.thumb
 148              		.syntax unified
ARM GAS  /tmp/cc17Tkj4.s 			page 10


 149              	.L5:
 150              	.LBE7:
 151              	.LBE6:
 227:Core/Src/main.c ****   while (1)
 152              		.loc 1 227 3 view .LVU30
 228:Core/Src/main.c ****   {
 229:Core/Src/main.c ****   }
 153              		.loc 1 229 3 view .LVU31
 227:Core/Src/main.c ****   while (1)
 154              		.loc 1 227 9 view .LVU32
 155 0002 FEE7     		b	.L5
 156              		.cfi_endproc
 157              	.LFE47:
 159              		.section	.text.MX_SPI1_Init,"ax",%progbits
 160              		.align	1
 161              		.syntax unified
 162              		.code	16
 163              		.thumb_func
 165              	MX_SPI1_Init:
 166              	.LFB45:
 155:Core/Src/main.c **** 
 167              		.loc 1 155 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171 0000 10B5     		push	{r4, lr}
 172              	.LCFI2:
 173              		.cfi_def_cfa_offset 8
 174              		.cfi_offset 4, -8
 175              		.cfi_offset 14, -4
 165:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 176              		.loc 1 165 3 view .LVU34
 165:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 177              		.loc 1 165 18 is_stmt 0 view .LVU35
 178 0002 1148     		ldr	r0, .L9
 179 0004 114B     		ldr	r3, .L9+4
 180 0006 0360     		str	r3, [r0]
 166:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 181              		.loc 1 166 3 is_stmt 1 view .LVU36
 166:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 182              		.loc 1 166 19 is_stmt 0 view .LVU37
 183 0008 8223     		movs	r3, #130
 184 000a 5B00     		lsls	r3, r3, #1
 185 000c 4360     		str	r3, [r0, #4]
 167:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 186              		.loc 1 167 3 is_stmt 1 view .LVU38
 167:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 187              		.loc 1 167 24 is_stmt 0 view .LVU39
 188 000e 8023     		movs	r3, #128
 189 0010 1B02     		lsls	r3, r3, #8
 190 0012 8360     		str	r3, [r0, #8]
 168:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 191              		.loc 1 168 3 is_stmt 1 view .LVU40
 168:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 192              		.loc 1 168 23 is_stmt 0 view .LVU41
 193 0014 C023     		movs	r3, #192
 194 0016 9B00     		lsls	r3, r3, #2
ARM GAS  /tmp/cc17Tkj4.s 			page 11


 195 0018 C360     		str	r3, [r0, #12]
 169:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 196              		.loc 1 169 3 is_stmt 1 view .LVU42
 169:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 197              		.loc 1 169 26 is_stmt 0 view .LVU43
 198 001a 0023     		movs	r3, #0
 199 001c 0361     		str	r3, [r0, #16]
 170:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 200              		.loc 1 170 3 is_stmt 1 view .LVU44
 170:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 201              		.loc 1 170 23 is_stmt 0 view .LVU45
 202 001e 4361     		str	r3, [r0, #20]
 171:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 203              		.loc 1 171 3 is_stmt 1 view .LVU46
 171:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 204              		.loc 1 171 18 is_stmt 0 view .LVU47
 205 0020 8022     		movs	r2, #128
 206 0022 9200     		lsls	r2, r2, #2
 207 0024 8261     		str	r2, [r0, #24]
 172:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 208              		.loc 1 172 3 is_stmt 1 view .LVU48
 172:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 209              		.loc 1 172 32 is_stmt 0 view .LVU49
 210 0026 F93A     		subs	r2, r2, #249
 211 0028 FF3A     		subs	r2, r2, #255
 212 002a C261     		str	r2, [r0, #28]
 173:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 213              		.loc 1 173 3 is_stmt 1 view .LVU50
 173:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 214              		.loc 1 173 23 is_stmt 0 view .LVU51
 215 002c 0362     		str	r3, [r0, #32]
 174:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 216              		.loc 1 174 3 is_stmt 1 view .LVU52
 174:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 217              		.loc 1 174 21 is_stmt 0 view .LVU53
 218 002e 4362     		str	r3, [r0, #36]
 175:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 219              		.loc 1 175 3 is_stmt 1 view .LVU54
 175:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 220              		.loc 1 175 29 is_stmt 0 view .LVU55
 221 0030 8362     		str	r3, [r0, #40]
 176:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 222              		.loc 1 176 3 is_stmt 1 view .LVU56
 176:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 223              		.loc 1 176 28 is_stmt 0 view .LVU57
 224 0032 0721     		movs	r1, #7
 225 0034 C162     		str	r1, [r0, #44]
 177:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 226              		.loc 1 177 3 is_stmt 1 view .LVU58
 177:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 227              		.loc 1 177 24 is_stmt 0 view .LVU59
 228 0036 0363     		str	r3, [r0, #48]
 178:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 229              		.loc 1 178 3 is_stmt 1 view .LVU60
 178:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 230              		.loc 1 178 23 is_stmt 0 view .LVU61
 231 0038 4263     		str	r2, [r0, #52]
ARM GAS  /tmp/cc17Tkj4.s 			page 12


 179:Core/Src/main.c ****   {
 232              		.loc 1 179 3 is_stmt 1 view .LVU62
 179:Core/Src/main.c ****   {
 233              		.loc 1 179 7 is_stmt 0 view .LVU63
 234 003a FFF7FEFF 		bl	HAL_SPI_Init
 235              	.LVL3:
 179:Core/Src/main.c ****   {
 236              		.loc 1 179 6 discriminator 1 view .LVU64
 237 003e 0028     		cmp	r0, #0
 238 0040 00D1     		bne	.L8
 187:Core/Src/main.c **** 
 239              		.loc 1 187 1 view .LVU65
 240              		@ sp needed
 241 0042 10BD     		pop	{r4, pc}
 242              	.L8:
 181:Core/Src/main.c ****   }
 243              		.loc 1 181 5 is_stmt 1 view .LVU66
 244 0044 FFF7FEFF 		bl	Error_Handler
 245              	.LVL4:
 246              	.L10:
 247              		.align	2
 248              	.L9:
 249 0048 00000000 		.word	hspi1
 250 004c 00300140 		.word	1073819648
 251              		.cfi_endproc
 252              	.LFE45:
 254              		.section	.text.SystemClock_Config,"ax",%progbits
 255              		.align	1
 256              		.global	SystemClock_Config
 257              		.syntax unified
 258              		.code	16
 259              		.thumb_func
 261              	SystemClock_Config:
 262              	.LFB44:
 112:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 263              		.loc 1 112 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 96
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 10B5     		push	{r4, lr}
 268              	.LCFI3:
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 4, -8
 271              		.cfi_offset 14, -4
 272 0002 98B0     		sub	sp, sp, #96
 273              	.LCFI4:
 274              		.cfi_def_cfa_offset 104
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 275              		.loc 1 113 3 view .LVU68
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 276              		.loc 1 113 22 is_stmt 0 view .LVU69
 277 0004 0BAC     		add	r4, sp, #44
 278 0006 3422     		movs	r2, #52
 279 0008 0021     		movs	r1, #0
 280 000a 2000     		movs	r0, r4
 281 000c FFF7FEFF 		bl	memset
 282              	.LVL5:
ARM GAS  /tmp/cc17Tkj4.s 			page 13


 114:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 283              		.loc 1 114 3 is_stmt 1 view .LVU70
 114:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 284              		.loc 1 114 22 is_stmt 0 view .LVU71
 285 0010 1022     		movs	r2, #16
 286 0012 0021     		movs	r1, #0
 287 0014 07A8     		add	r0, sp, #28
 288 0016 FFF7FEFF 		bl	memset
 289              	.LVL6:
 115:Core/Src/main.c **** 
 290              		.loc 1 115 3 is_stmt 1 view .LVU72
 115:Core/Src/main.c **** 
 291              		.loc 1 115 28 is_stmt 0 view .LVU73
 292 001a 1822     		movs	r2, #24
 293 001c 0021     		movs	r1, #0
 294 001e 01A8     		add	r0, sp, #4
 295 0020 FFF7FEFF 		bl	memset
 296              	.LVL7:
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 297              		.loc 1 120 3 is_stmt 1 view .LVU74
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 298              		.loc 1 120 36 is_stmt 0 view .LVU75
 299 0024 2023     		movs	r3, #32
 300 0026 0B93     		str	r3, [sp, #44]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 301              		.loc 1 121 3 is_stmt 1 view .LVU76
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 302              		.loc 1 121 32 is_stmt 0 view .LVU77
 303 0028 1F3B     		subs	r3, r3, #31
 304 002a 1393     		str	r3, [sp, #76]
 122:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 305              		.loc 1 122 3 is_stmt 1 view .LVU78
 123:Core/Src/main.c ****   {
 306              		.loc 1 123 3 view .LVU79
 123:Core/Src/main.c ****   {
 307              		.loc 1 123 7 is_stmt 0 view .LVU80
 308 002c 2000     		movs	r0, r4
 309 002e FFF7FEFF 		bl	HAL_RCC_OscConfig
 310              	.LVL8:
 123:Core/Src/main.c ****   {
 311              		.loc 1 123 6 discriminator 1 view .LVU81
 312 0032 0028     		cmp	r0, #0
 313 0034 18D1     		bne	.L15
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 314              		.loc 1 130 3 is_stmt 1 view .LVU82
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 315              		.loc 1 130 31 is_stmt 0 view .LVU83
 316 0036 07A8     		add	r0, sp, #28
 317 0038 0723     		movs	r3, #7
 318 003a 0793     		str	r3, [sp, #28]
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 319              		.loc 1 132 3 is_stmt 1 view .LVU84
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 320              		.loc 1 132 34 is_stmt 0 view .LVU85
 321 003c 043B     		subs	r3, r3, #4
 322 003e 4360     		str	r3, [r0, #4]
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
ARM GAS  /tmp/cc17Tkj4.s 			page 14


 323              		.loc 1 133 3 is_stmt 1 view .LVU86
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 324              		.loc 1 133 35 is_stmt 0 view .LVU87
 325 0040 0023     		movs	r3, #0
 326 0042 8360     		str	r3, [r0, #8]
 134:Core/Src/main.c **** 
 327              		.loc 1 134 3 is_stmt 1 view .LVU88
 134:Core/Src/main.c **** 
 328              		.loc 1 134 36 is_stmt 0 view .LVU89
 329 0044 C360     		str	r3, [r0, #12]
 136:Core/Src/main.c ****   {
 330              		.loc 1 136 3 is_stmt 1 view .LVU90
 136:Core/Src/main.c ****   {
 331              		.loc 1 136 7 is_stmt 0 view .LVU91
 332 0046 0121     		movs	r1, #1
 333 0048 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 334              	.LVL9:
 136:Core/Src/main.c ****   {
 335              		.loc 1 136 6 discriminator 1 view .LVU92
 336 004c 0028     		cmp	r0, #0
 337 004e 0DD1     		bne	.L16
 140:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 338              		.loc 1 140 3 is_stmt 1 view .LVU93
 140:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 339              		.loc 1 140 38 is_stmt 0 view .LVU94
 340 0050 01A8     		add	r0, sp, #4
 341 0052 8023     		movs	r3, #128
 342 0054 9B02     		lsls	r3, r3, #10
 343 0056 0193     		str	r3, [sp, #4]
 141:Core/Src/main.c **** 
 344              		.loc 1 141 3 is_stmt 1 view .LVU95
 141:Core/Src/main.c **** 
 345              		.loc 1 141 35 is_stmt 0 view .LVU96
 346 0058 0023     		movs	r3, #0
 347 005a 4361     		str	r3, [r0, #20]
 143:Core/Src/main.c ****   {
 348              		.loc 1 143 3 is_stmt 1 view .LVU97
 143:Core/Src/main.c ****   {
 349              		.loc 1 143 7 is_stmt 0 view .LVU98
 350 005c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 351              	.LVL10:
 143:Core/Src/main.c ****   {
 352              		.loc 1 143 6 discriminator 1 view .LVU99
 353 0060 0028     		cmp	r0, #0
 354 0062 05D1     		bne	.L17
 147:Core/Src/main.c **** 
 355              		.loc 1 147 1 view .LVU100
 356 0064 18B0     		add	sp, sp, #96
 357              		@ sp needed
 358 0066 10BD     		pop	{r4, pc}
 359              	.L15:
 125:Core/Src/main.c ****   }
 360              		.loc 1 125 5 is_stmt 1 view .LVU101
 361 0068 FFF7FEFF 		bl	Error_Handler
 362              	.LVL11:
 363              	.L16:
 138:Core/Src/main.c ****   }
ARM GAS  /tmp/cc17Tkj4.s 			page 15


 364              		.loc 1 138 5 view .LVU102
 365 006c FFF7FEFF 		bl	Error_Handler
 366              	.LVL12:
 367              	.L17:
 145:Core/Src/main.c ****   }
 368              		.loc 1 145 5 view .LVU103
 369 0070 FFF7FEFF 		bl	Error_Handler
 370              	.LVL13:
 371              		.cfi_endproc
 372              	.LFE44:
 374              		.section	.text.main,"ax",%progbits
 375              		.align	1
 376              		.global	main
 377              		.syntax unified
 378              		.code	16
 379              		.thumb_func
 381              	main:
 382              	.LFB43:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 383              		.loc 1 67 1 view -0
 384              		.cfi_startproc
 385              		@ Volatile: function does not return.
 386              		@ args = 0, pretend = 0, frame = 0
 387              		@ frame_needed = 0, uses_anonymous_args = 0
 388 0000 10B5     		push	{r4, lr}
 389              	.LCFI5:
 390              		.cfi_def_cfa_offset 8
 391              		.cfi_offset 4, -8
 392              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 393              		.loc 1 75 3 view .LVU105
 394 0002 FFF7FEFF 		bl	HAL_Init
 395              	.LVL14:
  82:Core/Src/main.c **** 
 396              		.loc 1 82 3 view .LVU106
 397 0006 FFF7FEFF 		bl	SystemClock_Config
 398              	.LVL15:
  89:Core/Src/main.c ****   MX_SPI1_Init();
 399              		.loc 1 89 3 view .LVU107
 400 000a FFF7FEFF 		bl	MX_GPIO_Init
 401              	.LVL16:
  90:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 402              		.loc 1 90 3 view .LVU108
 403 000e FFF7FEFF 		bl	MX_SPI1_Init
 404              	.LVL17:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 405              		.loc 1 91 3 view .LVU109
 406 0012 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 407              	.LVL18:
 408              	.L19:
  98:Core/Src/main.c ****   {
 409              		.loc 1 98 3 view .LVU110
 103:Core/Src/main.c ****   /* USER CODE END 3 */
 410              		.loc 1 103 3 view .LVU111
  98:Core/Src/main.c ****   {
 411              		.loc 1 98 9 view .LVU112
 412 0016 FEE7     		b	.L19
ARM GAS  /tmp/cc17Tkj4.s 			page 16


 413              		.cfi_endproc
 414              	.LFE43:
 416              		.global	hspi1
 417              		.section	.bss.hspi1,"aw",%nobits
 418              		.align	2
 421              	hspi1:
 422 0000 00000000 		.space	100
 422      00000000 
 422      00000000 
 422      00000000 
 422      00000000 
 423              		.text
 424              	.Letext0:
 425              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 426              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 427              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 428              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 429              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 430              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 431              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 432              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 433              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 434              		.file 12 "USB_DEVICE/App/usb_device.h"
 435              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 436              		.file 14 "<built-in>"
ARM GAS  /tmp/cc17Tkj4.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc17Tkj4.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/cc17Tkj4.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cc17Tkj4.s:116    .text.MX_GPIO_Init:0000005c $d
     /tmp/cc17Tkj4.s:122    .text.Error_Handler:00000000 $t
     /tmp/cc17Tkj4.s:128    .text.Error_Handler:00000000 Error_Handler
     /tmp/cc17Tkj4.s:160    .text.MX_SPI1_Init:00000000 $t
     /tmp/cc17Tkj4.s:165    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/cc17Tkj4.s:249    .text.MX_SPI1_Init:00000048 $d
     /tmp/cc17Tkj4.s:421    .bss.hspi1:00000000 hspi1
     /tmp/cc17Tkj4.s:255    .text.SystemClock_Config:00000000 $t
     /tmp/cc17Tkj4.s:261    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc17Tkj4.s:375    .text.main:00000000 $t
     /tmp/cc17Tkj4.s:381    .text.main:00000000 main
     /tmp/cc17Tkj4.s:418    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_USB_DEVICE_Init
