{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 23:44:15 2019 " "Info: Processing started: Wed May 08 23:44:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Proj_Hardware EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Proj_Hardware" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "Critical Warning: No exact pin location assignment(s) for 48 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWR " "Info: Pin MemWR not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MemWR } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 9 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "USExt " "Info: Pin USExt not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { USExt } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 10 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { USExt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IorD\[0\] " "Info: Pin IorD\[0\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { IorD[0] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { IorD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IorD\[1\] " "Info: Pin IorD\[1\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { IorD[1] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { IorD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IorD\[2\] " "Info: Pin IorD\[2\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { IorD[2] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { IorD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcA\[0\] " "Info: Pin ALUSrcA\[0\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALUSrcA[0] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUSrcA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcA\[1\] " "Info: Pin ALUSrcA\[1\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALUSrcA[1] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUSrcA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcB\[0\] " "Info: Pin ALUSrcB\[0\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALUSrcB[0] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUSrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcB\[1\] " "Info: Pin ALUSrcB\[1\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALUSrcB[1] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUSrcB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSource\[0\] " "Info: Pin PCSource\[0\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCSource[0] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCSource[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSource\[1\] " "Info: Pin PCSource\[1\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCSource[1] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCSource[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUorMem " "Info: Pin ALUorMem not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALUorMem } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 16 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUorMem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst\[0\] " "Info: Pin RegDst\[0\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegDst[0] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegDst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst\[1\] " "Info: Pin RegDst\[1\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegDst[1] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegDst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemToReg\[0\] " "Info: Pin MemToReg\[0\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MemToReg[0] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemToReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemToReg\[1\] " "Info: Pin MemToReg\[1\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MemToReg[1] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemToReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemToReg\[2\] " "Info: Pin MemToReg\[2\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MemToReg[2] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemToReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemToReg\[3\] " "Info: Pin MemToReg\[3\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MemToReg[3] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemToReg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRWrite " "Info: Pin IRWrite not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { IRWrite } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 20 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp\[0\] " "Info: Pin ALUOp\[0\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALUOp[0] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp\[1\] " "Info: Pin ALUOp\[1\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALUOp[1] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp\[2\] " "Info: Pin ALUOp\[2\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALUOp[2] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCWrite " "Info: Pin PCWrite not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCWrite } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 22 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Info: Pin RegWrite not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegWrite } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 23 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AWrite " "Info: Pin AWrite not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AWrite } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 24 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BWrite " "Info: Pin BWrite not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { BWrite } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 25 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { BWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutWrite " "Info: Pin ALUOutWrite not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALUOutWrite } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 26 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOutWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Info: Pin state\[0\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { state[0] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Info: Pin state\[1\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { state[1] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Info: Pin state\[2\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { state[2] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Info: Pin state\[3\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { state[3] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[4\] " "Info: Pin state\[4\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { state[4] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[5\] " "Info: Pin state\[5\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { state[5] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[6\] " "Info: Pin state\[6\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { state[6] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { clock } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { reset } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 5 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[5\] " "Info: Pin funct\[5\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[5] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 6 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[4\] " "Info: Pin funct\[4\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[4] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 6 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[3\] " "Info: Pin funct\[3\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[3] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 6 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[2\] " "Info: Pin funct\[2\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[2] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 6 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[0\] " "Info: Pin funct\[0\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[0] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 6 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[1\] " "Info: Pin funct\[1\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[1] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 6 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[5\] " "Info: Pin Opcode\[5\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { Opcode[5] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 7 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[4\] " "Info: Pin Opcode\[4\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { Opcode[4] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 7 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[3\] " "Info: Pin Opcode\[3\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { Opcode[3] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 7 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[2\] " "Info: Pin Opcode\[2\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { Opcode[2] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 7 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[0\] " "Info: Pin Opcode\[0\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { Opcode[0] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 7 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[1\] " "Info: Pin Opcode\[1\] not assigned to an exact location on the device" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { Opcode[1] } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 7 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { clock } } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 4 -1 0 } } { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 3.3V 13 34 0 " "Info: Number of I/O pins in group: 47 (unused VREF, 3.3V VCCIO, 13 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.540 ns register register " "Info: Estimated most critical path is register to register delay of 1.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[3\]~reg0 1 REG LAB_X30_Y1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y1; Fanout = 12; REG Node = 'state\[3\]~reg0'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[3]~reg0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.272 ns) 0.498 ns PCSource\[0\]~0 2 COMB LAB_X31_Y1 2 " "Info: 2: + IC(0.226 ns) + CELL(0.272 ns) = 0.498 ns; Loc. = LAB_X31_Y1; Fanout = 2; COMB Node = 'PCSource\[0\]~0'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { state[3]~reg0 PCSource[0]~0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.746 ns) 1.540 ns PCSource\[0\]~reg0 3 REG LAB_X30_Y1 1 " "Info: 3: + IC(0.296 ns) + CELL(0.746 ns) = 1.540 ns; Loc. = LAB_X30_Y1; Fanout = 1; REG Node = 'PCSource\[0\]~reg0'" {  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { PCSource[0]~0 PCSource[0]~reg0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/UnidadeControle.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 66.10 % ) " "Info: Total cell delay = 1.018 ns ( 66.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.522 ns ( 33.90 % ) " "Info: Total interconnect delay = 0.522 ns ( 33.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/insbs/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { state[3]~reg0 PCSource[0]~0 PCSource[0]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Warning: Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWR 0 " "Info: Pin \"MemWR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "USExt 0 " "Info: Pin \"USExt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IorD\[0\] 0 " "Info: Pin \"IorD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IorD\[1\] 0 " "Info: Pin \"IorD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IorD\[2\] 0 " "Info: Pin \"IorD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUSrcA\[0\] 0 " "Info: Pin \"ALUSrcA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUSrcA\[1\] 0 " "Info: Pin \"ALUSrcA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUSrcB\[0\] 0 " "Info: Pin \"ALUSrcB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUSrcB\[1\] 0 " "Info: Pin \"ALUSrcB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCSource\[0\] 0 " "Info: Pin \"PCSource\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCSource\[1\] 0 " "Info: Pin \"PCSource\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUorMem 0 " "Info: Pin \"ALUorMem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDst\[0\] 0 " "Info: Pin \"RegDst\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDst\[1\] 0 " "Info: Pin \"RegDst\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemToReg\[0\] 0 " "Info: Pin \"MemToReg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemToReg\[1\] 0 " "Info: Pin \"MemToReg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemToReg\[2\] 0 " "Info: Pin \"MemToReg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemToReg\[3\] 0 " "Info: Pin \"MemToReg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRWrite 0 " "Info: Pin \"IRWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOp\[0\] 0 " "Info: Pin \"ALUOp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOp\[1\] 0 " "Info: Pin \"ALUOp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOp\[2\] 0 " "Info: Pin \"ALUOp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCWrite 0 " "Info: Pin \"PCWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWrite 0 " "Info: Pin \"RegWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AWrite 0 " "Info: Pin \"AWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BWrite 0 " "Info: Pin \"BWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutWrite 0 " "Info: Pin \"ALUOutWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Info: Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Info: Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[2\] 0 " "Info: Pin \"state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[3\] 0 " "Info: Pin \"state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[4\] 0 " "Info: Pin \"state\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[5\] 0 " "Info: Pin \"state\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[6\] 0 " "Info: Pin \"state\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/Proj_Hardware.fit.smsg " "Info: Generated suppressed messages file D:/Users/insbs/Desktop/ProjetoVerilog - modIvan/Proj_Hardware.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Info: Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 23:44:18 2019 " "Info: Processing ended: Wed May 08 23:44:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
