

================================================================
== Vivado HLS Report for 'PE'
================================================================
* Date:           Sun Mar 22 14:27:39 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.170 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      109|      109| 0.545 us | 0.545 us |  109|  109|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      108|      108|        27|          -|          -|     4|    no    |
        | + Loop 1.1  |        4|        4|         1|          1|          1|     4|    yes   |
        | + Loop 1.2  |       18|       18|         4|          1|          1|    16|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      6|        0|      324|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        2|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      242|    -|
|Register             |        0|      -|      377|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        2|      6|      377|      630|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE139_local_C  |        2|  0|   0|    0|     4|   32|     1|          128|
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |               |        2|  0|   0|    0|     4|   32|     1|          128|
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln479_1_fu_715_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln479_fu_711_p2               |     *    |      3|  0|  20|          32|          32|
    |add_ln435_fu_337_p2               |     +    |      0|  0|   4|           3|           1|
    |add_ln440_fu_349_p2               |     +    |      0|  0|   4|           3|           1|
    |add_ln446_fu_399_p2               |     +    |      0|  0|   6|           4|           4|
    |add_ln449_fu_440_p2               |     +    |      0|  0|   6|           5|           1|
    |add_ln452_4_fu_644_p2             |     +    |      0|  0|   6|           5|           1|
    |add_ln454_4_fu_630_p2             |     +    |      0|  0|   6|           4|           1|
    |add_ln479_7_fu_700_p2             |     +    |      0|  0|   6|           4|           4|
    |add_ln479_fu_719_p2               |     +    |      0|  0|  32|          32|          32|
    |c2_fu_446_p2                      |     +    |      0|  0|   3|           1|           2|
    |c5_fu_524_p2                      |     +    |      0|  0|   3|           1|           2|
    |c6_6_fu_590_p2                    |     +    |      0|  0|   3|           1|           2|
    |c6_fu_355_p2                      |     +    |      0|  0|   3|           2|           1|
    |c7_4_fu_624_p2                    |     +    |      0|  0|   3|           2|           1|
    |c7_fu_410_p2                      |     +    |      0|  0|   3|           2|           1|
    |tmp_5_fu_723_p2                   |     +    |      0|  0|  32|          32|          32|
    |and_ln480_16_fu_486_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln480_17_fu_498_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln480_18_fu_510_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln480_19_fu_550_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln480_20_fu_576_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln480_fu_428_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln435_fu_331_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln440_fu_343_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln442_fu_361_p2              |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln449_fu_434_p2              |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln452_fu_452_p2              |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln454_fu_504_p2              |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln456_fu_492_p2              |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln480_1_fu_422_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln480_8_fu_466_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln480_9_fu_544_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln480_fu_416_p2              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp1_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln479_4_fu_602_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln479_fu_596_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln480_4_fu_570_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln480_fu_530_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln446_4_fu_375_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln446_fu_367_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln449_fu_516_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln452_4_fu_650_p3          |  select  |      0|  0|   5|           1|           1|
    |select_ln452_fu_582_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln454_fu_636_p3            |  select  |      0|  0|   4|           1|           1|
    |select_ln479_4_fu_616_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln479_fu_608_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln480_10_fu_472_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln480_11_fu_536_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln480_12_fu_556_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln480_fu_458_p3            |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln480_4_fu_564_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln480_fu_480_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      6|  0| 324|         228|         218|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_c61_0_phi_fu_313_p4  |   9|          2|    2|          4|
    |c2_0_reg_265                    |   9|          2|    2|          4|
    |c5_0_reg_287                    |   9|          2|    2|          4|
    |c61_0_reg_309                   |   9|          2|    2|          4|
    |c6_0_reg_232                    |   9|          2|    2|          4|
    |c72_0_reg_320                   |   9|          2|    2|          4|
    |c7_0_reg_243                    |   9|          2|    2|          4|
    |fifo_A_in_V_V_blk_n             |   9|          2|    1|          2|
    |fifo_A_out_V_V_blk_n            |   9|          2|    1|          2|
    |fifo_B_in_V_V_blk_n             |   9|          2|    1|          2|
    |fifo_B_out_V_V_blk_n            |   9|          2|    1|          2|
    |fifo_C_drain_out_V_blk_n        |   9|          2|    1|          2|
    |indvar_flatten20_reg_276        |   9|          2|    5|         10|
    |indvar_flatten46_reg_254        |   9|          2|    5|         10|
    |indvar_flatten53_reg_210        |   9|          2|    3|          6|
    |indvar_flatten6_reg_298         |   9|          2|    4|          8|
    |indvar_flatten_reg_221          |   9|          2|    3|          6|
    |local_C_address0                |  15|          3|    2|          6|
    |real_start                      |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 242|         52|   46|         99|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln435_reg_735                     |   3|   0|    3|          0|
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |c2_0_reg_265                          |   2|   0|    2|          0|
    |c5_0_reg_287                          |   2|   0|    2|          0|
    |c61_0_reg_309                         |   2|   0|    2|          0|
    |c6_0_reg_232                          |   2|   0|    2|          0|
    |c72_0_reg_320                         |   2|   0|    2|          0|
    |c7_0_reg_243                          |   2|   0|    2|          0|
    |icmp_ln449_reg_758                    |   1|   0|    1|          0|
    |indvar_flatten20_reg_276              |   5|   0|    5|          0|
    |indvar_flatten46_reg_254              |   5|   0|    5|          0|
    |indvar_flatten53_reg_210              |   3|   0|    3|          0|
    |indvar_flatten6_reg_298               |   4|   0|    4|          0|
    |indvar_flatten_reg_221                |   3|   0|    3|          0|
    |local_C_addr_4_reg_827                |   2|   0|    2|          0|
    |local_C_addr_4_reg_827_pp1_iter2_reg  |   2|   0|    2|          0|
    |mul_ln479_1_reg_838                   |  32|   0|   32|          0|
    |mul_ln479_reg_833                     |  32|   0|   32|          0|
    |p_Repl2_10_reg_822                    |  32|   0|   32|          0|
    |p_Repl2_11_reg_807                    |  32|   0|   32|          0|
    |p_Repl2_12_reg_812                    |  32|   0|   32|          0|
    |p_Repl2_s_reg_817                     |  32|   0|   32|          0|
    |select_ln479_4_reg_786                |   2|   0|    2|          0|
    |select_ln479_reg_781                  |   2|   0|    2|          0|
    |select_ln480_12_reg_772               |   1|   0|    1|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |icmp_ln449_reg_758                    |  64|  32|    1|          0|
    |select_ln480_12_reg_772               |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 377|  64|  251|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |         PE         | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |         PE         | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |         PE         | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |         PE         | return value |
|ap_done                    | out |    1| ap_ctrl_hs |         PE         | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |         PE         | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |         PE         | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |         PE         | return value |
|start_out                  | out |    1| ap_ctrl_hs |         PE         | return value |
|start_write                | out |    1| ap_ctrl_hs |         PE         | return value |
|fifo_A_in_V_V_dout         |  in |   64|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_read         | out |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_out_V_V_din         | out |   64|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_write       | out |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_B_in_V_V_dout         |  in |   64|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_read         | out |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_out_V_V_din         | out |   64|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_write       | out |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_C_drain_out_V_din     | out |   32|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_write   | out |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 4, States = { 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 9 6 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_C_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str280, i32 0, i32 0, [1 x i8]* @p_str281, [1 x i8]* @p_str282, [1 x i8]* @p_str283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str284, [1 x i8]* @p_str285)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str252, i32 0, i32 0, [1 x i8]* @p_str253, [1 x i8]* @p_str254, [1 x i8]* @p_str255, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str256, [1 x i8]* @p_str257)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str245, i32 0, i32 0, [1 x i8]* @p_str246, [1 x i8]* @p_str247, [1 x i8]* @p_str248, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str249, [1 x i8]* @p_str250)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str210, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str212, [1 x i8]* @p_str213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str214, [1 x i8]* @p_str215)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str203, i32 0, i32 0, [1 x i8]* @p_str204, [1 x i8]* @p_str205, [1 x i8]* @p_str206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str207, [1 x i8]* @p_str208)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.59ns)   --->   "%local_C = alloca [4 x i32], align 4" [src/kernel_xilinx.cpp:433]   --->   Operation 15 'alloca' 'local_C' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "br label %.preheader223" [src/kernel_xilinx.cpp:435]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten53 = phi i3 [ 0, %0 ], [ %add_ln435, %.preheader223.loopexit ]" [src/kernel_xilinx.cpp:435]   --->   Operation 17 'phi' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.49ns)   --->   "%icmp_ln435 = icmp eq i3 %indvar_flatten53, -4" [src/kernel_xilinx.cpp:435]   --->   Operation 18 'icmp' 'icmp_ln435' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.26ns)   --->   "%add_ln435 = add i3 %indvar_flatten53, 1" [src/kernel_xilinx.cpp:435]   --->   Operation 19 'add' 'add_ln435' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln435, label %2, label %.preheader223.preheader" [src/kernel_xilinx.cpp:435]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 21 'speclooptripcount' 'empty_89' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.60ns)   --->   "br label %.preheader221" [src/kernel_xilinx.cpp:440]   --->   Operation 22 'br' <Predicate = (!icmp_ln435)> <Delay = 0.60>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:497]   --->   Operation 23 'ret' <Predicate = (icmp_ln435)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %.preheader223.preheader ], [ %add_ln440, %hls_label_12 ]" [src/kernel_xilinx.cpp:440]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%c6_0 = phi i2 [ 0, %.preheader223.preheader ], [ %select_ln446_4, %hls_label_12 ]" [src/kernel_xilinx.cpp:446]   --->   Operation 25 'phi' 'c6_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%c7_0 = phi i2 [ 0, %.preheader223.preheader ], [ %c7, %hls_label_12 ]"   --->   Operation 26 'phi' 'c7_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.49ns)   --->   "%icmp_ln440 = icmp eq i3 %indvar_flatten, -4" [src/kernel_xilinx.cpp:440]   --->   Operation 27 'icmp' 'icmp_ln440' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.26ns)   --->   "%add_ln440 = add i3 %indvar_flatten, 1" [src/kernel_xilinx.cpp:440]   --->   Operation 28 'add' 'add_ln440' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln440, label %.preheader217.preheader, label %hls_label_12" [src/kernel_xilinx.cpp:440]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.23ns)   --->   "%c6 = add i2 %c6_0, 1" [src/kernel_xilinx.cpp:440]   --->   Operation 30 'add' 'c6' <Predicate = (!icmp_ln440)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.34ns)   --->   "%icmp_ln442 = icmp eq i2 %c7_0, -2" [src/kernel_xilinx.cpp:442]   --->   Operation 32 'icmp' 'icmp_ln442' <Predicate = (!icmp_ln440)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln446 = select i1 %icmp_ln442, i2 0, i2 %c7_0" [src/kernel_xilinx.cpp:446]   --->   Operation 33 'select' 'select_ln446' <Predicate = (!icmp_ln440)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln446_4 = select i1 %icmp_ln442, i2 %c6, i2 %c6_0" [src/kernel_xilinx.cpp:446]   --->   Operation 34 'select' 'select_ln446_4' <Predicate = (!icmp_ln440)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln442 = zext i2 %select_ln446_4 to i4" [src/kernel_xilinx.cpp:442]   --->   Operation 35 'zext' 'zext_ln442' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [src/kernel_xilinx.cpp:442]   --->   Operation 36 'specregionbegin' 'tmp' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:443]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln446, i1 false)" [src/kernel_xilinx.cpp:446]   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln446 = zext i3 %tmp_2 to i4" [src/kernel_xilinx.cpp:446]   --->   Operation 39 'zext' 'zext_ln446' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.26ns)   --->   "%add_ln446 = add i4 %zext_ln442, %zext_ln446" [src/kernel_xilinx.cpp:446]   --->   Operation 40 'add' 'add_ln446' <Predicate = (!icmp_ln440)> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln446_4 = zext i4 %add_ln446 to i64" [src/kernel_xilinx.cpp:446]   --->   Operation 41 'zext' 'zext_ln446_4' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr [4 x i32]* %local_C, i64 0, i64 %zext_ln446_4" [src/kernel_xilinx.cpp:446]   --->   Operation 42 'getelementptr' 'local_C_addr' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.59ns)   --->   "store i32 0, i32* %local_C_addr, align 4" [src/kernel_xilinx.cpp:446]   --->   Operation 43 'store' <Predicate = (!icmp_ln440)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp)" [src/kernel_xilinx.cpp:447]   --->   Operation 44 'specregionend' 'empty_86' <Predicate = (!icmp_ln440)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.23ns)   --->   "%c7 = add i2 %select_ln446, 1" [src/kernel_xilinx.cpp:442]   --->   Operation 45 'add' 'c7' <Predicate = (!icmp_ln440)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader221" [src/kernel_xilinx.cpp:442]   --->   Operation 46 'br' <Predicate = (!icmp_ln440)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.60>
ST_4 : Operation 47 [1/1] (0.60ns)   --->   "br label %.preheader217" [src/kernel_xilinx.cpp:480]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten46 = phi i5 [ %add_ln449, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:449]   --->   Operation 48 'phi' 'indvar_flatten46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%c2_0 = phi i2 [ %select_ln449, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:449]   --->   Operation 49 'phi' 'c2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i5 [ %select_ln452_4, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:452]   --->   Operation 50 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%c5_0 = phi i2 [ %select_ln452, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:452]   --->   Operation 51 'phi' 'c5_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i4 [ %select_ln454, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:454]   --->   Operation 52 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%c61_0 = phi i2 [ %select_ln479_4, %hls_label_13_end ], [ 0, %.preheader217.preheader ]" [src/kernel_xilinx.cpp:479]   --->   Operation 53 'phi' 'c61_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%c72_0 = phi i2 [ %c7_4, %hls_label_13_end ], [ 0, %.preheader217.preheader ]"   --->   Operation 54 'phi' 'c72_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.34ns)   --->   "%icmp_ln480 = icmp eq i2 %c2_0, 1" [src/kernel_xilinx.cpp:480]   --->   Operation 55 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.34ns)   --->   "%icmp_ln480_1 = icmp eq i2 %c5_0, 1" [src/kernel_xilinx.cpp:480]   --->   Operation 56 'icmp' 'icmp_ln480_1' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln480 = and i1 %icmp_ln480, %icmp_ln480_1" [src/kernel_xilinx.cpp:480]   --->   Operation 57 'and' 'and_ln480' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.63ns)   --->   "%icmp_ln449 = icmp eq i5 %indvar_flatten46, -16" [src/kernel_xilinx.cpp:449]   --->   Operation 58 'icmp' 'icmp_ln449' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.34ns)   --->   "%add_ln449 = add i5 %indvar_flatten46, 1" [src/kernel_xilinx.cpp:449]   --->   Operation 59 'add' 'add_ln449' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln449, label %.preheader223.loopexit, label %hls_label_13_begin" [src/kernel_xilinx.cpp:449]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.23ns)   --->   "%c2 = add i2 1, %c2_0" [src/kernel_xilinx.cpp:449]   --->   Operation 61 'add' 'c2' <Predicate = (!icmp_ln449)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.63ns)   --->   "%icmp_ln452 = icmp eq i5 %indvar_flatten20, 8" [src/kernel_xilinx.cpp:452]   --->   Operation 62 'icmp' 'icmp_ln452' <Predicate = (!icmp_ln449)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.27ns)   --->   "%select_ln480 = select i1 %icmp_ln452, i2 0, i2 %c5_0" [src/kernel_xilinx.cpp:480]   --->   Operation 63 'select' 'select_ln480' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.34ns)   --->   "%icmp_ln480_8 = icmp eq i2 %c2_0, 0" [src/kernel_xilinx.cpp:480]   --->   Operation 64 'icmp' 'icmp_ln480_8' <Predicate = (!icmp_ln449)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln480_19)   --->   "%select_ln480_10 = select i1 %icmp_ln452, i1 %icmp_ln480_8, i1 %icmp_ln480" [src/kernel_xilinx.cpp:480]   --->   Operation 65 'select' 'select_ln480_10' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.12ns)   --->   "%xor_ln480 = xor i1 %icmp_ln452, true" [src/kernel_xilinx.cpp:480]   --->   Operation 66 'xor' 'xor_ln480' <Predicate = (!icmp_ln449)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln480_12)   --->   "%and_ln480_16 = and i1 %and_ln480, %xor_ln480" [src/kernel_xilinx.cpp:480]   --->   Operation 67 'and' 'and_ln480_16' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.34ns)   --->   "%icmp_ln456 = icmp eq i2 %c72_0, -2" [src/kernel_xilinx.cpp:456]   --->   Operation 68 'icmp' 'icmp_ln456' <Predicate = (!icmp_ln449)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln480_20)   --->   "%and_ln480_17 = and i1 %icmp_ln456, %xor_ln480" [src/kernel_xilinx.cpp:480]   --->   Operation 69 'and' 'and_ln480_17' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.65ns)   --->   "%icmp_ln454 = icmp eq i4 %indvar_flatten6, 4" [src/kernel_xilinx.cpp:454]   --->   Operation 70 'icmp' 'icmp_ln454' <Predicate = (!icmp_ln449)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln480_18 = and i1 %icmp_ln454, %xor_ln480" [src/kernel_xilinx.cpp:480]   --->   Operation 71 'and' 'and_ln480_18' <Predicate = (!icmp_ln449)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.27ns)   --->   "%select_ln449 = select i1 %icmp_ln452, i2 %c2, i2 %c2_0" [src/kernel_xilinx.cpp:449]   --->   Operation 72 'select' 'select_ln449' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.23ns)   --->   "%c5 = add i2 1, %select_ln480" [src/kernel_xilinx.cpp:452]   --->   Operation 73 'add' 'c5' <Predicate = (!icmp_ln449)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.12ns)   --->   "%or_ln480 = or i1 %and_ln480_18, %icmp_ln452" [src/kernel_xilinx.cpp:480]   --->   Operation 74 'or' 'or_ln480' <Predicate = (!icmp_ln449)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.27ns)   --->   "%select_ln480_11 = select i1 %or_ln480, i2 0, i2 %c61_0" [src/kernel_xilinx.cpp:480]   --->   Operation 75 'select' 'select_ln480_11' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.34ns)   --->   "%icmp_ln480_9 = icmp eq i2 %select_ln480, 0" [src/kernel_xilinx.cpp:480]   --->   Operation 76 'icmp' 'icmp_ln480_9' <Predicate = (!icmp_ln449)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln480_19 = and i1 %select_ln480_10, %icmp_ln480_9" [src/kernel_xilinx.cpp:480]   --->   Operation 77 'and' 'and_ln480_19' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln480_12 = select i1 %and_ln480_18, i1 %and_ln480_19, i1 %and_ln480_16" [src/kernel_xilinx.cpp:480]   --->   Operation 78 'select' 'select_ln480_12' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln480_20)   --->   "%xor_ln480_4 = xor i1 %icmp_ln454, true" [src/kernel_xilinx.cpp:480]   --->   Operation 79 'xor' 'xor_ln480_4' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln480_20)   --->   "%or_ln480_4 = or i1 %icmp_ln452, %xor_ln480_4" [src/kernel_xilinx.cpp:480]   --->   Operation 80 'or' 'or_ln480_4' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln480_20 = and i1 %and_ln480_17, %or_ln480_4" [src/kernel_xilinx.cpp:480]   --->   Operation 81 'and' 'and_ln480_20' <Predicate = (!icmp_ln449)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.27ns)   --->   "%select_ln452 = select i1 %and_ln480_18, i2 %c5, i2 %select_ln480" [src/kernel_xilinx.cpp:452]   --->   Operation 82 'select' 'select_ln452' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.23ns)   --->   "%c6_6 = add i2 1, %select_ln480_11" [src/kernel_xilinx.cpp:454]   --->   Operation 83 'add' 'c6_6' <Predicate = (!icmp_ln449)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln479)   --->   "%or_ln479 = or i1 %and_ln480_20, %and_ln480_18" [src/kernel_xilinx.cpp:479]   --->   Operation 84 'or' 'or_ln479' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln479)   --->   "%or_ln479_4 = or i1 %or_ln479, %icmp_ln452" [src/kernel_xilinx.cpp:479]   --->   Operation 85 'or' 'or_ln479_4' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln479 = select i1 %or_ln479_4, i2 0, i2 %c72_0" [src/kernel_xilinx.cpp:479]   --->   Operation 86 'select' 'select_ln479' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.27ns)   --->   "%select_ln479_4 = select i1 %and_ln480_20, i2 %c6_6, i2 %select_ln480_11" [src/kernel_xilinx.cpp:479]   --->   Operation 87 'select' 'select_ln479_4' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %select_ln480_12, label %1, label %hls_label_13_end" [src/kernel_xilinx.cpp:480]   --->   Operation 88 'br' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.23ns)   --->   "%c7_4 = add i2 %select_ln479, 1" [src/kernel_xilinx.cpp:456]   --->   Operation 89 'add' 'c7_4' <Predicate = (!icmp_ln449)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.33ns)   --->   "%add_ln454_4 = add i4 %indvar_flatten6, 1" [src/kernel_xilinx.cpp:454]   --->   Operation 90 'add' 'add_ln454_4' <Predicate = (!icmp_ln449)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.35ns)   --->   "%select_ln454 = select i1 %or_ln480, i4 1, i4 %add_ln454_4" [src/kernel_xilinx.cpp:454]   --->   Operation 91 'select' 'select_ln454' <Predicate = (!icmp_ln449)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.34ns)   --->   "%add_ln452_4 = add i5 %indvar_flatten20, 1" [src/kernel_xilinx.cpp:452]   --->   Operation 92 'add' 'add_ln452_4' <Predicate = (!icmp_ln449)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.27ns)   --->   "%select_ln452_4 = select i1 %icmp_ln452, i5 1, i5 %add_ln452_4" [src/kernel_xilinx.cpp:452]   --->   Operation 93 'select' 'select_ln452_4' <Predicate = (!icmp_ln449)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i2 %select_ln479_4 to i4" [src/kernel_xilinx.cpp:479]   --->   Operation 94 'zext' 'zext_ln479' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.45ns)   --->   "%p_Result_4 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_A_in_V_V)" [src/kernel_xilinx.cpp:460]   --->   Operation 95 'read' 'p_Result_4' <Predicate = (!icmp_ln449)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_Repl2_11 = trunc i64 %p_Result_4 to i32" [src/kernel_xilinx.cpp:463]   --->   Operation 96 'trunc' 'p_Repl2_11' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_Repl2_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Result_4, i32 32, i32 63)" [src/kernel_xilinx.cpp:463]   --->   Operation 97 'partselect' 'p_Repl2_12' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.45ns)   --->   "%p_Result_s = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_B_in_V_V)" [src/kernel_xilinx.cpp:469]   --->   Operation 98 'read' 'p_Result_s' <Predicate = (!icmp_ln449)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_Repl2_s = trunc i64 %p_Result_s to i32" [src/kernel_xilinx.cpp:472]   --->   Operation 99 'trunc' 'p_Repl2_s' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%p_Repl2_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Result_s, i32 32, i32 63)" [src/kernel_xilinx.cpp:472]   --->   Operation 100 'partselect' 'p_Repl2_10' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln479, i1 false)" [src/kernel_xilinx.cpp:479]   --->   Operation 101 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln479_7 = zext i3 %tmp_3 to i4" [src/kernel_xilinx.cpp:479]   --->   Operation 102 'zext' 'zext_ln479_7' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.26ns)   --->   "%add_ln479_7 = add i4 %zext_ln479_7, %zext_ln479" [src/kernel_xilinx.cpp:479]   --->   Operation 103 'add' 'add_ln479_7' <Predicate = (!icmp_ln449)> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln479_8 = zext i4 %add_ln479_7 to i64" [src/kernel_xilinx.cpp:479]   --->   Operation 104 'zext' 'zext_ln479_8' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%local_C_addr_4 = getelementptr [4 x i32]* %local_C, i64 0, i64 %zext_ln479_8" [src/kernel_xilinx.cpp:479]   --->   Operation 105 'getelementptr' 'local_C_addr_4' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_B_out_V_V, i64 %p_Result_s)" [src/kernel_xilinx.cpp:485]   --->   Operation 106 'write' <Predicate = (!icmp_ln449)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 107 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_A_out_V_V, i64 %p_Result_4)" [src/kernel_xilinx.cpp:490]   --->   Operation 107 'write' <Predicate = (!icmp_ln449)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 108 [2/2] (0.59ns)   --->   "%local_C_load = load i32* %local_C_addr_4, align 4" [src/kernel_xilinx.cpp:479]   --->   Operation 108 'load' 'local_C_load' <Predicate = (!icmp_ln449)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 109 [1/1] (3.17ns)   --->   "%mul_ln479 = mul nsw i32 %p_Repl2_11, %p_Repl2_s" [src/kernel_xilinx.cpp:479]   --->   Operation 109 'mul' 'mul_ln479' <Predicate = (!icmp_ln449)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (3.17ns)   --->   "%mul_ln479_1 = mul nsw i32 %p_Repl2_12, %p_Repl2_10" [src/kernel_xilinx.cpp:479]   --->   Operation 110 'mul' 'mul_ln479_1' <Predicate = (!icmp_ln449)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 111 'speclooptripcount' 'empty_88' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)" [src/kernel_xilinx.cpp:456]   --->   Operation 112 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:457]   --->   Operation 113 'specpipeline' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_8 : Operation 114 [1/2] (0.59ns)   --->   "%local_C_load = load i32* %local_C_addr_4, align 4" [src/kernel_xilinx.cpp:479]   --->   Operation 114 'load' 'local_C_load' <Predicate = (!icmp_ln449)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln479 = add i32 %mul_ln479_1, %mul_ln479" [src/kernel_xilinx.cpp:479]   --->   Operation 115 'add' 'add_ln479' <Predicate = (!icmp_ln449)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 116 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp_5 = add nsw i32 %local_C_load, %add_ln479" [src/kernel_xilinx.cpp:479]   --->   Operation 116 'add' 'tmp_5' <Predicate = (!icmp_ln449)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (0.59ns)   --->   "store i32 %tmp_5, i32* %local_C_addr_4, align 4" [src/kernel_xilinx.cpp:479]   --->   Operation 117 'store' <Predicate = (!icmp_ln449)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 118 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %fifo_C_drain_out_V, i32 %tmp_5)" [src/kernel_xilinx.cpp:481]   --->   Operation 118 'write' <Predicate = (select_ln480_12)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "br label %hls_label_13_end" [src/kernel_xilinx.cpp:481]   --->   Operation 119 'br' <Predicate = (select_ln480_12)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_s)" [src/kernel_xilinx.cpp:492]   --->   Operation 120 'specregionend' 'empty_87' <Predicate = (!icmp_ln449)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader217" [src/kernel_xilinx.cpp:456]   --->   Operation 121 'br' <Predicate = (!icmp_ln449)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader223"   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
local_C            (alloca           ) [ 0011111111]
br_ln435           (br               ) [ 0111111111]
indvar_flatten53   (phi              ) [ 0010000000]
icmp_ln435         (icmp             ) [ 0011111111]
add_ln435          (add              ) [ 0111111111]
br_ln435           (br               ) [ 0000000000]
empty_89           (speclooptripcount) [ 0000000000]
br_ln440           (br               ) [ 0011111111]
ret_ln497          (ret              ) [ 0000000000]
indvar_flatten     (phi              ) [ 0001000000]
c6_0               (phi              ) [ 0001000000]
c7_0               (phi              ) [ 0001000000]
icmp_ln440         (icmp             ) [ 0011111111]
add_ln440          (add              ) [ 0011111111]
br_ln440           (br               ) [ 0000000000]
c6                 (add              ) [ 0000000000]
empty              (speclooptripcount) [ 0000000000]
icmp_ln442         (icmp             ) [ 0000000000]
select_ln446       (select           ) [ 0000000000]
select_ln446_4     (select           ) [ 0011111111]
zext_ln442         (zext             ) [ 0000000000]
tmp                (specregionbegin  ) [ 0000000000]
specpipeline_ln443 (specpipeline     ) [ 0000000000]
tmp_2              (bitconcatenate   ) [ 0000000000]
zext_ln446         (zext             ) [ 0000000000]
add_ln446          (add              ) [ 0000000000]
zext_ln446_4       (zext             ) [ 0000000000]
local_C_addr       (getelementptr    ) [ 0000000000]
store_ln446        (store            ) [ 0000000000]
empty_86           (specregionend    ) [ 0000000000]
c7                 (add              ) [ 0011111111]
br_ln442           (br               ) [ 0011111111]
br_ln480           (br               ) [ 0011111111]
indvar_flatten46   (phi              ) [ 0000010000]
c2_0               (phi              ) [ 0000010000]
indvar_flatten20   (phi              ) [ 0000010000]
c5_0               (phi              ) [ 0000010000]
indvar_flatten6    (phi              ) [ 0000010000]
c61_0              (phi              ) [ 0000010000]
c72_0              (phi              ) [ 0000010000]
icmp_ln480         (icmp             ) [ 0000000000]
icmp_ln480_1       (icmp             ) [ 0000000000]
and_ln480          (and              ) [ 0000000000]
icmp_ln449         (icmp             ) [ 0011111111]
add_ln449          (add              ) [ 0011111111]
br_ln449           (br               ) [ 0000000000]
c2                 (add              ) [ 0000000000]
icmp_ln452         (icmp             ) [ 0000000000]
select_ln480       (select           ) [ 0000000000]
icmp_ln480_8       (icmp             ) [ 0000000000]
select_ln480_10    (select           ) [ 0000000000]
xor_ln480          (xor              ) [ 0000000000]
and_ln480_16       (and              ) [ 0000000000]
icmp_ln456         (icmp             ) [ 0000000000]
and_ln480_17       (and              ) [ 0000000000]
icmp_ln454         (icmp             ) [ 0000000000]
and_ln480_18       (and              ) [ 0000000000]
select_ln449       (select           ) [ 0011111111]
c5                 (add              ) [ 0000000000]
or_ln480           (or               ) [ 0000000000]
select_ln480_11    (select           ) [ 0000000000]
icmp_ln480_9       (icmp             ) [ 0000000000]
and_ln480_19       (and              ) [ 0000000000]
select_ln480_12    (select           ) [ 0000011110]
xor_ln480_4        (xor              ) [ 0000000000]
or_ln480_4         (or               ) [ 0000000000]
and_ln480_20       (and              ) [ 0000000000]
select_ln452       (select           ) [ 0011111111]
c6_6               (add              ) [ 0000000000]
or_ln479           (or               ) [ 0000000000]
or_ln479_4         (or               ) [ 0000000000]
select_ln479       (select           ) [ 0000011000]
select_ln479_4     (select           ) [ 0011111111]
br_ln480           (br               ) [ 0000000000]
c7_4               (add              ) [ 0011111111]
add_ln454_4        (add              ) [ 0000000000]
select_ln454       (select           ) [ 0011111111]
add_ln452_4        (add              ) [ 0000000000]
select_ln452_4     (select           ) [ 0011111111]
zext_ln479         (zext             ) [ 0000000000]
p_Result_4         (read             ) [ 0000000000]
p_Repl2_11         (trunc            ) [ 0000010100]
p_Repl2_12         (partselect       ) [ 0000010100]
p_Result_s         (read             ) [ 0000000000]
p_Repl2_s          (trunc            ) [ 0000010100]
p_Repl2_10         (partselect       ) [ 0000010100]
tmp_3              (bitconcatenate   ) [ 0000000000]
zext_ln479_7       (zext             ) [ 0000000000]
add_ln479_7        (add              ) [ 0000000000]
zext_ln479_8       (zext             ) [ 0000000000]
local_C_addr_4     (getelementptr    ) [ 0000010110]
write_ln485        (write            ) [ 0000000000]
write_ln490        (write            ) [ 0000000000]
mul_ln479          (mul              ) [ 0000010010]
mul_ln479_1        (mul              ) [ 0000010010]
empty_88           (speclooptripcount) [ 0000000000]
tmp_s              (specregionbegin  ) [ 0000000000]
specpipeline_ln457 (specpipeline     ) [ 0000000000]
local_C_load       (load             ) [ 0000000000]
add_ln479          (add              ) [ 0000000000]
tmp_5              (add              ) [ 0000000000]
store_ln479        (store            ) [ 0000000000]
write_ln481        (write            ) [ 0000000000]
br_ln481           (br               ) [ 0000000000]
empty_87           (specregionend    ) [ 0000000000]
br_ln456           (br               ) [ 0011111111]
br_ln0             (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_B_out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_C_drain_out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str252"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str255"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str256"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str257"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str245"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str247"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str248"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str250"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str203"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str207"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="local_C_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_Result_4_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_4/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Result_s_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln485_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="64" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln485/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln490_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="64" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln490/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln481_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln481/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="local_C_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_addr/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2"/>
<pin id="206" dir="0" index="4" bw="2" slack="0"/>
<pin id="207" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
<pin id="209" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln446/3 local_C_load/7 store_ln479/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="local_C_addr_4_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_addr_4/6 "/>
</bind>
</comp>

<comp id="210" class="1005" name="indvar_flatten53_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="1"/>
<pin id="212" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten53 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="indvar_flatten53_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten53/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_flatten_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="1"/>
<pin id="223" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="c6_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="1"/>
<pin id="234" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="c6_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="2" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_0/3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="c7_0_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="1"/>
<pin id="245" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c7_0 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="c7_0_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="2" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_0/3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="indvar_flatten46_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="1"/>
<pin id="256" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten46 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvar_flatten46_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten46/5 "/>
</bind>
</comp>

<comp id="265" class="1005" name="c2_0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="1"/>
<pin id="267" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c2_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="c2_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_0/5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="indvar_flatten20_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten20 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar_flatten20_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten20/5 "/>
</bind>
</comp>

<comp id="287" class="1005" name="c5_0_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="1"/>
<pin id="289" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c5_0 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="c5_0_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_0/5 "/>
</bind>
</comp>

<comp id="298" class="1005" name="indvar_flatten6_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="1"/>
<pin id="300" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="indvar_flatten6_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/5 "/>
</bind>
</comp>

<comp id="309" class="1005" name="c61_0_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="1"/>
<pin id="311" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c61_0 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="c61_0_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c61_0/5 "/>
</bind>
</comp>

<comp id="320" class="1005" name="c72_0_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="1"/>
<pin id="322" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c72_0 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="c72_0_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c72_0/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln435_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln435/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln435_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln435/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln440_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln440/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln440_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln440/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="c6_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c6/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln442_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln442/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln446_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="2" slack="0"/>
<pin id="370" dir="0" index="2" bw="2" slack="0"/>
<pin id="371" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln446/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln446_4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="0" index="2" bw="2" slack="0"/>
<pin id="379" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln446_4/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln442_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln442/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln446_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln446/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln446_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="3" slack="0"/>
<pin id="402" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln446/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln446_4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln446_4/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="c7_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c7/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln480_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln480_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480_1/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln480_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln480/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln449_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln449/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln449_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln449/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="c2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="2" slack="0"/>
<pin id="449" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln452_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln452/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln480_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="2" slack="0"/>
<pin id="461" dir="0" index="2" bw="2" slack="0"/>
<pin id="462" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln480/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln480_8_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480_8/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln480_10_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln480_10/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xor_ln480_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln480/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="and_ln480_16_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln480_16/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln456_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="2" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln456/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="and_ln480_17_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln480_17/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln454_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="4" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln454/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="and_ln480_18_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln480_18/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln449_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="0" index="2" bw="2" slack="0"/>
<pin id="520" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln449/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="c5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="2" slack="0"/>
<pin id="527" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln480_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln480/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln480_11_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="0"/>
<pin id="539" dir="0" index="2" bw="2" slack="0"/>
<pin id="540" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln480_11/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln480_9_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="0" index="1" bw="2" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480_9/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="and_ln480_19_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln480_19/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln480_12_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln480_12/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln480_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln480_4/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln480_4_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln480_4/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="and_ln480_20_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln480_20/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln452_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="0" index="2" bw="2" slack="0"/>
<pin id="586" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln452/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="c6_6_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c6_6/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="or_ln479_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln479/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="or_ln479_4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln479_4/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln479_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="0" index="2" bw="2" slack="0"/>
<pin id="612" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln479/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln479_4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="2" slack="0"/>
<pin id="619" dir="0" index="2" bw="2" slack="0"/>
<pin id="620" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln479_4/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="c7_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c7_4/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln454_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln454_4/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln454_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="0"/>
<pin id="639" dir="0" index="2" bw="4" slack="0"/>
<pin id="640" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln454/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln452_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln452_4/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln452_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="5" slack="0"/>
<pin id="653" dir="0" index="2" bw="5" slack="0"/>
<pin id="654" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln452_4/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln479_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="1"/>
<pin id="660" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln479/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="p_Repl2_11_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="0"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_11/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_Repl2_12_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="0" index="2" bw="7" slack="0"/>
<pin id="669" dir="0" index="3" bw="7" slack="0"/>
<pin id="670" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_12/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_Repl2_s_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_s/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="p_Repl2_10_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="0"/>
<pin id="682" dir="0" index="2" bw="7" slack="0"/>
<pin id="683" dir="0" index="3" bw="7" slack="0"/>
<pin id="684" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_10/6 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="3" slack="0"/>
<pin id="691" dir="0" index="1" bw="2" slack="1"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln479_7_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln479_7/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln479_7_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="0"/>
<pin id="702" dir="0" index="1" bw="2" slack="0"/>
<pin id="703" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln479_7/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln479_8_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="0"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln479_8/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="mul_ln479_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="0" index="1" bw="32" slack="1"/>
<pin id="714" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln479/7 "/>
</bind>
</comp>

<comp id="715" class="1004" name="mul_ln479_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="0" index="1" bw="32" slack="1"/>
<pin id="718" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln479_1/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln479_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="0" index="1" bw="32" slack="1"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln479/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="731" class="1005" name="icmp_ln435_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln435 "/>
</bind>
</comp>

<comp id="735" class="1005" name="add_ln435_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="0"/>
<pin id="737" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln435 "/>
</bind>
</comp>

<comp id="743" class="1005" name="add_ln440_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="3" slack="0"/>
<pin id="745" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln440 "/>
</bind>
</comp>

<comp id="748" class="1005" name="select_ln446_4_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="2" slack="0"/>
<pin id="750" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln446_4 "/>
</bind>
</comp>

<comp id="753" class="1005" name="c7_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="0"/>
<pin id="755" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c7 "/>
</bind>
</comp>

<comp id="758" class="1005" name="icmp_ln449_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln449 "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln449_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="0"/>
<pin id="764" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln449 "/>
</bind>
</comp>

<comp id="767" class="1005" name="select_ln449_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="2" slack="0"/>
<pin id="769" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln449 "/>
</bind>
</comp>

<comp id="772" class="1005" name="select_ln480_12_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="3"/>
<pin id="774" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln480_12 "/>
</bind>
</comp>

<comp id="776" class="1005" name="select_ln452_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="0"/>
<pin id="778" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln452 "/>
</bind>
</comp>

<comp id="781" class="1005" name="select_ln479_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="2" slack="1"/>
<pin id="783" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln479 "/>
</bind>
</comp>

<comp id="786" class="1005" name="select_ln479_4_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="2" slack="0"/>
<pin id="788" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln479_4 "/>
</bind>
</comp>

<comp id="792" class="1005" name="c7_4_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="2" slack="0"/>
<pin id="794" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c7_4 "/>
</bind>
</comp>

<comp id="797" class="1005" name="select_ln454_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="0"/>
<pin id="799" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln454 "/>
</bind>
</comp>

<comp id="802" class="1005" name="select_ln452_4_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="0"/>
<pin id="804" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln452_4 "/>
</bind>
</comp>

<comp id="807" class="1005" name="p_Repl2_11_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_11 "/>
</bind>
</comp>

<comp id="812" class="1005" name="p_Repl2_12_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_12 "/>
</bind>
</comp>

<comp id="817" class="1005" name="p_Repl2_s_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="822" class="1005" name="p_Repl2_10_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_10 "/>
</bind>
</comp>

<comp id="827" class="1005" name="local_C_addr_4_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="2" slack="1"/>
<pin id="829" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="local_C_addr_4 "/>
</bind>
</comp>

<comp id="833" class="1005" name="mul_ln479_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln479 "/>
</bind>
</comp>

<comp id="838" class="1005" name="mul_ln479_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln479_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="132" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="132" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="140" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="158" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="140" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="152" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="146" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="112" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="112" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="213"><net_src comp="82" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="82" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="92" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="92" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="116" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="92" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="116" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="92" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="118" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="92" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="92" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="214" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="84" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="214" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="86" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="225" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="84" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="225" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="86" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="236" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="94" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="247" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="96" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="92" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="247" pin="4"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="361" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="355" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="236" pin="4"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="108" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="367" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="110" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="383" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="414"><net_src comp="367" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="94" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="269" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="94" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="291" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="94" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="416" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="258" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="120" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="258" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="122" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="94" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="269" pin="4"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="280" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="124" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="92" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="291" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="269" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="92" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="452" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="416" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="452" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="126" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="428" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="324" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="96" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="480" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="302" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="128" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="480" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="452" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="446" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="269" pin="4"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="94" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="458" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="510" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="452" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="92" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="313" pin="4"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="458" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="92" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="472" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="510" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="550" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="486" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="504" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="126" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="452" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="498" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="510" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="524" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="458" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="94" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="536" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="576" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="510" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="452" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="92" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="324" pin="4"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="576" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="590" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="536" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="608" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="94" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="302" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="130" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="530" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="130" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="630" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="280" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="122" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="452" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="122" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="644" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="664"><net_src comp="152" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="134" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="152" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="136" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="138" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="678"><net_src comp="158" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="685"><net_src comp="134" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="158" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="136" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="688"><net_src comp="138" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="694"><net_src comp="108" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="110" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="699"><net_src comp="689" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="658" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="727"><net_src comp="193" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="719" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="729"><net_src comp="723" pin="2"/><net_sink comp="193" pin=4"/></net>

<net id="730"><net_src comp="723" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="734"><net_src comp="331" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="337" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="746"><net_src comp="349" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="751"><net_src comp="375" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="756"><net_src comp="410" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="761"><net_src comp="434" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="440" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="770"><net_src comp="516" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="775"><net_src comp="556" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="582" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="784"><net_src comp="608" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="789"><net_src comp="616" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="795"><net_src comp="624" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="800"><net_src comp="636" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="805"><net_src comp="650" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="810"><net_src comp="661" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="815"><net_src comp="665" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="820"><net_src comp="675" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="825"><net_src comp="679" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="830"><net_src comp="200" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="836"><net_src comp="711" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="841"><net_src comp="715" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="719" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_out_V_V | {6 }
	Port: fifo_B_out_V_V | {6 }
	Port: fifo_C_drain_out_V | {8 }
 - Input state : 
	Port: PE : fifo_A_in_V_V | {6 }
	Port: PE : fifo_B_in_V_V | {6 }
  - Chain level:
	State 1
	State 2
		icmp_ln435 : 1
		add_ln435 : 1
		br_ln435 : 2
	State 3
		icmp_ln440 : 1
		add_ln440 : 1
		br_ln440 : 2
		c6 : 1
		icmp_ln442 : 1
		select_ln446 : 2
		select_ln446_4 : 2
		zext_ln442 : 3
		tmp_2 : 3
		zext_ln446 : 4
		add_ln446 : 5
		zext_ln446_4 : 6
		local_C_addr : 7
		store_ln446 : 8
		empty_86 : 1
		c7 : 3
	State 4
	State 5
		icmp_ln480 : 1
		icmp_ln480_1 : 1
		and_ln480 : 2
		icmp_ln449 : 1
		add_ln449 : 1
		br_ln449 : 2
		c2 : 1
		icmp_ln452 : 1
		select_ln480 : 2
		icmp_ln480_8 : 1
		select_ln480_10 : 2
		xor_ln480 : 2
		and_ln480_16 : 2
		icmp_ln456 : 1
		and_ln480_17 : 2
		icmp_ln454 : 1
		and_ln480_18 : 2
		select_ln449 : 2
		c5 : 3
		or_ln480 : 2
		select_ln480_11 : 2
		icmp_ln480_9 : 3
		and_ln480_19 : 4
		select_ln480_12 : 4
		xor_ln480_4 : 2
		or_ln480_4 : 2
		and_ln480_20 : 2
		select_ln452 : 2
		c6_6 : 3
		or_ln479 : 2
		or_ln479_4 : 2
		select_ln479 : 2
		select_ln479_4 : 4
		br_ln480 : 5
		c7_4 : 3
		add_ln454_4 : 1
		select_ln454 : 2
		add_ln452_4 : 1
		select_ln452_4 : 2
	State 6
		zext_ln479_7 : 1
		add_ln479_7 : 2
		zext_ln479_8 : 3
		local_C_addr_4 : 4
	State 7
	State 8
		tmp_5 : 1
		store_ln479 : 2
		write_ln481 : 2
		empty_87 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln435_fu_337     |    0    |    0    |    4    |
|          |     add_ln440_fu_349     |    0    |    0    |    4    |
|          |         c6_fu_355        |    0    |    0    |    3    |
|          |     add_ln446_fu_399     |    0    |    0    |    4    |
|          |         c7_fu_410        |    0    |    0    |    3    |
|          |     add_ln449_fu_440     |    0    |    0    |    6    |
|          |         c2_fu_446        |    0    |    0    |    3    |
|    add   |         c5_fu_524        |    0    |    0    |    3    |
|          |        c6_6_fu_590       |    0    |    0    |    3    |
|          |        c7_4_fu_624       |    0    |    0    |    3    |
|          |    add_ln454_4_fu_630    |    0    |    0    |    6    |
|          |    add_ln452_4_fu_644    |    0    |    0    |    6    |
|          |    add_ln479_7_fu_700    |    0    |    0    |    4    |
|          |     add_ln479_fu_719     |    0    |    0    |    32   |
|          |       tmp_5_fu_723       |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln435_fu_331    |    0    |    0    |    9    |
|          |     icmp_ln440_fu_343    |    0    |    0    |    9    |
|          |     icmp_ln442_fu_361    |    0    |    0    |    8    |
|          |     icmp_ln480_fu_416    |    0    |    0    |    8    |
|          |    icmp_ln480_1_fu_422   |    0    |    0    |    8    |
|   icmp   |     icmp_ln449_fu_434    |    0    |    0    |    11   |
|          |     icmp_ln452_fu_452    |    0    |    0    |    11   |
|          |    icmp_ln480_8_fu_466   |    0    |    0    |    8    |
|          |     icmp_ln456_fu_492    |    0    |    0    |    8    |
|          |     icmp_ln454_fu_504    |    0    |    0    |    9    |
|          |    icmp_ln480_9_fu_544   |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    mul   |     mul_ln479_fu_711     |    3    |    0    |    20   |
|          |    mul_ln479_1_fu_715    |    3    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln446_fu_367   |    0    |    0    |    2    |
|          |   select_ln446_4_fu_375  |    0    |    0    |    2    |
|          |    select_ln480_fu_458   |    0    |    0    |    2    |
|          |  select_ln480_10_fu_472  |    0    |    0    |    2    |
|          |    select_ln449_fu_516   |    0    |    0    |    2    |
|  select  |  select_ln480_11_fu_536  |    0    |    0    |    2    |
|          |  select_ln480_12_fu_556  |    0    |    0    |    2    |
|          |    select_ln452_fu_582   |    0    |    0    |    2    |
|          |    select_ln479_fu_608   |    0    |    0    |    2    |
|          |   select_ln479_4_fu_616  |    0    |    0    |    2    |
|          |    select_ln454_fu_636   |    0    |    0    |    4    |
|          |   select_ln452_4_fu_650  |    0    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln480_fu_428     |    0    |    0    |    2    |
|          |    and_ln480_16_fu_486   |    0    |    0    |    2    |
|    and   |    and_ln480_17_fu_498   |    0    |    0    |    2    |
|          |    and_ln480_18_fu_510   |    0    |    0    |    2    |
|          |    and_ln480_19_fu_550   |    0    |    0    |    2    |
|          |    and_ln480_20_fu_576   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln480_fu_530     |    0    |    0    |    2    |
|    or    |     or_ln480_4_fu_570    |    0    |    0    |    2    |
|          |      or_ln479_fu_596     |    0    |    0    |    2    |
|          |     or_ln479_4_fu_602    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln480_fu_480     |    0    |    0    |    2    |
|          |    xor_ln480_4_fu_564    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |  p_Result_4_read_fu_152  |    0    |    0    |    0    |
|          |  p_Result_s_read_fu_158  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | write_ln485_write_fu_164 |    0    |    0    |    0    |
|   write  | write_ln490_write_fu_172 |    0    |    0    |    0    |
|          | write_ln481_write_fu_180 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln442_fu_383    |    0    |    0    |    0    |
|          |     zext_ln446_fu_395    |    0    |    0    |    0    |
|   zext   |    zext_ln446_4_fu_405   |    0    |    0    |    0    |
|          |     zext_ln479_fu_658    |    0    |    0    |    0    |
|          |    zext_ln479_7_fu_696   |    0    |    0    |    0    |
|          |    zext_ln479_8_fu_706   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       tmp_2_fu_387       |    0    |    0    |    0    |
|          |       tmp_3_fu_689       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |     p_Repl2_11_fu_661    |    0    |    0    |    0    |
|          |     p_Repl2_s_fu_675     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|     p_Repl2_12_fu_665    |    0    |    0    |    0    |
|          |     p_Repl2_10_fu_679    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    6    |    0    |   306   |
|----------|--------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|local_C|    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln435_reg_735   |    3   |
|    add_ln440_reg_743   |    3   |
|    add_ln449_reg_762   |    5   |
|      c2_0_reg_265      |    2   |
|      c5_0_reg_287      |    2   |
|      c61_0_reg_309     |    2   |
|      c6_0_reg_232      |    2   |
|      c72_0_reg_320     |    2   |
|      c7_0_reg_243      |    2   |
|      c7_4_reg_792      |    2   |
|       c7_reg_753       |    2   |
|   icmp_ln435_reg_731   |    1   |
|   icmp_ln449_reg_758   |    1   |
|indvar_flatten20_reg_276|    5   |
|indvar_flatten46_reg_254|    5   |
|indvar_flatten53_reg_210|    3   |
| indvar_flatten6_reg_298|    4   |
| indvar_flatten_reg_221 |    3   |
| local_C_addr_4_reg_827 |    2   |
|   mul_ln479_1_reg_838  |   32   |
|    mul_ln479_reg_833   |   32   |
|   p_Repl2_10_reg_822   |   32   |
|   p_Repl2_11_reg_807   |   32   |
|   p_Repl2_12_reg_812   |   32   |
|    p_Repl2_s_reg_817   |   32   |
| select_ln446_4_reg_748 |    2   |
|  select_ln449_reg_767  |    2   |
| select_ln452_4_reg_802 |    5   |
|  select_ln452_reg_776  |    2   |
|  select_ln454_reg_797  |    4   |
| select_ln479_4_reg_786 |    2   |
|  select_ln479_reg_781  |    2   |
| select_ln480_12_reg_772|    1   |
+------------------------+--------+
|          Total         |   263  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_193 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    4   ||  0.603  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |    0   |   306  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   263  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |    0   |   263  |   315  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
