
---------- Begin Simulation Statistics ----------
final_tick                                26661382000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 500114                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740988                       # Number of bytes of host memory used
host_op_rate                                   958502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.00                       # Real time elapsed on the host
host_tick_rate                             2666695683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       9582978                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026661                       # Number of seconds simulated
sim_ticks                                 26661382000                       # Number of ticks simulated
system.cpu.Branches                           1122531                       # Number of branches fetched
system.cpu.committedInsts                     5000000                       # Number of instructions committed
system.cpu.committedOps                       9582978                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1198833                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           387                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      784893                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           220                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6633581                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           330                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         26661382                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   26661382                       # Number of busy cycles
system.cpu.num_cc_register_reads              5236984                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3059706                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       829351                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 318682                       # Number of float alu accesses
system.cpu.num_fp_insts                        318682                       # number of float instructions
system.cpu.num_fp_register_reads               577317                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              273831                       # number of times the floating registers were written
system.cpu.num_func_calls                      184948                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9314273                       # Number of integer alu accesses
system.cpu.num_int_insts                      9314273                       # number of integer instructions
system.cpu.num_int_register_reads            17903283                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7402192                       # number of times the integer registers were written
system.cpu.num_load_insts                     1198498                       # Number of load instructions
system.cpu.num_mem_refs                       1983375                       # number of memory refs
system.cpu.num_store_insts                     784877                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 41721      0.44%      0.44% # Class of executed instruction
system.cpu.op_class::IntAlu                   7333500     76.52%     76.96% # Class of executed instruction
system.cpu.op_class::IntMult                    19041      0.20%     77.16% # Class of executed instruction
system.cpu.op_class::IntDiv                      1584      0.02%     77.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                   12960      0.14%     77.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                     2962      0.03%     77.34% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.34% # Class of executed instruction
system.cpu.op_class::SimdAlu                    25710      0.27%     77.61% # Class of executed instruction
system.cpu.op_class::SimdCmp                      618      0.01%     77.62% # Class of executed instruction
system.cpu.op_class::SimdCvt                    12850      0.13%     77.75% # Class of executed instruction
system.cpu.op_class::SimdMisc                   30260      0.32%     78.07% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.07% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.07% # Class of executed instruction
system.cpu.op_class::SimdShift                    554      0.01%     78.07% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.07% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.07% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.07% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               35976      0.38%     78.45% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.45% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                 694      0.01%     78.45% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               24830      0.26%     78.71% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                3158      0.03%     78.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              51305      0.54%     79.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt               2108      0.02%     79.30% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.30% # Class of executed instruction
system.cpu.op_class::MemRead                  1151003     12.01%     91.31% # Class of executed instruction
system.cpu.op_class::MemWrite                  764480      7.98%     99.29% # Class of executed instruction
system.cpu.op_class::FloatMemRead               47495      0.50%     99.79% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              20397      0.21%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9583206                       # Class of executed instruction
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        76292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        11790                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         153342                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            11790                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11689                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           47                       # Transaction distribution
system.membus.trans_dist::CleanEvict              710                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4827                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4827                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6105                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        22621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        22621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave       702656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total       702656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  702656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10932                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10932    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10932                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11877000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           58213250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6590097                       # number of demand (read+write) hits
system.icache.demand_hits::total              6590097                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6590097                       # number of overall hits
system.icache.overall_hits::total             6590097                       # number of overall hits
system.icache.demand_misses::.cpu.inst          43484                       # number of demand (read+write) misses
system.icache.demand_misses::total              43484                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         43484                       # number of overall misses
system.icache.overall_misses::total             43484                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   4093255000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   4093255000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   4093255000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   4093255000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6633581                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6633581                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6633581                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6633581                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.006555                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.006555                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.006555                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.006555                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 94132.439518                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 94132.439518                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 94132.439518                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 94132.439518                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        43484                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         43484                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        43484                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        43484                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   4006287000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   4006287000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   4006287000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   4006287000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.006555                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.006555                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.006555                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.006555                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 92132.439518                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 92132.439518                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 92132.439518                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 92132.439518                       # average overall mshr miss latency
system.icache.replacements                      42978                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6590097                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6590097                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         43484                       # number of ReadReq misses
system.icache.ReadReq_misses::total             43484                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   4093255000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   4093255000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6633581                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6633581                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.006555                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.006555                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 94132.439518                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 94132.439518                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        43484                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        43484                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   4006287000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   4006287000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006555                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.006555                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92132.439518                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 92132.439518                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               483.177169                       # Cycle average of tags in use
system.icache.tags.total_refs                 6633581                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 43484                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                152.552226                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   483.177169                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.943705                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.943705                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          281                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6677065                       # Number of tag accesses
system.icache.tags.data_accesses              6677065                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          188224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          511424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              699648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       188224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         188224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3008                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3008                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2941                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7991                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                10932                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            47                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  47                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            7059799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           19182201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               26242001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       7059799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           7059799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          112822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                112822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          112822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           7059799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          19182201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              26354823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2941.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      7990.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.041504920500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             1                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             1                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                28757                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  17                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        10932                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          47                       # Number of write requests accepted
system.mem_ctrl.readBursts                      10932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        47                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                628                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                753                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                794                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                818                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                931                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                725                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                482                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                580                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                635                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                688                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               643                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               502                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               684                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               686                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               665                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               717                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       12.71                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     102027750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    54655000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                306984000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9333.80                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28083.80                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      7584                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       11                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  69.38                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 23.40                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  10932                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    47                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    10601                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      266                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       63                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3354                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     208.925462                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    142.387136                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    205.150740                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1415     42.19%     42.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          960     28.62%     70.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          353     10.52%     81.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          155      4.62%     85.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          190      5.66%     91.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          214      6.38%     98.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           27      0.81%     98.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            6      0.18%     98.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           34      1.01%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3354                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean           10327                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean   10327.000000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev            nan                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::10240-10751            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              1                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev            nan                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              1                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  699584                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     1152                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   699648                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  3008                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         26.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      26.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.21                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.20                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    26629815000                       # Total gap between requests
system.mem_ctrl.avgGap                     2425522.82                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       188224                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       511360                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 7059799.075681823306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 19179800.957054663450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 43208.562856944176                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2941                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         7991                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           47                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     88745750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    218238250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 173945818000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30175.37                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     27310.51                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 3700974851.06                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     69.18                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              10702860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               5688705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             37270800                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy               20880                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2104527360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        3254779230                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        7497104160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         12910093995                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         484.224486                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  19460510750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    890240000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   6310631250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              13244700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7039725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             40776540                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               73080                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2104527360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3533869470                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        7262080800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         12961611675                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         486.156782                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  18846705250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    890240000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   6924436750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           34289                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           24013                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               58302                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          34289                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          24013                       # number of overall hits
system.l2cache.overall_hits::total              58302                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          9195                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          9553                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             18748                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         9195                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         9553                       # number of overall misses
system.l2cache.overall_misses::total            18748                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   3155409000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   5937939000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   9093348000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   3155409000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   5937939000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   9093348000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        43484                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        33566                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           77050                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        43484                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        33566                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          77050                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.211457                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.284603                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.243323                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.211457                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.284603                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.243323                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 343165.742251                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 621578.457029                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 485030.296565                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 343165.742251                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 621578.457029                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 485030.296565                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           4754                       # number of writebacks
system.l2cache.writebacks::total                 4754                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         9195                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         9553                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        18748                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         9195                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         9553                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        18748                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   2971509000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   5746879000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   8718388000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   2971509000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   5746879000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   8718388000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.211457                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.284603                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.243323                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.211457                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.284603                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.243323                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 323165.742251                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 601578.457029                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 465030.296565                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 323165.742251                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 601578.457029                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 465030.296565                       # average overall mshr miss latency
system.l2cache.replacements                     16889                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        28442                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        28442                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        28442                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        28442                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         5535                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         5535                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          236                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             236                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data           24                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total            24                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data       460000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total       460000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          260                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          260                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.092308                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.092308                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 19166.666667                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 19166.666667                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data           24                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total           24                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data      1728000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      1728000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.092308                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.092308                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        72000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        72000                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         4376                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4376                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5089                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5089                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   3506085000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   3506085000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9465                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9465                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.537665                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.537665                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 688953.625467                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 688953.625467                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5089                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5089                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   3404305000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3404305000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.537665                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.537665                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 668953.625467                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 668953.625467                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        34289                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        19637                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        53926                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         9195                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4464                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        13659                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   3155409000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   2431854000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   5587263000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        43484                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        24101                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        67585                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.211457                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.185221                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.202101                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 343165.742251                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 544770.161290                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 409053.591039                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         9195                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4464                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        13659                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2971509000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2342574000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   5314083000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.211457                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.185221                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.202101                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 323165.742251                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 524770.161290                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 389053.591039                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3015.575045                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 147787                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                20985                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.042507                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   201.341237                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   909.986297                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1904.247511                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.049156                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.222165                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.464904                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.736224                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2745                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1042                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               174326                       # Number of tag accesses
system.l2cache.tags.data_accesses              174326                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             3756                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             1365                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 5121                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            3756                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            1365                       # number of overall hits
system.l3Dram.overall_hits::total                5121                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           5439                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data           8188                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              13627                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          5439                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data          8188                       # number of overall misses
system.l3Dram.overall_misses::total             13627                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   2586858000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   5476595000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total   8063453000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   2586858000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   5476595000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total   8063453000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         9195                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data         9553                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            18748                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         9195                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data         9553                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           18748                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.591517                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.857113                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.726851                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.591517                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.857113                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.726851                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 475612.796470                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 668856.253053                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 591726.205328                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 475612.796470                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 668856.253053                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 591726.205328                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs          44047                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                   129                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   341.449612                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks             866                       # number of writebacks
system.l3Dram.writebacks::total                   866                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         5439                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data         8188                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         13627                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         5439                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data         8188                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        13627                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   2309469000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   5059007000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total   7368476000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   2309469000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   5059007000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total   7368476000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.591517                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.857113                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.726851                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.591517                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.857113                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.726851                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 424612.796470                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 617856.253053                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 540726.205328                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 424612.796470                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 617856.253053                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 540726.205328                       # average overall mshr miss latency
system.l3Dram.replacements                       7679                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         4754                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         4754                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         4754                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         4754                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         4202                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         4202                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data           24                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total               24                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total           24                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data           229                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               229                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         4860                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            4860                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   3285757000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   3285757000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         5089                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          5089                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.955001                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.955001                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 676081.687243                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 676081.687243                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         4860                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         4860                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   3037897000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   3037897000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.955001                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.955001                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 625081.687243                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 625081.687243                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         3756                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         1136                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          4892                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         5439                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         3328                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         8767                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   2586858000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   2190838000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   4777696000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         9195                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         4464                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        13659                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.591517                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.745520                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.641848                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 475612.796470                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 658304.687500                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 544963.613551                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         5439                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         3328                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         8767                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   2309469000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   2021110000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   4330579000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.591517                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.745520                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.641848                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 424612.796470                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 607304.687500                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 493963.613551                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              4428.553918                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   29088                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 14961                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.944255                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   300.658917                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  1112.783290                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3015.111711                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.036702                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.135838                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.368056                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.540595                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         7282                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         2901                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         4133                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.888916                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                 48251                       # Number of tag accesses
system.l3Dram.tags.data_accesses                48251                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1940860                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1940860                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1944502                       # number of overall hits
system.dcache.overall_hits::total             1944502                       # number of overall hits
system.dcache.demand_misses::.cpu.data          31607                       # number of demand (read+write) misses
system.dcache.demand_misses::total              31607                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         38996                       # number of overall misses
system.dcache.overall_misses::total             38996                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   5423631000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   5423631000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   5423631000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   5423631000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1972467                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1972467                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1983498                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1983498                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.016024                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.016024                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.019660                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.019660                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 171595.880659                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 171595.880659                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 139081.726331                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 139081.726331                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          62260                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                   444                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   140.225225                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           28442                       # number of writebacks
system.dcache.writebacks::total                 28442                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          206                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             206                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          206                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            206                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        31401                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         31401                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        33826                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        33826                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   5283762000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   5283762000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   6562245998                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   6562245998                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.015920                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.015920                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.017054                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.017054                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 168267.316328                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 168267.316328                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 194000.059067                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 194000.059067                       # average overall mshr miss latency
system.dcache.replacements                      33054                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1165982                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1165982                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         21676                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             21676                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1687024000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1687024000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1187658                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1187658                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.018251                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.018251                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 77829.119764                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 77829.119764                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        21676                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        21676                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1643672000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1643672000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018251                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.018251                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75829.119764                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 75829.119764                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         774878                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             774878                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9931                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9931                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   3736607000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   3736607000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       784809                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         784809                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.012654                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.012654                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 376256.872420                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 376256.872420                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data          206                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total           206                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data         9725                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9725                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   3640090000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   3640090000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012392                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.012392                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 374302.313625                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 374302.313625                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          3642                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              3642                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         7389                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            7389                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data        11031                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total         11031                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.669840                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.669840                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data         2425                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total         2425                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1278483998                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total   1278483998                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.219835                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.219835                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 527209.896082                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 527209.896082                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               475.879929                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1978328                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 33566                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 58.938450                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   475.879929                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.929453                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.929453                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2017064                       # Number of tag accesses
system.dcache.tags.data_accesses              2017064                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         2498                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          197                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           2695                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         2498                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          197                       # number of overall hits
system.DynamicCache.overall_hits::total          2695                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         2941                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data         7991                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        10932                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         2941                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data         7991                       # number of overall misses
system.DynamicCache.overall_misses::total        10932                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   1707340000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   4615809000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   6323149000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   1707340000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   4615809000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   6323149000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         5439                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data         8188                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        13627                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         5439                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data         8188                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        13627                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.540724                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.975940                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.802231                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.540724                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.975940                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.802231                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580530.431826                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 577625.954198                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 578407.336261                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580530.431826                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 577625.954198                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 578407.336261                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs        21917                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          217                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks           47                       # number of writebacks
system.DynamicCache.writebacks::total              47                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         2941                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data         7991                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        10932                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         2941                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data         7991                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        10932                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   1325010000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   3576979000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   4901989000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   1325010000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   3576979000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   4901989000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.540724                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.975940                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.802231                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.540724                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.975940                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.802231                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450530.431826                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 447625.954198                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 448407.336261                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450530.431826                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 447625.954198                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 448407.336261                       # average overall mshr miss latency
system.DynamicCache.replacements                 1223                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks          866                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total          866                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks          866                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total          866                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          449                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          449                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_hits::.cpu.data           33                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total           33                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         4827                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         4827                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   2785747000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   2785747000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         4860                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         4860                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.993210                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.993210                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 577117.671432                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 577117.671432                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         4827                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         4827                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2158237000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2158237000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.993210                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.993210                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 447117.671432                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 447117.671432                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         2498                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          164                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         2662                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         2941                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         3164                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         6105                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   1707340000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   1830062000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   3537402000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         5439                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         3328                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         8767                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.540724                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.950721                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.696361                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580530.431826                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 578401.390645                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 579427.027027                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         2941                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         3164                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         6105                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1325010000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   1418742000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   2743752000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.540724                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.950721                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.696361                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450530.431826                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 448401.390645                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 449427.027027                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        5623.715706                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             18796                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           11210                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.676717                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks    41.867029                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  1917.934049                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  3663.914628                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.005111                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.234123                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.447255                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.686489                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         9987                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         2947                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         6738                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.219116                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           30455                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          30455                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               67585                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         34109                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             67697                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               260                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              260                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9465                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9465                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          67585                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       100706                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       129946                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  230652                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      3968512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      2782976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  6751488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             25774                       # Total snoops (count)
system.l2bar.snoopTraffic                      362688                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             103084                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.114382                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.318277                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                    91293     88.56%     88.56% # Request fanout histogram
system.l2bar.snoop_fanout::1                    11791     11.44%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               103084                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            210226000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           130452000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           100958000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26661382000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  26661382000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
