<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:07.746+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_BREADY' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.418+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWUSER' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.400+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWREGION' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.382+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWQOS' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.364+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWPROT' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.348+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWCACHE' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.331+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWLOCK' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.316+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWBURST' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.302+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWSIZE' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.286+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWLEN' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.273+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWID' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.254+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWADDR' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.237+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWVALID' to 0." projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:06.222+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' (loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'): Unable to schedule bus read operation ('gmem_addr_5_read_1', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:05.711+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' (loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_33', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) and bus request operation ('empty_32', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:05.692+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' (loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_4_read_1', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) and bus read operation ('sum', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:05.678+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'): Unable to schedule bus read operation ('val', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:05.388+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_40', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95) and bus request operation ('empty_39', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:05.364+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('val', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95) and bus read operation ('val', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:05.345+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:05.020+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_47', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) and bus request operation ('empty_46', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:04.998+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) and bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:04.983+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to schedule bus read operation ('gmem_addr_3_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:04.684+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to schedule bus read operation ('gmem_addr_3_read_1', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:04.669+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_27', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:04.654+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_26', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:04.633+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus read operation ('gmem_addr_1_read', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:04.618+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus read operation ('gmem_addr_1_read', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:04.603+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl&#xD;&#xA;Sourcing Tcl script 'C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/csynth.tcl'" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:31:51.629+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl&#xD;&#xA;Sourcing Tcl script 'C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/export.tcl'" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:33:42.830+0200" type="Warning"/>
      </packageLog>
      <csimLog>
        <logs message="WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl&#xD;&#xA;Sourcing Tcl script 'C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/csim.tcl'" projectName="HLS_Eindoefening" solutionName="solution1" date="2025-05-15T15:32:33.495+0200" type="Warning"/>
      </csimLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
