Real time: Nov/23/2014 21:28:27

Profiler Stats
--------------
Elapsed_time_in_seconds: 60
Elapsed_time_in_minutes: 1
Elapsed_time_in_hours: 0.0166667
Elapsed_time_in_days: 0.000694444

Virtual_time_in_seconds: 59.43
Virtual_time_in_minutes: 0.9905
Virtual_time_in_hours:   0.0165083
Virtual_time_in_days:    0.0165083

Ruby_current_time: 1425264
Ruby_start_time: 1
Ruby_cycles: 1425263

mbytes_resident: 2907.54
mbytes_total: 2945.38
resident_ratio: 0.987154

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.42526e+06 [ 1.42526e+06 1.42526e+06 1.42526e+06 1.42526e+06 1.42526e+06 1.42526e+06 1.42526e+06 1.42526e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 2901
  L1D_cache_total_misses: 540	(18.6143%)
  L1D_cache_total_demand_misses: 540
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 540
  L1D_cache_misses_per_instruction: 540
  L1D_cache_instructions_per_misses: 0.00185185

  L1D_cache_request_type_LD:   1619	(55.8083)%
  L1D_cache_request_type_ST:   1282	(44.1917)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 2901 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 2901 ]

  L1D_cache_miss_type_LD:   189	(35)%
  L1D_cache_miss_type_ST:   351	(65)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 187593
  L1T_cache_total_misses: 8552	(4.55881%)
  L1T_cache_total_demand_misses: 8552
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 8552
  L1T_cache_misses_per_instruction: 8552
  L1T_cache_instructions_per_misses: 0.000116932

  L1T_cache_request_type_LD:   152388	(81.2333)%
  L1T_cache_request_type_ST:   35205	(18.7667)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 187593 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 187593 ]

  L1T_cache_miss_type_LD:   6245	(73.0239)%
  L1T_cache_miss_type_ST:   2307	(26.9761)%

L2_cache cache stats: 
  L2_cache_total_requests: 991
  L2_cache_total_misses: 384	(38.7487%)
  L2_cache_total_demand_misses: 384
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 384
  L2_cache_misses_per_instruction: 384
  L2_cache_instructions_per_misses: 0.00260417

  L2_cache_request_type_LD:   189	(19.0716)%
  L2_cache_request_type_ST:   802	(80.9284)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 991 average:     8 | standard deviation: 0 | 0 0 0 0 991 ]

  L2_cache_miss_type_LD:   171	(44.5312)%
  L2_cache_miss_type_ST:   213	(55.4688)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 41450
  L2T_cache_total_misses: 451	(1.08806%)
  L2T_cache_total_demand_misses: 451
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 451
  L2T_cache_misses_per_instruction: 451
  L2T_cache_instructions_per_misses: 0.00221729

  L2T_cache_request_type_LD:   6245	(15.0663)%
  L2T_cache_request_type_ST:   35205	(84.9337)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 41450 average: 28.3841 | standard deviation: 8.5854 | 0 0 0 0 6245 0 35205 ]

  L2T_cache_miss_type_LD:   305	(67.6275)%
  L2T_cache_miss_type_ST:   146	(32.3725)%


TBE Queries: 43120
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 65 count: 43120 average: 0.713288 | standard deviation: 4.41011 | 41210 1189 143 22 18 17 20 21 17 22 22 26 26 24 27 27 23 23 17 16 14 15 13 16 14 13 10 10 10 15 40 38 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 66 count: 190494 average: 1.831 | standard deviation: 2.1445 | 70674 115726 3523 145 12 10 10 14 16 14 12 10 10 12 12 13 12 12 13 12 12 12 12 12 14 14 14 14 14 15 27 53 18 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 818 count: 190494 average: 11.2616 | standard deviation: 24.656 | 148504 0 0 39521 1478 0 0 0 0 0 0 0 0 1 180 24 121 5 8 6 6 4 3 9 3 4 4 4 5 2 3 4 4 4 22 13 60 45 80 16 10 6 9 42 7 103 11 2 5 5 6 5 3 5 1 9 0 5 7 3 6 6 8 4 10 10 5 2 5 3 4 7 2 1 6 0 2 4 4 3 0 2 1 2 2 0 1 1 1 2 0 0 2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 818 count: 154007 average: 5.6393 | standard deviation: 12.5599 | 153708 127 171 0 0 0 1 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 743 count: 36487 average: 34.9928 | standard deviation: 42.5612 | 36000 64 263 78 68 14 0 0 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 818 count: 301 average: 139.219 | standard deviation: 149.636 | 158 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 0 0 1 0 1 0 0 1 0 1 1 0 0 0 0 0 0 2 0 0 48 1 73 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 4 max: 743 count: 190193 average: 11.0591 | standard deviation: 23.401 | 0 148346 0 0 0 0 0 39521 1425 53 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 178 8 6 116 5 2 3 5 2 0 6 3 2 2 2 0 3 3 5 3 0 0 3 2 1 2 2 2 3 1 1 0 3 2 2 2 2 1 1 7 15 9 4 2 10 37 7 5 2 3 10 7 3 3 3 2 7 36 6 4 3 11 92 8 3 2 0 3 2 3 2 2 4 2 3 1 2 2 3 0 1 5 4 0 0 3 2 4 3 3 0 2 4 4 2 2 6 3 1 5 5 6 4 1 4 1 1 4 1 1 2 4 0 3 4 1 1 0 1 6 0 0 0 1 1 3 1 2 2 3 0 0 0 1 1 1 0 1 1 2 0 0 0 1 0 1 0 0 1 2 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 66 count: 190494 average: 1.831 | standard deviation: 2.1445 | 70674 115726 3523 145 12 10 10 14 16 14 12 10 10 12 12 13 12 12 13 12 12 12 12 12 14 14 14 14 14 15 27 53 18 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 7 count: 2138 average: 2.25538 | standard deviation: 1.13047 | 0 618 753 484 197 63 18 5 ]
Sequencer_1: [binsize: 2 max: 66 count: 763 average: 23.5465 | standard deviation: 23.5727 | 191 118 16 12 12 10 10 14 16 14 12 10 10 12 12 13 12 12 13 12 12 12 12 12 14 14 14 14 14 15 27 53 18 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 7 count: 183733 average: 1.71329 | standard deviation: 0.646407 | 0 69427 100052 12055 1949 216 22 12 ]
SequencerACC_1: [binsize: 1 max: 7 count: 3860 average: 2.90648 | standard deviation: 1.24025 | 0 438 1206 1058 674 408 73 3 ]
SequencerACC_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 8 max: 392 count: 3513 average: 40.0219 | standard deviation: 54.4615 | 0 646 754 1399 98 71 61 66 40 33 25 19 19 26 14 17 11 13 10 15 8 14 7 9 10 10 9 12 6 7 5 3 8 8 5 6 9 11 2 2 4 4 3 0 5 3 3 1 1 1 ]
Total_nonPF_delay_cycles: [binsize: 8 max: 392 count: 1511 average: 55.9338 | standard deviation: 75.8882 | 0 188 387 435 70 53 42 50 23 18 8 6 9 12 4 9 3 8 5 9 5 13 7 9 10 10 9 12 6 7 5 3 8 8 5 6 9 11 2 2 4 4 3 0 5 3 3 1 1 1 ]
  virtual_network_0_delay_cycles: [binsize: 4 max: 169 count: 2002 average: 28.0125 | standard deviation: 22.9 | 0 0 413 45 298 69 24 940 11 17 4 14 8 11 7 9 12 5 13 2 9 8 8 5 4 6 7 7 3 7 4 4 4 4 3 2 3 2 3 3 1 2 1 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 20 count: 312 average: 13.0288 | standard deviation: 4.8743 | 0 0 0 0 0 0 0 0 0 180 0 8 0 0 0 0 0 0 0 123 1 ]
  virtual_network_3_delay_cycles: [binsize: 8 max: 392 count: 1199 average: 67.0984 | standard deviation: 81.5385 | 0 0 263 435 70 53 42 50 23 18 8 6 9 12 4 9 3 8 5 9 5 13 7 9 10 10 9 12 6 7 5 3 8 8 5 6 9 11 2 2 4 4 3 0 5 3 3 1 1 1 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 57
system_time: 1
page_reclaims: 744502
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 592

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 1920
L2_TO_L2T_MSG = 295
L2_DATA_GX = 370
L2T_TO_L1T_DATA = 24980
L1_DATA_GX = 0
L2_TO_L2T_ACK = 295
L2T_TO_L1T_MSG = 35205
L2_DATA_S = 2330
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 312
L1_DATA_F = 0
L1_DATA_PX = 1375
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 140820
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 2255
L1_DATA = 0
L1_COHMSG = 2002
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 6245
----------------------
total_flits_messages = 218404
----------------------

DMA = 1505
DATA_GX_OW = 1404
DATA_PX_C = 1100
DATA_PX_D = 275
DATA_GX_C = 351
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:2138 full:0 size:[binsize: 1 max: 4 count: 2138 average: 1.92142 | standard deviation: 0.886914 | 0 810 807 400 121 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:763 full:0 size:[binsize: 2 max: 64 count: 763 average: 13.3303 | standard deviation: 17.9005 | 330 70 33 24 22 20 20 20 18 13 10 10 10 10 10 10 9 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=142080 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=4985 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=58450 [L2TCache]=0 [L2Cache]=825 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=1735 [L2TCache]=0 [L2Cache]=1472 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=301 [L2Cache]=0 [L1Cache]=1667 [Directory]=195 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=984 [L2Cache]=0 [L1Cache]=1320 [Directory]=184 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=25 [Directory]=5 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=40 [L2Cache]=154 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=1520 [L2Cache]=926 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=510 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=465 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=475 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=470 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00483594 flits/cycle
total_flits_on_link = 454904
-------------
Total VC Load [0] = 871 flits
Total VC Load [1] = 863 flits
Total VC Load [2] = 870 flits
Total VC Load [3] = 844 flits
Total VC Load [4] = 510 flits
Total VC Load [5] = 518 flits
Total VC Load [6] = 519 flits
Total VC Load [7] = 505 flits
Total VC Load [8] = 324 flits
Total VC Load [9] = 355 flits
Total VC Load [10] = 332 flits
Total VC Load [11] = 325 flits
Total VC Load [12] = 7695 flits
Total VC Load [13] = 7697 flits
Total VC Load [14] = 7547 flits
Total VC Load [15] = 7261 flits
Total VC Load [16] = 829 flits
Total VC Load [17] = 845 flits
Total VC Load [18] = 856 flits
Total VC Load [19] = 838 flits
Total VC Load [20] = 73536 flits
Total VC Load [21] = 73700 flits
Total VC Load [22] = 73419 flits
Total VC Load [23] = 73475 flits
Total VC Load [24] = 29704 flits
Total VC Load [25] = 30239 flits
Total VC Load [26] = 30168 flits
Total VC Load [27] = 30259 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000611115 flits/cycle 
Average VC Load [1] = 0.000605502 flits/cycle 
Average VC Load [2] = 0.000610414 flits/cycle 
Average VC Load [3] = 0.000592171 flits/cycle 
Average VC Load [4] = 0.000357829 flits/cycle 
Average VC Load [5] = 0.000363442 flits/cycle 
Average VC Load [6] = 0.000364143 flits/cycle 
Average VC Load [7] = 0.000354321 flits/cycle 
Average VC Load [8] = 0.000227326 flits/cycle 
Average VC Load [9] = 0.000249077 flits/cycle 
Average VC Load [10] = 0.000232939 flits/cycle 
Average VC Load [11] = 0.000228028 flits/cycle 
Average VC Load [12] = 0.005399 flits/cycle 
Average VC Load [13] = 0.00540041 flits/cycle 
Average VC Load [14] = 0.00529516 flits/cycle 
Average VC Load [15] = 0.0050945 flits/cycle 
Average VC Load [16] = 0.000581647 flits/cycle 
Average VC Load [17] = 0.000592873 flits/cycle 
Average VC Load [18] = 0.000600591 flits/cycle 
Average VC Load [19] = 0.000587962 flits/cycle 
Average VC Load [20] = 0.0515947 flits/cycle 
Average VC Load [21] = 0.0517098 flits/cycle 
Average VC Load [22] = 0.0515126 flits/cycle 
Average VC Load [23] = 0.0515519 flits/cycle 
Average VC Load [24] = 0.0208411 flits/cycle 
Average VC Load [25] = 0.0212164 flits/cycle 
Average VC Load [26] = 0.0211666 flits/cycle 
Average VC Load [27] = 0.0212305 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.23728
-------------
Dynamic_Link_Power = 0.035367
Static_Link_Power = 0.733365
Total_Link_Power = 0.768732
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00153617, Crossbar: 0.00280254, VC allocator: 0.000307042, SW allocator: 0.000862483, Clock: 0.153216, Total: 0.158724
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69763
Dynamic_Router_Power = 0.158724
Static_Router_Power = 1.53891
Total_Router_Power = 1.69763
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.194091
Total_Static_Power = 2.27227
Total_Power = 2.46636
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  152388
L1_WThru  35205
L1_Atomic  0
L1_Replacement  0
Data  0
Data_Done  6245
Ack  0
Ack_Done  35205
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  6245
I  L1_WThru  2307
I  L1_Atomic  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  146143
S  L1_WThru  32898
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  6245

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  3244
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  31961

 --- L2TCache ---
 - Event Counts -
L1_GETS  6245
L1_Write  2307
L1_Upgrade_T  32277
L1_Upgrade_NT  621
L2_Atomic  0
L2_Expire  3
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  451
Ack  0
Ack_all  0
WB_Ack  295
Fwd_GETX  277
Fwd_GETS  18
Inv  0

 - Transitions -
NP  L1_GETS  305
NP  L1_Write  146
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  5940
E  L1_Write  2161
E  L1_Upgrade_NT  621
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  275
E  Fwd_GETS  17
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  32277
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  2
S  Fwd_GETS  1
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  305
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  146
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  3
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  295
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  189
L1_GETX  802
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  384
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  991
PUTX_ACC  20
DATA_ACC  275

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  171
NP  L1_GETX  213
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  18
MT  L1_GETX  589
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  171

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  213

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  991
MT_MB  PUTX_ACC  2
MT_MB  DATA_ACC  275

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  18
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  1619
Ifetch  0
Store  1282
Inv  0
L1_Replacement  0
Fwd_GETX  312
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  466
DataS_fromL1  0
Data_all_Acks  74
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  171
NP  Ifetch  0 <-- 
NP  Store  213
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  18
I  Ifetch  0 <-- 
I  Store  138
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  305
E  Ifetch  0 <-- 
E  Store  12
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  145
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  1125
M  Ifetch  0 <-- 
M  Store  919
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  167
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  189
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  277
IM  Data_all_Acks  74
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  384
Data  0

 - Transitions -
I  Fetch  384
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:39963 full:0 size:[binsize: 1 max: 5 count: 39963 average: 1.00583 | standard deviation: 0.0831057 | 0 39744 211 4 2 2 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:1487 full:0 size:[binsize: 1 max: 3 count: 1487 average: 1.09953 | standard deviation: 0.306941 | 0 1342 142 3 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:39963 full:0 size:[binsize: 1 max: 2 count: 39963 average: 1.00168 | standard deviation: 0.0409462 | 0 39896 67 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:1487 full:0 size:[binsize: 1 max: 2 count: 1487 average: 1.0074 | standard deviation: 0.0860373 | 0 1476 11 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:40888 full:0 size:[binsize: 1 max: 3 count: 40888 average: 1.0596 | standard deviation: 0.238821 | 0 38471 2397 20 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:562 full:0 size:[binsize: 1 max: 2 count: 562 average: 1.02491 | standard deviation: 0.157973 | 0 548 14 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:40888 full:0 size:[binsize: 1 max: 2 count: 40888 average: 1.00792 | standard deviation: 0.0887432 | 0 40564 324 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:562 full:0 size:[binsize: 1 max: 1 count: 562 average:     1 | standard deviation: 0 | 0 562 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:162 full:0 size:[binsize: 1 max: 3 count: 162 average: 1.08025 | standard deviation: 0.334367 | 0 152 7 3 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:309 full:0 size:[binsize: 1 max: 2 count: 309 average: 1.00324 | standard deviation: 0.0569803 | 0 308 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:104 full:0 size:[binsize: 1 max: 25 count: 104 average: 10.375 | standard deviation: 6.77302 | 0 12 5 6 7 2 3 5 4 5 4 5 4 6 6 3 3 5 3 5 3 3 2 1 1 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:171 full:0 size:[binsize: 1 max: 38 count: 171 average: 16.2222 | standard deviation: 10.8221 | 0 8 8 11 7 3 6 5 6 3 5 5 5 3 7 6 5 2 5 6 6 4 3 3 4 4 5 6 2 3 2 4 4 3 2 1 3 2 4 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:143 full:0 size:[binsize: 1 max: 2 count: 143 average: 1.01399 | standard deviation: 0.118678 | 0 141 2 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:308 full:0 size:[binsize: 1 max: 1 count: 308 average:     1 | standard deviation: 0 | 0 308 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:123 full:0 size:[binsize: 1 max: 2 count: 123 average: 1.26829 | standard deviation: 0.452679 | 0 90 33 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:172 full:0 size:[binsize: 1 max: 2 count: 172 average:  1.25 | standard deviation: 0.439298 | 0 129 43 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:266 full:0 size:[binsize: 1 max: 2 count: 266 average: 1.03759 | standard deviation: 0.194257 | 0 256 10 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:480 full:0 size:[binsize: 1 max: 2 count: 480 average: 1.01042 | standard deviation: 0.102169 | 0 475 5 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:195 full:0 size:[binsize: 1 max: 3 count: 195 average: 1.13333 | standard deviation: 0.373062 | 0 171 22 2 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:184 full:0 size:[binsize: 1 max: 3 count: 184 average: 1.10326 | standard deviation: 0.362143 | 0 168 13 3 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:255 full:0 size:[binsize: 1 max: 18 count: 255 average: 2.77255 | standard deviation: 3.78403 | 0 166 33 10 4 7 7 2 1 3 3 2 3 2 3 3 2 2 2 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:352 full:0 size:[binsize: 1 max: 26 count: 352 average: 5.33239 | standard deviation: 6.96532 | 0 204 31 7 4 5 4 4 3 4 7 7 5 4 6 4 9 7 6 7 7 4 3 3 5 1 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:441 full:0 size:[binsize: 1 max: 13 count: 441 average: 3.80272 | standard deviation: 3.27941 | 0 188 46 27 24 21 23 27 29 24 18 9 4 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:528 full:0 size:[binsize: 1 max: 9 count: 528 average: 2.7803 | standard deviation: 1.92704 | 0 196 91 85 51 40 35 20 9 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:450 full:0 size:[binsize: 1 max: 2 count: 450 average: 1.02444 | standard deviation: 0.156521 | 0 439 11 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:536 full:0 size:[binsize: 1 max: 2 count: 536 average: 1.04291 | standard deviation: 0.207342 | 0 513 23 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:469 full:0 size:[binsize: 1 max: 2 count: 469 average: 1.10235 | standard deviation: 0.306622 | 0 421 48 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:537 full:0 size:[binsize: 1 max: 2 count: 537 average: 1.11546 | standard deviation: 0.320331 | 0 475 62 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:299 full:0 size:[binsize: 1 max: 2 count: 299 average: 1.03679 | standard deviation: 0.192127 | 0 288 11 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:355 full:0 size:[binsize: 1 max: 2 count: 355 average: 1.03099 | standard deviation: 0.176277 | 0 344 11 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:77 full:0 size:[binsize: 1 max: 2 count: 77 average: 1.15584 | standard deviation: 0.380443 | 0 65 12 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:463 full:0 size:[binsize: 2 max: 60 count: 463 average: 13.6976 | standard deviation: 16.1387 | 170 46 23 14 13 12 12 12 12 10 12 10 10 8 12 13 9 6 6 6 6 7 4 4 4 4 4 4 4 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:304 full:0 size:[binsize: 1 max: 3 count: 304 average: 1.03618 | standard deviation: 0.236866 | 0 296 5 3 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:77 full:0 size:[binsize: 1 max: 2 count: 77 average: 1.07792 | standard deviation: 0.280976 | 0 71 6 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:463 full:0 size:[binsize: 1 max: 3 count: 463 average: 1.16415 | standard deviation: 0.383648 | 0 389 72 2 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:304 full:0 size:[binsize: 1 max: 2 count: 304 average: 1.01645 | standard deviation: 0.128459 | 0 299 5 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:77 full:0 size:[binsize: 1 max: 1 count: 77 average:     1 | standard deviation: 0 | 0 77 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:463 full:0 size:[binsize: 1 max: 2 count: 463 average: 1.06695 | standard deviation: 0.250541 | 0 432 31 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:102 full:0 size:[binsize: 1 max: 2 count: 102 average: 1.02941 | standard deviation: 0.172345 | 0 99 3 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:93 full:0 size:[binsize: 1 max: 2 count: 93 average: 1.02151 | standard deviation: 0.147442 | 0 91 2 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:95 full:0 size:[binsize: 1 max: 2 count: 95 average: 1.02105 | standard deviation: 0.145865 | 0 93 2 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:94 full:0 size:[binsize: 1 max: 2 count: 94 average: 1.04255 | standard deviation: 0.20739 | 0 90 4 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:102 full:0 size:[binsize: 1 max: 8 count: 102 average: 1.40196 | standard deviation: 1.20642 | 0 86 7 3 2 1 1 1 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:93 full:0 size:[binsize: 1 max: 8 count: 93 average: 1.3871 | standard deviation: 1.24673 | 0 81 4 2 2 1 1 1 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:95 full:0 size:[binsize: 1 max: 8 count: 95 average: 1.41053 | standard deviation: 1.242 | 0 81 5 3 2 1 1 1 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:94 full:0 size:[binsize: 1 max: 8 count: 94 average: 1.39362 | standard deviation: 1.24001 | 0 81 5 2 2 1 1 1 1 ]
