C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/UART/UART.v {1 {vlog -work work -stats=none C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/UART/UART.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module UART

Top level modules:
	UART

} {} {}} C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/ram_test.v {1 {vlog -work work -stats=none C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/ram_test.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ram_test

Top level modules:
	ram_test

} {} {}} C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/Synthesis/mem1.v {1 {vlog -work work -stats=none C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/Synthesis/mem1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mem1

Top level modules:
	mem1

} {} {}} {C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v} {1 {vlog -work work -stats=none {C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_top

Top level modules:
	uart_top

} {} {}} C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/Testbench/PE2526_tb.v {1 {vlog -work work -stats=none C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/Testbench/PE2526_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PE2526_tb

Top level modules:
	PE2526_tb

} {} {}} C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/UART/uart_rx.v {1 {vlog -work work -stats=none C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/UART/uart_rx.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_rx

Top level modules:
	uart_rx

} {} {}} C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control.v {1 {vlog -work work -stats=none C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module control

Top level modules:
	control

} {} {}} C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/UART/uart_tx.v {1 {vlog -work work -stats=none C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/UART/uart_tx.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_tx

Top level modules:
	uart_tx

} {} {}} C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/tx_repeater.v {1 {vlog -work work -stats=none C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/tx_repeater.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tx_repeater

Top level modules:
	tx_repeater

} {} {}}
