# multi-mode-apsk-exhaustive-demapper
Baseline hardware design of a multi-mode APSK soft-output demapper using exhaustive search. Includes ASIC implementation (TSMC 40nm) and FPGA verification (Xilinx VC707).
