<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1104" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1104{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_1104{left:80px;bottom:51px;letter-spacing:0.12px;}
#t3_1104{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_1104{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_1104{left:80px;bottom:878px;letter-spacing:0.14px;}
#t6_1104{left:145px;bottom:878px;letter-spacing:0.12px;word-spacing:0.04px;}
#t7_1104{left:145px;bottom:850px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t8_1104{left:145px;bottom:239px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t9_1104{left:145px;bottom:212px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta_1104{left:145px;bottom:195px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#tb_1104{left:440px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tc_1104{left:555px;bottom:195px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#td_1104{left:145px;bottom:178px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#te_1104{left:145px;bottom:158px;}
#tf_1104{left:232px;bottom:158px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tg_1104{left:145px;bottom:138px;}
#th_1104{left:232px;bottom:138px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ti_1104{left:336px;bottom:818px;letter-spacing:-0.16px;word-spacing:0.04px;}
#tj_1104{left:89px;bottom:783px;letter-spacing:-0.15px;}
#tk_1104{left:152px;bottom:783px;letter-spacing:-0.19px;word-spacing:0.08px;}
#tl_1104{left:240px;bottom:783px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#tm_1104{left:353px;bottom:783px;letter-spacing:-0.17px;word-spacing:0.07px;}
#tn_1104{left:454px;bottom:782px;letter-spacing:-0.12px;}
#to_1104{left:533px;bottom:787px;}
#tp_1104{left:89px;bottom:750px;}
#tq_1104{left:152px;bottom:750px;}
#tr_1104{left:240px;bottom:750px;}
#ts_1104{left:353px;bottom:754px;}
#tt_1104{left:454px;bottom:750px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tu_1104{left:89px;bottom:720px;}
#tv_1104{left:152px;bottom:720px;}
#tw_1104{left:240px;bottom:720px;}
#tx_1104{left:353px;bottom:724px;}
#ty_1104{left:454px;bottom:720px;letter-spacing:-0.1px;word-spacing:0.05px;}
#tz_1104{left:89px;bottom:690px;letter-spacing:-0.1px;}
#t10_1104{left:152px;bottom:690px;letter-spacing:-0.93px;}
#t11_1104{left:240px;bottom:690px;}
#t12_1104{left:353px;bottom:690px;}
#t13_1104{left:454px;bottom:690px;letter-spacing:-0.18px;word-spacing:0.09px;}
#t14_1104{left:89px;bottom:661px;}
#t15_1104{left:152px;bottom:661px;}
#t16_1104{left:240px;bottom:661px;letter-spacing:-0.17px;}
#t17_1104{left:353px;bottom:661px;}
#t18_1104{left:454px;bottom:661px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t19_1104{left:89px;bottom:632px;}
#t1a_1104{left:152px;bottom:632px;}
#t1b_1104{left:240px;bottom:632px;letter-spacing:-0.15px;}
#t1c_1104{left:353px;bottom:632px;}
#t1d_1104{left:454px;bottom:632px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1e_1104{left:89px;bottom:602px;letter-spacing:-0.12px;}
#t1f_1104{left:152px;bottom:602px;letter-spacing:-0.15px;}
#t1g_1104{left:240px;bottom:602px;letter-spacing:-0.16px;}
#t1h_1104{left:353px;bottom:602px;}
#t1i_1104{left:454px;bottom:604px;letter-spacing:-0.03px;}
#t1j_1104{left:89px;bottom:573px;letter-spacing:-0.13px;}
#t1k_1104{left:152px;bottom:573px;}
#t1l_1104{left:240px;bottom:573px;letter-spacing:-0.93px;}
#t1m_1104{left:353px;bottom:573px;}
#t1n_1104{left:454px;bottom:573px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t1o_1104{left:89px;bottom:544px;letter-spacing:-0.13px;}
#t1p_1104{left:152px;bottom:544px;}
#t1q_1104{left:240px;bottom:544px;letter-spacing:-0.93px;}
#t1r_1104{left:353px;bottom:544px;}
#t1s_1104{left:454px;bottom:544px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1t_1104{left:89px;bottom:515px;letter-spacing:-0.16px;}
#t1u_1104{left:152px;bottom:515px;letter-spacing:-0.93px;}
#t1v_1104{left:240px;bottom:515px;}
#t1w_1104{left:353px;bottom:515px;}
#t1x_1104{left:454px;bottom:515px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1y_1104{left:89px;bottom:486px;letter-spacing:-0.12px;}
#t1z_1104{left:152px;bottom:486px;}
#t20_1104{left:240px;bottom:486px;letter-spacing:-0.93px;}
#t21_1104{left:353px;bottom:486px;}
#t22_1104{left:454px;bottom:486px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t23_1104{left:89px;bottom:457px;letter-spacing:-0.13px;}
#t24_1104{left:152px;bottom:457px;}
#t25_1104{left:240px;bottom:457px;letter-spacing:-0.93px;}
#t26_1104{left:353px;bottom:457px;}
#t27_1104{left:454px;bottom:457px;letter-spacing:-0.12px;}
#t28_1104{left:89px;bottom:428px;letter-spacing:-0.12px;}
#t29_1104{left:152px;bottom:428px;letter-spacing:-0.93px;}
#t2a_1104{left:240px;bottom:428px;}
#t2b_1104{left:353px;bottom:428px;}
#t2c_1104{left:454px;bottom:428px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2d_1104{left:89px;bottom:399px;letter-spacing:-0.13px;}
#t2e_1104{left:152px;bottom:399px;letter-spacing:-0.15px;}
#t2f_1104{left:240px;bottom:399px;letter-spacing:-0.16px;}
#t2g_1104{left:353px;bottom:399px;}
#t2h_1104{left:454px;bottom:400px;letter-spacing:-0.03px;}
#t2i_1104{left:89px;bottom:370px;letter-spacing:-0.13px;}
#t2j_1104{left:152px;bottom:370px;}
#t2k_1104{left:240px;bottom:370px;}
#t2l_1104{left:353px;bottom:370px;}
#t2m_1104{left:454px;bottom:370px;letter-spacing:-0.12px;}
#t2n_1104{left:89px;bottom:341px;letter-spacing:-0.13px;}
#t2o_1104{left:152px;bottom:341px;}
#t2p_1104{left:240px;bottom:341px;}
#t2q_1104{left:353px;bottom:341px;}
#t2r_1104{left:454px;bottom:341px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2s_1104{left:89px;bottom:312px;letter-spacing:-0.15px;}
#t2t_1104{left:152px;bottom:312px;letter-spacing:-0.15px;}
#t2u_1104{left:240px;bottom:312px;letter-spacing:-0.16px;}
#t2v_1104{left:353px;bottom:312px;}
#t2w_1104{left:454px;bottom:313px;letter-spacing:-0.03px;}
#t2x_1104{left:108px;bottom:285px;letter-spacing:0.06px;}
#t2y_1104{left:126px;bottom:285px;letter-spacing:0.07px;}
#t2z_1104{left:147px;bottom:285px;letter-spacing:0.04px;word-spacing:0.06px;}
#t30_1104{left:349px;bottom:285px;letter-spacing:0.11px;word-spacing:-0.06px;}

.s1_1104{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_1104{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_1104{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_1104{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_1104{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_1104{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s7_1104{font-size:14px;font-family:Helvetica-Bold_4ft;color:#000;}
.s8_1104{font-size:10px;font-family:Helvetica-Bold_4ft;color:#000;}
.s9_1104{font-size:10px;font-family:Times-Roman_4fq;color:#000;}
.sa_1104{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.sb_1104{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.sc_1104{font-size:12px;font-family:Times-Italic_4fu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1104" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1104Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1104" style="-webkit-user-select: none;"><object width="825" height="990" data="1104/1104.svg" type="image/svg+xml" id="pdf1104" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1104" class="t s1_1104">Coprocessor 14, the Debug Coprocessor </span>
<span id="t2_1104" class="t s2_1104">D3-10 </span><span id="t3_1104" class="t s1_1104">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_1104" class="t s2_1104">ARM DDI 0100I </span>
<span id="t5_1104" class="t s3_1104">D3.3.2 </span><span id="t6_1104" class="t s3_1104">Register 1, Debug Status and Control Register (DSCR) </span>
<span id="t7_1104" class="t s4_1104">Table D3-4 shows the layout of the Debug Status and Control Register. </span>
<span id="t8_1104" class="t s3_1104">Core halted, bit[0] </span>
<span id="t9_1104" class="t s4_1104">After programming a Debug Event, the external debugger should poll this bit until it is set to 1 so that it </span>
<span id="ta_1104" class="t s4_1104">knows that the processor has entered Debug state. See </span><span id="tb_1104" class="t s5_1104">Halting debug-mode </span><span id="tc_1104" class="t s4_1104">on page D2-8 for a definition of </span>
<span id="td_1104" class="t s4_1104">Debug state. </span>
<span id="te_1104" class="t s6_1104">0 </span><span id="tf_1104" class="t s4_1104">The processor is in normal state. </span>
<span id="tg_1104" class="t s6_1104">1 </span><span id="th_1104" class="t s4_1104">The processor is in Debug state. </span>
<span id="ti_1104" class="t s7_1104">Table D3-4 Debug Status and Control Register bit definitions </span>
<span id="tj_1104" class="t s7_1104">Bits </span><span id="tk_1104" class="t s7_1104">Core view </span><span id="tl_1104" class="t s7_1104">External view </span><span id="tm_1104" class="t s7_1104">Reset value </span><span id="tn_1104" class="t s7_1104">Description </span>
<span id="to_1104" class="t s8_1104">a </span>
<span id="tp_1104" class="t s4_1104">0 </span><span id="tq_1104" class="t s4_1104">R </span><span id="tr_1104" class="t s4_1104">R </span>
<span id="ts_1104" class="t s9_1104">a </span>
<span id="tt_1104" class="t s4_1104">Core halted. </span>
<span id="tu_1104" class="t s4_1104">1 </span><span id="tv_1104" class="t s4_1104">R </span><span id="tw_1104" class="t s4_1104">R </span>
<span id="tx_1104" class="t s9_1104">a </span>
<span id="ty_1104" class="t s4_1104">Core restarted. </span>
<span id="tz_1104" class="t s4_1104">[5:2] </span><span id="t10_1104" class="t s4_1104">RW </span><span id="t11_1104" class="t s4_1104">R </span><span id="t12_1104" class="t s4_1104">- </span><span id="t13_1104" class="t s4_1104">Method of debug entry. </span>
<span id="t14_1104" class="t s4_1104">6 </span><span id="t15_1104" class="t s4_1104">R </span><span id="t16_1104" class="t s4_1104">RC </span><span id="t17_1104" class="t s4_1104">0 </span><span id="t18_1104" class="t s4_1104">Sticky precise abort bit. </span>
<span id="t19_1104" class="t s4_1104">7 </span><span id="t1a_1104" class="t s4_1104">R </span><span id="t1b_1104" class="t s4_1104">RC </span><span id="t1c_1104" class="t s4_1104">0 </span><span id="t1d_1104" class="t s4_1104">Sticky imprecise abort bit. </span>
<span id="t1e_1104" class="t s4_1104">[9:8] </span><span id="t1f_1104" class="t s4_1104">UNP/SBZP </span><span id="t1g_1104" class="t s4_1104">UNP/SBZP </span><span id="t1h_1104" class="t s4_1104">- </span><span id="t1i_1104" class="t sa_1104">RESERVED </span>
<span id="t1j_1104" class="t s4_1104">10 </span><span id="t1k_1104" class="t s4_1104">R </span><span id="t1l_1104" class="t s4_1104">RW </span><span id="t1m_1104" class="t s4_1104">0 </span><span id="t1n_1104" class="t s4_1104">DbgAck: debug acknowledge. </span>
<span id="t1o_1104" class="t s4_1104">11 </span><span id="t1p_1104" class="t s4_1104">R </span><span id="t1q_1104" class="t s4_1104">RW </span><span id="t1r_1104" class="t s4_1104">0 </span><span id="t1s_1104" class="t s4_1104">Interrupts disable. </span>
<span id="t1t_1104" class="t s4_1104">12 </span><span id="t1u_1104" class="t s4_1104">RW </span><span id="t1v_1104" class="t s4_1104">R </span><span id="t1w_1104" class="t s4_1104">0 </span><span id="t1x_1104" class="t s4_1104">User mode access to Comms channel disable. </span>
<span id="t1y_1104" class="t s4_1104">13 </span><span id="t1z_1104" class="t s4_1104">R </span><span id="t20_1104" class="t s4_1104">RW </span><span id="t21_1104" class="t s4_1104">0 </span><span id="t22_1104" class="t s4_1104">Execute ARM instruction enable. </span>
<span id="t23_1104" class="t s4_1104">14 </span><span id="t24_1104" class="t s4_1104">R </span><span id="t25_1104" class="t s4_1104">RW </span><span id="t26_1104" class="t s4_1104">0 </span><span id="t27_1104" class="t s4_1104">Halting/Monitor debug-mode select. </span>
<span id="t28_1104" class="t s4_1104">15 </span><span id="t29_1104" class="t s4_1104">RW </span><span id="t2a_1104" class="t s4_1104">R </span><span id="t2b_1104" class="t s4_1104">0 </span><span id="t2c_1104" class="t s4_1104">Monitor debug-mode enable. </span>
<span id="t2d_1104" class="t s4_1104">[28:16] </span><span id="t2e_1104" class="t s4_1104">UNP/SBZP </span><span id="t2f_1104" class="t s4_1104">UNP/SBZP </span><span id="t2g_1104" class="t s4_1104">- </span><span id="t2h_1104" class="t sa_1104">RESERVED </span>
<span id="t2i_1104" class="t s4_1104">29 </span><span id="t2j_1104" class="t s4_1104">R </span><span id="t2k_1104" class="t s4_1104">R </span><span id="t2l_1104" class="t s4_1104">0 </span><span id="t2m_1104" class="t s4_1104">wDTRfull: wDTR register full. </span>
<span id="t2n_1104" class="t s4_1104">30 </span><span id="t2o_1104" class="t s4_1104">R </span><span id="t2p_1104" class="t s4_1104">R </span><span id="t2q_1104" class="t s4_1104">0 </span><span id="t2r_1104" class="t s4_1104">rDTRfull: rDTR register full. </span>
<span id="t2s_1104" class="t s4_1104">31 </span><span id="t2t_1104" class="t s4_1104">UNP/SBZP </span><span id="t2u_1104" class="t s4_1104">UNP/SBZP </span><span id="t2v_1104" class="t s4_1104">- </span><span id="t2w_1104" class="t sa_1104">RESERVED </span>
<span id="t2x_1104" class="t sb_1104">a. </span><span id="t2y_1104" class="t sb_1104">See </span><span id="t2z_1104" class="t sc_1104">Reset values of the CP14 debug registers </span><span id="t30_1104" class="t sb_1104">on page D3-24. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
