library ieee;
use ieee.std_logic_1164.all;

entity testbench is

end testbench;

architecture tb of testbench is

component processor is
port(	i_CLK:	in std_logic;
		i_CLR:	in std_logic);
end component;

signal w_i_CLK, w_i_CLR: std_logic;

begin
	DUV: processor port map(i_CLK		=> w_i_CLK,
									i_CLR		=> w_i_CLR);
									
	process
	begin
		w_i_CLR 	<= '1';
		w_i_CLK 	<= '0';
		wait for 10 ns;
		w_i_CLK 	<= '1';
		wait for 10 ns;
		w_i_CLK 	<= '0';
		wait for 10 ns;
		w_i_CLK 	<= '1';
		wait for 10 ns;
		w_i_CLK 	<= '0';
		wait for 10 ns;
		w_i_CLK 	<= '1';
		wait for 10 ns;
		w_i_CLK 	<= '0';
		wait for 10 ns;
		w_i_CLK 	<= '1';
		wait for 10 ns;
		w_i_CLK 	<= '0';
		wait for 10 ns;
		w_i_CLK 	<= '1';
		wait for 10 ns;
	end process;
end tb;