/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [24:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  reg [8:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [12:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [23:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[94] & in_data[76]);
  assign celloutsig_0_15z = ~(celloutsig_0_3z | celloutsig_0_0z);
  assign celloutsig_0_20z = ~(celloutsig_0_3z | celloutsig_0_18z);
  assign celloutsig_1_1z = ~in_data[148];
  assign celloutsig_1_4z = ~celloutsig_1_3z;
  assign celloutsig_0_1z = ~in_data[62];
  assign celloutsig_0_39z = ~((celloutsig_0_34z[3] | celloutsig_0_4z) & celloutsig_0_2z[1]);
  assign celloutsig_0_50z = { celloutsig_0_25z[3], celloutsig_0_2z, celloutsig_0_40z } >= { celloutsig_0_49z[6:0], celloutsig_0_39z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } <= { celloutsig_1_0z[4], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_7z[7:2] <= celloutsig_1_10z;
  assign celloutsig_0_8z = { in_data[9:5], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } <= celloutsig_0_7z[15:0];
  assign celloutsig_0_3z = { in_data[50:44], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } && in_data[79:67];
  assign celloutsig_0_23z = { in_data[32:31], celloutsig_0_10z, celloutsig_0_15z } < { celloutsig_0_2z[3], celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_15z = celloutsig_1_0z[8] & ~(celloutsig_1_0z[7]);
  assign celloutsig_1_8z = celloutsig_1_5z[2:0] % { 1'h1, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_14z = celloutsig_0_7z[14:5] % { 1'h1, celloutsig_0_5z[7:0], celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_7z[7] ? celloutsig_1_6z[5:0] : { celloutsig_1_7z[5:3], celloutsig_1_8z };
  assign celloutsig_0_22z = celloutsig_0_9z[23] ? celloutsig_0_9z[8:3] : { celloutsig_0_6z[6:5], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[144:135] | in_data[110:101];
  assign celloutsig_1_16z = celloutsig_1_6z[7:0] | { celloutsig_1_10z[2:1], celloutsig_1_10z };
  assign celloutsig_0_10z = celloutsig_0_7z[12:10] | celloutsig_0_6z[8:6];
  assign celloutsig_0_11z = { celloutsig_0_6z[9:1], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z } | { in_data[68:58], celloutsig_0_10z };
  assign celloutsig_0_4z = | { celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_31z = | { celloutsig_0_9z[11:2], celloutsig_0_23z, celloutsig_0_2z };
  assign celloutsig_1_11z = ^ { celloutsig_1_9z[4], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_18z = ^ celloutsig_1_17z[3:1];
  assign celloutsig_0_34z = { celloutsig_0_2z[3:1], celloutsig_0_31z } >> celloutsig_0_12z[4:1];
  assign celloutsig_0_5z = { in_data[81:71], celloutsig_0_4z, celloutsig_0_3z } >> { celloutsig_0_2z[3], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_7z = celloutsig_1_0z[8:0] >> { in_data[157:150], celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z } >> { in_data[145:141], celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_16z[4:2], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_15z } >> celloutsig_1_12z[7:2];
  assign celloutsig_0_9z = { celloutsig_0_6z[9:1], celloutsig_0_6z[3], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } >> { celloutsig_0_6z[6:1], celloutsig_0_6z[3], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z[9:1], celloutsig_0_6z[3], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_12z = in_data[69:59] >> { celloutsig_0_6z[8:3], celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_6z[9:6], celloutsig_0_1z } >> celloutsig_0_11z[11:7];
  assign celloutsig_0_21z = { celloutsig_0_7z[12:2], celloutsig_0_5z, celloutsig_0_1z } >> { celloutsig_0_16z[7:4], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_1_6z = { in_data[140:138], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } << { in_data[118:112], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_2z = in_data[166:162] >> { celloutsig_1_0z[7:4], celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z[9], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z } >> { celloutsig_0_6z[5:2], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[37:34] >> { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_12z[10:1] >>> { celloutsig_0_11z[9:1], celloutsig_0_4z };
  assign celloutsig_0_40z = { celloutsig_0_22z[2:1], celloutsig_0_3z } - celloutsig_0_25z[3:1];
  assign celloutsig_1_12z = { celloutsig_1_6z[8:2], celloutsig_1_4z } - { celloutsig_1_0z[7:1], celloutsig_1_3z };
  assign celloutsig_0_25z = celloutsig_0_21z[6:3] - celloutsig_0_14z[7:4];
  assign celloutsig_1_5z = { celloutsig_1_2z[2:0], celloutsig_1_1z } ^ { in_data[177:176], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_18z = ~((celloutsig_0_17z[3] & celloutsig_0_14z[5]) | celloutsig_0_12z[6]);
  always_latch
    if (clkin_data[32]) celloutsig_0_49z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_49z = celloutsig_0_12z[9:1];
  assign { celloutsig_0_6z[4:2], celloutsig_0_6z[9:5], celloutsig_0_6z[1] } = ~ { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[66:62], celloutsig_0_0z };
  assign celloutsig_0_6z[0] = celloutsig_0_6z[3];
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
