{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 08 10:32:23 2016 " "Info: Processing started: Thu Sep 08 10:32:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_TopModule -c LCD_TopModule " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_TopModule -c LCD_TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "melody.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file melody.v" { { "Info" "ISGN_ENTITY_NAME" "1 melody " "Info: Found entity 1: melody" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 81 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Info: Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_basic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_basic.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_basic " "Info: Found entity 1: clock_basic" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_topmodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TopModule " "Info: Found entity 1: LCD_TopModule" {  } { { "LCD_TopModule.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD_TopModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_TopModule " "Info: Elaborating entity \"LCD_TopModule\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:u0 " "Info: Elaborating entity \"LCD\" for hierarchy \"LCD:u0\"" {  } { { "LCD_TopModule.v" "u0" { Text "C:/Users/user/Desktop/clock_alarm/LCD_TopModule.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD.v(36) " "Warning (10230): Verilog HDL assignment warning at LCD.v(36): truncated value with size 32 to match size of target (8)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD.v(37) " "Warning (10230): Verilog HDL assignment warning at LCD.v(37): truncated value with size 32 to match size of target (8)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD.v(38) " "Warning (10230): Verilog HDL assignment warning at LCD.v(38): truncated value with size 32 to match size of target (8)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD.v(39) " "Warning (10230): Verilog HDL assignment warning at LCD.v(39): truncated value with size 32 to match size of target (8)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD.v(40) " "Warning (10230): Verilog HDL assignment warning at LCD.v(40): truncated value with size 32 to match size of target (8)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD.v(41) " "Warning (10230): Verilog HDL assignment warning at LCD.v(41): truncated value with size 32 to match size of target (8)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD.v(61) " "Warning (10230): Verilog HDL assignment warning at LCD.v(61): truncated value with size 32 to match size of target (5)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 LCD.v(68) " "Warning (10230): Verilog HDL assignment warning at LCD.v(68): truncated value with size 5 to match size of target (1)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 LCD.v(72) " "Warning (10230): Verilog HDL assignment warning at LCD.v(72): truncated value with size 5 to match size of target (1)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD.v(73) " "Warning (10230): Verilog HDL assignment warning at LCD.v(73): truncated value with size 32 to match size of target (1)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 LCD.v(76) " "Warning (10230): Verilog HDL assignment warning at LCD.v(76): truncated value with size 5 to match size of target (1)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(85) " "Warning (10230): Verilog HDL assignment warning at LCD.v(85): truncated value with size 32 to match size of target (6)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d1 LCD.v(169) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(169): variable \"d1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d2 LCD.v(170) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(170): variable \"d2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d3 LCD.v(171) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(171): variable \"d3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ap LCD.v(173) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(173): variable \"ap\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h10 LCD.v(176) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(176): variable \"h10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h1 LCD.v(177) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(177): variable \"h1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blink LCD.v(178) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(178): variable \"blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m10 LCD.v(179) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(179): variable \"m10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m1 LCD.v(180) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(180): variable \"m1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s10 LCD.v(182) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(182): variable \"s10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s1 LCD.v(183) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(183): variable \"s1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_basic clock_basic:u1 " "Info: Elaborating entity \"clock_basic\" for hierarchy \"clock_basic:u1\"" {  } { { "LCD_TopModule.v" "u1" { Text "C:/Users/user/Desktop/clock_alarm/LCD_TopModule.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clock_basic.v(34) " "Warning (10230): Verilog HDL assignment warning at clock_basic.v(34): truncated value with size 32 to match size of target (3)" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clock_basic.v(36) " "Warning (10230): Verilog HDL assignment warning at clock_basic.v(36): truncated value with size 32 to match size of target (5)" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_basic.v(38) " "Warning (10230): Verilog HDL assignment warning at clock_basic.v(38): truncated value with size 32 to match size of target (6)" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_basic.v(40) " "Warning (10230): Verilog HDL assignment warning at clock_basic.v(40): truncated value with size 32 to match size of target (6)" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_basic.v(42) " "Warning (10230): Verilog HDL assignment warning at clock_basic.v(42): truncated value with size 32 to match size of target (28)" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clock_basic.v(43) " "Warning (10230): Verilog HDL assignment warning at clock_basic.v(43): truncated value with size 32 to match size of target (5)" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_basic.v(44) " "Warning (10230): Verilog HDL assignment warning at clock_basic.v(44): truncated value with size 32 to match size of target (6)" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clock_basic.v(45) " "Warning (10230): Verilog HDL assignment warning at clock_basic.v(45): truncated value with size 32 to match size of target (3)" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "melody melody:u2 " "Info: Elaborating entity \"melody\" for hierarchy \"melody:u2\"" {  } { { "LCD_TopModule.v" "u2" { Text "C:/Users/user/Desktop/clock_alarm/LCD_TopModule.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(133) " "Warning (10230): Verilog HDL assignment warning at melody.v(133): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(134) " "Warning (10230): Verilog HDL assignment warning at melody.v(134): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(135) " "Warning (10230): Verilog HDL assignment warning at melody.v(135): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(136) " "Warning (10230): Verilog HDL assignment warning at melody.v(136): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(137) " "Warning (10230): Verilog HDL assignment warning at melody.v(137): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(138) " "Warning (10230): Verilog HDL assignment warning at melody.v(138): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(139) " "Warning (10230): Verilog HDL assignment warning at melody.v(139): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(140) " "Warning (10230): Verilog HDL assignment warning at melody.v(140): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(141) " "Warning (10230): Verilog HDL assignment warning at melody.v(141): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(142) " "Warning (10230): Verilog HDL assignment warning at melody.v(142): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(143) " "Warning (10230): Verilog HDL assignment warning at melody.v(143): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(144) " "Warning (10230): Verilog HDL assignment warning at melody.v(144): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(145) " "Warning (10230): Verilog HDL assignment warning at melody.v(145): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(146) " "Warning (10230): Verilog HDL assignment warning at melody.v(146): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(147) " "Warning (10230): Verilog HDL assignment warning at melody.v(147): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(148) " "Warning (10230): Verilog HDL assignment warning at melody.v(148): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(149) " "Warning (10230): Verilog HDL assignment warning at melody.v(149): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(150) " "Warning (10230): Verilog HDL assignment warning at melody.v(150): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(151) " "Warning (10230): Verilog HDL assignment warning at melody.v(151): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(152) " "Warning (10230): Verilog HDL assignment warning at melody.v(152): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(153) " "Warning (10230): Verilog HDL assignment warning at melody.v(153): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(154) " "Warning (10230): Verilog HDL assignment warning at melody.v(154): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(155) " "Warning (10230): Verilog HDL assignment warning at melody.v(155): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(156) " "Warning (10230): Verilog HDL assignment warning at melody.v(156): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(157) " "Warning (10230): Verilog HDL assignment warning at melody.v(157): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(158) " "Warning (10230): Verilog HDL assignment warning at melody.v(158): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(159) " "Warning (10230): Verilog HDL assignment warning at melody.v(159): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(160) " "Warning (10230): Verilog HDL assignment warning at melody.v(160): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(161) " "Warning (10230): Verilog HDL assignment warning at melody.v(161): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(162) " "Warning (10230): Verilog HDL assignment warning at melody.v(162): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(163) " "Warning (10230): Verilog HDL assignment warning at melody.v(163): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(164) " "Warning (10230): Verilog HDL assignment warning at melody.v(164): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(165) " "Warning (10230): Verilog HDL assignment warning at melody.v(165): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(166) " "Warning (10230): Verilog HDL assignment warning at melody.v(166): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(180) " "Warning (10230): Verilog HDL assignment warning at melody.v(180): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 melody.v(200) " "Warning (10230): Verilog HDL assignment warning at melody.v(200): truncated value with size 32 to match size of target (28)" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scale.data_a 0 melody.v(93) " "Warning (10030): Net \"scale.data_a\" at melody.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scale.waddr_a 0 melody.v(93) " "Warning (10030): Net \"scale.waddr_a\" at melody.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "note.data_a 0 melody.v(131) " "Warning (10030): Net \"note.data_a\" at melody.v(131) has no driver or initial value, using a default initial value '0'" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "note.waddr_a 0 melody.v(131) " "Warning (10030): Net \"note.waddr_a\" at melody.v(131) has no driver or initial value, using a default initial value '0'" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scale.we_a 0 melody.v(93) " "Warning (10030): Net \"scale.we_a\" at melody.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "note.we_a 0 melody.v(131) " "Warning (10030): Net \"note.we_a\" at melody.v(131) has no driver or initial value, using a default initial value '0'" {  } { { "melody.v" "" { Text "C:/Users/user/Desktop/clock_alarm/melody.v" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/user/Desktop/clock_alarm/db/LCD_TopModule.ram0_melody_e41ac61c.hdl.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/user/Desktop/clock_alarm/db/LCD_TopModule.ram0_melody_e41ac61c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/user/Desktop/clock_alarm/db/LCD_TopModule.ram1_melody_e41ac61c.hdl.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/user/Desktop/clock_alarm/db/LCD_TopModule.ram1_melody_e41ac61c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Info: Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u0\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u0\|Mod1\"" {  } { { "LCD.v" "Mod1" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 37 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u0\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u0\|Div1\"" {  } { { "LCD.v" "Div1" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 38 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u0\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u0\|Mod2\"" {  } { { "LCD.v" "Mod2" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 38 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u0\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u0\|Div0\"" {  } { { "LCD.v" "Div0" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 36 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u0\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u0\|Mod0\"" {  } { { "LCD.v" "Mod0" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 36 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u0\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u0\|Mod3\"" {  } { { "LCD.v" "Mod3" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 39 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u0\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u0\|Div2\"" {  } { { "LCD.v" "Div2" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 40 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u0\|Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u0\|Mod4\"" {  } { { "LCD.v" "Mod4" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 40 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u0\|Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u0\|Mod5\"" {  } { { "LCD.v" "Mod5" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 41 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_basic:u1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_basic:u1\|Mod0\"" {  } { { "clock_basic.v" "Mod0" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 34 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_basic:u1\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_basic:u1\|Mod1\"" {  } { { "clock_basic.v" "Mod1" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 43 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_basic:u1\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_basic:u1\|Mod2\"" {  } { { "clock_basic.v" "Mod2" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 44 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD:u0\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"LCD:u0\|lpm_divide:Mod1\"" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 37 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD:u0\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"LCD:u0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 37 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ftl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ftl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ftl " "Info: Found entity 1: lpm_divide_ftl" {  } { { "db/lpm_divide_ftl.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/lpm_divide_ftl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Info: Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_0oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0oe " "Info: Found entity 1: alt_u_div_0oe" {  } { { "db/alt_u_div_0oe.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/alt_u_div_0oe.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3dc " "Info: Found entity 1: add_sub_3dc" {  } { { "db/add_sub_3dc.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/add_sub_3dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dc " "Info: Found entity 1: add_sub_4dc" {  } { { "db/add_sub_4dc.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/add_sub_4dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5dc " "Info: Found entity 1: add_sub_5dc" {  } { { "db/add_sub_5dc.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/add_sub_5dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6dc " "Info: Found entity 1: add_sub_6dc" {  } { { "db/add_sub_6dc.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/add_sub_6dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7dc " "Info: Found entity 1: add_sub_7dc" {  } { { "db/add_sub_7dc.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/add_sub_7dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD:u0\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"LCD:u0\|lpm_divide:Div1\"" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 38 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD:u0\|lpm_divide:Div1 " "Info: Instantiated megafunction \"LCD:u0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 38 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d5m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_d5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d5m " "Info: Found entity 1: lpm_divide_d5m" {  } { { "db/lpm_divide_d5m.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/lpm_divide_d5m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_2oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2oe " "Info: Found entity 1: alt_u_div_2oe" {  } { { "db/alt_u_div_2oe.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/alt_u_div_2oe.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD:u0\|lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"LCD:u0\|lpm_divide:Mod2\"" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 38 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD:u0\|lpm_divide:Mod2 " "Info: Instantiated megafunction \"LCD:u0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 38 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gtl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gtl " "Info: Found entity 1: lpm_divide_gtl" {  } { { "db/lpm_divide_gtl.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/lpm_divide_gtl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD:u0\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"LCD:u0\|lpm_divide:Div0\"" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD:u0\|lpm_divide:Div0 " "Info: Instantiated megafunction \"LCD:u0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD.v" 36 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c5m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_c5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c5m " "Info: Found entity 1: lpm_divide_c5m" {  } { { "db/lpm_divide_c5m.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/lpm_divide_c5m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_basic:u1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"clock_basic:u1\|lpm_divide:Mod0\"" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_basic:u1\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"clock_basic:u1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Info: Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dtl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dtl " "Info: Found entity 1: lpm_divide_dtl" {  } { { "db/lpm_divide_dtl.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/lpm_divide_dtl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Info: Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/sign_div_unsign_6kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sne.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_sne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sne " "Info: Found entity 1: alt_u_div_sne" {  } { { "db/alt_u_div_sne.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/alt_u_div_sne.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_basic:u1\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"clock_basic:u1\|lpm_divide:Mod1\"" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_basic:u1\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"clock_basic:u1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_htl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_htl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_htl " "Info: Found entity 1: lpm_divide_htl" {  } { { "db/lpm_divide_htl.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/lpm_divide_htl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_4oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4oe " "Info: Found entity 1: alt_u_div_4oe" {  } { { "db/alt_u_div_4oe.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/alt_u_div_4oe.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8dc " "Info: Found entity 1: add_sub_8dc" {  } { { "db/add_sub_8dc.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/add_sub_8dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_basic:u1\|lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"clock_basic:u1\|lpm_divide:Mod2\"" {  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_basic:u1\|lpm_divide:Mod2 " "Info: Instantiated megafunction \"clock_basic:u1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info: Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_basic.v" "" { Text "C:/Users/user/Desktop/clock_alarm/clock_basic.v" 44 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Info: Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/lpm_divide_jtl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Info: Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_8oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8oe " "Info: Found entity 1: alt_u_div_8oe" {  } { { "db/alt_u_div_8oe.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/alt_u_div_8oe.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9dc " "Info: Found entity 1: add_sub_9dc" {  } { { "db/add_sub_9dc.tdf" "" { Text "C:/Users/user/Desktop/clock_alarm/db/add_sub_9dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Warning (13410): Pin \"lcd_rw\" is stuck at GND" {  } { { "LCD_TopModule.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD_TopModule.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "portA\[1\] GND " "Warning (13410): Pin \"portA\[1\]\" is stuck at GND" {  } { { "LCD_TopModule.v" "" { Text "C:/Users/user/Desktop/clock_alarm/LCD_TopModule.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:u0\|state~4 " "Info: Register \"LCD:u0\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:u0\|state~5 " "Info: Register \"LCD:u0\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:u0\|state~6 " "Info: Register \"LCD:u0\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1055 " "Info: Implemented 1055 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1035 " "Info: Implemented 1035 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 08 10:32:30 2016 " "Info: Processing ended: Thu Sep 08 10:32:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
