<inh f='tvm/include/tvm/tir/stmt_functor.h' l='300' c='tvm::tir::StmtExprVisitor'/>
<def f='tvm/src/tir/analysis/buffer_access_lca_detector.cc' l='42' ll='320'/>
<use f='tvm/src/tir/analysis/buffer_access_lca_detector.cc' l='45' c='_ZN3tvm3tir11LCADetector6DetectERKNS0_8PrimFuncE'/>
<size>320</size>
<doc f='tvm/src/tir/analysis/buffer_access_lca_detector.cc' l='34'>/*!
 * \brief Detect the lowest common ancestor(LCA) position of Buffer access.
 * \note
 * - Only consider BlockNode and ForNode to be the LCA nodes.
 * - In the LCA locator, we are aware of the buffer scope and CUDA hierarchy so that any buffer in
 * global memory will have its buffer access LCA outside all launch sites of `blockIdx`, in order to
 * prevent conflicts between buffer memory scopes and CUDA hierarchy.
 */</doc>
<fun r='_ZN3tvm3tir11LCADetector10VisitStmt_EPKNS0_7ForNodeE'/>
<fun r='_ZN3tvm3tir11LCADetector10VisitStmt_EPKNS0_16BlockRealizeNodeE'/>
<fun r='_ZN3tvm3tir11LCADetector10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<fun r='_ZN3tvm3tir11LCADetector10VisitExpr_EPKNS0_14BufferLoadNodeE'/>
<fun r='_ZN3tvm3tir11LCADetector10VisitStmt_EPKNS0_15BufferStoreNodeE'/>
<fun r='_ZN3tvm3tir11LCADetector10VisitStmt_EPKNS0_17BufferRealizeNodeE'/>
<fun r='_ZN3tvm3tir11LCADetector10VisitExpr_EPKNS0_7VarNodeE'/>
<fun r='_ZN3tvm3tir11LCADetector10VisitExpr_EPKNS0_8LoadNodeE'/>
<fun r='_ZN3tvm3tir11LCADetector10VisitStmt_EPKNS0_9StoreNodeE'/>
