# vsim -c "+nowarnTSCALE" -voptargs="+acc" uvm_template_top -modelsimini ./modelsim_uvm_1_1d.ini -msgmode both -do "C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates\sim.do" 
# Start time: 04:19:41 on Aug 27,2021
# Loading sv_std.std
# Loading work.uvm_pkg
# Loading work.uvm_template_top_sv_unit
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/Users/HP/WORK_UVM/uvm-1.1d/src' at "C:/Users/HP/WORK_UVM/uvm-1.1d/src".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.uvm_template_top
# Loading work.my_if
# Loading work.uvm_template_memory_dut_sv_unit
# Loading work.uvm_template_memory_dut
# ** Error: (vsim-3043) C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_env.sv(71): Unresolved reference to 'env' in $root.env.agnt.seqr.
#    Time: 0 ps  Iteration: 0  Region: /uvm_template_top_sv_unit File: C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_top.sv
# ** Error (suppressible): (vsim-2997) C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_env.sv(71): Cannot assign a packed type 'reg' to an unpacked type 'class work.uvm_pkg::uvm_sequencer_base'.
#    Time: 0 ps  Iteration: 0  Region: /uvm_template_top_sv_unit File: C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_top.sv
# ** Warning: (vsim-3764) C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_monitor.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ps  Iteration: 0  Region: /uvm_template_top_sv_unit File: C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_top.sv
# ** Warning: (vsim-3764) C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_env.sv(46): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ps  Iteration: 0  Region: /uvm_template_top_sv_unit File: C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_top.sv
# ** Error: (vsim-8754) C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_env.sv(71): Actual input arg. of type 'reg' for formal 'sequencer' of 'start' is not compatible with the formal's type 'class work.uvm_pkg::uvm_sequencer_base'.
#    Time: 0 ps  Iteration: 0  Region: /uvm_template_top_sv_unit File: C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_top.sv
# ** Warning: (vsim-3764) C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_base_test.sv(46): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ps  Iteration: 0  Region: /uvm_template_top_sv_unit File: C:/Users/HP/WORK_PYTHON/PY_UVM_TB_BUILDER/uvm_templates/uvm_template_top.sv
# Error loading design
# End time: 04:19:41 on Aug 27,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 3
