<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>AHDLCDCB Struct Reference</h1><!-- doxytag: class="_AHDLCDCB" -->Asynchronous HDLC device information structure.  
<a href="#_details">More...</a>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#80b806a28349a2fca402fc9adad75e55">dcb_modeflags</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode flags.  <a href="#80b806a28349a2fca402fc9adad75e55"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#e8e41e09e3a9f26bacf8c53426b4e9a6">dcb_statusflags</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status flags.  <a href="#e8e41e09e3a9f26bacf8c53426b4e9a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#cdbedc449d9cececd221becde8d5951e">dcb_rtimeout</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read timeout.  <a href="#cdbedc449d9cececd221becde8d5951e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#ef93bea2bf99e39acb0b1a1666d7983d">dcb_wtimeout</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write timeout.  <a href="#ef93bea2bf99e39acb0b1a1666d7983d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_nut_o_s.html#ga8c0374618b33785ccb02f74bcfebc46">HANDLE</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#214c6781c621d1654517fc7aacf024f3">dcb_tx_rdy</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Queue of threads waiting for output buffer empty.  <a href="#214c6781c621d1654517fc7aacf024f3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_nut_o_s.html#ga8c0374618b33785ccb02f74bcfebc46">HANDLE</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#11c2a9c21892e0d0b606a075c3e66195">dcb_rx_rdy</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Queue of threads waiting for a character in the input buffer.  <a href="#11c2a9c21892e0d0b606a075c3e66195"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#1212c71869a72501c6dea7e60367af99">dcb_base</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hardware base address.  <a href="#1212c71869a72501c6dea7e60367af99"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#11774251e18a41a646925f661e99be7e">dcb_rx_buf</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input buffer.  <a href="#11774251e18a41a646925f661e99be7e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#845dc98152542ac67f28e584ac12fe3e">dcb_rx_idx</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input buffer index for next incoming byte.  <a href="#845dc98152542ac67f28e584ac12fe3e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#3bfbc6c42c42c1e2867676a10484cee3">dcb_rd_idx</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input buffer index for next byte to read.  <a href="#3bfbc6c42c42c1e2867676a10484cee3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#4e62b264117b550434af5883e77aab63">dcb_tx_buf</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output buffer.  <a href="#4e62b264117b550434af5883e77aab63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#bda41c1c607da98c2448de4938a91728">dcb_tx_idx</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output buffer index for next outgoing byte.  <a href="#bda41c1c607da98c2448de4938a91728"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#2040c83cf8c0413e24f2c35e948355a6">dcb_wr_idx</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output buffer index for next byte to write.  <a href="#2040c83cf8c0413e24f2c35e948355a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_nut_o_s.html#ga8c0374618b33785ccb02f74bcfebc46">HANDLE</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#554229c677df4ebe1ff47e51337df597">dcb_mf_evt</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HDLC mode change event queue.  <a href="#554229c677df4ebe1ff47e51337df597"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#086250eda551f5819e81bb866b066739">dcb_rx_accm</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32-bit receive ACCM.  <a href="#086250eda551f5819e81bb866b066739"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#6572971dd158511d67af2b86ad203c31">dcb_tx_accm</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">256-bit transmit ACCM.  <a href="#6572971dd158511d67af2b86ad203c31"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#86d09190b56b40e6c6819b54d4a577e5">dcb_rx_mru</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum receive MRU.  <a href="#86d09190b56b40e6c6819b54d4a577e5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_h_d_l_c_d_c_b.html#27797ac1684b57803335e9a3e234e79f">dcb_tx_mru</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum transmit MRU.  <a href="#27797ac1684b57803335e9a3e234e79f"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Asynchronous HDLC device information structure. 
<p>
Asynchronous HDLC device information type.<p>
The start of this structure is equal to the UARTDCB structure. 
<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00082">82</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>
<hr><h2>Field Documentation</h2>
<a class="anchor" name="80b806a28349a2fca402fc9adad75e55"></a><!-- doxytag: member="_AHDLCDCB::dcb_modeflags" ref="80b806a28349a2fca402fc9adad75e55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> AHDLCDCB::dcb_modeflags          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode flags. 
<p>

<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00086">86</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e8e41e09e3a9f26bacf8c53426b4e9a6"></a><!-- doxytag: member="_AHDLCDCB::dcb_statusflags" ref="e8e41e09e3a9f26bacf8c53426b4e9a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> AHDLCDCB::dcb_statusflags          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status flags. 
<p>

<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00090">90</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cdbedc449d9cececd221becde8d5951e"></a><!-- doxytag: member="_AHDLCDCB::dcb_rtimeout" ref="cdbedc449d9cececd221becde8d5951e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> AHDLCDCB::dcb_rtimeout          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read timeout. 
<p>

<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00094">94</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ef93bea2bf99e39acb0b1a1666d7983d"></a><!-- doxytag: member="_AHDLCDCB::dcb_wtimeout" ref="ef93bea2bf99e39acb0b1a1666d7983d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> AHDLCDCB::dcb_wtimeout          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write timeout. 
<p>

<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00098">98</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="214c6781c621d1654517fc7aacf024f3"></a><!-- doxytag: member="_AHDLCDCB::dcb_tx_rdy" ref="214c6781c621d1654517fc7aacf024f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_nut_o_s.html#ga8c0374618b33785ccb02f74bcfebc46">HANDLE</a> AHDLCDCB::dcb_tx_rdy          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Queue of threads waiting for output buffer empty. 
<p>
Threads are added to this queue when the output buffer is full or when flushing the output buffer. 
<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00105">105</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="11c2a9c21892e0d0b606a075c3e66195"></a><!-- doxytag: member="_AHDLCDCB::dcb_rx_rdy" ref="11c2a9c21892e0d0b606a075c3e66195" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_nut_o_s.html#ga8c0374618b33785ccb02f74bcfebc46">HANDLE</a> AHDLCDCB::dcb_rx_rdy          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Queue of threads waiting for a character in the input buffer. 
<p>
Threads are added to this queue when the output buffer is empty. 
<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00112">112</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="1212c71869a72501c6dea7e60367af99"></a><!-- doxytag: member="_AHDLCDCB::dcb_base" ref="1212c71869a72501c6dea7e60367af99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AHDLCDCB::dcb_base          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hardware base address. 
<p>
This is a copy of the base address in the NUTDEVICE structure and required by the interrupt routine. 
<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00119">119</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="11774251e18a41a646925f661e99be7e"></a><!-- doxytag: member="_AHDLCDCB::dcb_rx_buf" ref="11774251e18a41a646925f661e99be7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>* AHDLCDCB::dcb_rx_buf          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Input buffer. 
<p>
This buffer is filled by the the receiver interrupt, so the contents of the buffer is volatile. 
<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00126">126</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="845dc98152542ac67f28e584ac12fe3e"></a><!-- doxytag: member="_AHDLCDCB::dcb_rx_idx" ref="845dc98152542ac67f28e584ac12fe3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AHDLCDCB::dcb_rx_idx          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Input buffer index for next incoming byte. 
<p>
This volatile index is incremented by the receiver interrupt. 
<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00132">132</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="3bfbc6c42c42c1e2867676a10484cee3"></a><!-- doxytag: member="_AHDLCDCB::dcb_rd_idx" ref="3bfbc6c42c42c1e2867676a10484cee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AHDLCDCB::dcb_rd_idx          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Input buffer index for next byte to read. 
<p>

<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00136">136</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="4e62b264117b550434af5883e77aab63"></a><!-- doxytag: member="_AHDLCDCB::dcb_tx_buf" ref="4e62b264117b550434af5883e77aab63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>* AHDLCDCB::dcb_tx_buf          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output buffer. 
<p>

<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00140">140</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="bda41c1c607da98c2448de4938a91728"></a><!-- doxytag: member="_AHDLCDCB::dcb_tx_idx" ref="bda41c1c607da98c2448de4938a91728" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AHDLCDCB::dcb_tx_idx          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output buffer index for next outgoing byte. 
<p>
This volatile index is incremented by the transmit interrupt. 
<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00146">146</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="2040c83cf8c0413e24f2c35e948355a6"></a><!-- doxytag: member="_AHDLCDCB::dcb_wr_idx" ref="2040c83cf8c0413e24f2c35e948355a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AHDLCDCB::dcb_wr_idx          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output buffer index for next byte to write. 
<p>

<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00150">150</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="554229c677df4ebe1ff47e51337df597"></a><!-- doxytag: member="_AHDLCDCB::dcb_mf_evt" ref="554229c677df4ebe1ff47e51337df597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_nut_o_s.html#ga8c0374618b33785ccb02f74bcfebc46">HANDLE</a> AHDLCDCB::dcb_mf_evt          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
HDLC mode change event queue. 
<p>
The frame receiver thread is waiting on this queue until the device is switched to HDLC mode. 
<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00157">157</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="086250eda551f5819e81bb866b066739"></a><!-- doxytag: member="_AHDLCDCB::dcb_rx_accm" ref="086250eda551f5819e81bb866b066739" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> AHDLCDCB::dcb_rx_accm          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
32-bit receive ACCM. 
<p>

<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00161">161</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="6572971dd158511d67af2b86ad203c31"></a><!-- doxytag: member="_AHDLCDCB::dcb_tx_accm" ref="6572971dd158511d67af2b86ad203c31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> AHDLCDCB::dcb_tx_accm          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
256-bit transmit ACCM. 
<p>

<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00165">165</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="86d09190b56b40e6c6819b54d4a577e5"></a><!-- doxytag: member="_AHDLCDCB::dcb_rx_mru" ref="86d09190b56b40e6c6819b54d4a577e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> AHDLCDCB::dcb_rx_mru          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Maximum receive MRU. 
<p>

<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00169">169</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="27797ac1684b57803335e9a3e234e79f"></a><!-- doxytag: member="_AHDLCDCB::dcb_tx_mru" ref="27797ac1684b57803335e9a3e234e79f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> AHDLCDCB::dcb_tx_mru          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Maximum transmit MRU. 
<p>

<p>Definition at line <a class="el" href="dev_2ahdlc_8h-source.html#l00173">173</a> of file <a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a>.</p>

</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>include/dev/<a class="el" href="dev_2ahdlc_8h-source.html">ahdlc.h</a></ul>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
