****************************************
Report : clock timing
	-type skew
	-verbose
	-nworst 1
	-setup
	-crosstalk_delta
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Fri Mar 13 18:32:25 2020
****************************************

  Clock: core_clk

  Startpoint: core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_188__1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/mem/icache/ld_data_tv_r_reg_7__49_
               (rising edge-triggered flip-flop clocked by core_clk)


  Point                                                                             DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                 0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  CTSINVX4_G1B4I3/INP (INVX8)                                                       0.000    0.062    0.000    0.024 &    0.024 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                                 0.075             0.042 &    0.066 f
  CTSINVX8_G1B3I2/INP (INVX8)                                                       0.000    0.078    0.000    0.007 &    0.073 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                 0.086             0.043 &    0.116 r
  CTSINVX16_G1B2I5/INP (INVX4)                                                      0.000    0.088    0.000    0.008 &    0.124 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                                                0.171             0.101 &    0.226 f
  CTSINVX16_G1B1I14_1/INP (INVX8)                                                   0.000    0.173    0.000    0.008 &    0.233 f
  CTSINVX16_G1B1I14_1/ZN (INVX8)                                                             0.242             0.130 &    0.363 r
  core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_188__1_/CLK (DFFX1)    0.000    0.243    0.000    0.013 &    0.376 r
  startpoint clock latency                                                                                                0.376

  clock core_clk (rise edge)                                                                 0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  CTSINVX4_G1B4I3/INP (INVX8)                                                       0.000    0.053    0.000    0.020 &    0.020 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                                 0.064             0.036 &    0.056 f
  CTSINVX8_G1B3I1/INP (INVX16)                                                      0.000    0.064    0.000    0.011 &    0.068 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                                0.062             0.032 &    0.100 r
  core/fe/mem/icache/CTSINVX8_G1B2I2/INP (INVX8)                                    0.000    0.062    0.000    0.007 &    0.107 r
  core/fe/mem/icache/CTSINVX8_G1B2I2/ZN (INVX8)                                              0.119             0.069 &    0.176 f
  core/fe/mem/icache/CTSINVX8_G1B1I29/INP (INVX32)                                  0.000    0.119    0.000    0.005 &    0.181 f
  core/fe/mem/icache/CTSINVX8_G1B1I29/ZN (INVX32)                                            0.082             0.035 &    0.216 r
  core/fe/mem/icache/ld_data_tv_r_reg_7__49_/CLK (DFFX1)                            0.000    0.082    0.000    0.001 &    0.217 r
  endpoint clock latency                                                                                                  0.217
  --------------------------------------------------------------------------------------------------------------
  startpoint clock latency                                                                              0.376
  endpoint clock latency                                                                               -0.217
  clock reconvergence pessimism                                                                        -0.010
  --------------------------------------------------------------------------------------------------------------
  skew                                                                                                  0.150

1
