\doxysection{DSI\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_d_s_i___type_def}{}\label{struct_d_s_i___type_def}\index{DSI\_TypeDef@{DSI\_TypeDef}}


DSI Controller.  




{\ttfamily \#include $<$stm32f469xx.\+h$>$}



Collaboration diagram for DSI\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=161pt]{struct_d_s_i___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a6349b3f5bd84a9d19d3de5b8c36ce900}{VR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a5aa70d8b857aa2b3fb2b1767eb2b82e0}{LVCIDR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_adec8c4fe22023eb8df6fb9069b9204a5}{LCOLCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_aa88f7acf487a73acd763e8478ac58e7c}{LPCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ad7eabfe197dd4e367c4817b64fc8a207}{LPMCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a5a51afd3eec34b9f5806b754eb0101a1}{RESERVED0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a6091bd215b74df162dd3bc51621c63ca}{PCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a6af90ed872fae7ae9c9137fd3dc0c603}{GVCIDR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a1f5e9f6d7b4cd70ea6bbe007a0c80cc2}{VMCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_abcf10f676fb04e2f4ef0ee2f6ee8dcdd}{VPCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a697344e75543c71d76b265916e4cffba}{VCCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ac5764e1f1815411d35a474f01066f196}{VNPCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a8acb521d329627ad33515b7916b4103e}{VHSACR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_afb9fe674d72b1ec0d31697106b58b8b7}{VHBPCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a2705ad75dd72e009b8df3400b8819426}{VLCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a0c20992c8f20f040628e8dd16b67b399}{VVSACR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ade15b1e2ed1957d5c8e24adca1509169}{VVBPCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a27fc5f60a3c37d104411a90628bc75c3}{VVFPCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_aa85636f59d822a5efe0b0b4c3ac7d5f4}{VVACR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a45337ccbf651d195c2c113b91c0abb30}{LCCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a28425c08d0f99dc282950144e02c084e}{CMCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_aa3607a56076e3621468a0f89c1551e99}{GHCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a8ed572f0779c735318463aa01dca3322}{GPDR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ad1d17a2648bfc75d9ce470ddcb97f8ff}{GPSR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_af739b272242d2b13e67f53ddb908ff97}{TCCR}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ac689816b67ce3d5a6ef496bd97c57eca}{TDCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a8ee3caa69ce871e68d1ca66a8640a9a9}{CLCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ae46f5a0bfdbaa03ce98672c3fa65730d}{CLTCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_abb5694635b72d5bf5ef25023070492b3}{DLTCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a5cb818b16506f04ab31cd6ba46dad854}{PCTLR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a3b3d7b0505944ec6cd0657f122cbc40e}{PCONFR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a6455dee3c68bd18ad586ebd7e88de1c7}{PUCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a3c44fbc278fa4361c9f06ce86cd0236b}{PTTCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a909d70d4d88dd6731a07b76a21c8214b}{PSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a3c50f8698052818ea3024b4b52d65886}{RESERVED1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a973944212869adb4c6fb039a0a16c039}{ISR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a1eaca686abd3c27a85bd13346cb70163}{IER}} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a084078d9f3cece4b4ad554e2c700919f}{RESERVED2}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a056bece8ebbb0b4022d6166f59698ca2}{FIR}} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a8c5cc398041224f38803ecf5b544943f}{RESERVED3}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a8ac698c8f34ec80f0a5f737a662c25b1}{VSCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ab47f7f00aca237787f484db0558735a4}{RESERVED4}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ade4f4e7fc1c188af585a23889a95aeff}{LCVCIDR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_aba277f1cd31da079d07a3ad1d6775b54}{LCCCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a0779b0195249d52afca2ac232e400d89}{LPMCCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a9f6d0bcdc24876b7f73fdbb2ed4f8ba8}{RESERVED6}} \mbox{[}7\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ad17bfd107d8f1cc3648f028ee2d1f8a7}{VMCCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ab4720f16225bc17b3dba7d8caf773807}{VPCCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a3dfde0e1ba08eb3f49d56be82f70279d}{VCCCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a494e0b2abf2c5a06dab01d08c65af55a}{VNPCCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a66d476d7df8ef8e87d3da38a031567dd}{VHSACCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a1b33578fd6aff98f4435bc3685b49939}{VHBPCCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a205dca2d71dc6f893f9c4f22d28cba9d}{VLCCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ae60126856ac70dc332b9859a415b2f06}{VVSACCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_aa0baa0eb0c246bbabfd63047936e1c19}{VVBPCCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a1e1999e8c3a7bb04ff76c6b796a276de}{VVFPCCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a3ce471d524b62bb455983e94114996d0}{VVACCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ac2f9e802040136e73422d91195ea8690}{RESERVED7}} \mbox{[}11\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a18c15f63e6eeeb8cae9403c81ed5419f}{TDCCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a5091c517c0810731699b5c312a5e8475}{RESERVED8}} \mbox{[}155\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a2f09c62b1fbeff179ab435e0cd07a2ba}{WCFGR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a4ca8d4e372398db0e5045993ffa56b05}{WCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_abf251c3d39400d58da7eb5c8f8354160}{WIER}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a5ae1f4ac0e821b4d9f945e1b9d7aeccc}{WISR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a72700b16163185c01a76b121f2a260d4}{WIFCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_af13e333411bfc7c44433b91f22091e49}{WPCR}} \mbox{[}5\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a7c173f2fa5c4ef64aafebcccaebf05fd}{RESERVED10}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a5eb6c6db929319dddfbb044e546f4d93}{WRPCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DSI Controller. 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00407}{407}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_d_s_i___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_d_s_i___type_def_a5e1322e27c40bf91d172f9673f205c97}\index{DSI\_TypeDef@{DSI\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a5e1322e27c40bf91d172f9673f205c97} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

DSI HOST Clock Control Register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00411}{411}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a8ee3caa69ce871e68d1ca66a8640a9a9}\index{DSI\_TypeDef@{DSI\_TypeDef}!CLCR@{CLCR}}
\index{CLCR@{CLCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLCR}{CLCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a8ee3caa69ce871e68d1ca66a8640a9a9} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLCR}

DSI Host Clock Lane Configuration Register, Address offset\+: 0x94 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00438}{438}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ae46f5a0bfdbaa03ce98672c3fa65730d}\index{DSI\_TypeDef@{DSI\_TypeDef}!CLTCR@{CLTCR}}
\index{CLTCR@{CLTCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLTCR}{CLTCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ae46f5a0bfdbaa03ce98672c3fa65730d} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLTCR}

DSI Host Clock Lane Timer Configuration Register, Address offset\+: 0x98 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00439}{439}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a28425c08d0f99dc282950144e02c084e}\index{DSI\_TypeDef@{DSI\_TypeDef}!CMCR@{CMCR}}
\index{CMCR@{CMCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMCR}{CMCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a28425c08d0f99dc282950144e02c084e} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMCR}

DSI Host Command Mode Configuration Register, Address offset\+: 0x68 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00432}{432}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{DSI\_TypeDef@{DSI\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

DSI Host Control Register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00410}{410}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_abb5694635b72d5bf5ef25023070492b3}\index{DSI\_TypeDef@{DSI\_TypeDef}!DLTCR@{DLTCR}}
\index{DLTCR@{DLTCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DLTCR}{DLTCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_abb5694635b72d5bf5ef25023070492b3} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DLTCR}

DSI Host Data Lane Timer Configuration Register, Address offset\+: 0x9C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00440}{440}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a056bece8ebbb0b4022d6166f59698ca2}\index{DSI\_TypeDef@{DSI\_TypeDef}!FIR@{FIR}}
\index{FIR@{FIR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FIR}{FIR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a056bece8ebbb0b4022d6166f59698ca2} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIR}

DSI Host Force Interrupt Register, Address offset\+: 0x\+D8-\/0x\+DF 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00450}{450}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_aa3607a56076e3621468a0f89c1551e99}\index{DSI\_TypeDef@{DSI\_TypeDef}!GHCR@{GHCR}}
\index{GHCR@{GHCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GHCR}{GHCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_aa3607a56076e3621468a0f89c1551e99} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GHCR}

DSI Host Generic Header Configuration Register, Address offset\+: 0x6C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00433}{433}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a8ed572f0779c735318463aa01dca3322}\index{DSI\_TypeDef@{DSI\_TypeDef}!GPDR@{GPDR}}
\index{GPDR@{GPDR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GPDR}{GPDR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a8ed572f0779c735318463aa01dca3322} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPDR}

DSI Host Generic Payload Data Register, Address offset\+: 0x70 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00434}{434}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ad1d17a2648bfc75d9ce470ddcb97f8ff}\index{DSI\_TypeDef@{DSI\_TypeDef}!GPSR@{GPSR}}
\index{GPSR@{GPSR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GPSR}{GPSR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ad1d17a2648bfc75d9ce470ddcb97f8ff} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPSR}

DSI Host Generic Packet Status Register, Address offset\+: 0x74 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00435}{435}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a6af90ed872fae7ae9c9137fd3dc0c603}\index{DSI\_TypeDef@{DSI\_TypeDef}!GVCIDR@{GVCIDR}}
\index{GVCIDR@{GVCIDR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GVCIDR}{GVCIDR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a6af90ed872fae7ae9c9137fd3dc0c603} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GVCIDR}

DSI Host Generic VCID Register, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00418}{418}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a1eaca686abd3c27a85bd13346cb70163}\index{DSI\_TypeDef@{DSI\_TypeDef}!IER@{IER}}
\index{IER@{IER}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a1eaca686abd3c27a85bd13346cb70163} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

DSI Host Interrupt Enable Register, Address offset\+: 0x\+C4-\/0x\+CB 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00448}{448}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a973944212869adb4c6fb039a0a16c039}\index{DSI\_TypeDef@{DSI\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a973944212869adb4c6fb039a0a16c039} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

DSI Host Interrupt \& Status Register, Address offset\+: 0x\+BC-\/0x\+C3 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00447}{447}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_aba277f1cd31da079d07a3ad1d6775b54}\index{DSI\_TypeDef@{DSI\_TypeDef}!LCCCR@{LCCCR}}
\index{LCCCR@{LCCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCCCR}{LCCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_aba277f1cd31da079d07a3ad1d6775b54} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCCCR}

DSI Host LTDC Current Color Coding Register, Address offset\+: 0x110 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00455}{455}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a45337ccbf651d195c2c113b91c0abb30}\index{DSI\_TypeDef@{DSI\_TypeDef}!LCCR@{LCCR}}
\index{LCCR@{LCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCCR}{LCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a45337ccbf651d195c2c113b91c0abb30} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCCR}

DSI Host LTDC Command Configuration Register, Address offset\+: 0x64 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00431}{431}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_adec8c4fe22023eb8df6fb9069b9204a5}\index{DSI\_TypeDef@{DSI\_TypeDef}!LCOLCR@{LCOLCR}}
\index{LCOLCR@{LCOLCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCOLCR}{LCOLCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_adec8c4fe22023eb8df6fb9069b9204a5} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCOLCR}

DSI Host LTDC Color Coding Register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00413}{413}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ade4f4e7fc1c188af585a23889a95aeff}\index{DSI\_TypeDef@{DSI\_TypeDef}!LCVCIDR@{LCVCIDR}}
\index{LCVCIDR@{LCVCIDR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCVCIDR}{LCVCIDR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ade4f4e7fc1c188af585a23889a95aeff} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCVCIDR}

DSI Host LTDC Current VCID Register, Address offset\+: 0x10C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00454}{454}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_aa88f7acf487a73acd763e8478ac58e7c}\index{DSI\_TypeDef@{DSI\_TypeDef}!LPCR@{LPCR}}
\index{LPCR@{LPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LPCR}{LPCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_aa88f7acf487a73acd763e8478ac58e7c} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPCR}

DSI Host LTDC Polarity Configuration Register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00414}{414}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a0779b0195249d52afca2ac232e400d89}\index{DSI\_TypeDef@{DSI\_TypeDef}!LPMCCR@{LPMCCR}}
\index{LPMCCR@{LPMCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LPMCCR}{LPMCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a0779b0195249d52afca2ac232e400d89} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPMCCR}

DSI Host Low-\/power Mode Current Configuration Register, Address offset\+: 0x118 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00457}{457}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ad7eabfe197dd4e367c4817b64fc8a207}\index{DSI\_TypeDef@{DSI\_TypeDef}!LPMCR@{LPMCR}}
\index{LPMCR@{LPMCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LPMCR}{LPMCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ad7eabfe197dd4e367c4817b64fc8a207} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPMCR}

DSI Host Low-\/\+Power Mode Configuration Register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00415}{415}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a5aa70d8b857aa2b3fb2b1767eb2b82e0}\index{DSI\_TypeDef@{DSI\_TypeDef}!LVCIDR@{LVCIDR}}
\index{LVCIDR@{LVCIDR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LVCIDR}{LVCIDR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a5aa70d8b857aa2b3fb2b1767eb2b82e0} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LVCIDR}

DSI Host LTDC VCID Register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00412}{412}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a27af4e9f888f0b7b1e8da7e002d98798}\index{DSI\_TypeDef@{DSI\_TypeDef}!MCR@{MCR}}
\index{MCR@{MCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a27af4e9f888f0b7b1e8da7e002d98798} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCR}

DSI Host Mode Configuration Register, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00419}{419}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a3b3d7b0505944ec6cd0657f122cbc40e}\index{DSI\_TypeDef@{DSI\_TypeDef}!PCONFR@{PCONFR}}
\index{PCONFR@{PCONFR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCONFR}{PCONFR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a3b3d7b0505944ec6cd0657f122cbc40e} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCONFR}

DSI Host PHY Configuration Register, Address offset\+: 0x\+A4 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00442}{442}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a6091bd215b74df162dd3bc51621c63ca}\index{DSI\_TypeDef@{DSI\_TypeDef}!PCR@{PCR}}
\index{PCR@{PCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR}{PCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a6091bd215b74df162dd3bc51621c63ca} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCR}

DSI Host Protocol Configuration Register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00417}{417}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a5cb818b16506f04ab31cd6ba46dad854}\index{DSI\_TypeDef@{DSI\_TypeDef}!PCTLR@{PCTLR}}
\index{PCTLR@{PCTLR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCTLR}{PCTLR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a5cb818b16506f04ab31cd6ba46dad854} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCTLR}

DSI Host PHY Control Register, Address offset\+: 0x\+A0 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00441}{441}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a909d70d4d88dd6731a07b76a21c8214b}\index{DSI\_TypeDef@{DSI\_TypeDef}!PSR@{PSR}}
\index{PSR@{PSR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSR}{PSR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a909d70d4d88dd6731a07b76a21c8214b} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PSR}

DSI Host PHY Status Register, Address offset\+: 0x\+B0 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00445}{445}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a3c44fbc278fa4361c9f06ce86cd0236b}\index{DSI\_TypeDef@{DSI\_TypeDef}!PTTCR@{PTTCR}}
\index{PTTCR@{PTTCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PTTCR}{PTTCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a3c44fbc278fa4361c9f06ce86cd0236b} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PTTCR}

DSI Host PHY TX Triggers Configuration Register, Address offset\+: 0x\+AC 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00444}{444}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a6455dee3c68bd18ad586ebd7e88de1c7}\index{DSI\_TypeDef@{DSI\_TypeDef}!PUCR@{PUCR}}
\index{PUCR@{PUCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCR}{PUCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a6455dee3c68bd18ad586ebd7e88de1c7} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PUCR}

DSI Host PHY ULPS Control Register, Address offset\+: 0x\+A8 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00443}{443}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a5a51afd3eec34b9f5806b754eb0101a1}\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a5a51afd3eec34b9f5806b754eb0101a1} 
uint32\+\_\+t RESERVED0}

Reserved, 0x1C -\/ 0x2B 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00416}{416}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a3c50f8698052818ea3024b4b52d65886}\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a3c50f8698052818ea3024b4b52d65886} 
uint32\+\_\+t RESERVED1}

Reserved, 0x\+B4 -\/ 0x\+BB 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00446}{446}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a7c173f2fa5c4ef64aafebcccaebf05fd}\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED10}{RESERVED10}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a7c173f2fa5c4ef64aafebcccaebf05fd} 
uint32\+\_\+t RESERVED10}

Reserved, 0x42C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00480}{480}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a084078d9f3cece4b4ad554e2c700919f}\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a084078d9f3cece4b4ad554e2c700919f} 
uint32\+\_\+t RESERVED2}

Reserved, 0x\+D0 -\/ 0x\+D7 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00449}{449}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a8c5cc398041224f38803ecf5b544943f}\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a8c5cc398041224f38803ecf5b544943f} 
uint32\+\_\+t RESERVED3}

Reserved, 0x\+E0 -\/ 0x\+FF 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00451}{451}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ab47f7f00aca237787f484db0558735a4}\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ab47f7f00aca237787f484db0558735a4} 
uint32\+\_\+t RESERVED4}

Reserved, 0x104 -\/ 0x10B 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00453}{453}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9} 
uint32\+\_\+t RESERVED5}

Reserved, 0x114 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00456}{456}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a9f6d0bcdc24876b7f73fdbb2ed4f8ba8}\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a9f6d0bcdc24876b7f73fdbb2ed4f8ba8} 
uint32\+\_\+t RESERVED6}

Reserved, 0x11C -\/ 0x137 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00458}{458}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ac2f9e802040136e73422d91195ea8690}\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ac2f9e802040136e73422d91195ea8690} 
uint32\+\_\+t RESERVED7}

Reserved, 0x164 -\/ 0x18F 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00470}{470}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a5091c517c0810731699b5c312a5e8475}\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a5091c517c0810731699b5c312a5e8475} 
uint32\+\_\+t RESERVED8}

Reserved, 0x194 -\/ 0x3\+FF 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00472}{472}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a} 
uint32\+\_\+t RESERVED9}

Reserved, 0x414 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00478}{478}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_af739b272242d2b13e67f53ddb908ff97}\index{DSI\_TypeDef@{DSI\_TypeDef}!TCCR@{TCCR}}
\index{TCCR@{TCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TCCR}{TCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_af739b272242d2b13e67f53ddb908ff97} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCCR}

DSI Host Timeout Counter Configuration Register, Address offset\+: 0x78-\/0x8F 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00436}{436}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a18c15f63e6eeeb8cae9403c81ed5419f}\index{DSI\_TypeDef@{DSI\_TypeDef}!TDCCR@{TDCCR}}
\index{TDCCR@{TDCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TDCCR}{TDCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a18c15f63e6eeeb8cae9403c81ed5419f} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TDCCR}

DSI Host 3D Current Configuration Register, Address offset\+: 0x190 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00471}{471}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ac689816b67ce3d5a6ef496bd97c57eca}\index{DSI\_TypeDef@{DSI\_TypeDef}!TDCR@{TDCR}}
\index{TDCR@{TDCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TDCR}{TDCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ac689816b67ce3d5a6ef496bd97c57eca} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TDCR}

DSI Host 3D Configuration Register, Address offset\+: 0x90 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00437}{437}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a3dfde0e1ba08eb3f49d56be82f70279d}\index{DSI\_TypeDef@{DSI\_TypeDef}!VCCCR@{VCCCR}}
\index{VCCCR@{VCCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VCCCR}{VCCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a3dfde0e1ba08eb3f49d56be82f70279d} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VCCCR}

DSI Host Video Chunks Current Configuration Register, Address offset\+: 0x140 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00461}{461}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a697344e75543c71d76b265916e4cffba}\index{DSI\_TypeDef@{DSI\_TypeDef}!VCCR@{VCCR}}
\index{VCCR@{VCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VCCR}{VCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a697344e75543c71d76b265916e4cffba} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VCCR}

DSI Host Video Chunks Configuration Register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00422}{422}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a1b33578fd6aff98f4435bc3685b49939}\index{DSI\_TypeDef@{DSI\_TypeDef}!VHBPCCR@{VHBPCCR}}
\index{VHBPCCR@{VHBPCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VHBPCCR}{VHBPCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a1b33578fd6aff98f4435bc3685b49939} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VHBPCCR}

DSI Host Video HBP Current Configuration Register, Address offset\+: 0x14C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00464}{464}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_afb9fe674d72b1ec0d31697106b58b8b7}\index{DSI\_TypeDef@{DSI\_TypeDef}!VHBPCR@{VHBPCR}}
\index{VHBPCR@{VHBPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VHBPCR}{VHBPCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_afb9fe674d72b1ec0d31697106b58b8b7} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VHBPCR}

DSI Host Video HBP Configuration Register, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00425}{425}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a66d476d7df8ef8e87d3da38a031567dd}\index{DSI\_TypeDef@{DSI\_TypeDef}!VHSACCR@{VHSACCR}}
\index{VHSACCR@{VHSACCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VHSACCR}{VHSACCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a66d476d7df8ef8e87d3da38a031567dd} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VHSACCR}

DSI Host Video HSA Current Configuration Register, Address offset\+: 0x148 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00463}{463}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a8acb521d329627ad33515b7916b4103e}\index{DSI\_TypeDef@{DSI\_TypeDef}!VHSACR@{VHSACR}}
\index{VHSACR@{VHSACR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VHSACR}{VHSACR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a8acb521d329627ad33515b7916b4103e} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VHSACR}

DSI Host Video HSA Configuration Register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00424}{424}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a205dca2d71dc6f893f9c4f22d28cba9d}\index{DSI\_TypeDef@{DSI\_TypeDef}!VLCCR@{VLCCR}}
\index{VLCCR@{VLCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VLCCR}{VLCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a205dca2d71dc6f893f9c4f22d28cba9d} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VLCCR}

DSI Host Video Line Current Configuration Register, Address offset\+: 0x150 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00465}{465}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a2705ad75dd72e009b8df3400b8819426}\index{DSI\_TypeDef@{DSI\_TypeDef}!VLCR@{VLCR}}
\index{VLCR@{VLCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VLCR}{VLCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a2705ad75dd72e009b8df3400b8819426} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VLCR}

DSI Host Video Line Configuration Register, Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00426}{426}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ad17bfd107d8f1cc3648f028ee2d1f8a7}\index{DSI\_TypeDef@{DSI\_TypeDef}!VMCCR@{VMCCR}}
\index{VMCCR@{VMCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VMCCR}{VMCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ad17bfd107d8f1cc3648f028ee2d1f8a7} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VMCCR}

DSI Host Video Mode Current Configuration Register, Address offset\+: 0x138 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00459}{459}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a1f5e9f6d7b4cd70ea6bbe007a0c80cc2}\index{DSI\_TypeDef@{DSI\_TypeDef}!VMCR@{VMCR}}
\index{VMCR@{VMCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VMCR}{VMCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a1f5e9f6d7b4cd70ea6bbe007a0c80cc2} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VMCR}

DSI Host Video Mode Configuration Register, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00420}{420}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a494e0b2abf2c5a06dab01d08c65af55a}\index{DSI\_TypeDef@{DSI\_TypeDef}!VNPCCR@{VNPCCR}}
\index{VNPCCR@{VNPCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VNPCCR}{VNPCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a494e0b2abf2c5a06dab01d08c65af55a} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VNPCCR}

DSI Host Video Null Packet Current Configuration Register, Address offset\+: 0x144 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00462}{462}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ac5764e1f1815411d35a474f01066f196}\index{DSI\_TypeDef@{DSI\_TypeDef}!VNPCR@{VNPCR}}
\index{VNPCR@{VNPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VNPCR}{VNPCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ac5764e1f1815411d35a474f01066f196} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VNPCR}

DSI Host Video Null Packet Configuration Register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00423}{423}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ab4720f16225bc17b3dba7d8caf773807}\index{DSI\_TypeDef@{DSI\_TypeDef}!VPCCR@{VPCCR}}
\index{VPCCR@{VPCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VPCCR}{VPCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ab4720f16225bc17b3dba7d8caf773807} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VPCCR}

DSI Host Video Packet Current Configuration Register, Address offset\+: 0x13C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00460}{460}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_abcf10f676fb04e2f4ef0ee2f6ee8dcdd}\index{DSI\_TypeDef@{DSI\_TypeDef}!VPCR@{VPCR}}
\index{VPCR@{VPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VPCR}{VPCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_abcf10f676fb04e2f4ef0ee2f6ee8dcdd} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VPCR}

DSI Host Video Packet Configuration Register, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00421}{421}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a6349b3f5bd84a9d19d3de5b8c36ce900}\index{DSI\_TypeDef@{DSI\_TypeDef}!VR@{VR}}
\index{VR@{VR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VR}{VR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a6349b3f5bd84a9d19d3de5b8c36ce900} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VR}

DSI Host Version Register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00409}{409}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a8ac698c8f34ec80f0a5f737a662c25b1}\index{DSI\_TypeDef@{DSI\_TypeDef}!VSCR@{VSCR}}
\index{VSCR@{VSCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VSCR}{VSCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a8ac698c8f34ec80f0a5f737a662c25b1} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VSCR}

DSI Host Video Shadow Control Register, Address offset\+: 0x100 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00452}{452}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a3ce471d524b62bb455983e94114996d0}\index{DSI\_TypeDef@{DSI\_TypeDef}!VVACCR@{VVACCR}}
\index{VVACCR@{VVACCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVACCR}{VVACCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a3ce471d524b62bb455983e94114996d0} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VVACCR}

DSI Host Video VA Current Configuration Register, Address offset\+: 0x160 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00469}{469}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_aa85636f59d822a5efe0b0b4c3ac7d5f4}\index{DSI\_TypeDef@{DSI\_TypeDef}!VVACR@{VVACR}}
\index{VVACR@{VVACR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVACR}{VVACR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_aa85636f59d822a5efe0b0b4c3ac7d5f4} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VVACR}

DSI Host Video VA Configuration Register, Address offset\+: 0x60 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00430}{430}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_aa0baa0eb0c246bbabfd63047936e1c19}\index{DSI\_TypeDef@{DSI\_TypeDef}!VVBPCCR@{VVBPCCR}}
\index{VVBPCCR@{VVBPCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVBPCCR}{VVBPCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_aa0baa0eb0c246bbabfd63047936e1c19} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VVBPCCR}

DSI Host Video VBP Current Configuration Register, Address offset\+: 0x158 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00467}{467}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ade15b1e2ed1957d5c8e24adca1509169}\index{DSI\_TypeDef@{DSI\_TypeDef}!VVBPCR@{VVBPCR}}
\index{VVBPCR@{VVBPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVBPCR}{VVBPCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ade15b1e2ed1957d5c8e24adca1509169} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VVBPCR}

DSI Host Video VBP Configuration Register, Address offset\+: 0x58 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00428}{428}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a1e1999e8c3a7bb04ff76c6b796a276de}\index{DSI\_TypeDef@{DSI\_TypeDef}!VVFPCCR@{VVFPCCR}}
\index{VVFPCCR@{VVFPCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVFPCCR}{VVFPCCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a1e1999e8c3a7bb04ff76c6b796a276de} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VVFPCCR}

DSI Host Video VFP Current Configuration Register, Address offset\+: 0x15C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00468}{468}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a27fc5f60a3c37d104411a90628bc75c3}\index{DSI\_TypeDef@{DSI\_TypeDef}!VVFPCR@{VVFPCR}}
\index{VVFPCR@{VVFPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVFPCR}{VVFPCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a27fc5f60a3c37d104411a90628bc75c3} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VVFPCR}

DSI Host Video VFP Configuration Register, Address offset\+: 0x5C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00429}{429}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_ae60126856ac70dc332b9859a415b2f06}\index{DSI\_TypeDef@{DSI\_TypeDef}!VVSACCR@{VVSACCR}}
\index{VVSACCR@{VVSACCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVSACCR}{VVSACCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_ae60126856ac70dc332b9859a415b2f06} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VVSACCR}

DSI Host Video VSA Current Configuration Register, Address offset\+: 0x154 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00466}{466}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a0c20992c8f20f040628e8dd16b67b399}\index{DSI\_TypeDef@{DSI\_TypeDef}!VVSACR@{VVSACR}}
\index{VVSACR@{VVSACR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVSACR}{VVSACR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a0c20992c8f20f040628e8dd16b67b399} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VVSACR}

DSI Host Video VSA Configuration Register, Address offset\+: 0x54 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00427}{427}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a2f09c62b1fbeff179ab435e0cd07a2ba}\index{DSI\_TypeDef@{DSI\_TypeDef}!WCFGR@{WCFGR}}
\index{WCFGR@{WCFGR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WCFGR}{WCFGR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a2f09c62b1fbeff179ab435e0cd07a2ba} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WCFGR}

DSI Wrapper Configuration Register, Address offset\+: 0x400 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00473}{473}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a4ca8d4e372398db0e5045993ffa56b05}\index{DSI\_TypeDef@{DSI\_TypeDef}!WCR@{WCR}}
\index{WCR@{WCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WCR}{WCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a4ca8d4e372398db0e5045993ffa56b05} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WCR}

DSI Wrapper Control Register, Address offset\+: 0x404 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00474}{474}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_abf251c3d39400d58da7eb5c8f8354160}\index{DSI\_TypeDef@{DSI\_TypeDef}!WIER@{WIER}}
\index{WIER@{WIER}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WIER}{WIER}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_abf251c3d39400d58da7eb5c8f8354160} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WIER}

DSI Wrapper Interrupt Enable Register, Address offset\+: 0x408 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00475}{475}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a72700b16163185c01a76b121f2a260d4}\index{DSI\_TypeDef@{DSI\_TypeDef}!WIFCR@{WIFCR}}
\index{WIFCR@{WIFCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WIFCR}{WIFCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a72700b16163185c01a76b121f2a260d4} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WIFCR}

DSI Wrapper Interrupt Flag Clear Register, Address offset\+: 0x410 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00477}{477}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a5ae1f4ac0e821b4d9f945e1b9d7aeccc}\index{DSI\_TypeDef@{DSI\_TypeDef}!WISR@{WISR}}
\index{WISR@{WISR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WISR}{WISR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a5ae1f4ac0e821b4d9f945e1b9d7aeccc} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WISR}

DSI Wrapper Interrupt and Status Register, Address offset\+: 0x40C 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00476}{476}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_af13e333411bfc7c44433b91f22091e49}\index{DSI\_TypeDef@{DSI\_TypeDef}!WPCR@{WPCR}}
\index{WPCR@{WPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WPCR}{WPCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_af13e333411bfc7c44433b91f22091e49} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WPCR}

DSI Wrapper PHY Configuration Register, Address offset\+: 0x418-\/0x42B 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00479}{479}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.

\Hypertarget{struct_d_s_i___type_def_a5eb6c6db929319dddfbb044e546f4d93}\index{DSI\_TypeDef@{DSI\_TypeDef}!WRPCR@{WRPCR}}
\index{WRPCR@{WRPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRPCR}{WRPCR}}
{\footnotesize\ttfamily \label{struct_d_s_i___type_def_a5eb6c6db929319dddfbb044e546f4d93} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WRPCR}

DSI Wrapper Regulator and PLL Control Register, Address offset\+: 0x430 

Definition at line \mbox{\hyperlink{stm32f469xx_8h_source_l00481}{481}} of file \mbox{\hyperlink{stm32f469xx_8h_source}{stm32f469xx.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}}\end{DoxyCompactItemize}
