#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 13 19:25:52 2018
# Process ID: 27464
# Current directory: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/synth_1
# Command line: vivado -log aes.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source aes.tcl
# Log file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/synth_1/aes.vds
# Journal file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source aes.tcl -notrace
Command: synth_design -top aes -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27498 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1220.094 ; gain = 64.723 ; free physical = 10907 ; free virtual = 14050
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/aes.v:60]
INFO: [Synth 8-6157] synthesizing module 'sbox' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/sbox.v:60]
INFO: [Synth 8-6155] done synthesizing module 'sbox' (1#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/sbox.v:60]
INFO: [Synth 8-6157] synthesizing module 'subbytes' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/subbytes.v:60]
INFO: [Synth 8-6155] done synthesizing module 'subbytes' (2#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/subbytes.v:60]
INFO: [Synth 8-6157] synthesizing module 'mixcolum' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/mixcolum.v:60]
INFO: [Synth 8-6157] synthesizing module 'word_mixcolum' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/word_mixcolum.v:60]
INFO: [Synth 8-6157] synthesizing module 'byte_mixcolum' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/byte_mixcolum.v:60]
INFO: [Synth 8-6155] done synthesizing module 'byte_mixcolum' (3#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/byte_mixcolum.v:60]
INFO: [Synth 8-6155] done synthesizing module 'word_mixcolum' (4#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/word_mixcolum.v:60]
INFO: [Synth 8-226] default block is never used [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/mixcolum.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mixcolum' (5#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/mixcolum.v:60]
INFO: [Synth 8-6157] synthesizing module 'keysched' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/keysched.v:60]
INFO: [Synth 8-6155] done synthesizing module 'keysched' (6#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/keysched.v:60]
INFO: [Synth 8-226] default block is never used [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/aes.v:203]
INFO: [Synth 8-6155] done synthesizing module 'aes' (7#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/aes.v:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1264.719 ; gain = 109.348 ; free physical = 10915 ; free virtual = 14058
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1264.719 ; gain = 109.348 ; free physical = 10915 ; free virtual = 14059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1264.719 ; gain = 109.348 ; free physical = 10915 ; free virtual = 14059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/constrs_1/new/aes.xdc]
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/constrs_1/new/aes.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 1654.766 ; gain = 0.000 ; free physical = 10647 ; free virtual = 13779
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10731 ; free virtual = 13863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10731 ; free virtual = 13863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10733 ; free virtual = 13865
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "data_reg_var_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "next_ready_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mixcolum'
INFO: [Synth 8-5544] ROM "next_ready_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keysched'
INFO: [Synth 8-5544] ROM "next_col" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_key_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mixcolum'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'keysched'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10724 ; free virtual = 13857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 12    
	   3 Input      8 Bit         XORs := 4     
	   4 Input      8 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 59    
	   3 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 16    
	   5 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 16    
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 21    
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 22    
Module sbox 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 59    
	   3 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 16    
	   5 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module subbytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module byte_mixcolum 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 4     
Module mixcolum 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module keysched 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "data_reg_var_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[31]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[30]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[29]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[28]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[27]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[26]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[25]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[24]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[23]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[22]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[21]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[20]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[19]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[18]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[17]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[16]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[15]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[14]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[13]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[12]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[11]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[10]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[9]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[8]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[7]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[6]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[5]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[4]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[3]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[2]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[1]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[0]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (col_reg[15]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[14]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[13]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[12]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[11]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[10]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[9]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[8]) is unused and will be removed from module keysched.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10694 ; free virtual = 13830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10571 ; free virtual = 13707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10560 ; free virtual = 13696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10556 ; free virtual = 13692
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10556 ; free virtual = 13692
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10556 ; free virtual = 13692
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10557 ; free virtual = 13693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10557 ; free virtual = 13693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10557 ; free virtual = 13693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10557 ; free virtual = 13693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     7|
|3     |LUT2  |    62|
|4     |LUT3  |    71|
|5     |LUT4  |   128|
|6     |LUT5  |   476|
|7     |LUT6  |   661|
|8     |MUXF7 |    32|
|9     |MUXF8 |    16|
|10    |FDCE  |   671|
|11    |FDPE  |     1|
|12    |IBUF  |   260|
|13    |OBUF  |   129|
+------+------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |  2515|
|2     |  ks1    |keysched      |   521|
|3     |  mix1   |mixcolum      |   518|
|4     |    w1   |word_mixcolum |    96|
|5     |  sbox1  |sbox          |    49|
|6     |  sub1   |subbytes      |   889|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10557 ; free virtual = 13693
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1654.766 ; gain = 109.348 ; free physical = 10614 ; free virtual = 13750
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1654.766 ; gain = 499.395 ; free physical = 10625 ; free virtual = 13761
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1671.789 ; gain = 516.695 ; free physical = 10613 ; free virtual = 13749
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/synth_1/aes.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aes_utilization_synth.rpt -pb aes_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1695.801 ; gain = 0.000 ; free physical = 10614 ; free virtual = 13750
INFO: [Common 17-206] Exiting Vivado at Thu Dec 13 19:26:41 2018...
