#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* DMA */
DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA__DRQ_NUMBER EQU 0
DMA__NUMBEROF_TDS EQU 0
DMA__PRIORITY EQU 2
DMA__TERMIN_EN EQU 0
DMA__TERMIN_SEL EQU 0
DMA__TERMOUT0_EN EQU 0
DMA__TERMOUT0_SEL EQU 0
DMA__TERMOUT1_EN EQU 0
DMA__TERMOUT1_SEL EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000007

/* LCD_LCDPort */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* SW2 */
SW2__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
SW2__0__MASK EQU 0x02
SW2__0__PC EQU CYREG_PRT6_PC1
SW2__0__PORT EQU 6
SW2__0__SHIFT EQU 1
SW2__AG EQU CYREG_PRT6_AG
SW2__AMUX EQU CYREG_PRT6_AMUX
SW2__BIE EQU CYREG_PRT6_BIE
SW2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SW2__BYP EQU CYREG_PRT6_BYP
SW2__CTL EQU CYREG_PRT6_CTL
SW2__DM0 EQU CYREG_PRT6_DM0
SW2__DM1 EQU CYREG_PRT6_DM1
SW2__DM2 EQU CYREG_PRT6_DM2
SW2__DR EQU CYREG_PRT6_DR
SW2__INP_DIS EQU CYREG_PRT6_INP_DIS
SW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SW2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SW2__LCD_EN EQU CYREG_PRT6_LCD_EN
SW2__MASK EQU 0x02
SW2__PORT EQU 6
SW2__PRT EQU CYREG_PRT6_PRT
SW2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SW2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SW2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SW2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SW2__PS EQU CYREG_PRT6_PS
SW2__SHIFT EQU 1
SW2__SLW EQU CYREG_PRT6_SLW

/* isr */
isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr__INTC_MASK EQU 0x10000000
isr__INTC_NUMBER EQU 28
isr__INTC_PRIOR_NUM EQU 7
isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_28
isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* VUSB */
VUSB__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
VUSB__0__MASK EQU 0x80
VUSB__0__PC EQU CYREG_PRT6_PC7
VUSB__0__PORT EQU 6
VUSB__0__SHIFT EQU 7
VUSB__AG EQU CYREG_PRT6_AG
VUSB__AMUX EQU CYREG_PRT6_AMUX
VUSB__BIE EQU CYREG_PRT6_BIE
VUSB__BIT_MASK EQU CYREG_PRT6_BIT_MASK
VUSB__BYP EQU CYREG_PRT6_BYP
VUSB__CTL EQU CYREG_PRT6_CTL
VUSB__DM0 EQU CYREG_PRT6_DM0
VUSB__DM1 EQU CYREG_PRT6_DM1
VUSB__DM2 EQU CYREG_PRT6_DM2
VUSB__DR EQU CYREG_PRT6_DR
VUSB__INP_DIS EQU CYREG_PRT6_INP_DIS
VUSB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
VUSB__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
VUSB__LCD_EN EQU CYREG_PRT6_LCD_EN
VUSB__MASK EQU 0x80
VUSB__PORT EQU 6
VUSB__PRT EQU CYREG_PRT6_PRT
VUSB__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
VUSB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
VUSB__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
VUSB__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
VUSB__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
VUSB__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
VUSB__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
VUSB__PS EQU CYREG_PRT6_PS
VUSB__SHIFT EQU 7
VUSB__SLW EQU CYREG_PRT6_SLW

/* Fault */
Fault__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Fault__0__MASK EQU 0x04
Fault__0__PC EQU CYREG_PRT12_PC2
Fault__0__PORT EQU 12
Fault__0__SHIFT EQU 2
Fault__AG EQU CYREG_PRT12_AG
Fault__BIE EQU CYREG_PRT12_BIE
Fault__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Fault__BYP EQU CYREG_PRT12_BYP
Fault__DM0 EQU CYREG_PRT12_DM0
Fault__DM1 EQU CYREG_PRT12_DM1
Fault__DM2 EQU CYREG_PRT12_DM2
Fault__DR EQU CYREG_PRT12_DR
Fault__INP_DIS EQU CYREG_PRT12_INP_DIS
Fault__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Fault__MASK EQU 0x04
Fault__PORT EQU 12
Fault__PRT EQU CYREG_PRT12_PRT
Fault__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Fault__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Fault__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Fault__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Fault__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Fault__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Fault__PS EQU CYREG_PRT12_PS
Fault__SHIFT EQU 2
Fault__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Fault__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Fault__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Fault__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Fault__SLW EQU CYREG_PRT12_SLW

/* Fault_isr */
Fault_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Fault_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Fault_isr__INTC_MASK EQU 0x01
Fault_isr__INTC_NUMBER EQU 0
Fault_isr__INTC_PRIOR_NUM EQU 7
Fault_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Fault_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Fault_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Fault_Reg */
Fault_Reg_sts_sts_reg__0__MASK EQU 0x01
Fault_Reg_sts_sts_reg__0__POS EQU 0
Fault_Reg_sts_sts_reg__1__MASK EQU 0x02
Fault_Reg_sts_sts_reg__1__POS EQU 1
Fault_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Fault_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Fault_Reg_sts_sts_reg__2__MASK EQU 0x04
Fault_Reg_sts_sts_reg__2__POS EQU 2
Fault_Reg_sts_sts_reg__3__MASK EQU 0x08
Fault_Reg_sts_sts_reg__3__POS EQU 3
Fault_Reg_sts_sts_reg__4__MASK EQU 0x10
Fault_Reg_sts_sts_reg__4__POS EQU 4
Fault_Reg_sts_sts_reg__MASK EQU 0x1F
Fault_Reg_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB04_MSK
Fault_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Fault_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Fault_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Fault_Reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
Fault_Reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
Fault_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* PGA_1_SC */
PGA_1_SC__BST EQU CYREG_SC3_BST
PGA_1_SC__CLK EQU CYREG_SC3_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x08
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x08
PGA_1_SC__CR0 EQU CYREG_SC3_CR0
PGA_1_SC__CR1 EQU CYREG_SC3_CR1
PGA_1_SC__CR2 EQU CYREG_SC3_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x08
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x08
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x08
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x08
PGA_1_SC__SW0 EQU CYREG_SC3_SW0
PGA_1_SC__SW10 EQU CYREG_SC3_SW10
PGA_1_SC__SW2 EQU CYREG_SC3_SW2
PGA_1_SC__SW3 EQU CYREG_SC3_SW3
PGA_1_SC__SW4 EQU CYREG_SC3_SW4
PGA_1_SC__SW6 EQU CYREG_SC3_SW6
PGA_1_SC__SW7 EQU CYREG_SC3_SW7
PGA_1_SC__SW8 EQU CYREG_SC3_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x08

/* PGA_2_SC */
PGA_2_SC__BST EQU CYREG_SC0_BST
PGA_2_SC__CLK EQU CYREG_SC0_CLK
PGA_2_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_2_SC__CMPINV_MASK EQU 0x01
PGA_2_SC__CPTR EQU CYREG_SC_CPTR
PGA_2_SC__CPTR_MASK EQU 0x01
PGA_2_SC__CR0 EQU CYREG_SC0_CR0
PGA_2_SC__CR1 EQU CYREG_SC0_CR1
PGA_2_SC__CR2 EQU CYREG_SC0_CR2
PGA_2_SC__MSK EQU CYREG_SC_MSK
PGA_2_SC__MSK_MASK EQU 0x01
PGA_2_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_2_SC__PM_ACT_MSK EQU 0x01
PGA_2_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_2_SC__PM_STBY_MSK EQU 0x01
PGA_2_SC__SR EQU CYREG_SC_SR
PGA_2_SC__SR_MASK EQU 0x01
PGA_2_SC__SW0 EQU CYREG_SC0_SW0
PGA_2_SC__SW10 EQU CYREG_SC0_SW10
PGA_2_SC__SW2 EQU CYREG_SC0_SW2
PGA_2_SC__SW3 EQU CYREG_SC0_SW3
PGA_2_SC__SW4 EQU CYREG_SC0_SW4
PGA_2_SC__SW6 EQU CYREG_SC0_SW6
PGA_2_SC__SW7 EQU CYREG_SC0_SW7
PGA_2_SC__SW8 EQU CYREG_SC0_SW8
PGA_2_SC__WRK1 EQU CYREG_SC_WRK1
PGA_2_SC__WRK1_MASK EQU 0x01

/* PWM_1_PWMHW */
PWM_1_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_1_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_1_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_1_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_1_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_1_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_1_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_1_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_1_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_1_PWMHW__PM_ACT_MSK EQU 0x02
PWM_1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_1_PWMHW__PM_STBY_MSK EQU 0x02
PWM_1_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_1_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_1_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* VDAC8_viDAC8 */
VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_viDAC8__D EQU CYREG_DAC2_D
VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* ADC_IN */
ADC_IN__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_IN__0__MASK EQU 0x10
ADC_IN__0__PC EQU CYREG_PRT0_PC4
ADC_IN__0__PORT EQU 0
ADC_IN__0__SHIFT EQU 4
ADC_IN__AG EQU CYREG_PRT0_AG
ADC_IN__AMUX EQU CYREG_PRT0_AMUX
ADC_IN__BIE EQU CYREG_PRT0_BIE
ADC_IN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_IN__BYP EQU CYREG_PRT0_BYP
ADC_IN__CTL EQU CYREG_PRT0_CTL
ADC_IN__DM0 EQU CYREG_PRT0_DM0
ADC_IN__DM1 EQU CYREG_PRT0_DM1
ADC_IN__DM2 EQU CYREG_PRT0_DM2
ADC_IN__DR EQU CYREG_PRT0_DR
ADC_IN__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_IN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_IN__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_IN__MASK EQU 0x10
ADC_IN__PORT EQU 0
ADC_IN__PRT EQU CYREG_PRT0_PRT
ADC_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_IN__PS EQU CYREG_PRT0_PS
ADC_IN__SHIFT EQU 4
ADC_IN__SLW EQU CYREG_PRT0_SLW

/* Buzzer */
Buzzer__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Buzzer__0__MASK EQU 0x80
Buzzer__0__PC EQU CYREG_PRT3_PC7
Buzzer__0__PORT EQU 3
Buzzer__0__SHIFT EQU 7
Buzzer__AG EQU CYREG_PRT3_AG
Buzzer__AMUX EQU CYREG_PRT3_AMUX
Buzzer__BIE EQU CYREG_PRT3_BIE
Buzzer__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Buzzer__BYP EQU CYREG_PRT3_BYP
Buzzer__CTL EQU CYREG_PRT3_CTL
Buzzer__DM0 EQU CYREG_PRT3_DM0
Buzzer__DM1 EQU CYREG_PRT3_DM1
Buzzer__DM2 EQU CYREG_PRT3_DM2
Buzzer__DR EQU CYREG_PRT3_DR
Buzzer__INP_DIS EQU CYREG_PRT3_INP_DIS
Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Buzzer__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Buzzer__LCD_EN EQU CYREG_PRT3_LCD_EN
Buzzer__MASK EQU 0x80
Buzzer__PORT EQU 3
Buzzer__PRT EQU CYREG_PRT3_PRT
Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Buzzer__PS EQU CYREG_PRT3_PS
Buzzer__SHIFT EQU 7
Buzzer__SLW EQU CYREG_PRT3_SLW

/* Comp_1_ctComp */
Comp_1_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_1_ctComp__CMP_MASK EQU 0x04
Comp_1_ctComp__CMP_NUMBER EQU 2
Comp_1_ctComp__CR EQU CYREG_CMP2_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x04
Comp_1_ctComp__LUT__MSK_SHIFT EQU 2
Comp_1_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x04
Comp_1_ctComp__LUT__SR_SHIFT EQU 2
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x04
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x04
Comp_1_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x04
Comp_1_ctComp__WRK_SHIFT EQU 2

/* Comp_2_ctComp */
Comp_2_ctComp__CLK EQU CYREG_CMP3_CLK
Comp_2_ctComp__CMP_MASK EQU 0x08
Comp_2_ctComp__CMP_NUMBER EQU 3
Comp_2_ctComp__CR EQU CYREG_CMP3_CR
Comp_2_ctComp__LUT__CR EQU CYREG_LUT3_CR
Comp_2_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_2_ctComp__LUT__MSK_MASK EQU 0x08
Comp_2_ctComp__LUT__MSK_SHIFT EQU 3
Comp_2_ctComp__LUT__MX EQU CYREG_LUT3_MX
Comp_2_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_2_ctComp__LUT__SR_MASK EQU 0x08
Comp_2_ctComp__LUT__SR_SHIFT EQU 3
Comp_2_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_2_ctComp__PM_ACT_MSK EQU 0x08
Comp_2_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_2_ctComp__PM_STBY_MSK EQU 0x08
Comp_2_ctComp__SW0 EQU CYREG_CMP3_SW0
Comp_2_ctComp__SW2 EQU CYREG_CMP3_SW2
Comp_2_ctComp__SW3 EQU CYREG_CMP3_SW3
Comp_2_ctComp__SW4 EQU CYREG_CMP3_SW4
Comp_2_ctComp__SW6 EQU CYREG_CMP3_SW6
Comp_2_ctComp__TR0 EQU CYREG_CMP3_TR0
Comp_2_ctComp__TR1 EQU CYREG_CMP3_TR1
Comp_2_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Comp_2_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Comp_2_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Comp_2_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Comp_2_ctComp__WRK EQU CYREG_CMP_WRK
Comp_2_ctComp__WRK_MASK EQU 0x08
Comp_2_ctComp__WRK_SHIFT EQU 3

/* Comp_3_ctComp */
Comp_3_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_3_ctComp__CMP_MASK EQU 0x01
Comp_3_ctComp__CMP_NUMBER EQU 0
Comp_3_ctComp__CR EQU CYREG_CMP0_CR
Comp_3_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_3_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_3_ctComp__LUT__MSK_MASK EQU 0x01
Comp_3_ctComp__LUT__MSK_SHIFT EQU 0
Comp_3_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_3_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_3_ctComp__LUT__SR_MASK EQU 0x01
Comp_3_ctComp__LUT__SR_SHIFT EQU 0
Comp_3_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_3_ctComp__PM_ACT_MSK EQU 0x01
Comp_3_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_3_ctComp__PM_STBY_MSK EQU 0x01
Comp_3_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_3_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_3_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_3_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_3_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_3_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_3_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_3_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_3_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_3_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_3_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_3_ctComp__WRK EQU CYREG_CMP_WRK
Comp_3_ctComp__WRK_MASK EQU 0x01
Comp_3_ctComp__WRK_SHIFT EQU 0

/* Filter_DFB */
Filter_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Filter_DFB__COHER EQU CYREG_DFB0_COHER
Filter_DFB__CR EQU CYREG_DFB0_CR
Filter_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Filter_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Filter_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Filter_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Filter_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Filter_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Filter_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Filter_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Filter_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Filter_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Filter_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Filter_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Filter_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Filter_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Filter_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Filter_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Filter_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Filter_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Filter_DFB__PM_ACT_MSK EQU 0x10
Filter_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Filter_DFB__PM_STBY_MSK EQU 0x10
Filter_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Filter_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Filter_DFB__SEMA EQU CYREG_DFB0_SEMA
Filter_DFB__SR EQU CYREG_DFB0_SR
Filter_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Filter_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Filter_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Filter_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Filter_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Filter_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x00
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x01
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x01

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x04
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x10
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x10

/* DAC_Out */
DAC_Out__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
DAC_Out__0__MASK EQU 0x20
DAC_Out__0__PC EQU CYREG_PRT4_PC5
DAC_Out__0__PORT EQU 4
DAC_Out__0__SHIFT EQU 5
DAC_Out__AG EQU CYREG_PRT4_AG
DAC_Out__AMUX EQU CYREG_PRT4_AMUX
DAC_Out__BIE EQU CYREG_PRT4_BIE
DAC_Out__BIT_MASK EQU CYREG_PRT4_BIT_MASK
DAC_Out__BYP EQU CYREG_PRT4_BYP
DAC_Out__CTL EQU CYREG_PRT4_CTL
DAC_Out__DM0 EQU CYREG_PRT4_DM0
DAC_Out__DM1 EQU CYREG_PRT4_DM1
DAC_Out__DM2 EQU CYREG_PRT4_DM2
DAC_Out__DR EQU CYREG_PRT4_DR
DAC_Out__INP_DIS EQU CYREG_PRT4_INP_DIS
DAC_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
DAC_Out__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
DAC_Out__LCD_EN EQU CYREG_PRT4_LCD_EN
DAC_Out__MASK EQU 0x20
DAC_Out__PORT EQU 4
DAC_Out__PRT EQU CYREG_PRT4_PRT
DAC_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
DAC_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
DAC_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
DAC_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
DAC_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
DAC_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
DAC_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
DAC_Out__PS EQU CYREG_PRT4_PS
DAC_Out__SHIFT EQU 5
DAC_Out__SLW EQU CYREG_PRT4_SLW

/* IDAC8_1_viDAC8 */
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC3_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

/* IDAC8_2_viDAC8 */
IDAC8_2_viDAC8__CR0 EQU CYREG_DAC1_CR0
IDAC8_2_viDAC8__CR1 EQU CYREG_DAC1_CR1
IDAC8_2_viDAC8__D EQU CYREG_DAC1_D
IDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_2_viDAC8__PM_ACT_MSK EQU 0x02
IDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_2_viDAC8__PM_STBY_MSK EQU 0x02
IDAC8_2_viDAC8__STROBE EQU CYREG_DAC1_STROBE
IDAC8_2_viDAC8__SW0 EQU CYREG_DAC1_SW0
IDAC8_2_viDAC8__SW2 EQU CYREG_DAC1_SW2
IDAC8_2_viDAC8__SW3 EQU CYREG_DAC1_SW3
IDAC8_2_viDAC8__SW4 EQU CYREG_DAC1_SW4
IDAC8_2_viDAC8__TR EQU CYREG_DAC1_TR
IDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
IDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
IDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
IDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
IDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
IDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
IDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
IDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
IDAC8_2_viDAC8__TST EQU CYREG_DAC1_TST

/* PID_isr */
PID_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PID_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PID_isr__INTC_MASK EQU 0x20000
PID_isr__INTC_NUMBER EQU 17
PID_isr__INTC_PRIOR_NUM EQU 7
PID_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
PID_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PID_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pump_ref */
Pump_ref__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Pump_ref__0__MASK EQU 0x08
Pump_ref__0__PC EQU CYREG_PRT4_PC3
Pump_ref__0__PORT EQU 4
Pump_ref__0__SHIFT EQU 3
Pump_ref__AG EQU CYREG_PRT4_AG
Pump_ref__AMUX EQU CYREG_PRT4_AMUX
Pump_ref__BIE EQU CYREG_PRT4_BIE
Pump_ref__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pump_ref__BYP EQU CYREG_PRT4_BYP
Pump_ref__CTL EQU CYREG_PRT4_CTL
Pump_ref__DM0 EQU CYREG_PRT4_DM0
Pump_ref__DM1 EQU CYREG_PRT4_DM1
Pump_ref__DM2 EQU CYREG_PRT4_DM2
Pump_ref__DR EQU CYREG_PRT4_DR
Pump_ref__INP_DIS EQU CYREG_PRT4_INP_DIS
Pump_ref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pump_ref__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pump_ref__LCD_EN EQU CYREG_PRT4_LCD_EN
Pump_ref__MASK EQU 0x08
Pump_ref__PORT EQU 4
Pump_ref__PRT EQU CYREG_PRT4_PRT
Pump_ref__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pump_ref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pump_ref__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pump_ref__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pump_ref__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pump_ref__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pump_ref__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pump_ref__PS EQU CYREG_PRT4_PS
Pump_ref__SHIFT EQU 3
Pump_ref__SLW EQU CYREG_PRT4_SLW

/* Seed_ref */
Seed_ref__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Seed_ref__0__MASK EQU 0x04
Seed_ref__0__PC EQU CYREG_PRT4_PC2
Seed_ref__0__PORT EQU 4
Seed_ref__0__SHIFT EQU 2
Seed_ref__AG EQU CYREG_PRT4_AG
Seed_ref__AMUX EQU CYREG_PRT4_AMUX
Seed_ref__BIE EQU CYREG_PRT4_BIE
Seed_ref__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Seed_ref__BYP EQU CYREG_PRT4_BYP
Seed_ref__CTL EQU CYREG_PRT4_CTL
Seed_ref__DM0 EQU CYREG_PRT4_DM0
Seed_ref__DM1 EQU CYREG_PRT4_DM1
Seed_ref__DM2 EQU CYREG_PRT4_DM2
Seed_ref__DR EQU CYREG_PRT4_DR
Seed_ref__INP_DIS EQU CYREG_PRT4_INP_DIS
Seed_ref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Seed_ref__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Seed_ref__LCD_EN EQU CYREG_PRT4_LCD_EN
Seed_ref__MASK EQU 0x04
Seed_ref__PORT EQU 4
Seed_ref__PRT EQU CYREG_PRT4_PRT
Seed_ref__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Seed_ref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Seed_ref__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Seed_ref__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Seed_ref__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Seed_ref__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Seed_ref__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Seed_ref__PS EQU CYREG_PRT4_PS
Seed_ref__SHIFT EQU 2
Seed_ref__SLW EQU CYREG_PRT4_SLW

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x02
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x04
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x04

/* Counter_1_CounterHW */
Counter_1_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_1_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_1_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_1_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_1_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_1_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_1_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_1_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_1_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_1_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_1_CounterHW__PM_ACT_MSK EQU 0x01
Counter_1_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_1_CounterHW__PM_STBY_MSK EQU 0x01
Counter_1_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_1_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_1_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* USBUART_1_arb_int */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_1_Dp */
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x08
USBUART_1_ep_1__INTC_NUMBER EQU 3
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x10
USBUART_1_ep_2__INTC_NUMBER EQU 4
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x20
USBUART_1_ep_3__INTC_NUMBER EQU 5
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_4 */
USBUART_1_ep_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_4__INTC_MASK EQU 0x40
USBUART_1_ep_4__INTC_NUMBER EQU 6
USBUART_1_ep_4__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_1_ep_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_5 */
USBUART_1_ep_5__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_5__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_5__INTC_MASK EQU 0x80
USBUART_1_ep_5__INTC_NUMBER EQU 7
USBUART_1_ep_5__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_5__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBUART_1_ep_5__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_5__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_6 */
USBUART_1_ep_6__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_6__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_6__INTC_MASK EQU 0x100
USBUART_1_ep_6__INTC_NUMBER EQU 8
USBUART_1_ep_6__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_6__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USBUART_1_ep_6__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_6__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* USBUART_1_Vbus_ps */
USBUART_1_Vbus_ps_sts_sts_reg__0__MASK EQU 0x01
USBUART_1_Vbus_ps_sts_sts_reg__0__POS EQU 0
USBUART_1_Vbus_ps_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
USBUART_1_Vbus_ps_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
USBUART_1_Vbus_ps_sts_sts_reg__MASK EQU 0x01
USBUART_1_Vbus_ps_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB12_MSK
USBUART_1_Vbus_ps_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
USBUART_1_Vbus_ps_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB12_ST

/* temp_sens */
temp_sens__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
temp_sens__0__MASK EQU 0x10
temp_sens__0__PC EQU CYREG_PRT3_PC4
temp_sens__0__PORT EQU 3
temp_sens__0__SHIFT EQU 4
temp_sens__AG EQU CYREG_PRT3_AG
temp_sens__AMUX EQU CYREG_PRT3_AMUX
temp_sens__BIE EQU CYREG_PRT3_BIE
temp_sens__BIT_MASK EQU CYREG_PRT3_BIT_MASK
temp_sens__BYP EQU CYREG_PRT3_BYP
temp_sens__CTL EQU CYREG_PRT3_CTL
temp_sens__DM0 EQU CYREG_PRT3_DM0
temp_sens__DM1 EQU CYREG_PRT3_DM1
temp_sens__DM2 EQU CYREG_PRT3_DM2
temp_sens__DR EQU CYREG_PRT3_DR
temp_sens__INP_DIS EQU CYREG_PRT3_INP_DIS
temp_sens__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
temp_sens__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
temp_sens__LCD_EN EQU CYREG_PRT3_LCD_EN
temp_sens__MASK EQU 0x10
temp_sens__PORT EQU 3
temp_sens__PRT EQU CYREG_PRT3_PRT
temp_sens__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
temp_sens__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
temp_sens__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
temp_sens__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
temp_sens__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
temp_sens__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
temp_sens__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
temp_sens__PS EQU CYREG_PRT3_PS
temp_sens__SHIFT EQU 4
temp_sens__SLW EQU CYREG_PRT3_SLW

/* Control_RS */
Control_RS_Sync_ctrl_reg__0__MASK EQU 0x01
Control_RS_Sync_ctrl_reg__0__POS EQU 0
Control_RS_Sync_ctrl_reg__1__MASK EQU 0x02
Control_RS_Sync_ctrl_reg__1__POS EQU 1
Control_RS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Control_RS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_RS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_RS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_RS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_RS_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_RS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_RS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_RS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_RS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Control_RS_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Control_RS_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_RS_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Control_RS_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_RS_Sync_ctrl_reg__MASK EQU 0x03
Control_RS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_RS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_RS_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* DAC_Current */
DAC_Current__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
DAC_Current__0__MASK EQU 0x01
DAC_Current__0__PC EQU CYREG_PRT3_PC0
DAC_Current__0__PORT EQU 3
DAC_Current__0__SHIFT EQU 0
DAC_Current__AG EQU CYREG_PRT3_AG
DAC_Current__AMUX EQU CYREG_PRT3_AMUX
DAC_Current__BIE EQU CYREG_PRT3_BIE
DAC_Current__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DAC_Current__BYP EQU CYREG_PRT3_BYP
DAC_Current__CTL EQU CYREG_PRT3_CTL
DAC_Current__DM0 EQU CYREG_PRT3_DM0
DAC_Current__DM1 EQU CYREG_PRT3_DM1
DAC_Current__DM2 EQU CYREG_PRT3_DM2
DAC_Current__DR EQU CYREG_PRT3_DR
DAC_Current__INP_DIS EQU CYREG_PRT3_INP_DIS
DAC_Current__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DAC_Current__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DAC_Current__LCD_EN EQU CYREG_PRT3_LCD_EN
DAC_Current__MASK EQU 0x01
DAC_Current__PORT EQU 3
DAC_Current__PRT EQU CYREG_PRT3_PRT
DAC_Current__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DAC_Current__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DAC_Current__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DAC_Current__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DAC_Current__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DAC_Current__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DAC_Current__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DAC_Current__PS EQU CYREG_PRT3_PS
DAC_Current__SHIFT EQU 0
DAC_Current__SLW EQU CYREG_PRT3_SLW

/* DAC_Current_Control_viDAC8 */
DAC_Current_Control_viDAC8__CR0 EQU CYREG_DAC0_CR0
DAC_Current_Control_viDAC8__CR1 EQU CYREG_DAC0_CR1
DAC_Current_Control_viDAC8__D EQU CYREG_DAC0_D
DAC_Current_Control_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DAC_Current_Control_viDAC8__PM_ACT_MSK EQU 0x01
DAC_Current_Control_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DAC_Current_Control_viDAC8__PM_STBY_MSK EQU 0x01
DAC_Current_Control_viDAC8__STROBE EQU CYREG_DAC0_STROBE
DAC_Current_Control_viDAC8__SW0 EQU CYREG_DAC0_SW0
DAC_Current_Control_viDAC8__SW2 EQU CYREG_DAC0_SW2
DAC_Current_Control_viDAC8__SW3 EQU CYREG_DAC0_SW3
DAC_Current_Control_viDAC8__SW4 EQU CYREG_DAC0_SW4
DAC_Current_Control_viDAC8__TR EQU CYREG_DAC0_TR
DAC_Current_Control_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
DAC_Current_Control_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
DAC_Current_Control_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
DAC_Current_Control_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
DAC_Current_Control_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
DAC_Current_Control_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
DAC_Current_Control_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
DAC_Current_Control_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
DAC_Current_Control_viDAC8__TST EQU CYREG_DAC0_TST

/* DAC_PGA_OUT */
DAC_PGA_OUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
DAC_PGA_OUT__0__MASK EQU 0x04
DAC_PGA_OUT__0__PC EQU CYREG_PRT3_PC2
DAC_PGA_OUT__0__PORT EQU 3
DAC_PGA_OUT__0__SHIFT EQU 2
DAC_PGA_OUT__AG EQU CYREG_PRT3_AG
DAC_PGA_OUT__AMUX EQU CYREG_PRT3_AMUX
DAC_PGA_OUT__BIE EQU CYREG_PRT3_BIE
DAC_PGA_OUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DAC_PGA_OUT__BYP EQU CYREG_PRT3_BYP
DAC_PGA_OUT__CTL EQU CYREG_PRT3_CTL
DAC_PGA_OUT__DM0 EQU CYREG_PRT3_DM0
DAC_PGA_OUT__DM1 EQU CYREG_PRT3_DM1
DAC_PGA_OUT__DM2 EQU CYREG_PRT3_DM2
DAC_PGA_OUT__DR EQU CYREG_PRT3_DR
DAC_PGA_OUT__INP_DIS EQU CYREG_PRT3_INP_DIS
DAC_PGA_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DAC_PGA_OUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DAC_PGA_OUT__LCD_EN EQU CYREG_PRT3_LCD_EN
DAC_PGA_OUT__MASK EQU 0x04
DAC_PGA_OUT__PORT EQU 3
DAC_PGA_OUT__PRT EQU CYREG_PRT3_PRT
DAC_PGA_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DAC_PGA_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DAC_PGA_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DAC_PGA_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DAC_PGA_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DAC_PGA_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DAC_PGA_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DAC_PGA_OUT__PS EQU CYREG_PRT3_PS
DAC_PGA_OUT__SHIFT EQU 2
DAC_PGA_OUT__SLW EQU CYREG_PRT3_SLW

/* ADC_DelSig_1_DEC */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x02

/* ADC_DelSig_1_IRQ */
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* Current_poti */
Current_poti__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Current_poti__0__MASK EQU 0x20
Current_poti__0__PC EQU CYREG_PRT6_PC5
Current_poti__0__PORT EQU 6
Current_poti__0__SHIFT EQU 5
Current_poti__AG EQU CYREG_PRT6_AG
Current_poti__AMUX EQU CYREG_PRT6_AMUX
Current_poti__BIE EQU CYREG_PRT6_BIE
Current_poti__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Current_poti__BYP EQU CYREG_PRT6_BYP
Current_poti__CTL EQU CYREG_PRT6_CTL
Current_poti__DM0 EQU CYREG_PRT6_DM0
Current_poti__DM1 EQU CYREG_PRT6_DM1
Current_poti__DM2 EQU CYREG_PRT6_DM2
Current_poti__DR EQU CYREG_PRT6_DR
Current_poti__INP_DIS EQU CYREG_PRT6_INP_DIS
Current_poti__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Current_poti__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Current_poti__LCD_EN EQU CYREG_PRT6_LCD_EN
Current_poti__MASK EQU 0x20
Current_poti__PORT EQU 6
Current_poti__PRT EQU CYREG_PRT6_PRT
Current_poti__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Current_poti__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Current_poti__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Current_poti__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Current_poti__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Current_poti__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Current_poti__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Current_poti__PS EQU CYREG_PRT6_PS
Current_poti__SHIFT EQU 5
Current_poti__SLW EQU CYREG_PRT6_SLW

/* DAC_Curr_OUT */
DAC_Curr_OUT__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
DAC_Curr_OUT__0__MASK EQU 0x01
DAC_Curr_OUT__0__PC EQU CYREG_PRT6_PC0
DAC_Curr_OUT__0__PORT EQU 6
DAC_Curr_OUT__0__SHIFT EQU 0
DAC_Curr_OUT__AG EQU CYREG_PRT6_AG
DAC_Curr_OUT__AMUX EQU CYREG_PRT6_AMUX
DAC_Curr_OUT__BIE EQU CYREG_PRT6_BIE
DAC_Curr_OUT__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DAC_Curr_OUT__BYP EQU CYREG_PRT6_BYP
DAC_Curr_OUT__CTL EQU CYREG_PRT6_CTL
DAC_Curr_OUT__DM0 EQU CYREG_PRT6_DM0
DAC_Curr_OUT__DM1 EQU CYREG_PRT6_DM1
DAC_Curr_OUT__DM2 EQU CYREG_PRT6_DM2
DAC_Curr_OUT__DR EQU CYREG_PRT6_DR
DAC_Curr_OUT__INP_DIS EQU CYREG_PRT6_INP_DIS
DAC_Curr_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DAC_Curr_OUT__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DAC_Curr_OUT__LCD_EN EQU CYREG_PRT6_LCD_EN
DAC_Curr_OUT__MASK EQU 0x01
DAC_Curr_OUT__PORT EQU 6
DAC_Curr_OUT__PRT EQU CYREG_PRT6_PRT
DAC_Curr_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DAC_Curr_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DAC_Curr_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DAC_Curr_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DAC_Curr_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DAC_Curr_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DAC_Curr_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DAC_Curr_OUT__PS EQU CYREG_PRT6_PS
DAC_Curr_OUT__SHIFT EQU 0
DAC_Curr_OUT__SLW EQU CYREG_PRT6_SLW

/* ADC_SAR_Seq_2_bSAR_SEQ */
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B1_UDB09_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B1_UDB05_MSK
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B1_UDB05_ST

/* ADC_SAR_Seq_2_FinalBuf */
ADC_SAR_Seq_2_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_2_FinalBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_2_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_2_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_2_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_2_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_2_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_2_FinalBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_2_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_2_FinalBuf__TERMOUT1_SEL EQU 0

/* ADC_SAR_Seq_2_IntClock */
ADC_SAR_Seq_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ADC_SAR_Seq_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ADC_SAR_Seq_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ADC_SAR_Seq_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_2_IntClock__INDEX EQU 0x03
ADC_SAR_Seq_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_2_IntClock__PM_ACT_MSK EQU 0x08
ADC_SAR_Seq_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_2_IntClock__PM_STBY_MSK EQU 0x08

/* ADC_SAR_Seq_2_IRQ */
ADC_SAR_Seq_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_2_IRQ__INTC_MASK EQU 0x04
ADC_SAR_Seq_2_IRQ__INTC_NUMBER EQU 2
ADC_SAR_Seq_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_SAR_Seq_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_2_SAR_ADC_SAR */
ADC_SAR_Seq_2_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_Seq_2_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_Seq_2_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_Seq_2_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_Seq_2_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_Seq_2_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_Seq_2_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_Seq_2_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_Seq_2_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_Seq_2_TempBuf */
ADC_SAR_Seq_2_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_2_TempBuf__DRQ_NUMBER EQU 2
ADC_SAR_Seq_2_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_2_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_2_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_2_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_2_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_2_TempBuf__TERMOUT0_SEL EQU 2
ADC_SAR_Seq_2_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_2_TempBuf__TERMOUT1_SEL EQU 0

/* Diode_osc_adc */
Diode_osc_adc__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
Diode_osc_adc__0__MASK EQU 0x08
Diode_osc_adc__0__PC EQU CYREG_PRT5_PC3
Diode_osc_adc__0__PORT EQU 5
Diode_osc_adc__0__SHIFT EQU 3
Diode_osc_adc__AG EQU CYREG_PRT5_AG
Diode_osc_adc__AMUX EQU CYREG_PRT5_AMUX
Diode_osc_adc__BIE EQU CYREG_PRT5_BIE
Diode_osc_adc__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Diode_osc_adc__BYP EQU CYREG_PRT5_BYP
Diode_osc_adc__CTL EQU CYREG_PRT5_CTL
Diode_osc_adc__DM0 EQU CYREG_PRT5_DM0
Diode_osc_adc__DM1 EQU CYREG_PRT5_DM1
Diode_osc_adc__DM2 EQU CYREG_PRT5_DM2
Diode_osc_adc__DR EQU CYREG_PRT5_DR
Diode_osc_adc__INP_DIS EQU CYREG_PRT5_INP_DIS
Diode_osc_adc__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Diode_osc_adc__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Diode_osc_adc__LCD_EN EQU CYREG_PRT5_LCD_EN
Diode_osc_adc__MASK EQU 0x08
Diode_osc_adc__PORT EQU 5
Diode_osc_adc__PRT EQU CYREG_PRT5_PRT
Diode_osc_adc__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Diode_osc_adc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Diode_osc_adc__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Diode_osc_adc__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Diode_osc_adc__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Diode_osc_adc__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Diode_osc_adc__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Diode_osc_adc__PS EQU CYREG_PRT5_PS
Diode_osc_adc__SHIFT EQU 3
Diode_osc_adc__SLW EQU CYREG_PRT5_SLW

/* Diode_pump_adc */
Diode_pump_adc__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
Diode_pump_adc__0__MASK EQU 0x80
Diode_pump_adc__0__PC EQU CYREG_PRT5_PC7
Diode_pump_adc__0__PORT EQU 5
Diode_pump_adc__0__SHIFT EQU 7
Diode_pump_adc__AG EQU CYREG_PRT5_AG
Diode_pump_adc__AMUX EQU CYREG_PRT5_AMUX
Diode_pump_adc__BIE EQU CYREG_PRT5_BIE
Diode_pump_adc__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Diode_pump_adc__BYP EQU CYREG_PRT5_BYP
Diode_pump_adc__CTL EQU CYREG_PRT5_CTL
Diode_pump_adc__DM0 EQU CYREG_PRT5_DM0
Diode_pump_adc__DM1 EQU CYREG_PRT5_DM1
Diode_pump_adc__DM2 EQU CYREG_PRT5_DM2
Diode_pump_adc__DR EQU CYREG_PRT5_DR
Diode_pump_adc__INP_DIS EQU CYREG_PRT5_INP_DIS
Diode_pump_adc__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Diode_pump_adc__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Diode_pump_adc__LCD_EN EQU CYREG_PRT5_LCD_EN
Diode_pump_adc__MASK EQU 0x80
Diode_pump_adc__PORT EQU 5
Diode_pump_adc__PRT EQU CYREG_PRT5_PRT
Diode_pump_adc__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Diode_pump_adc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Diode_pump_adc__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Diode_pump_adc__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Diode_pump_adc__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Diode_pump_adc__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Diode_pump_adc__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Diode_pump_adc__PS EQU CYREG_PRT5_PS
Diode_pump_adc__SHIFT EQU 7
Diode_pump_adc__SLW EQU CYREG_PRT5_SLW

/* Diode_seed_adc */
Diode_seed_adc__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Diode_seed_adc__0__MASK EQU 0x80
Diode_seed_adc__0__PC EQU CYREG_PRT1_PC7
Diode_seed_adc__0__PORT EQU 1
Diode_seed_adc__0__SHIFT EQU 7
Diode_seed_adc__AG EQU CYREG_PRT1_AG
Diode_seed_adc__AMUX EQU CYREG_PRT1_AMUX
Diode_seed_adc__BIE EQU CYREG_PRT1_BIE
Diode_seed_adc__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Diode_seed_adc__BYP EQU CYREG_PRT1_BYP
Diode_seed_adc__CTL EQU CYREG_PRT1_CTL
Diode_seed_adc__DM0 EQU CYREG_PRT1_DM0
Diode_seed_adc__DM1 EQU CYREG_PRT1_DM1
Diode_seed_adc__DM2 EQU CYREG_PRT1_DM2
Diode_seed_adc__DR EQU CYREG_PRT1_DR
Diode_seed_adc__INP_DIS EQU CYREG_PRT1_INP_DIS
Diode_seed_adc__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Diode_seed_adc__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Diode_seed_adc__LCD_EN EQU CYREG_PRT1_LCD_EN
Diode_seed_adc__MASK EQU 0x80
Diode_seed_adc__PORT EQU 1
Diode_seed_adc__PRT EQU CYREG_PRT1_PRT
Diode_seed_adc__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Diode_seed_adc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Diode_seed_adc__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Diode_seed_adc__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Diode_seed_adc__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Diode_seed_adc__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Diode_seed_adc__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Diode_seed_adc__PS EQU CYREG_PRT1_PS
Diode_seed_adc__SHIFT EQU 7
Diode_seed_adc__SLW EQU CYREG_PRT1_SLW

/* Diode_Seedseite */
Diode_Seedseite__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Diode_Seedseite__0__MASK EQU 0x01
Diode_Seedseite__0__PC EQU CYREG_PRT4_PC0
Diode_Seedseite__0__PORT EQU 4
Diode_Seedseite__0__SHIFT EQU 0
Diode_Seedseite__AG EQU CYREG_PRT4_AG
Diode_Seedseite__AMUX EQU CYREG_PRT4_AMUX
Diode_Seedseite__BIE EQU CYREG_PRT4_BIE
Diode_Seedseite__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Diode_Seedseite__BYP EQU CYREG_PRT4_BYP
Diode_Seedseite__CTL EQU CYREG_PRT4_CTL
Diode_Seedseite__DM0 EQU CYREG_PRT4_DM0
Diode_Seedseite__DM1 EQU CYREG_PRT4_DM1
Diode_Seedseite__DM2 EQU CYREG_PRT4_DM2
Diode_Seedseite__DR EQU CYREG_PRT4_DR
Diode_Seedseite__INP_DIS EQU CYREG_PRT4_INP_DIS
Diode_Seedseite__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Diode_Seedseite__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Diode_Seedseite__LCD_EN EQU CYREG_PRT4_LCD_EN
Diode_Seedseite__MASK EQU 0x01
Diode_Seedseite__PORT EQU 4
Diode_Seedseite__PRT EQU CYREG_PRT4_PRT
Diode_Seedseite__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Diode_Seedseite__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Diode_Seedseite__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Diode_Seedseite__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Diode_Seedseite__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Diode_Seedseite__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Diode_Seedseite__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Diode_Seedseite__PS EQU CYREG_PRT4_PS
Diode_Seedseite__SHIFT EQU 0
Diode_Seedseite__SLW EQU CYREG_PRT4_SLW

/* Diode_Oscillation */
Diode_Oscillation__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Diode_Oscillation__0__MASK EQU 0x02
Diode_Oscillation__0__PC EQU CYREG_PRT4_PC1
Diode_Oscillation__0__PORT EQU 4
Diode_Oscillation__0__SHIFT EQU 1
Diode_Oscillation__AG EQU CYREG_PRT4_AG
Diode_Oscillation__AMUX EQU CYREG_PRT4_AMUX
Diode_Oscillation__BIE EQU CYREG_PRT4_BIE
Diode_Oscillation__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Diode_Oscillation__BYP EQU CYREG_PRT4_BYP
Diode_Oscillation__CTL EQU CYREG_PRT4_CTL
Diode_Oscillation__DM0 EQU CYREG_PRT4_DM0
Diode_Oscillation__DM1 EQU CYREG_PRT4_DM1
Diode_Oscillation__DM2 EQU CYREG_PRT4_DM2
Diode_Oscillation__DR EQU CYREG_PRT4_DR
Diode_Oscillation__INP_DIS EQU CYREG_PRT4_INP_DIS
Diode_Oscillation__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Diode_Oscillation__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Diode_Oscillation__LCD_EN EQU CYREG_PRT4_LCD_EN
Diode_Oscillation__MASK EQU 0x02
Diode_Oscillation__PORT EQU 4
Diode_Oscillation__PRT EQU CYREG_PRT4_PRT
Diode_Oscillation__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Diode_Oscillation__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Diode_Oscillation__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Diode_Oscillation__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Diode_Oscillation__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Diode_Oscillation__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Diode_Oscillation__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Diode_Oscillation__PS EQU CYREG_PRT4_PS
Diode_Oscillation__SHIFT EQU 1
Diode_Oscillation__SLW EQU CYREG_PRT4_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
