//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22664411
// Driver 375.88
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_61, texmode_independent
.address_size 64

	// .globl	mcx_main_loop
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.entry mcx_main_loop(
	.param .u32 mcx_main_loop_param_0,
	.param .u32 mcx_main_loop_param_1,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_2,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_3,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_4,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_5,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_6,
	.param .u64 .ptr .const .align 16 mcx_main_loop_param_7,
	.param .u64 .ptr .const .align 16 mcx_main_loop_param_8,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_9,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_10,
	.param .u64 .ptr .shared .align 4 mcx_main_loop_param_11,
	.param .u64 .ptr .const .align 16 mcx_main_loop_param_12
)
{
	.local .align 16 .b8 	__local_depot0[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<111>;
	.reg .f32 	%f<727>;
	.reg .b32 	%r<406>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<134>;


	mov.u64 	%rd133, __local_depot0;
	cvta.local.u64 	%SP, %rd133;
	ld.param.u32 	%r130, [mcx_main_loop_param_0];
	ld.param.u32 	%r131, [mcx_main_loop_param_1];
	ld.param.u64 	%rd34, [mcx_main_loop_param_3];
	ld.param.u64 	%rd36, [mcx_main_loop_param_5];
	ld.param.u64 	%rd37, [mcx_main_loop_param_7];
	ld.param.u64 	%rd38, [mcx_main_loop_param_12];
	add.u64 	%rd39, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd39;
	mov.u32 	%r132, %ctaid.x;
	mov.u32 	%r133, %ntid.x;
	mov.b32	%r134, %envreg3;
	mad.lo.s32 	%r135, %r132, %r133, %r134;
	mov.u32 	%r136, %tid.x;
	add.s32 	%r1, %r135, %r136;
	add.s64 	%rd2, %rd38, 176;
	ld.const.u32 	%r356, [%rd38+176];
	shl.b32 	%r137, %r1, 2;
	mul.wide.s32 	%rd40, %r137, 4;
	add.s64 	%rd41, %rd36, %rd40;
	ld.global.u32 	%rd42, [%rd41];
	shl.b64 	%rd43, %rd42, 32;
	ld.global.u32 	%rd44, [%rd41+4];
	or.b64  	%rd123, %rd43, %rd44;
	ld.global.u32 	%rd45, [%rd41+8];
	shl.b64 	%rd46, %rd45, 32;
	ld.global.u32 	%rd47, [%rd41+12];
	or.b64  	%rd125, %rd46, %rd47;
	setp.lt.s32	%p4, %r1, %r131;
	selp.u32	%r138, 1, 0, %p4;
	add.s32 	%r139, %r138, %r130;
	cvt.rn.f32.s32	%f1, %r139;
	mov.f32 	%f666, 0fBF800000;
	mov.f32 	%f664, 0f00000000;
	mov.f32 	%f657, %f664;
	mov.f32 	%f650, %f664;
	mov.f32 	%f694, %f664;
	mov.f32 	%f685, %f664;
	mov.f32 	%f684, %f664;
	mov.pred 	%p109, 0;
	mov.f32 	%f726, %f664;
	setp.le.f32	%p5, %f1, 0f00000000;
	@%p5 bra 	BB0_2;

	mov.f32 	%f694, 0f3F800000;
	mov.f32 	%f685, 0f00000000;
	mov.f32 	%f684, %f685;
	ld.const.u32 	%r366, [%rd2+-4];
	and.b32  	%r140, %r356, 127;
	mul.wide.u32 	%rd48, %r140, 16;
	add.s64 	%rd49, %rd37, %rd48;
	ld.const.v4.f32 	{%f262, %f263, %f264, %f265}, [%rd49];
	mov.f32 	%f668, %f265;
	mov.f32 	%f667, %f264;
	mov.f32 	%f7, %f263;
	mov.f32 	%f6, %f262;
	ld.const.v4.f32 	{%f266, %f267, %f268, %f269}, [%rd2+-176];
	mov.f32 	%f664, %f268;
	mov.f32 	%f657, %f267;
	mov.f32 	%f650, %f266;
	mov.f32 	%f666, %f269;
	mov.f32 	%f724, %f269;
	add.f32 	%f726, %f269, 0f00000000;
	mov.pred 	%p109, -1;

BB0_2:
	mov.f32 	%f723, %f724;
	mov.f32 	%f692, %f694;
	mov.u32 	%r364, %r366;
	mov.f32 	%f662, %f664;
	mov.f32 	%f655, %f657;
	mov.f32 	%f648, %f650;
	@%p109 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_4:
	setp.gtu.f32	%p7, %f692, %f1;
	mov.f32 	%f725, 0f00000000;
	@%p7 bra 	BB0_95;

	ld.const.v4.f32 	{%f272, %f273, %f274, %f275}, [%rd2+-160];
	mov.f32 	%f707, %f275;
	mov.f32 	%f706, %f274;
	mov.f32 	%f705, %f273;
	mov.f32 	%f704, %f272;
	ld.const.v4.f32 	{%f276, %f277, %f278, %f279}, [%rd2+-176];
	mov.f32 	%f36, %f278;
	mov.f32 	%f35, %f277;
	mov.f32 	%f34, %f276;
	mov.f32 	%f725, 0f00000000;
	mov.u32 	%r349, 0;

BB0_6:
	mov.f32 	%f718, %f723;
	mov.f32 	%f47, %f718;
	mov.f32 	%f690, %f692;
	mov.f32 	%f691, %f690;
	mov.u64 	%rd6, %rd125;
	mov.u64 	%rd5, %rd123;
	mov.u32 	%r5, %r349;
	setp.gtu.f32	%p8, %f684, 0f00000000;
	@%p8 bra 	BB0_63;
	bra.uni 	BB0_7;

BB0_63:
	mov.f32 	%f683, %f666;
	mov.u64 	%rd126, %rd6;
	mov.u64 	%rd124, %rd5;
	bra.uni 	BB0_64;

BB0_7:
	shl.b64 	%rd52, %rd5, 23;
	xor.b64  	%rd53, %rd52, %rd5;
	shr.u64 	%rd54, %rd53, 18;
	shr.u64 	%rd55, %rd6, 5;
	xor.b64  	%rd56, %rd55, %rd6;
	xor.b64  	%rd57, %rd56, %rd53;
	xor.b64  	%rd126, %rd57, %rd54;
	add.s64 	%rd58, %rd126, %rd6;
	shr.u64 	%rd59, %rd58, 12;
	or.b64  	%rd60, %rd59, 4607182418800017408;
	mov.b64 	 %fd1, %rd60;
	cvt.rn.f32.f64	%f280, %fd1;
	add.f32 	%f281, %f280, 0fBF800000;
	add.f32 	%f58, %f281, 0f34000000;
	setp.gt.f32	%p9, %f58, 0f00000000;
	setp.lt.f32	%p10, %f58, 0f7F800000;
	and.pred  	%p11, %p9, %p10;
	@%p11 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	setp.lt.f32	%p12, %f58, 0f00800000;
	mul.f32 	%f284, %f58, 0f4B800000;
	selp.f32	%f285, %f284, %f58, %p12;
	selp.f32	%f286, 0fC3170000, 0fC2FE0000, %p12;
	mov.b32 	 %r143, %f285;
	and.b32  	%r144, %r143, 8388607;
	or.b32  	%r145, %r144, 1065353216;
	mov.b32 	 %f287, %r145;
	shr.u32 	%r146, %r143, 23;
	cvt.rn.f32.u32	%f288, %r146;
	add.f32 	%f289, %f286, %f288;
	setp.gt.f32	%p13, %f287, 0f3FAE147B;
	mul.f32 	%f290, %f287, 0f3F000000;
	add.f32 	%f291, %f289, 0f3F800000;
	selp.f32	%f292, %f290, %f287, %p13;
	selp.f32	%f293, %f291, %f289, %p13;
	add.f32 	%f283, %f292, 0f3F800000;
	add.f32 	%f294, %f292, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f282,%f283;
	// inline asm
	mul.f32 	%f295, %f294, %f294;
	neg.f32 	%f296, %f295;
	mul.rn.f32 	%f297, %f282, %f296;
	add.rn.f32 	%f298, %f294, %f297;
	mul.f32 	%f299, %f298, %f298;
	mov.f32 	%f300, 0f3C4C6A36;
	mov.f32 	%f301, 0f3B1E94E6;
	fma.rn.f32 	%f302, %f301, %f299, %f300;
	mov.f32 	%f303, 0f3DAAAB1A;
	fma.rn.f32 	%f304, %f302, %f299, %f303;
	mul.f32 	%f305, %f299, %f304;
	fma.rn.f32 	%f306, %f305, %f298, %f297;
	add.f32 	%f307, %f294, %f306;
	mov.f32 	%f308, 0f3F317218;
	fma.rn.f32 	%f669, %f293, %f308, %f307;
	bra.uni 	BB0_10;

BB0_8:
	lg2.approx.f32 	%f669, %f58;

BB0_10:
	neg.f32 	%f684, %f669;
	mov.f32 	%f683, %f666;
	setp.geu.f32	%p14, %f666, 0f3F800000;
	mov.u64 	%rd124, %rd6;
	@%p14 bra 	BB0_64;

	shl.b64 	%rd61, %rd6, 23;
	xor.b64  	%rd62, %rd61, %rd6;
	shr.u64 	%rd63, %rd62, 18;
	xor.b64  	%rd64, %rd63, %rd62;
	xor.b64  	%rd65, %rd64, %rd126;
	shr.u64 	%rd66, %rd126, 5;
	xor.b64  	%rd124, %rd65, %rd66;
	add.s64 	%rd67, %rd124, %rd126;
	shr.u64 	%rd68, %rd67, 12;
	or.b64  	%rd69, %rd68, 4607182418800017408;
	mov.b64 	 %fd2, %rd69;
	cvt.rn.f32.f64	%f309, %fd2;
	add.f32 	%f310, %f309, 0fBF800000;
	mul.f32 	%f670, %f310, 0f40C90FDB;
	abs.f32 	%f311, %f670;
	setp.neu.f32	%p15, %f311, 0f7F800000;
	@%p15 bra 	BB0_13;

	mov.f32 	%f312, 0f00000000;
	mul.rn.f32 	%f670, %f670, %f312;

BB0_13:
	mul.f32 	%f313, %f670, 0f3F22F983;
	cvt.rni.s32.f32	%r379, %f313;
	cvt.rn.f32.s32	%f314, %r379;
	neg.f32 	%f315, %f314;
	mov.f32 	%f316, 0f3FC90FDA;
	fma.rn.f32 	%f317, %f315, %f316, %f670;
	mov.f32 	%f318, 0f33A22168;
	fma.rn.f32 	%f319, %f315, %f318, %f317;
	mov.f32 	%f320, 0f27C234C5;
	fma.rn.f32 	%f671, %f315, %f320, %f319;
	abs.f32 	%f321, %f670;
	setp.leu.f32	%p16, %f321, 0f47CE4780;
	@%p16 bra 	BB0_23;

	mov.u64 	%rd128, %rd1;
	mov.b32 	 %r9, %f670;
	and.b32  	%r10, %r9, -2147483648;
	shl.b32 	%r150, %r9, 8;
	or.b32  	%r11, %r150, -2147483648;
	mov.u32 	%r370, 0;
	mov.u32 	%r371, %r370;
	mov.u32 	%r368, %r370;
	mov.u64 	%rd127, 0;
	mov.pred 	%p17, 0;
	@%p17 bra 	BB0_16;

BB0_15:
	shl.b64 	%rd71, %rd127, 2;
	mov.u64 	%rd72, __cudart_i2opi_f;
	add.s64 	%rd73, %rd72, %rd71;
	ld.const.u32 	%r153, [%rd73];
	// inline asm
	{
	mad.lo.cc.u32   %r151, %r153, %r11, %r371;
	madc.hi.u32     %r371, %r153, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd128], %r151;
	add.s32 	%r368, %r368, 1;
	setp.lt.s32	%p18, %r368, 6;
	cvt.s64.s32	%rd127, %r368;
	mul.wide.s32 	%rd74, %r368, 4;
	add.s64 	%rd128, %rd1, %rd74;
	mov.u32 	%r370, %r371;
	@%p18 bra 	BB0_15;

BB0_16:
	bfe.u32 	%r156, %r9, 23, 8;
	add.s32 	%r157, %r156, -128;
	shr.u32 	%r158, %r157, 5;
	st.local.u32 	[%rd128], %r370;
	mov.u32 	%r159, 6;
	sub.s32 	%r160, %r159, %r158;
	mul.wide.s32 	%rd75, %r160, 4;
	add.s64 	%rd15, %rd1, %rd75;
	ld.local.u32 	%r372, [%rd15];
	ld.local.u32 	%r373, [%rd15+-4];
	bfe.u32 	%r19, %r9, 23, 5;
	setp.eq.s32	%p19, %r19, 0;
	@%p19 bra 	BB0_18;

	mov.u32 	%r161, 32;
	sub.s32 	%r162, %r161, %r19;
	shr.u32 	%r163, %r373, %r162;
	shl.b32 	%r164, %r372, %r19;
	add.s32 	%r372, %r163, %r164;
	ld.local.u32 	%r165, [%rd15+-8];
	shr.u32 	%r166, %r165, %r162;
	shl.b32 	%r167, %r373, %r19;
	add.s32 	%r373, %r166, %r167;

BB0_18:
	shr.u32 	%r168, %r373, 30;
	shl.b32 	%r169, %r372, 2;
	add.s32 	%r374, %r168, %r169;
	shl.b32 	%r25, %r373, 2;
	shr.u32 	%r170, %r374, 31;
	shr.u32 	%r171, %r372, 30;
	add.s32 	%r26, %r170, %r171;
	setp.eq.s32	%p20, %r170, 0;
	mov.u32 	%r375, %r10;
	mov.u32 	%r376, %r25;
	@%p20 bra 	BB0_20;

	not.b32 	%r172, %r374;
	neg.s32 	%r27, %r25;
	setp.eq.s32	%p21, %r25, 0;
	selp.u32	%r173, 1, 0, %p21;
	add.s32 	%r374, %r173, %r172;
	xor.b32  	%r29, %r10, -2147483648;
	mov.u32 	%r375, %r29;
	mov.u32 	%r376, %r27;

BB0_20:
	mov.u32 	%r31, %r375;
	neg.s32 	%r174, %r26;
	setp.eq.s32	%p22, %r10, 0;
	selp.b32	%r379, %r26, %r174, %p22;
	clz.b32 	%r378, %r374;
	setp.eq.s32	%p23, %r378, 0;
	shl.b32 	%r175, %r374, %r378;
	mov.u32 	%r176, 32;
	sub.s32 	%r177, %r176, %r378;
	shr.u32 	%r178, %r376, %r177;
	add.s32 	%r179, %r178, %r175;
	selp.b32	%r35, %r374, %r179, %p23;
	mov.u32 	%r180, -921707870;
	mul.hi.u32 	%r377, %r35, %r180;
	setp.lt.s32	%p24, %r377, 1;
	@%p24 bra 	BB0_22;

	mul.lo.s32 	%r181, %r35, -921707870;
	shr.u32 	%r182, %r181, 31;
	shl.b32 	%r183, %r377, 1;
	add.s32 	%r377, %r182, %r183;
	add.s32 	%r378, %r378, 1;

BB0_22:
	mov.u32 	%r184, 126;
	sub.s32 	%r185, %r184, %r378;
	shl.b32 	%r186, %r185, 23;
	add.s32 	%r187, %r377, 1;
	shr.u32 	%r188, %r187, 7;
	add.s32 	%r189, %r188, 1;
	shr.u32 	%r190, %r189, 1;
	add.s32 	%r191, %r190, %r186;
	or.b32  	%r192, %r191, %r31;
	mov.b32 	 %f671, %r192;

BB0_23:
	mul.f32 	%f322, %f671, %f671;
	mov.f32 	%f323, 0fBAB6061A;
	mov.f32 	%f324, 0f37CCF5CE;
	fma.rn.f32 	%f325, %f324, %f322, %f323;
	mov.f32 	%f326, 0f3D2AAAA5;
	fma.rn.f32 	%f327, %f325, %f322, %f326;
	mov.f32 	%f328, 0fBF000000;
	fma.rn.f32 	%f329, %f327, %f322, %f328;
	mov.f32 	%f330, 0f3F800000;
	fma.rn.f32 	%f331, %f329, %f322, %f330;
	mov.f32 	%f332, 0f3C08839E;
	mov.f32 	%f333, 0fB94CA1F9;
	fma.rn.f32 	%f334, %f333, %f322, %f332;
	mov.f32 	%f335, 0fBE2AAAA3;
	fma.rn.f32 	%f336, %f334, %f322, %f335;
	mov.f32 	%f337, 0f00000000;
	fma.rn.f32 	%f338, %f336, %f322, %f337;
	fma.rn.f32 	%f339, %f338, %f671, %f671;
	and.b32  	%r193, %r379, 1;
	setp.eq.b32	%p25, %r193, 1;
	not.pred 	%p26, %p25;
	selp.f32	%f340, %f339, %f331, %p26;
	selp.f32	%f341, %f331, %f339, %p26;
	and.b32  	%r194, %r379, 2;
	setp.eq.s32	%p27, %r194, 0;
	neg.f32 	%f342, %f340;
	selp.f32	%f73, %f340, %f342, %p27;
	add.s32 	%r195, %r379, 1;
	and.b32  	%r196, %r195, 2;
	setp.eq.s32	%p28, %r196, 0;
	neg.f32 	%f343, %f341;
	selp.f32	%f74, %f341, %f343, %p28;
	setp.gt.f32	%p29, %f667, 0f34000000;
	shl.b64 	%rd76, %rd126, 23;
	xor.b64  	%rd77, %rd76, %rd126;
	xor.b64  	%rd78, %rd77, %rd124;
	shr.u64 	%rd79, %rd77, 18;
	xor.b64  	%rd80, %rd78, %rd79;
	shr.u64 	%rd81, %rd124, 5;
	xor.b64  	%rd16, %rd80, %rd81;
	add.s64 	%rd82, %rd16, %rd124;
	shr.u64 	%rd83, %rd82, 12;
	or.b64  	%rd84, %rd83, 4607182418800017408;
	mov.b64 	 %fd3, %rd84;
	cvt.rn.f32.f64	%f344, %fd3;
	add.f32 	%f76, %f344, 0fBF800000;
	@%p29 bra 	BB0_37;
	bra.uni 	BB0_24;

BB0_37:
	neg.f32 	%f403, %f667;
	fma.rn.f32 	%f404, %f403, %f667, 0f3F800000;
	add.f32 	%f405, %f667, %f667;
	sub.f32 	%f407, %f330, %f667;
	fma.rn.f32 	%f408, %f405, %f76, %f407;
	div.full.f32 	%f409, %f404, %f408;
	mul.rn.f32 	%f410, %f409, %f409;
	fma.rn.f32 	%f411, %f667, %f667, 0f3F800000;
	sub.f32 	%f412, %f411, %f410;
	div.full.f32 	%f413, %f412, %f405;
	min.f32 	%f414, %f330, %f413;
	mov.f32 	%f415, 0fBF800000;
	max.f32 	%f679, %f415, %f414;
	abs.f32 	%f416, %f679;
	sub.f32 	%f417, %f330, %f416;
	mul.f32 	%f418, %f417, 0f3F000000;
	sqrt.approx.f32 	%f419, %f418;
	setp.gt.f32	%p46, %f416, 0f3F11EB85;
	selp.f32	%f420, %f419, %f416, %p46;
	mul.f32 	%f421, %f420, %f420;
	mov.f32 	%f422, 0f3C94D2E9;
	mov.f32 	%f423, 0f3D53F941;
	fma.rn.f32 	%f424, %f423, %f421, %f422;
	mov.f32 	%f425, 0f3D3F841F;
	fma.rn.f32 	%f426, %f424, %f421, %f425;
	mov.f32 	%f427, 0f3D994929;
	fma.rn.f32 	%f428, %f426, %f421, %f427;
	mov.f32 	%f429, 0f3E2AAB94;
	fma.rn.f32 	%f430, %f428, %f421, %f429;
	mul.f32 	%f431, %f421, %f430;
	fma.rn.f32 	%f432, %f431, %f420, %f420;
	add.f32 	%f433, %f432, %f432;
	mov.f32 	%f434, 0f3FC90FDB;
	sub.f32 	%f435, %f434, %f432;
	selp.f32	%f436, %f433, %f435, %p46;
	setp.lt.f32	%p47, %f679, 0f00000000;
	mov.f32 	%f437, 0f40490FDB;
	sub.f32 	%f438, %f437, %f436;
	selp.f32	%f674, %f438, %f436, %p47;
	abs.f32 	%f439, %f674;
	setp.neu.f32	%p48, %f439, 0f7F800000;
	@%p48 bra 	BB0_39;

	mul.rn.f32 	%f674, %f674, %f337;

BB0_39:
	mov.f32 	%f607, 0f27C234C5;
	mov.f32 	%f606, 0f33A22168;
	mov.f32 	%f605, 0f3FC90FDA;
	mul.f32 	%f441, %f674, 0f3F22F983;
	cvt.rni.s32.f32	%r403, %f441;
	cvt.rn.f32.s32	%f442, %r403;
	neg.f32 	%f443, %f442;
	fma.rn.f32 	%f445, %f443, %f605, %f674;
	fma.rn.f32 	%f447, %f443, %f606, %f445;
	fma.rn.f32 	%f675, %f443, %f607, %f447;
	abs.f32 	%f449, %f674;
	setp.leu.f32	%p49, %f449, 0f47CE4780;
	@%p49 bra 	BB0_49;

	mov.u64 	%rd132, %rd1;
	mov.b32 	 %r77, %f674;
	and.b32  	%r78, %r77, -2147483648;
	shl.b32 	%r250, %r77, 8;
	or.b32  	%r79, %r250, -2147483648;
	mov.u32 	%r394, 0;
	mov.u32 	%r395, %r394;
	mov.u32 	%r392, %r394;
	mov.u64 	%rd131, 0;
	mov.pred 	%p50, 0;
	@%p50 bra 	BB0_42;

BB0_41:
	shl.b64 	%rd92, %rd131, 2;
	mov.u64 	%rd93, __cudart_i2opi_f;
	add.s64 	%rd94, %rd93, %rd92;
	ld.const.u32 	%r253, [%rd94];
	// inline asm
	{
	mad.lo.cc.u32   %r251, %r253, %r79, %r395;
	madc.hi.u32     %r395, %r253, %r79,  0;
	}
	// inline asm
	st.local.u32 	[%rd132], %r251;
	add.s32 	%r392, %r392, 1;
	setp.lt.s32	%p51, %r392, 6;
	cvt.s64.s32	%rd131, %r392;
	mul.wide.s32 	%rd95, %r392, 4;
	add.s64 	%rd132, %rd1, %rd95;
	mov.u32 	%r394, %r395;
	@%p51 bra 	BB0_41;

BB0_42:
	bfe.u32 	%r256, %r77, 23, 8;
	add.s32 	%r257, %r256, -128;
	shr.u32 	%r258, %r257, 5;
	st.local.u32 	[%rd132], %r394;
	mov.u32 	%r259, 6;
	sub.s32 	%r260, %r259, %r258;
	mul.wide.s32 	%rd96, %r260, 4;
	add.s64 	%rd30, %rd1, %rd96;
	ld.local.u32 	%r396, [%rd30];
	ld.local.u32 	%r397, [%rd30+-4];
	bfe.u32 	%r87, %r77, 23, 5;
	setp.eq.s32	%p52, %r87, 0;
	@%p52 bra 	BB0_44;

	mov.u32 	%r261, 32;
	sub.s32 	%r262, %r261, %r87;
	shr.u32 	%r263, %r397, %r262;
	shl.b32 	%r264, %r396, %r87;
	add.s32 	%r396, %r263, %r264;
	ld.local.u32 	%r265, [%rd30+-8];
	shr.u32 	%r266, %r265, %r262;
	shl.b32 	%r267, %r397, %r87;
	add.s32 	%r397, %r266, %r267;

BB0_44:
	shr.u32 	%r268, %r397, 30;
	shl.b32 	%r269, %r396, 2;
	add.s32 	%r398, %r268, %r269;
	shl.b32 	%r93, %r397, 2;
	shr.u32 	%r270, %r398, 31;
	shr.u32 	%r271, %r396, 30;
	add.s32 	%r94, %r270, %r271;
	setp.eq.s32	%p53, %r270, 0;
	mov.u32 	%r399, %r78;
	mov.u32 	%r400, %r93;
	@%p53 bra 	BB0_46;

	not.b32 	%r272, %r398;
	neg.s32 	%r95, %r93;
	setp.eq.s32	%p54, %r93, 0;
	selp.u32	%r273, 1, 0, %p54;
	add.s32 	%r398, %r273, %r272;
	xor.b32  	%r97, %r78, -2147483648;
	mov.u32 	%r399, %r97;
	mov.u32 	%r400, %r95;

BB0_46:
	mov.u32 	%r99, %r399;
	neg.s32 	%r274, %r94;
	setp.eq.s32	%p55, %r78, 0;
	selp.b32	%r403, %r94, %r274, %p55;
	clz.b32 	%r402, %r398;
	setp.eq.s32	%p56, %r402, 0;
	shl.b32 	%r275, %r398, %r402;
	mov.u32 	%r276, 32;
	sub.s32 	%r277, %r276, %r402;
	shr.u32 	%r278, %r400, %r277;
	add.s32 	%r279, %r278, %r275;
	selp.b32	%r103, %r398, %r279, %p56;
	mov.u32 	%r280, -921707870;
	mul.hi.u32 	%r401, %r103, %r280;
	setp.lt.s32	%p57, %r401, 1;
	@%p57 bra 	BB0_48;

	mul.lo.s32 	%r281, %r103, -921707870;
	shr.u32 	%r282, %r281, 31;
	shl.b32 	%r283, %r401, 1;
	add.s32 	%r401, %r282, %r283;
	add.s32 	%r402, %r402, 1;

BB0_48:
	mov.u32 	%r284, 126;
	sub.s32 	%r285, %r284, %r402;
	shl.b32 	%r286, %r285, 23;
	add.s32 	%r287, %r401, 1;
	shr.u32 	%r288, %r287, 7;
	add.s32 	%r289, %r288, 1;
	shr.u32 	%r290, %r289, 1;
	add.s32 	%r291, %r290, %r286;
	or.b32  	%r292, %r291, %r99;
	mov.b32 	 %f675, %r292;

BB0_49:
	mul.rn.f32 	%f92, %f675, %f675;
	and.b32  	%r110, %r403, 1;
	setp.eq.s32	%p58, %r110, 0;
	@%p58 bra 	BB0_51;
	bra.uni 	BB0_50;

BB0_51:
	mov.f32 	%f628, 0f3C08839E;
	mov.f32 	%f627, 0fB94CA1F9;
	fma.rn.f32 	%f676, %f627, %f92, %f628;
	bra.uni 	BB0_52;

BB0_24:
	fma.rn.f32 	%f345, %f76, 0f40000000, 0fBF800000;
	abs.f32 	%f346, %f345;
	sub.f32 	%f348, %f330, %f346;
	mul.f32 	%f349, %f348, 0f3F000000;
	sqrt.approx.f32 	%f350, %f349;
	setp.gt.f32	%p30, %f346, 0f3F11EB85;
	selp.f32	%f351, %f350, %f346, %p30;
	mul.f32 	%f352, %f351, %f351;
	mov.f32 	%f353, 0f3C94D2E9;
	mov.f32 	%f354, 0f3D53F941;
	fma.rn.f32 	%f355, %f354, %f352, %f353;
	mov.f32 	%f356, 0f3D3F841F;
	fma.rn.f32 	%f357, %f355, %f352, %f356;
	mov.f32 	%f358, 0f3D994929;
	fma.rn.f32 	%f359, %f357, %f352, %f358;
	mov.f32 	%f360, 0f3E2AAB94;
	fma.rn.f32 	%f361, %f359, %f352, %f360;
	mul.f32 	%f362, %f352, %f361;
	fma.rn.f32 	%f363, %f362, %f351, %f351;
	add.f32 	%f364, %f363, %f363;
	mov.f32 	%f365, 0f3FC90FDB;
	sub.f32 	%f366, %f365, %f363;
	selp.f32	%f367, %f364, %f366, %p30;
	setp.lt.f32	%p31, %f345, 0f00000000;
	mov.f32 	%f368, 0f40490FDB;
	sub.f32 	%f369, %f368, %f367;
	selp.f32	%f672, %f369, %f367, %p31;
	abs.f32 	%f370, %f672;
	setp.neu.f32	%p32, %f370, 0f7F800000;
	@%p32 bra 	BB0_26;

	mul.rn.f32 	%f672, %f672, %f337;

BB0_26:
	mov.f32 	%f616, 0f27C234C5;
	mov.f32 	%f615, 0f33A22168;
	mov.f32 	%f614, 0f3FC90FDA;
	mul.f32 	%f372, %f672, 0f3F22F983;
	cvt.rni.s32.f32	%r391, %f372;
	cvt.rn.f32.s32	%f373, %r391;
	neg.f32 	%f374, %f373;
	fma.rn.f32 	%f376, %f374, %f614, %f672;
	fma.rn.f32 	%f378, %f374, %f615, %f376;
	fma.rn.f32 	%f673, %f374, %f616, %f378;
	abs.f32 	%f380, %f672;
	setp.leu.f32	%p33, %f380, 0f47CE4780;
	@%p33 bra 	BB0_36;

	mov.u64 	%rd130, %rd1;
	mov.b32 	 %r43, %f672;
	and.b32  	%r44, %r43, -2147483648;
	shl.b32 	%r200, %r43, 8;
	or.b32  	%r45, %r200, -2147483648;
	mov.u32 	%r382, 0;
	mov.u32 	%r383, %r382;
	mov.u32 	%r380, %r382;
	mov.u64 	%rd129, 0;
	mov.pred 	%p34, 0;
	@%p34 bra 	BB0_29;

BB0_28:
	shl.b64 	%rd86, %rd129, 2;
	mov.u64 	%rd87, __cudart_i2opi_f;
	add.s64 	%rd88, %rd87, %rd86;
	ld.const.u32 	%r203, [%rd88];
	// inline asm
	{
	mad.lo.cc.u32   %r201, %r203, %r45, %r383;
	madc.hi.u32     %r383, %r203, %r45,  0;
	}
	// inline asm
	st.local.u32 	[%rd130], %r201;
	add.s32 	%r380, %r380, 1;
	setp.lt.s32	%p35, %r380, 6;
	cvt.s64.s32	%rd129, %r380;
	mul.wide.s32 	%rd89, %r380, 4;
	add.s64 	%rd130, %rd1, %rd89;
	mov.u32 	%r382, %r383;
	@%p35 bra 	BB0_28;

BB0_29:
	bfe.u32 	%r206, %r43, 23, 8;
	add.s32 	%r207, %r206, -128;
	shr.u32 	%r208, %r207, 5;
	st.local.u32 	[%rd130], %r382;
	mov.u32 	%r209, 6;
	sub.s32 	%r210, %r209, %r208;
	mul.wide.s32 	%rd90, %r210, 4;
	add.s64 	%rd23, %rd1, %rd90;
	ld.local.u32 	%r384, [%rd23];
	ld.local.u32 	%r385, [%rd23+-4];
	bfe.u32 	%r53, %r43, 23, 5;
	setp.eq.s32	%p36, %r53, 0;
	@%p36 bra 	BB0_31;

	mov.u32 	%r211, 32;
	sub.s32 	%r212, %r211, %r53;
	shr.u32 	%r213, %r385, %r212;
	shl.b32 	%r214, %r384, %r53;
	add.s32 	%r384, %r213, %r214;
	ld.local.u32 	%r215, [%rd23+-8];
	shr.u32 	%r216, %r215, %r212;
	shl.b32 	%r217, %r385, %r53;
	add.s32 	%r385, %r216, %r217;

BB0_31:
	shr.u32 	%r218, %r385, 30;
	shl.b32 	%r219, %r384, 2;
	add.s32 	%r386, %r218, %r219;
	shl.b32 	%r59, %r385, 2;
	shr.u32 	%r220, %r386, 31;
	shr.u32 	%r221, %r384, 30;
	add.s32 	%r60, %r220, %r221;
	setp.eq.s32	%p37, %r220, 0;
	mov.u32 	%r387, %r44;
	mov.u32 	%r388, %r59;
	@%p37 bra 	BB0_33;

	not.b32 	%r222, %r386;
	neg.s32 	%r61, %r59;
	setp.eq.s32	%p38, %r59, 0;
	selp.u32	%r223, 1, 0, %p38;
	add.s32 	%r386, %r223, %r222;
	xor.b32  	%r63, %r44, -2147483648;
	mov.u32 	%r387, %r63;
	mov.u32 	%r388, %r61;

BB0_33:
	mov.u32 	%r65, %r387;
	neg.s32 	%r224, %r60;
	setp.eq.s32	%p39, %r44, 0;
	selp.b32	%r391, %r60, %r224, %p39;
	clz.b32 	%r390, %r386;
	setp.eq.s32	%p40, %r390, 0;
	shl.b32 	%r225, %r386, %r390;
	mov.u32 	%r226, 32;
	sub.s32 	%r227, %r226, %r390;
	shr.u32 	%r228, %r388, %r227;
	add.s32 	%r229, %r228, %r225;
	selp.b32	%r69, %r386, %r229, %p40;
	mov.u32 	%r230, -921707870;
	mul.hi.u32 	%r389, %r69, %r230;
	setp.lt.s32	%p41, %r389, 1;
	@%p41 bra 	BB0_35;

	mul.lo.s32 	%r231, %r69, -921707870;
	shr.u32 	%r232, %r231, 31;
	shl.b32 	%r233, %r389, 1;
	add.s32 	%r389, %r232, %r233;
	add.s32 	%r390, %r390, 1;

BB0_35:
	mov.u32 	%r234, 126;
	sub.s32 	%r235, %r234, %r390;
	shl.b32 	%r236, %r235, 23;
	add.s32 	%r237, %r389, 1;
	shr.u32 	%r238, %r237, 7;
	add.s32 	%r239, %r238, 1;
	shr.u32 	%r240, %r239, 1;
	add.s32 	%r241, %r240, %r236;
	or.b32  	%r242, %r241, %r65;
	mov.b32 	 %f673, %r242;

BB0_36:
	mov.f32 	%f623, 0fBE2AAAA3;
	mov.f32 	%f622, 0f3C08839E;
	mov.f32 	%f621, 0fB94CA1F9;
	mov.f32 	%f620, 0fBF000000;
	mov.f32 	%f619, 0f3D2AAAA5;
	mov.f32 	%f618, 0fBAB6061A;
	mov.f32 	%f617, 0f37CCF5CE;
	mul.f32 	%f381, %f673, %f673;
	fma.rn.f32 	%f384, %f617, %f381, %f618;
	fma.rn.f32 	%f386, %f384, %f381, %f619;
	fma.rn.f32 	%f388, %f386, %f381, %f620;
	fma.rn.f32 	%f390, %f388, %f381, %f330;
	fma.rn.f32 	%f393, %f621, %f381, %f622;
	fma.rn.f32 	%f395, %f393, %f381, %f623;
	fma.rn.f32 	%f397, %f395, %f381, %f337;
	fma.rn.f32 	%f398, %f397, %f673, %f673;
	and.b32  	%r243, %r391, 1;
	setp.eq.b32	%p42, %r243, 1;
	not.pred 	%p43, %p42;
	selp.f32	%f399, %f398, %f390, %p43;
	selp.f32	%f400, %f390, %f398, %p43;
	and.b32  	%r244, %r391, 2;
	setp.eq.s32	%p44, %r244, 0;
	neg.f32 	%f401, %f399;
	selp.f32	%f679, %f399, %f401, %p44;
	add.s32 	%r245, %r391, 1;
	and.b32  	%r246, %r245, 2;
	setp.eq.s32	%p45, %r246, 0;
	neg.f32 	%f402, %f400;
	selp.f32	%f678, %f400, %f402, %p45;
	bra.uni 	BB0_59;

BB0_50:
	mov.f32 	%f609, 0fBAB6061A;
	mov.f32 	%f608, 0f37CCF5CE;
	fma.rn.f32 	%f676, %f608, %f92, %f609;

BB0_52:
	@%p58 bra 	BB0_54;
	bra.uni 	BB0_53;

BB0_54:
	mov.f32 	%f626, 0fBE2AAAA3;
	fma.rn.f32 	%f458, %f676, %f92, %f626;
	fma.rn.f32 	%f677, %f458, %f92, %f337;
	bra.uni 	BB0_55;

BB0_53:
	mov.f32 	%f611, 0fBF000000;
	mov.f32 	%f610, 0f3D2AAAA5;
	fma.rn.f32 	%f455, %f676, %f92, %f610;
	fma.rn.f32 	%f677, %f455, %f92, %f611;

BB0_55:
	fma.rn.f32 	%f678, %f677, %f675, %f675;
	@%p58 bra 	BB0_57;

	fma.rn.f32 	%f678, %f677, %f92, %f330;

BB0_57:
	and.b32  	%r293, %r403, 2;
	setp.eq.s32	%p61, %r293, 0;
	@%p61 bra 	BB0_59;

	mov.f32 	%f612, 0fBF800000;
	fma.rn.f32 	%f678, %f678, %f612, %f337;

BB0_59:
	setp.gt.f32	%p62, %f706, 0fBF7FFFFE;
	setp.lt.f32	%p63, %f706, 0f3F7FFFFE;
	and.pred  	%p64, %p62, %p63;
	@%p64 bra 	BB0_61;
	bra.uni 	BB0_60;

BB0_61:
	neg.f32 	%f464, %f706;
	fma.rn.f32 	%f465, %f464, %f706, 0f3F800000;
	rsqrt.approx.f32 	%f466, %f465;
	mul.f32 	%f467, %f678, %f466;
	mul.f32 	%f468, %f704, %f706;
	mul.f32 	%f469, %f705, %f74;
	neg.f32 	%f470, %f469;
	fma.rn.f32 	%f471, %f468, %f73, %f470;
	mul.f32 	%f472, %f704, %f679;
	fma.rn.f32 	%f680, %f467, %f471, %f472;
	mul.f32 	%f473, %f705, %f706;
	mul.f32 	%f474, %f704, %f74;
	fma.rn.f32 	%f475, %f473, %f73, %f474;
	mul.f32 	%f476, %f705, %f679;
	fma.rn.f32 	%f681, %f467, %f475, %f476;
	mul.f32 	%f477, %f465, %f467;
	neg.f32 	%f478, %f477;
	mul.f32 	%f479, %f706, %f679;
	fma.rn.f32 	%f682, %f478, %f73, %f479;
	bra.uni 	BB0_62;

BB0_60:
	mul.f32 	%f680, %f73, %f678;
	neg.f32 	%f463, %f679;
	setp.gt.f32	%p65, %f706, 0f00000000;
	selp.f32	%f682, %f679, %f463, %p65;
	mul.f32 	%f681, %f74, %f678;

BB0_62:
	shr.u64 	%rd117, %rd124, 5;
	xor.b64  	%rd126, %rd80, %rd117;
	mov.f32 	%f683, %f666;
	mul.f32 	%f480, %f681, %f681;
	fma.rn.f32 	%f481, %f680, %f680, %f480;
	fma.rn.f32 	%f482, %f682, %f682, %f481;
	rsqrt.approx.f32 	%f483, %f482;
	mul.f32 	%f706, %f682, %f483;
	mul.f32 	%f705, %f681, %f483;
	mul.f32 	%f704, %f680, %f483;
	add.f32 	%f707, %f707, 0f3F800000;

BB0_64:
	mov.u64 	%rd125, %rd126;
	mov.u64 	%rd123, %rd124;
	and.b32  	%r299, %r356, 127;
	mul.wide.u32 	%rd97, %r299, 16;
	add.s64 	%rd98, %rd37, %rd97;
	ld.const.v4.f32 	{%f496, %f497, %f498, %f499}, [%rd98];
	mov.f32 	%f667, %f498;
	mov.f32 	%f133, %f497;
	mov.f32 	%f132, %f496;
	// inline asm
	cvt.rmi.f32.f32 	%f484, %f648;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f486, %f655;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f488, %f662;
	// inline asm
	setp.gt.f32	%p66, %f704, 0f00000000;
	selp.b32	%r294, -1, 0, %p66;
	setp.gt.f32	%p67, %f705, 0f00000000;
	selp.b32	%r295, -1, 0, %p67;
	setp.gt.f32	%p68, %f706, 0f00000000;
	selp.b32	%r296, -1, 0, %p68;
	// inline asm
	cvt.rn.f32.s32 	%f492, %r294;
	// inline asm
	// inline asm
	cvt.rn.f32.s32 	%f493, %r295;
	// inline asm
	// inline asm
	cvt.rn.f32.s32 	%f494, %r296;
	// inline asm
	sub.f32 	%f500, %f488, %f494;
	sub.f32 	%f501, %f486, %f493;
	sub.f32 	%f502, %f484, %f492;
	sub.f32 	%f503, %f502, %f648;
	sub.f32 	%f504, %f501, %f655;
	sub.f32 	%f505, %f500, %f662;
	abs.f32 	%f506, %f505;
	abs.f32 	%f507, %f504;
	abs.f32 	%f508, %f503;
	add.f32 	%f509, %f508, 0f34000000;
	div.approx.f32 	%f510, %f509, %f704;
	add.f32 	%f511, %f507, 0f34000000;
	div.approx.f32 	%f512, %f511, %f705;
	add.f32 	%f513, %f506, 0f34000000;
	div.approx.f32 	%f514, %f513, %f706;
	abs.f32 	%f515, %f510;
	abs.f32 	%f139, %f512;
	abs.f32 	%f516, %f514;
	min.f32 	%f517, %f515, %f139;
	min.f32 	%f140, %f517, %f516;
	setp.eq.f32	%p69, %f140, %f515;
	mov.u32 	%r404, 0;
	@%p69 bra 	BB0_66;

	setp.eq.f32	%p70, %f140, %f139;
	selp.b32	%r404, 1, 2, %p70;

BB0_66:
	fma.rn.f32 	%f141, %f140, %f704, %f648;
	fma.rn.f32 	%f142, %f140, %f705, %f655;
	fma.rn.f32 	%f143, %f140, %f706, %f662;
	fma.rn.f32 	%f144, %f140, %f707, %f666;
	setp.eq.s32	%p71, %r404, 0;
	@%p71 bra 	BB0_71;
	bra.uni 	BB0_67;

BB0_71:
	// inline asm
	cvt.rni.s32.f32 	%r310, %f141;
	// inline asm
	cvt.rn.f32.s32	%f528, %r310;
	selp.u32	%r311, 1, 0, %p66;
	setp.lt.f32	%p76, %f704, 0f00000000;
	selp.u32	%r312, 1, 0, %p76;
	sub.s32 	%r313, %r311, %r312;
	add.f32 	%f529, %f528, 0f447A0000;
	mov.b32 	 %r314, %f529;
	and.b32  	%r315, %r314, -2147483648;
	xor.b32  	%r316, %r315, %r313;
	add.s32 	%r317, %r316, %r314;
	mov.b32 	 %f530, %r317;
	add.f32 	%f698, %f530, 0fC47A0000;
	mov.f32 	%f699, %f142;
	mov.f32 	%f700, %f143;
	bra.uni 	BB0_72;

BB0_67:
	setp.eq.s32	%p72, %r404, 1;
	@%p72 bra 	BB0_69;
	bra.uni 	BB0_68;

BB0_69:
	mov.f32 	%f696, %f705;
	mov.u32 	%r405, 1;
	mov.f32 	%f697, %f142;
	bra.uni 	BB0_70;

BB0_68:
	mov.f32 	%f696, %f706;
	mov.u32 	%r405, 2;
	mov.f32 	%f697, %f143;

BB0_70:
	// inline asm
	cvt.rni.s32.f32 	%r302, %f697;
	// inline asm
	setp.gt.f32	%p73, %f696, 0f00000000;
	selp.u32	%r303, 1, 0, %p73;
	cvt.rn.f32.s32	%f519, %r302;
	setp.lt.f32	%p74, %f696, 0f00000000;
	selp.u32	%r304, 1, 0, %p74;
	sub.s32 	%r305, %r303, %r304;
	add.f32 	%f520, %f519, 0f447A0000;
	mov.b32 	 %r306, %f520;
	and.b32  	%r307, %r306, -2147483648;
	xor.b32  	%r308, %r307, %r305;
	add.s32 	%r309, %r308, %r306;
	mov.b32 	 %f521, %r309;
	add.f32 	%f522, %f521, 0fC47A0000;
	st.v4.f32 	[%SP+32], {%f141, %f142, %f143, %f144};
	mul.wide.s32 	%rd99, %r405, 4;
	add.u64 	%rd100, %SP, 32;
	add.s64 	%rd101, %rd99, %rd100;
	st.f32 	[%rd101], %f522;
	ld.v2.f32 	{%f523, %f524}, [%SP+40];
	mov.f32 	%f152, %f524;
	mov.f32 	%f700, %f523;
	ld.v2.f32 	{%f525, %f526}, [%SP+32];
	mov.f32 	%f699, %f526;
	mov.f32 	%f698, %f525;

BB0_72:
	mul.f32 	%f531, %f497, %f140;
	min.f32 	%f162, %f531, %f684;
	div.full.f32 	%f163, %f162, %f497;
	setp.eq.f32	%p77, %f162, %f684;
	@%p77 bra 	BB0_74;
	bra.uni 	BB0_73;

BB0_74:
	fma.rn.f32 	%f701, %f163, %f704, %f648;
	fma.rn.f32 	%f702, %f163, %f705, %f655;
	fma.rn.f32 	%f703, %f163, %f706, %f662;
	bra.uni 	BB0_75;

BB0_73:
	mov.f32 	%f701, %f698;
	mov.f32 	%f702, %f699;
	mov.f32 	%f703, %f700;

BB0_75:
	mul.f32 	%f540, %f496, %f163;
	neg.f32 	%f541, %f540;
	mul.f32 	%f542, %f540, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f543, %f542;
	mov.f32 	%f544, 0fBF317200;
	fma.rn.f32 	%f545, %f543, %f544, %f541;
	mov.f32 	%f546, 0fB5BFBE8E;
	fma.rn.f32 	%f547, %f543, %f546, %f545;
	mul.f32 	%f533, %f547, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f532,%f533;
	// inline asm
	add.f32 	%f548, %f543, 0f00000000;
	ex2.approx.f32 	%f549, %f548;
	mul.f32 	%f550, %f532, %f549;
	setp.gt.f32	%p78, %f540, 0f42D20000;
	selp.f32	%f551, 0f00000000, %f550, %p78;
	setp.lt.f32	%p79, %f540, 0fC2D20000;
	selp.f32	%f552, 0f7F800000, %f551, %p79;
	mul.rn.f32 	%f666, %f683, %f552;
	mov.f32 	%f173, %f666;
	sub.f32 	%f684, %f684, %f162;
	mul.f32 	%f553, %f499, %f163;
	ld.const.f32 	%f554, [%rd2+-56];
	fma.rn.f32 	%f178, %f553, %f554, %f685;
	mov.f32 	%f708, %f163;
	// inline asm
	cvt.rmi.f32.f32 	%f534, %f703;
	// inline asm
	cvt.rzi.s32.f32	%r319, %f534;
	ld.const.v4.u32 	{%r320, %r321, %r322, %r323}, [%rd2+-128];
	mul.lo.s32 	%r324, %r321, %r319;
	// inline asm
	cvt.rmi.f32.f32 	%f536, %f702;
	// inline asm
	cvt.rzi.s32.f32	%r325, %f536;
	mad.lo.s32 	%r326, %r325, %r320, %r324;
	// inline asm
	cvt.rmi.f32.f32 	%f538, %f701;
	// inline asm
	cvt.rzi.s32.f32	%r327, %f538;
	add.s32 	%r365, %r326, %r327;
	setp.lt.f32	%p80, %f701, 0f00000000;
	setp.lt.f32	%p81, %f702, 0f00000000;
	setp.lt.f32	%p82, %f703, 0f00000000;
	or.pred  	%p83, %p80, %p81;
	or.pred  	%p84, %p83, %p82;
	mov.u32 	%r359, 0;
	mov.u32 	%r350, %r5;
	@%p84 bra 	BB0_78;

	ld.const.v4.f32 	{%f555, %f556, %f557, %f558}, [%rd2+-144];
	setp.ge.f32	%p85, %f701, %f555;
	setp.ge.f32	%p86, %f702, %f556;
	setp.ge.f32	%p87, %f703, %f557;
	or.pred  	%p88, %p85, %p86;
	or.pred  	%p89, %p88, %p87;
	mov.u32 	%r347, %r5;
	mov.u32 	%r350, %r347;
	@%p89 bra 	BB0_78;

	ld.param.u64 	%rd114, [mcx_main_loop_param_2];
	mul.wide.u32 	%rd102, %r365, 4;
	add.s64 	%rd103, %rd114, %rd102;
	ld.global.u32 	%r329, [%rd103];
	and.b32  	%r119, %r329, 128;
	and.b32  	%r359, %r329, 127;
	mov.u32 	%r350, %r119;

BB0_78:
	mov.u32 	%r357, %r359;
	mov.u32 	%r348, %r350;
	mov.u32 	%r349, %r348;
	or.b32  	%r330, %r5, %r356;
	setp.eq.s32	%p90, %r364, 0;
	setp.eq.s32	%p91, %r365, %r364;
	or.pred  	%p92, %p91, %p90;
	setp.eq.s32	%p93, %r330, 0;
	or.pred  	%p94, %p92, %p93;
	mov.f32 	%f722, %f47;
	@%p94 bra 	BB0_87;

	ld.const.u32 	%r331, [%rd2+-48];
	setp.eq.s32	%p95, %r331, 0;
	mov.f32 	%f722, %f173;
	@%p95 bra 	BB0_87;

	ld.const.f32 	%f186, [%rd2+-68];
	setp.ltu.f32	%p96, %f178, %f186;
	mov.f32 	%f710, %f173;
	mov.f32 	%f722, %f710;
	@%p96 bra 	BB0_87;

	ld.const.f32 	%f562, [%rd2+-64];
	setp.geu.f32	%p97, %f178, %f562;
	mov.f32 	%f711, %f173;
	mov.f32 	%f722, %f711;
	@%p97 bra 	BB0_87;

	ld.const.f32 	%f187, [%rd2+-24];
	setp.gt.f32	%p98, %f187, 0f34000000;
	@%p98 bra 	BB0_84;
	bra.uni 	BB0_83;

BB0_84:
	ld.const.v4.f32 	{%f570, %f571, %f572, %f573}, [%rd2+-176];
	sub.f32 	%f575, %f701, %f570;
	sub.f32 	%f577, %f702, %f571;
	mul.f32 	%f578, %f577, %f577;
	fma.rn.f32 	%f579, %f575, %f575, %f578;
	sub.f32 	%f581, %f703, %f572;
	fma.rn.f32 	%f582, %f581, %f581, %f579;
	setp.leu.f32	%p99, %f582, %f187;
	mov.f32 	%f713, %f173;
	mov.f32 	%f722, %f713;
	@%p99 bra 	BB0_87;

	ld.const.f32 	%f644, [%rd2+-68];
	sub.f32 	%f585, %f47, %f666;
	ld.const.f32 	%f586, [%rd2+-32];
	sub.f32 	%f587, %f178, %f644;
	mul.f32 	%f584, %f587, %f586;
	// inline asm
	cvt.rmi.f32.f32 	%f583, %f584;
	// inline asm
	cvt.rzi.s32.f32	%r334, %f583;
	mad.lo.s32 	%r335, %r322, %r334, %r364;
	mul.wide.u32 	%rd106, %r335, 4;
	add.s64 	%rd107, %rd34, %rd106;
	ld.global.f32 	%f588, [%rd107];
	add.f32 	%f589, %f585, %f588;
	st.global.f32 	[%rd107], %f589;
	bra.uni 	BB0_86;

BB0_83:
	ld.const.f32 	%f643, [%rd2+-68];
	sub.f32 	%f565, %f47, %f666;
	ld.const.f32 	%f566, [%rd2+-32];
	sub.f32 	%f567, %f178, %f643;
	mul.f32 	%f564, %f567, %f566;
	// inline asm
	cvt.rmi.f32.f32 	%f563, %f564;
	// inline asm
	cvt.rzi.s32.f32	%r332, %f563;
	mad.lo.s32 	%r333, %r322, %r332, %r364;
	mul.wide.u32 	%rd104, %r333, 4;
	add.s64 	%rd105, %rd34, %rd104;
	ld.global.f32 	%f568, [%rd105];
	add.f32 	%f569, %f565, %f568;
	st.global.f32 	[%rd105], %f569;

BB0_86:
	mov.f32 	%f722, %f173;

BB0_87:
	mov.f32 	%f721, %f722;
	setp.ne.s32	%p100, %r357, 0;
	@%p100 bra 	BB0_90;

	ld.const.u32 	%r336, [%rd2+-44];
	setp.eq.s32	%p101, %r336, 0;
	@%p101 bra 	BB0_91;

	ld.const.v4.f32 	{%f590, %f591, %f592, %f593}, [%rd37];
	setp.eq.f32	%p102, %f668, %f593;
	@%p102 bra 	BB0_91;

BB0_90:
	mov.f32 	%f685, %f178;
	mov.f32 	%f663, %f703;
	mov.f32 	%f656, %f702;
	mov.f32 	%f649, %f701;
	mov.f32 	%f693, %f691;
	mov.f32 	%f668, %f499;
	ld.const.f32 	%f595, [%rd2+-64];
	setp.leu.f32	%p103, %f178, %f595;
	@%p103 bra 	BB0_94;

BB0_91:
	mov.f32 	%f685, %f178;
	mov.f32 	%f641, %f703;
	mov.f32 	%f640, %f702;
	mov.f32 	%f639, %f701;
	mov.f32 	%f695, %f691;
	mov.f32 	%f668, %f499;
	setp.ltu.f32	%p105, %f666, 0f00000000;
	add.f32 	%f596, %f725, %f666;
	selp.f32	%f725, %f725, %f596, %p105;
	mov.pred 	%p110, 0;
	setp.ge.f32	%p106, %f691, %f1;
	mov.f32 	%f651, %f639;
	mov.f32 	%f658, %f640;
	mov.f32 	%f665, %f641;
	mov.u32 	%r358, %r357;
	mov.u32 	%r367, %r365;
	mov.f32 	%f720, %f721;
	@%p106 bra 	BB0_93;

	mov.f32 	%f666, %f279;
	mov.f32 	%f720, %f279;
	ld.const.v4.f32 	{%f597, %f598, %f599, %f600}, [%rd2+-160];
	mov.f32 	%f707, %f600;
	mov.f32 	%f706, %f599;
	mov.f32 	%f705, %f598;
	mov.f32 	%f704, %f597;
	ld.const.f32 	%f708, [%rd2+-20];
	add.f32 	%f695, %f691, 0f3F800000;
	mov.f32 	%f685, 0f00000000;
	mov.f32 	%f684, %f685;
	ld.const.u32 	%r367, [%rd2+-4];
	ld.const.u32 	%r358, [%rd2];
	and.b32  	%r337, %r358, 127;
	mul.wide.u32 	%rd108, %r337, 16;
	add.s64 	%rd109, %rd37, %rd108;
	ld.const.v4.f32 	{%f601, %f602, %f603, %f604}, [%rd109];
	mov.f32 	%f668, %f604;
	mov.f32 	%f667, %f603;
	mov.f32 	%f200, %f602;
	mov.f32 	%f199, %f601;
	add.f32 	%f726, %f726, %f279;
	mov.pred 	%p110, -1;
	mov.f32 	%f651, %f34;
	mov.f32 	%f658, %f35;
	mov.f32 	%f665, %f36;

BB0_93:
	mov.f32 	%f721, %f720;
	mov.f32 	%f693, %f695;
	mov.u32 	%r365, %r367;
	mov.u32 	%r357, %r358;
	mov.f32 	%f660, %f665;
	mov.f32 	%f663, %f660;
	mov.f32 	%f653, %f658;
	mov.f32 	%f656, %f653;
	mov.f32 	%f646, %f651;
	mov.f32 	%f649, %f646;
	@!%p110 bra 	BB0_95;
	bra.uni 	BB0_94;

BB0_94:
	mov.f32 	%f723, %f721;
	mov.f32 	%f692, %f693;
	mov.u32 	%r364, %r365;
	mov.u32 	%r356, %r357;
	mov.f32 	%f662, %f663;
	mov.f32 	%f655, %f656;
	mov.f32 	%f648, %f649;
	setp.le.f32	%p108, %f692, %f1;
	@%p108 bra 	BB0_6;

BB0_95:
	mov.b32	%r345, %envreg3;
	mov.u32 	%r344, %ntid.x;
	mov.u32 	%r343, %ctaid.x;
	mov.u32 	%r342, %tid.x;
	mad.lo.s32 	%r341, %r343, %r344, %r345;
	add.s32 	%r340, %r341, %r342;
	ld.param.u64 	%rd115, [mcx_main_loop_param_4];
	shl.b32 	%r338, %r340, 1;
	mul.wide.s32 	%rd110, %r338, 4;
	add.s64 	%rd111, %rd115, %rd110;
	st.global.f32 	[%rd111], %f725;
	add.s32 	%r339, %r338, 1;
	mul.wide.s32 	%rd112, %r339, 4;
	add.s64 	%rd113, %rd115, %rd112;
	st.global.f32 	[%rd113], %f726;
	bra.uni 	BB0_96;

BB0_3:
	mul.wide.s32 	%rd50, %r1, 4;
	add.s64 	%rd51, %rd36, %rd50;
	mov.u32 	%r141, 9999;
	st.global.u32 	[%rd51], %r141;

BB0_96:
	ret;
}


  