Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Jul 19 22:06:46 2017
| Host         : gameslab-dev running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gameslab_wrapper_timing_summary_routed.rpt -rpx gameslab_wrapper_timing_summary_routed.rpx
| Design       : gameslab_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.579      -49.064                     20                 1399        0.041        0.000                      0                 1399        4.020        0.000                       0                   658  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 15.625}     31.250          32.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.350        0.000                      0                 1349        0.041        0.000                      0                 1349        4.020        0.000                       0                   637  
clk_fpga_1         26.855        0.000                      0                   30        0.228        0.000                      0                   30       15.125        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_1         -2.579      -49.064                     20                   20        0.122        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.381ns (25.395%)  route 4.057ns (74.605%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.728     3.036    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y43          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDSE (Prop_fdse_C_Q)         0.456     3.492 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/Q
                         net (fo=9, routed)           0.974     4.466    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.152     4.618 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0/O
                         net (fo=2, routed)           0.666     5.284    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.326     5.610 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.812     6.421    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X5Y46          LUT2 (Prop_lut2_I1_O)        0.120     6.541 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.726     7.267    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.327     7.594 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1/O
                         net (fo=5, routed)           0.880     8.474    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1_n_0
    SLICE_X4Y40          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.549    12.741    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y40          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/C
                         clock pessimism              0.267    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X4Y40          FDSE (Setup_fdse_C_D)       -0.031    12.824    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.381ns (25.944%)  route 3.942ns (74.056%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.728     3.036    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y43          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDSE (Prop_fdse_C_Q)         0.456     3.492 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/Q
                         net (fo=9, routed)           0.974     4.466    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.152     4.618 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0/O
                         net (fo=2, routed)           0.666     5.284    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.326     5.610 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.812     6.421    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X5Y46          LUT2 (Prop_lut2_I1_O)        0.120     6.541 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.726     7.267    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.327     7.594 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1/O
                         net (fo=5, routed)           0.765     8.359    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1_n_0
    SLICE_X4Y44          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.551    12.743    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y44          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X4Y44          FDSE (Setup_fdse_C_D)       -0.030    12.827    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 1.381ns (26.041%)  route 3.922ns (73.959%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.728     3.036    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y43          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDSE (Prop_fdse_C_Q)         0.456     3.492 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/Q
                         net (fo=9, routed)           0.974     4.466    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.152     4.618 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0/O
                         net (fo=2, routed)           0.666     5.284    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.326     5.610 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.812     6.421    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X5Y46          LUT2 (Prop_lut2_I1_O)        0.120     6.541 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.726     7.267    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.327     7.594 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1/O
                         net (fo=5, routed)           0.745     8.339    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1_n_0
    SLICE_X4Y40          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.549    12.741    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y40          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__1/C
                         clock pessimism              0.267    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X4Y40          FDSE (Setup_fdse_C_D)       -0.045    12.810    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.373ns (27.972%)  route 3.536ns (72.028%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.728     3.036    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y43          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDSE (Prop_fdse_C_Q)         0.456     3.492 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/Q
                         net (fo=9, routed)           0.974     4.466    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.152     4.618 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0/O
                         net (fo=2, routed)           0.666     5.284    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.326     5.610 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.812     6.421    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X5Y46          LUT2 (Prop_lut2_I1_O)        0.120     6.541 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.715     7.256    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X6Y44          LUT5 (Prop_lut5_I3_O)        0.319     7.575 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1/O
                         net (fo=3, routed)           0.369     7.945    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X7Y44          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.506    12.698    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X7Y44          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y44          FDSE (Setup_fdse_C_D)       -0.296    12.479    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 1.373ns (28.000%)  route 3.531ns (72.000%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.728     3.036    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y43          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDSE (Prop_fdse_C_Q)         0.456     3.492 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/Q
                         net (fo=9, routed)           0.974     4.466    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.152     4.618 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0/O
                         net (fo=2, routed)           0.666     5.284    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.326     5.610 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.812     6.421    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X5Y46          LUT2 (Prop_lut2_I1_O)        0.120     6.541 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.715     7.256    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X6Y44          LUT5 (Prop_lut5_I3_O)        0.319     7.575 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1/O
                         net (fo=3, routed)           0.364     7.940    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X7Y44          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.506    12.698    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X7Y44          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y44          FDSE (Setup_fdse_C_D)       -0.297    12.478    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.373ns (27.768%)  route 3.572ns (72.232%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.728     3.036    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y43          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDSE (Prop_fdse_C_Q)         0.456     3.492 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/Q
                         net (fo=9, routed)           0.974     4.466    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.152     4.618 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0/O
                         net (fo=2, routed)           0.666     5.284    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.326     5.610 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.812     6.421    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X5Y46          LUT2 (Prop_lut2_I1_O)        0.120     6.541 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.715     7.256    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X6Y44          LUT5 (Prop_lut5_I3_O)        0.319     7.575 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1/O
                         net (fo=3, routed)           0.405     7.981    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X6Y44          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.506    12.698    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X6Y44          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X6Y44          FDSE (Setup_fdse_C_D)       -0.249    12.526    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 1.981ns (37.740%)  route 3.268ns (62.260%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.718     3.026    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.193     4.675    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X7Y51          LUT3 (Prop_lut3_I1_O)        0.124     4.799 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.540     5.339    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I5_O)        0.124     5.463 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=16, routed)          0.888     6.352    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X8Y51          LUT4 (Prop_lut4_I1_O)        0.124     6.476 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     6.476    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.728 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.647     7.374    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[0]
    SLICE_X9Y51          LUT5 (Prop_lut5_I4_O)        0.295     7.669 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     7.669    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.275 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.275    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/O[3]
    SLICE_X9Y51          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.498    12.690    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y51          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.062    12.828    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.381ns (27.013%)  route 3.731ns (72.987%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.728     3.036    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y43          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDSE (Prop_fdse_C_Q)         0.456     3.492 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/Q
                         net (fo=9, routed)           0.974     4.466    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.152     4.618 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0/O
                         net (fo=2, routed)           0.666     5.284    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.326     5.610 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.812     6.421    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X5Y46          LUT2 (Prop_lut2_I1_O)        0.120     6.541 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.693     7.234    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.327     7.561 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0/O
                         net (fo=3, routed)           0.587     8.148    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0
    SLICE_X7Y44          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.506    12.698    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X7Y44          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X7Y44          FDSE (Setup_fdse_C_D)       -0.062    12.713    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.922ns (37.032%)  route 3.268ns (62.968%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.718     3.026    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.193     4.675    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[46][15]
    SLICE_X7Y51          LUT3 (Prop_lut3_I1_O)        0.124     4.799 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.540     5.339    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I5_O)        0.124     5.463 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=16, routed)          0.888     6.352    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X8Y51          LUT4 (Prop_lut4_I1_O)        0.124     6.476 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     6.476    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.728 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.647     7.374    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[0]
    SLICE_X9Y51          LUT5 (Prop_lut5_I4_O)        0.295     7.669 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     7.669    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.216 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.216    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/O[2]
    SLICE_X9Y51          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.498    12.690    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y51          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.062    12.828    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.381ns (27.171%)  route 3.702ns (72.829%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.728     3.036    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y43          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDSE (Prop_fdse_C_Q)         0.456     3.492 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/Q
                         net (fo=9, routed)           0.974     4.466    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.152     4.618 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0/O
                         net (fo=2, routed)           0.666     5.284    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.326     5.610 f  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.812     6.421    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X5Y46          LUT2 (Prop_lut2_I1_O)        0.120     6.541 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.726     7.267    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.327     7.594 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1/O
                         net (fo=5, routed)           0.524     8.119    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1_n_0
    SLICE_X6Y43          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.506    12.698    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y43          FDSE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X6Y43          FDSE (Setup_fdse_C_D)       -0.031    12.744    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  4.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.586     0.927    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y47          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.115     1.183    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X0Y46          SRLC32E                                      r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.851     1.221    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y46          SRLC32E                                      r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.584     0.925    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y40          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.118     1.183    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X0Y39          SRLC32E                                      r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.849     1.219    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.957    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.140    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.730%)  route 0.186ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.582     0.923    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.186     1.237    gameslab_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.893     1.263    gameslab_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    gameslab_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.142%)  route 0.199ns (60.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.586     0.927    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.199     1.254    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][24]
    SLICE_X3Y51          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.853     1.223    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y51          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)        -0.006     1.188    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.744%)  route 0.183ns (55.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.582     0.923    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.183     1.253    gameslab_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.893     1.263    gameslab_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.053     1.181    gameslab_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.076%)  route 0.226ns (51.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.567     0.908    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.226     1.297    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X9Y50          LUT5 (Prop_lut5_I4_O)        0.045     1.342 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.342    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.834     1.204    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.812%)  route 0.119ns (48.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.565     0.906    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X7Y41          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.119     1.153    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X8Y42          SRLC32E                                      r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.833     1.203    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.071    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.246%)  route 0.233ns (52.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.567     0.908    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y49          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=10, routed)          0.233     1.305    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.045     1.350 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.350    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_state[0]
    SLICE_X7Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.834     1.204    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.951%)  route 0.159ns (53.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.584     0.925    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.159     1.225    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X0Y41          SRLC32E                                      r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.850     1.220    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.140%)  route 0.234ns (52.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.567     0.908    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y49          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=10, routed)          0.234     1.306    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.045     1.351 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.351    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_state[1]
    SLICE_X7Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.834     1.204    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X6Y49    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y40    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y40    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y41    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y42    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/frame_ptr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y42    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/frame_ptr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y42    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/frame_ptr_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y42    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/frame_ptr_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y44    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/frame_ptr_reg[8]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       26.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.069ns (29.254%)  route 2.585ns (70.746%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 33.943 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.680     2.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/Q
                         net (fo=5, routed)           0.854     4.261    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I2_O)        0.322     4.583 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3/O
                         net (fo=6, routed)           1.096     5.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.007 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_1/O
                         net (fo=10, routed)          0.635     6.642    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.500    33.943    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/C
                         clock pessimism              0.230    34.173    
                         clock uncertainty           -0.470    33.703    
    SLICE_X15Y41         FDRE (Setup_fdre_C_CE)      -0.205    33.498    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.498    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                 26.855    

Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.069ns (29.254%)  route 2.585ns (70.746%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 33.943 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.680     2.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/Q
                         net (fo=5, routed)           0.854     4.261    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I2_O)        0.322     4.583 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3/O
                         net (fo=6, routed)           1.096     5.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.007 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_1/O
                         net (fo=10, routed)          0.635     6.642    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.500    33.943    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[8]/C
                         clock pessimism              0.230    34.173    
                         clock uncertainty           -0.470    33.703    
    SLICE_X15Y41         FDRE (Setup_fdre_C_CE)      -0.205    33.498    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         33.498    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                 26.855    

Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.069ns (29.254%)  route 2.585ns (70.746%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 33.943 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.680     2.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/Q
                         net (fo=5, routed)           0.854     4.261    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I2_O)        0.322     4.583 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3/O
                         net (fo=6, routed)           1.096     5.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.007 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_1/O
                         net (fo=10, routed)          0.635     6.642    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.500    33.943    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]/C
                         clock pessimism              0.230    34.173    
                         clock uncertainty           -0.470    33.703    
    SLICE_X15Y41         FDRE (Setup_fdre_C_CE)      -0.205    33.498    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         33.498    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                 26.855    

Slack (MET) :             26.906ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 1.069ns (29.340%)  route 2.574ns (70.660%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.680     2.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/Q
                         net (fo=5, routed)           0.854     4.261    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I2_O)        0.322     4.583 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3/O
                         net (fo=6, routed)           1.096     5.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.007 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_1/O
                         net (fo=10, routed)          0.624     6.631    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg
    SLICE_X13Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X13Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/C
                         clock pessimism              0.264    34.213    
                         clock uncertainty           -0.470    33.743    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.205    33.538    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         33.538    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 26.906    

Slack (MET) :             27.081ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.069ns (30.473%)  route 2.439ns (69.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.680     2.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/Q
                         net (fo=5, routed)           0.854     4.261    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I2_O)        0.322     4.583 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3/O
                         net (fo=6, routed)           1.096     5.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.007 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_1/O
                         net (fo=10, routed)          0.489     6.496    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/C
                         clock pessimism              0.268    34.216    
                         clock uncertainty           -0.470    33.746    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    33.577    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.577    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 27.081    

Slack (MET) :             27.081ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.069ns (30.473%)  route 2.439ns (69.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.680     2.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/Q
                         net (fo=5, routed)           0.854     4.261    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I2_O)        0.322     4.583 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3/O
                         net (fo=6, routed)           1.096     5.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.007 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_1/O
                         net (fo=10, routed)          0.489     6.496    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/C
                         clock pessimism              0.268    34.216    
                         clock uncertainty           -0.470    33.746    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    33.577    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.577    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 27.081    

Slack (MET) :             27.081ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.069ns (30.473%)  route 2.439ns (69.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.680     2.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/Q
                         net (fo=5, routed)           0.854     4.261    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I2_O)        0.322     4.583 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3/O
                         net (fo=6, routed)           1.096     5.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.007 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_1/O
                         net (fo=10, routed)          0.489     6.496    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/C
                         clock pessimism              0.268    34.216    
                         clock uncertainty           -0.470    33.746    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    33.577    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         33.577    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 27.081    

Slack (MET) :             27.081ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.069ns (30.473%)  route 2.439ns (69.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.680     2.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/Q
                         net (fo=5, routed)           0.854     4.261    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I2_O)        0.322     4.583 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3/O
                         net (fo=6, routed)           1.096     5.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.007 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_1/O
                         net (fo=10, routed)          0.489     6.496    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/C
                         clock pessimism              0.268    34.216    
                         clock uncertainty           -0.470    33.746    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    33.577    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         33.577    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 27.081    

Slack (MET) :             27.081ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.069ns (30.473%)  route 2.439ns (69.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.680     2.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/Q
                         net (fo=5, routed)           0.854     4.261    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I2_O)        0.322     4.583 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3/O
                         net (fo=6, routed)           1.096     5.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.007 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_1/O
                         net (fo=10, routed)          0.489     6.496    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]/C
                         clock pessimism              0.268    34.216    
                         clock uncertainty           -0.470    33.746    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    33.577    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         33.577    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 27.081    

Slack (MET) :             27.183ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 1.069ns (31.748%)  route 2.298ns (68.252%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.680     2.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/Q
                         net (fo=5, routed)           0.854     4.261    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I2_O)        0.322     4.583 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3/O
                         net (fo=6, routed)           1.096     5.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.007 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     6.355    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg
    SLICE_X11Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/C
                         clock pessimism              0.264    34.213    
                         clock uncertainty           -0.470    33.743    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.205    33.538    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.538    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 27.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.190ns (50.614%)  route 0.185ns (49.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X13Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/Q
                         net (fo=8, routed)           0.185     1.232    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg_n_0_[4]
    SLICE_X10Y41         LUT5 (Prop_lut5_I2_O)        0.049     1.281 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.281    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[7]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.131     1.053    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.082%)  route 0.185ns (49.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X13Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/Q
                         net (fo=8, routed)           0.185     1.232    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg_n_0_[4]
    SLICE_X10Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.277 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.277    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[6]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.121     1.043    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.842%)  route 0.166ns (47.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.562     0.903    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]/Q
                         net (fo=6, routed)           0.166     1.209    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg_n_0_[9]
    SLICE_X15Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.254 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.254    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[9]_i_2_n_0
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.830     1.200    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]/C
                         clock pessimism             -0.297     0.903    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.092     0.995    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.246ns (64.677%)  route 0.134ns (35.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/Q
                         net (fo=7, routed)           0.134     1.188    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[6]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.098     1.286 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.286    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[7]
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[7]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.120     1.026    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.464%)  route 0.161ns (43.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/Q
                         net (fo=10, routed)          0.161     1.231    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg_n_0_[1]
    SLICE_X11Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.276 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.276    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[2]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.092     1.014    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.562     0.903    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/Q
                         net (fo=9, routed)           0.168     1.212    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg_n_0_[3]
    SLICE_X15Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.257 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.257    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[3]_i_1_n_0
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.830     1.200    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X15Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/C
                         clock pessimism             -0.297     0.903    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.091     0.994    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.246ns (64.004%)  route 0.138ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/Q
                         net (fo=7, routed)           0.138     1.192    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[6]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.098     1.290 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.290    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[8]
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[8]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.121     1.027    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.951%)  route 0.186ns (47.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/Q
                         net (fo=10, routed)          0.186     1.255    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg_n_0_[0]
    SLICE_X10Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.300 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.300    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[0]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.121     1.027    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.246ns (58.517%)  route 0.174ns (41.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/Q
                         net (fo=7, routed)           0.174     1.228    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg_n_0_[6]
    SLICE_X12Y42         LUT6 (Prop_lut6_I3_O)        0.098     1.326 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.326    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg[9]
    SLICE_X12Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X12Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[9]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.121     1.043    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.699%)  route 0.195ns (48.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/Q
                         net (fo=10, routed)          0.195     1.265    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg_n_0_[1]
    SLICE_X10Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.310 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.310    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg[5]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.120     1.026    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         31.250      29.095     BUFGCTRL_X0Y1  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         31.250      30.250     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         31.250      30.250     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         31.250      30.250     SLICE_X11Y42   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         31.250      30.250     SLICE_X15Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         31.250      30.250     SLICE_X13Y42   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         31.250      30.250     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         31.250      30.250     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         31.250      30.250     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         31.250      30.250     SLICE_X15Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X11Y42   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X15Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X13Y42   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X15Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X15Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X10Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X11Y42   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X11Y42   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X15Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X15Y41   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X13Y42   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         15.625      15.125     SLICE_X13Y42   gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           20  Failing Endpoints,  Worst Slack       -2.579ns,  Total Violation      -49.064ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.579ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (23.000%)  route 1.942ns (77.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 32.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.680    32.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456    33.444 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.761    34.205    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124    34.329 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          1.181    35.510    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]/C
                         clock pessimism              0.000    33.949    
                         clock uncertainty           -0.494    33.455    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    32.931    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         32.931    
                         arrival time                         -35.510    
  -------------------------------------------------------------------
                         slack                                 -2.579    

Slack (VIOLATED) :        -2.579ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (23.000%)  route 1.942ns (77.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 32.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.680    32.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456    33.444 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.761    34.205    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124    34.329 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          1.181    35.510    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[7]/C
                         clock pessimism              0.000    33.949    
                         clock uncertainty           -0.494    33.455    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    32.931    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         32.931    
                         arrival time                         -35.510    
  -------------------------------------------------------------------
                         slack                                 -2.579    

Slack (VIOLATED) :        -2.579ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (23.000%)  route 1.942ns (77.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 32.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.680    32.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456    33.444 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.761    34.205    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124    34.329 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          1.181    35.510    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[8]/C
                         clock pessimism              0.000    33.949    
                         clock uncertainty           -0.494    33.455    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    32.931    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         32.931    
                         arrival time                         -35.510    
  -------------------------------------------------------------------
                         slack                                 -2.579    

Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.484ns  (logic 0.580ns (23.349%)  route 1.904ns (76.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 32.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.680    32.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456    33.444 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.761    34.205    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124    34.329 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          1.143    35.472    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X12Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X12Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[5]/C
                         clock pessimism              0.000    33.949    
                         clock uncertainty           -0.494    33.455    
    SLICE_X12Y42         FDRE (Setup_fdre_C_R)       -0.524    32.931    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         32.931    
                         arrival time                         -35.472    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.484ns  (logic 0.580ns (23.349%)  route 1.904ns (76.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 32.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.680    32.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456    33.444 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.761    34.205    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124    34.329 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          1.143    35.472    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X12Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X12Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[9]/C
                         clock pessimism              0.000    33.949    
                         clock uncertainty           -0.494    33.455    
    SLICE_X12Y42         FDRE (Setup_fdre_C_R)       -0.524    32.931    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         32.931    
                         arrival time                         -35.472    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (VIOLATED) :        -2.528ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.477%)  route 1.891ns (76.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 32.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.680    32.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456    33.444 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.761    34.205    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124    34.329 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          1.130    35.459    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/C
                         clock pessimism              0.000    33.949    
                         clock uncertainty           -0.494    33.455    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    32.931    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.931    
                         arrival time                         -35.459    
  -------------------------------------------------------------------
                         slack                                 -2.528    

Slack (VIOLATED) :        -2.528ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.477%)  route 1.891ns (76.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 32.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.680    32.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456    33.444 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.761    34.205    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124    34.329 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          1.130    35.459    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/C
                         clock pessimism              0.000    33.949    
                         clock uncertainty           -0.494    33.455    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    32.931    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.931    
                         arrival time                         -35.459    
  -------------------------------------------------------------------
                         slack                                 -2.528    

Slack (VIOLATED) :        -2.528ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.477%)  route 1.891ns (76.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 32.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.680    32.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456    33.444 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.761    34.205    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124    34.329 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          1.130    35.459    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/C
                         clock pessimism              0.000    33.949    
                         clock uncertainty           -0.494    33.455    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    32.931    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         32.931    
                         arrival time                         -35.459    
  -------------------------------------------------------------------
                         slack                                 -2.528    

Slack (VIOLATED) :        -2.528ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.477%)  route 1.891ns (76.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 32.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.680    32.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456    33.444 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.761    34.205    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124    34.329 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          1.130    35.459    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/C
                         clock pessimism              0.000    33.949    
                         clock uncertainty           -0.494    33.455    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    32.931    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         32.931    
                         arrival time                         -35.459    
  -------------------------------------------------------------------
                         slack                                 -2.528    

Slack (VIOLATED) :        -2.528ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.477%)  route 1.891ns (76.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 33.949 - 31.250 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 32.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.680    32.988    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456    33.444 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.761    34.205    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124    34.329 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          1.130    35.459    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          1.506    33.949    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]/C
                         clock pessimism              0.000    33.949    
                         clock uncertainty           -0.494    33.455    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    32.931    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         32.931    
                         arrival time                         -35.459    
  -------------------------------------------------------------------
                         slack                                 -2.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.171%)  route 0.736ns (79.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.292     1.339    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          0.444     1.828    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X12Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X12Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[4]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.494     1.697    
    SLICE_X12Y41         FDRE (Hold_fdre_C_R)         0.009     1.706    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.503%)  route 0.721ns (79.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.292     1.339    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          0.429     1.813    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[0]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.494     1.697    
    SLICE_X11Y41         FDRE (Hold_fdre_C_R)        -0.018     1.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.503%)  route 0.721ns (79.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.292     1.339    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          0.429     1.813    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.494     1.697    
    SLICE_X11Y41         FDRE (Hold_fdre_C_R)        -0.018     1.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.503%)  route 0.721ns (79.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.292     1.339    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          0.429     1.813    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[2]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.494     1.697    
    SLICE_X11Y41         FDRE (Hold_fdre_C_R)        -0.018     1.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.503%)  route 0.721ns (79.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.292     1.339    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          0.429     1.813    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[3]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.494     1.697    
    SLICE_X11Y41         FDRE (Hold_fdre_C_R)        -0.018     1.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/pixel_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.469%)  route 0.723ns (79.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.292     1.339    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          0.431     1.814    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X11Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X11Y42         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.494     1.697    
    SLICE_X11Y42         FDRE (Hold_fdre_C_R)        -0.018     1.679    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.650%)  route 0.761ns (80.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.292     1.339    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          0.469     1.852    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.494     1.697    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     1.706    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.650%)  route 0.761ns (80.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.292     1.339    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          0.469     1.852    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.494     1.697    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     1.706    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.650%)  route 0.761ns (80.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.292     1.339    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          0.469     1.852    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.494     1.697    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     1.706    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.650%)  route 0.761ns (80.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.565     0.906    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/control_reg[0]/Q
                         net (fo=3, routed)           0.292     1.339    gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/lcd_enable
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.384 r  gameslab_i/gslcd_0/inst/gslcd_v1_0_S00_AXI_inst/pixel_reg[9]_i_1/O
                         net (fo=20, routed)          0.469     1.852    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/SR[0]
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21, routed)          0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/LCD_PCLK
    SLICE_X10Y41         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.494     1.697    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     1.706    gameslab_i/gslcd_0/inst/gslcd_v1_0_timing_inst/line_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.146    





