#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f9b620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f94470 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1f5fc00 .functor NOT 1, L_0x1fe50a0, C4<0>, C4<0>, C4<0>;
L_0x1fe4e30 .functor XOR 8, L_0x1fe48b0, L_0x1fe4d90, C4<00000000>, C4<00000000>;
L_0x1fe4f90 .functor XOR 8, L_0x1fe4e30, L_0x1fe4ea0, C4<00000000>, C4<00000000>;
v0x1fd0740_0 .net "B3_next_dut", 0 0, v0x1fcf290_0;  1 drivers
v0x1fd0800_0 .net "B3_next_ref", 0 0, L_0x1fd1ee0;  1 drivers
v0x1fd08a0_0 .net "Count_next_dut", 0 0, v0x1fcf370_0;  1 drivers
v0x1fd0940_0 .net "Count_next_ref", 0 0, L_0x1fd3110;  1 drivers
v0x1fd09e0_0 .net "S1_next_dut", 0 0, v0x1fcf430_0;  1 drivers
v0x1fd0ad0_0 .net "S1_next_ref", 0 0, L_0x1fd2c90;  1 drivers
v0x1fd0ba0_0 .net "S_next_dut", 0 0, v0x1fcf500_0;  1 drivers
v0x1fd0c70_0 .net "S_next_ref", 0 0, L_0x1fd2a40;  1 drivers
v0x1fd0d40_0 .net "Wait_next_dut", 0 0, v0x1fcf5c0_0;  1 drivers
v0x1fd0e10_0 .net "Wait_next_ref", 0 0, L_0x1fd36a0;  1 drivers
v0x1fd0ee0_0 .net *"_ivl_10", 7 0, L_0x1fe4ea0;  1 drivers
v0x1fd0f80_0 .net *"_ivl_12", 7 0, L_0x1fe4f90;  1 drivers
v0x1fd1020_0 .net *"_ivl_2", 7 0, L_0x1fe47c0;  1 drivers
v0x1fd10c0_0 .net *"_ivl_4", 7 0, L_0x1fe48b0;  1 drivers
v0x1fd1160_0 .net *"_ivl_6", 7 0, L_0x1fe4d90;  1 drivers
v0x1fd1200_0 .net *"_ivl_8", 7 0, L_0x1fe4e30;  1 drivers
v0x1fd12c0_0 .net "ack", 0 0, v0x1fce860_0;  1 drivers
v0x1fd1470_0 .var "clk", 0 0;
v0x1fd1540_0 .net "counting_dut", 0 0, L_0x1fe40b0;  1 drivers
v0x1fd1610_0 .net "counting_ref", 0 0, L_0x1fd3990;  1 drivers
v0x1fd16e0_0 .net "d", 0 0, v0x1fce9c0_0;  1 drivers
v0x1fd1780_0 .net "done_counting", 0 0, v0x1fcea60_0;  1 drivers
v0x1fd1820_0 .net "done_dut", 0 0, L_0x1fe3f70;  1 drivers
v0x1fd18f0_0 .net "done_ref", 0 0, L_0x1fd38a0;  1 drivers
v0x1fd19c0_0 .net "shift_ena_dut", 0 0, L_0x1fe4660;  1 drivers
v0x1fd1a90_0 .net "shift_ena_ref", 0 0, L_0x1fd3da0;  1 drivers
v0x1fd1b60_0 .net "state", 9 0, v0x1fcecc0_0;  1 drivers
v0x1fd1c00_0 .var/2u "stats1", 607 0;
v0x1fd1ca0_0 .var/2u "strobe", 0 0;
v0x1fd1d40_0 .net "tb_match", 0 0, L_0x1fe50a0;  1 drivers
v0x1fd1e10_0 .net "tb_mismatch", 0 0, L_0x1f5fc00;  1 drivers
LS_0x1fe47c0_0_0 .concat [ 1 1 1 1], L_0x1fd3da0, L_0x1fd3990, L_0x1fd38a0, L_0x1fd36a0;
LS_0x1fe47c0_0_4 .concat [ 1 1 1 1], L_0x1fd3110, L_0x1fd2c90, L_0x1fd2a40, L_0x1fd1ee0;
L_0x1fe47c0 .concat [ 4 4 0 0], LS_0x1fe47c0_0_0, LS_0x1fe47c0_0_4;
LS_0x1fe48b0_0_0 .concat [ 1 1 1 1], L_0x1fd3da0, L_0x1fd3990, L_0x1fd38a0, L_0x1fd36a0;
LS_0x1fe48b0_0_4 .concat [ 1 1 1 1], L_0x1fd3110, L_0x1fd2c90, L_0x1fd2a40, L_0x1fd1ee0;
L_0x1fe48b0 .concat [ 4 4 0 0], LS_0x1fe48b0_0_0, LS_0x1fe48b0_0_4;
LS_0x1fe4d90_0_0 .concat [ 1 1 1 1], L_0x1fe4660, L_0x1fe40b0, L_0x1fe3f70, v0x1fcf5c0_0;
LS_0x1fe4d90_0_4 .concat [ 1 1 1 1], v0x1fcf370_0, v0x1fcf430_0, v0x1fcf500_0, v0x1fcf290_0;
L_0x1fe4d90 .concat [ 4 4 0 0], LS_0x1fe4d90_0_0, LS_0x1fe4d90_0_4;
LS_0x1fe4ea0_0_0 .concat [ 1 1 1 1], L_0x1fd3da0, L_0x1fd3990, L_0x1fd38a0, L_0x1fd36a0;
LS_0x1fe4ea0_0_4 .concat [ 1 1 1 1], L_0x1fd3110, L_0x1fd2c90, L_0x1fd2a40, L_0x1fd1ee0;
L_0x1fe4ea0 .concat [ 4 4 0 0], LS_0x1fe4ea0_0_0, LS_0x1fe4ea0_0_4;
L_0x1fe50a0 .cmp/eeq 8, L_0x1fe47c0, L_0x1fe4f90;
S_0x1f94b60 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1f94470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1f71440 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1f71480 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1f714c0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1f71500 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1f71540 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1f71580 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1f715c0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1f71600 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1f71640 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1f71680 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1f783f0 .functor NOT 1, v0x1fce9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f6dc80 .functor AND 1, L_0x1fd1fd0, L_0x1f783f0, C4<1>, C4<1>;
L_0x1f9ce20 .functor NOT 1, v0x1fce9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9ce90 .functor AND 1, L_0x1fd2130, L_0x1f9ce20, C4<1>, C4<1>;
L_0x1fd22d0 .functor OR 1, L_0x1f6dc80, L_0x1f9ce90, C4<0>, C4<0>;
L_0x1fd24b0 .functor NOT 1, v0x1fce9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1fd2560 .functor AND 1, L_0x1fd23e0, L_0x1fd24b0, C4<1>, C4<1>;
L_0x1fd2670 .functor OR 1, L_0x1fd22d0, L_0x1fd2560, C4<0>, C4<0>;
L_0x1fd2980 .functor AND 1, L_0x1fd27d0, v0x1fce860_0, C4<1>, C4<1>;
L_0x1fd2a40 .functor OR 1, L_0x1fd2670, L_0x1fd2980, C4<0>, C4<0>;
L_0x1fd2c90 .functor AND 1, L_0x1fd2bb0, v0x1fce9c0_0, C4<1>, C4<1>;
L_0x1fd2ee0 .functor NOT 1, v0x1fcea60_0, C4<0>, C4<0>, C4<0>;
L_0x1fd3050 .functor AND 1, L_0x1fd2df0, L_0x1fd2ee0, C4<1>, C4<1>;
L_0x1fd3110 .functor OR 1, L_0x1fd2d50, L_0x1fd3050, C4<0>, C4<0>;
L_0x1fd2fe0 .functor AND 1, L_0x1fd32f0, v0x1fcea60_0, C4<1>, C4<1>;
L_0x1fd34e0 .functor NOT 1, v0x1fce860_0, C4<0>, C4<0>, C4<0>;
L_0x1fd35e0 .functor AND 1, L_0x1fd33e0, L_0x1fd34e0, C4<1>, C4<1>;
L_0x1fd36a0 .functor OR 1, L_0x1fd2fe0, L_0x1fd35e0, C4<0>, C4<0>;
v0x1f9cf90_0 .net "B3_next", 0 0, L_0x1fd1ee0;  alias, 1 drivers
v0x1f5e4c0_0 .net "Count_next", 0 0, L_0x1fd3110;  alias, 1 drivers
v0x1f5e5c0_0 .net "S1_next", 0 0, L_0x1fd2c90;  alias, 1 drivers
v0x1f5fd50_0 .net "S_next", 0 0, L_0x1fd2a40;  alias, 1 drivers
v0x1f5fdf0_0 .net "Wait_next", 0 0, L_0x1fd36a0;  alias, 1 drivers
v0x1f600e0_0 .net *"_ivl_10", 0 0, L_0x1f9ce20;  1 drivers
v0x1f9d030_0 .net *"_ivl_12", 0 0, L_0x1f9ce90;  1 drivers
v0x1fcca40_0 .net *"_ivl_14", 0 0, L_0x1fd22d0;  1 drivers
v0x1fccb20_0 .net *"_ivl_17", 0 0, L_0x1fd23e0;  1 drivers
v0x1fccc00_0 .net *"_ivl_18", 0 0, L_0x1fd24b0;  1 drivers
v0x1fccce0_0 .net *"_ivl_20", 0 0, L_0x1fd2560;  1 drivers
v0x1fccdc0_0 .net *"_ivl_22", 0 0, L_0x1fd2670;  1 drivers
v0x1fccea0_0 .net *"_ivl_25", 0 0, L_0x1fd27d0;  1 drivers
v0x1fccf80_0 .net *"_ivl_26", 0 0, L_0x1fd2980;  1 drivers
v0x1fcd060_0 .net *"_ivl_3", 0 0, L_0x1fd1fd0;  1 drivers
v0x1fcd140_0 .net *"_ivl_31", 0 0, L_0x1fd2bb0;  1 drivers
v0x1fcd220_0 .net *"_ivl_35", 0 0, L_0x1fd2d50;  1 drivers
v0x1fcd300_0 .net *"_ivl_37", 0 0, L_0x1fd2df0;  1 drivers
v0x1fcd3e0_0 .net *"_ivl_38", 0 0, L_0x1fd2ee0;  1 drivers
v0x1fcd4c0_0 .net *"_ivl_4", 0 0, L_0x1f783f0;  1 drivers
v0x1fcd5a0_0 .net *"_ivl_40", 0 0, L_0x1fd3050;  1 drivers
v0x1fcd680_0 .net *"_ivl_45", 0 0, L_0x1fd32f0;  1 drivers
v0x1fcd760_0 .net *"_ivl_46", 0 0, L_0x1fd2fe0;  1 drivers
v0x1fcd840_0 .net *"_ivl_49", 0 0, L_0x1fd33e0;  1 drivers
v0x1fcd920_0 .net *"_ivl_50", 0 0, L_0x1fd34e0;  1 drivers
v0x1fcda00_0 .net *"_ivl_52", 0 0, L_0x1fd35e0;  1 drivers
v0x1fcdae0_0 .net *"_ivl_6", 0 0, L_0x1f6dc80;  1 drivers
v0x1fcdbc0_0 .net *"_ivl_61", 3 0, L_0x1fd3af0;  1 drivers
v0x1fcdca0_0 .net *"_ivl_9", 0 0, L_0x1fd2130;  1 drivers
v0x1fcdd80_0 .net "ack", 0 0, v0x1fce860_0;  alias, 1 drivers
v0x1fcde40_0 .net "counting", 0 0, L_0x1fd3990;  alias, 1 drivers
v0x1fcdf00_0 .net "d", 0 0, v0x1fce9c0_0;  alias, 1 drivers
v0x1fcdfc0_0 .net "done", 0 0, L_0x1fd38a0;  alias, 1 drivers
v0x1fce290_0 .net "done_counting", 0 0, v0x1fcea60_0;  alias, 1 drivers
v0x1fce350_0 .net "shift_ena", 0 0, L_0x1fd3da0;  alias, 1 drivers
v0x1fce410_0 .net "state", 9 0, v0x1fcecc0_0;  alias, 1 drivers
L_0x1fd1ee0 .part v0x1fcecc0_0, 6, 1;
L_0x1fd1fd0 .part v0x1fcecc0_0, 0, 1;
L_0x1fd2130 .part v0x1fcecc0_0, 1, 1;
L_0x1fd23e0 .part v0x1fcecc0_0, 3, 1;
L_0x1fd27d0 .part v0x1fcecc0_0, 9, 1;
L_0x1fd2bb0 .part v0x1fcecc0_0, 0, 1;
L_0x1fd2d50 .part v0x1fcecc0_0, 7, 1;
L_0x1fd2df0 .part v0x1fcecc0_0, 8, 1;
L_0x1fd32f0 .part v0x1fcecc0_0, 8, 1;
L_0x1fd33e0 .part v0x1fcecc0_0, 9, 1;
L_0x1fd38a0 .part v0x1fcecc0_0, 9, 1;
L_0x1fd3990 .part v0x1fcecc0_0, 8, 1;
L_0x1fd3af0 .part v0x1fcecc0_0, 4, 4;
L_0x1fd3da0 .reduce/or L_0x1fd3af0;
S_0x1fce670 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1f94470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1fce860_0 .var "ack", 0 0;
v0x1fce920_0 .net "clk", 0 0, v0x1fd1470_0;  1 drivers
v0x1fce9c0_0 .var "d", 0 0;
v0x1fcea60_0 .var "done_counting", 0 0;
v0x1fceb30_0 .var/2u "fail_onehot", 0 0;
v0x1fcec20_0 .var/2u "failed", 0 0;
v0x1fcecc0_0 .var "state", 9 0;
v0x1fced60_0 .net "tb_match", 0 0, L_0x1fe50a0;  alias, 1 drivers
E_0x1f6dc40 .event posedge, v0x1fce920_0;
E_0x1f6c900/0 .event negedge, v0x1fce920_0;
E_0x1f6c900/1 .event posedge, v0x1fce920_0;
E_0x1f6c900 .event/or E_0x1f6c900/0, E_0x1f6c900/1;
S_0x1fceec0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1f94470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x1fd3a80 .functor OR 1, L_0x1fe41f0, L_0x1fe4290, C4<0>, C4<0>;
L_0x1fe4470 .functor OR 1, L_0x1fd3a80, L_0x1fe43d0, C4<0>, C4<0>;
L_0x1fe4660 .functor OR 1, L_0x1fe4470, L_0x1fe4580, C4<0>, C4<0>;
v0x1fcf290_0 .var "B3_next", 0 0;
v0x1fcf370_0 .var "Count_next", 0 0;
v0x1fcf430_0 .var "S1_next", 0 0;
v0x1fcf500_0 .var "S_next", 0 0;
v0x1fcf5c0_0 .var "Wait_next", 0 0;
L_0x7f3fc500a018 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0x1fcf6d0_0 .net/2u *"_ivl_0", 9 0, L_0x7f3fc500a018;  1 drivers
v0x1fcf7b0_0 .net *"_ivl_11", 0 0, L_0x1fe4290;  1 drivers
v0x1fcf890_0 .net *"_ivl_12", 0 0, L_0x1fd3a80;  1 drivers
v0x1fcf970_0 .net *"_ivl_15", 0 0, L_0x1fe43d0;  1 drivers
v0x1fcfa50_0 .net *"_ivl_16", 0 0, L_0x1fe4470;  1 drivers
v0x1fcfb30_0 .net *"_ivl_19", 0 0, L_0x1fe4580;  1 drivers
L_0x7f3fc500a060 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x1fcfc10_0 .net/2u *"_ivl_4", 9 0, L_0x7f3fc500a060;  1 drivers
v0x1fcfcf0_0 .net *"_ivl_9", 0 0, L_0x1fe41f0;  1 drivers
v0x1fcfdd0_0 .net "ack", 0 0, v0x1fce860_0;  alias, 1 drivers
v0x1fcfe70_0 .net "counting", 0 0, L_0x1fe40b0;  alias, 1 drivers
v0x1fcff30_0 .net "d", 0 0, v0x1fce9c0_0;  alias, 1 drivers
v0x1fd0020_0 .net "done", 0 0, L_0x1fe3f70;  alias, 1 drivers
v0x1fd00e0_0 .net "done_counting", 0 0, v0x1fcea60_0;  alias, 1 drivers
v0x1fd01d0_0 .net "shift_ena", 0 0, L_0x1fe4660;  alias, 1 drivers
v0x1fd0290_0 .net "state", 9 0, v0x1fcecc0_0;  alias, 1 drivers
E_0x1f6c290 .event anyedge, v0x1fce410_0, v0x1fcdf00_0, v0x1fcdd80_0, v0x1fce290_0;
L_0x1fe3f70 .cmp/eq 10, v0x1fcecc0_0, L_0x7f3fc500a018;
L_0x1fe40b0 .cmp/eq 10, v0x1fcecc0_0, L_0x7f3fc500a060;
L_0x1fe41f0 .part v0x1fcecc0_0, 3, 1;
L_0x1fe4290 .part v0x1fcecc0_0, 4, 1;
L_0x1fe43d0 .part v0x1fcecc0_0, 5, 1;
L_0x1fe4580 .part v0x1fcecc0_0, 6, 1;
S_0x1fd0520 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1f94470;
 .timescale -12 -12;
E_0x1fb03b0 .event anyedge, v0x1fd1ca0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fd1ca0_0;
    %nor/r;
    %assign/vec4 v0x1fd1ca0_0, 0;
    %wait E_0x1fb03b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fce670;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fcec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fceb30_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1fce670;
T_2 ;
    %wait E_0x1f6c900;
    %load/vec4 v0x1fced60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fcec20_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1fce670;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fce860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fcea60_0, 0;
    %assign/vec4 v0x1fce9c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1fcecc0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f6c900;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fce860_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fcea60_0, 0, 1;
    %store/vec4 v0x1fce9c0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1fcecc0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f6dc40;
    %load/vec4 v0x1fcec20_0;
    %assign/vec4 v0x1fceb30_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f6c900;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fce860_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fcea60_0, 0, 1;
    %store/vec4 v0x1fce9c0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1fcecc0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1f6dc40;
    %load/vec4 v0x1fceb30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1fcec20_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fceec0;
T_4 ;
    %wait E_0x1f6c290;
    %load/vec4 v0x1fd0290_0;
    %pushi/vec4 5, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1fcf290_0, 0, 1;
    %load/vec4 v0x1fd0290_0;
    %cmpi/e 1, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0x1fcff30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0x1fd0290_0;
    %cmpi/e 3, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v0x1fcff30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/1 T_4.1, 8;
    %load/vec4 v0x1fd0290_0;
    %cmpi/e 6, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v0x1fcff30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.1;
    %flag_get/vec4 8;
    %jmp/1 T_4.0, 8;
    %load/vec4 v0x1fd0290_0;
    %cmpi/e 2, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x1fcfdd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %or;
T_4.0;
    %store/vec4 v0x1fcf500_0, 0, 1;
    %load/vec4 v0x1fd0290_0;
    %cmpi/e 1, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %load/vec4 v0x1fcff30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %store/vec4 v0x1fcf430_0, 0, 1;
    %load/vec4 v0x1fd0290_0;
    %cmpi/e 5, 0, 10;
    %flag_get/vec4 4;
    %jmp/1 T_4.8, 4;
    %load/vec4 v0x1fd0290_0;
    %cmpi/e 4, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x1fd00e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %or;
T_4.8;
    %store/vec4 v0x1fcf370_0, 0, 1;
    %load/vec4 v0x1fd0290_0;
    %cmpi/e 4, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.11, 4;
    %load/vec4 v0x1fd00e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_4.10, 8;
    %load/vec4 v0x1fd0290_0;
    %cmpi/e 2, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.12, 4;
    %load/vec4 v0x1fcfdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.12;
    %or;
T_4.10;
    %store/vec4 v0x1fcf5c0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f94470;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd1470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd1ca0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1f94470;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fd1470_0;
    %inv;
    %store/vec4 v0x1fd1470_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1f94470;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fce920_0, v0x1fd1e10_0, v0x1fd16e0_0, v0x1fd1780_0, v0x1fd12c0_0, v0x1fd1b60_0, v0x1fd0800_0, v0x1fd0740_0, v0x1fd0c70_0, v0x1fd0ba0_0, v0x1fd0ad0_0, v0x1fd09e0_0, v0x1fd0940_0, v0x1fd08a0_0, v0x1fd0e10_0, v0x1fd0d40_0, v0x1fd18f0_0, v0x1fd1820_0, v0x1fd1610_0, v0x1fd1540_0, v0x1fd1a90_0, v0x1fd19c0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1f94470;
T_8 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1f94470;
T_9 ;
    %wait E_0x1f6c900;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd1c00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
    %load/vec4 v0x1fd1d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd1c00_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1fd0800_0;
    %load/vec4 v0x1fd0800_0;
    %load/vec4 v0x1fd0740_0;
    %xor;
    %load/vec4 v0x1fd0800_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1fd0c70_0;
    %load/vec4 v0x1fd0c70_0;
    %load/vec4 v0x1fd0ba0_0;
    %xor;
    %load/vec4 v0x1fd0c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x1fd0ad0_0;
    %load/vec4 v0x1fd0ad0_0;
    %load/vec4 v0x1fd09e0_0;
    %xor;
    %load/vec4 v0x1fd0ad0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x1fd0940_0;
    %load/vec4 v0x1fd0940_0;
    %load/vec4 v0x1fd08a0_0;
    %xor;
    %load/vec4 v0x1fd0940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x1fd0e10_0;
    %load/vec4 v0x1fd0e10_0;
    %load/vec4 v0x1fd0d40_0;
    %xor;
    %load/vec4 v0x1fd0e10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x1fd18f0_0;
    %load/vec4 v0x1fd18f0_0;
    %load/vec4 v0x1fd1820_0;
    %xor;
    %load/vec4 v0x1fd18f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x1fd1610_0;
    %load/vec4 v0x1fd1610_0;
    %load/vec4 v0x1fd1540_0;
    %xor;
    %load/vec4 v0x1fd1610_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x1fd1a90_0;
    %load/vec4 v0x1fd1a90_0;
    %load/vec4 v0x1fd19c0_0;
    %xor;
    %load/vec4 v0x1fd1a90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x1fd1c00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd1c00_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/review2015_fsmonehot/iter0/response29/top_module.sv";
