{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484509769204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484509769207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 19:49:28 2017 " "Processing started: Sun Jan 15 19:49:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484509769207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484509769207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_array -c register_array " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_array -c register_array" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484509769208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484509769520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_output_mux-behavior " "Found design unit 1: register_output_mux-behavior" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770083 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_output_mux " "Found entity 1: register_output_mux" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484509770083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms_jk_ff-gates " "Found design unit 1: ms_jk_ff-gates" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770085 ""} { "Info" "ISGN_ENTITY_NAME" "1 ms_jk_ff " "Found entity 1: ms_jk_ff" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484509770085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 20 10 " "Found 20 design units, including 10 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-rtl " "Found design unit 1: NOT_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_3_gate-rtl " "Found design unit 2: NAND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NAND_gate-rtl " "Found design unit 3: NAND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_gate-rtl " "Found design unit 4: AND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_3_gate-rtl " "Found design unit 5: AND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_5_gate-rtl " "Found design unit 6: OR_5_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4_gate-rtl " "Found design unit 7: OR_4_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 OR_3_gate-rtl " "Found design unit 8: OR_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_gate-rtl " "Found design unit 9: OR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XOR_gate-rtl " "Found design unit 10: XOR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_3_gate " "Found entity 2: NAND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_gate " "Found entity 3: NAND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_gate " "Found entity 4: AND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_ENTITY_NAME" "5 AND_3_gate " "Found entity 5: AND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_5_gate " "Found entity 6: OR_5_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4_gate " "Found entity 7: OR_4_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_3_gate " "Found entity 8: OR_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_gate " "Found entity 9: OR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""} { "Info" "ISGN_ENTITY_NAME" "10 XOR_gate " "Found entity 10: XOR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484509770090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit-rtl " "Found design unit 1: register_1_bit-rtl" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770098 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484509770098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12_bit-rtl " "Found design unit 1: register_12_bit-rtl" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770104 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12_bit " "Found entity 1: register_12_bit" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484509770104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12_bit_split-rtl " "Found design unit 1: register_12_bit_split-rtl" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770120 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12_bit_split " "Found entity 1: register_12_bit_split" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484509770120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_array-rtl " "Found design unit 1: register_array-rtl" {  } { { "register_array.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770123 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_array " "Found entity 1: register_array" {  } { { "register_array.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484509770123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_input_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md_input_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 md_input_mux-behavior " "Found design unit 1: md_input_mux-behavior" {  } { { "md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770125 ""} { "Info" "ISGN_ENTITY_NAME" "1 md_input_mux " "Found entity 1: md_input_mux" {  } { { "md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484509770125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484509770125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_array " "Elaborating entity \"register_array\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484509770251 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SR_register_output register_array.vhd(90) " "VHDL Signal Declaration warning at register_array.vhd(90): used implicit default value for signal \"SR_register_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "register_array.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484509770255 "|register_array"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AC_register_output register_array.vhd(91) " "Verilog HDL or VHDL warning at register_array.vhd(91): object \"AC_register_output\" assigned a value but never read" {  } { { "register_array.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484509770255 "|register_array"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12_bit_split register_12_bit_split:MA_register " "Elaborating entity \"register_12_bit_split\" for hierarchy \"register_12_bit_split:MA_register\"" {  } { { "register_array.vhd" "MA_register" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484509770280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_12_bit_split.vhd(32) " "Verilog HDL or VHDL warning at register_12_bit_split.vhd(32): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484509770282 "|register_array|register_12_bit_split:MA_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_jk_ff register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0 " "Elaborating entity \"ms_jk_ff\" for hierarchy \"register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484509770284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_3_gate register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1 " "Elaborating entity \"NAND_3_gate\" for hierarchy \"register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1\"" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "nand_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484509770285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1 " "Elaborating entity \"NAND_gate\" for hierarchy \"register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\"" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "nand_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484509770290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "md_input_mux md_input_mux:md_input_mux_0 " "Elaborating entity \"md_input_mux\" for hierarchy \"md_input_mux:md_input_mux_0\"" {  } { { "register_array.vhd" "md_input_mux_0" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484509770404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12_bit register_12_bit:MD_register " "Elaborating entity \"register_12_bit\" for hierarchy \"register_12_bit:MD_register\"" {  } { { "register_array.vhd" "MD_register" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484509770406 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_12_bit.vhd(29) " "Verilog HDL or VHDL warning at register_12_bit.vhd(29): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484509770407 "|register_array|register_12_bit:MD_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1_bit register_1_bit:LINK_register " "Elaborating entity \"register_1_bit\" for hierarchy \"register_1_bit:LINK_register\"" {  } { { "register_array.vhd" "LINK_register" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484509770686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_1_bit.vhd(28) " "Verilog HDL or VHDL warning at register_1_bit.vhd(28): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484509770687 "|register_array|register_1_bit:LINK_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_output_mux register_output_mux:output_mux " "Elaborating entity \"register_output_mux\" for hierarchy \"register_output_mux:output_mux\"" {  } { { "register_array.vhd" "output_mux" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484509770698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484509772609 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484509772609 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AC_LOAD " "No output dependent on input pin \"AC_LOAD\"" {  } { { "register_array.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484509772707 "|register_array|AC_LOAD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SR_BUS_SEL " "No output dependent on input pin \"SR_BUS_SEL\"" {  } { { "register_array.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484509772707 "|register_array|SR_BUS_SEL"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1484509772707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484509772707 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484509772707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484509772707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484509772707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484509772728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 19:49:32 2017 " "Processing ended: Sun Jan 15 19:49:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484509772728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484509772728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484509772728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484509772728 ""}
