{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1765993850305 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RhythmGame_Top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"RhythmGame_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765993850318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765993850349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765993850349 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765993850494 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765993850510 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765993850918 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1765993855987 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1765993856004 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1765993856114 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 385 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 385 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1765993856121 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SW\[9\]~inputCLKENA0 329 global CLKCTRL_G2 " "SW\[9\]~inputCLKENA0 with 329 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1765993856121 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1765993856121 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1765993856121 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1765993856244 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765993856253 ""}
{ "Info" "ISTA_SDC_FOUND" "RhythmGame_Top.sdc " "Reading SDC File: 'RhythmGame_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765993856941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 26 i_Clk port " "Ignored filter at RhythmGame_Top.sdc(26): i_Clk could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765993856947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RhythmGame_Top.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at RhythmGame_Top.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"CLK\" -period 20.000ns \[get_ports \{i_Clk\}\] -waveform \{0.000 10.000\} " "create_clock -name \"CLK\" -period 20.000ns \[get_ports \{i_Clk\}\] -waveform \{0.000 10.000\}" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765993856948 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765993856948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1765993856948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 37 CLK clock " "Ignored filter at RhythmGame_Top.sdc(37): CLK could not be matched with a clock" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765993856948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RhythmGame_Top.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at RhythmGame_Top.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"CLK\" -max 17ns \[get_ports \{KEY\[0\] KEY\[1\] KEY\[2\] KEY\[3\] SW\[0\] SW\[1\] SW\[2\] SW\[3\] SW\[4\] SW\[5\] SW\[6\] SW\[7\] SW\[8\] SW\[9\]\}\]  " "set_input_delay -clock \"CLK\" -max 17ns \[get_ports \{KEY\[0\] KEY\[1\] KEY\[2\] KEY\[3\] SW\[0\] SW\[1\] SW\[2\] SW\[3\] SW\[4\] SW\[5\] SW\[6\] SW\[7\] SW\[8\] SW\[9\]\}\] " {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765993856948 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765993856948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[0\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[0\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765993856948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[1\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[1\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765993856949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[2\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[2\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765993856949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[3\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[3\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765993856949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[4\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[4\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765993856949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RhythmGame_Top.sdc 42 HEX\[5\] port " "Ignored filter at RhythmGame_Top.sdc(42): HEX\[5\] could not be matched with a port" {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765993856949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay RhythmGame_Top.sdc 42 Argument -clock is not an object ID " "Ignored set_output_delay at RhythmGame_Top.sdc(42): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"CLK\" -max 15ns \[get_ports \{HEX\[0\] HEX\[1\] HEX\[2\] HEX\[3\] HEX\[4\] HEX\[5\] LEDR\[0\] LEDR\[1\] LEDR\[2\] LEDR\[3\] LEDR\[4\] LEDR\[5\] LEDR\[6\] LEDR\[7\] LEDR\[8\] LEDR\[9\] o_DM_Row\[0\] o_DM_Row\[1\] o_DM_Row\[2\] o_DM_Row\[3\] o_DM_Row\[4\] o_DM_Row\[5\] o_DM_Row\[6\] o_DM_Row\[7\] o_DM_Col\[0\] o_DM_Col\[1\] o_DM_Col\[2\] o_DM_Col\[3\] o_DM_Col\[4\] o_DM_Col\[5\] o_DM_Col\[6\] o_DM_Col\[7\]\}\]  " "set_output_delay -clock \"CLK\" -max 15ns \[get_ports \{HEX\[0\] HEX\[1\] HEX\[2\] HEX\[3\] HEX\[4\] HEX\[5\] LEDR\[0\] LEDR\[1\] LEDR\[2\] LEDR\[3\] LEDR\[4\] LEDR\[5\] LEDR\[6\] LEDR\[7\] LEDR\[8\] LEDR\[9\] o_DM_Row\[0\] o_DM_Row\[1\] o_DM_Row\[2\] o_DM_Row\[3\] o_DM_Row\[4\] o_DM_Row\[5\] o_DM_Row\[6\] o_DM_Row\[7\] o_DM_Col\[0\] o_DM_Col\[1\] o_DM_Col\[2\] o_DM_Col\[3\] o_DM_Col\[4\] o_DM_Col\[5\] o_DM_Col\[6\] o_DM_Col\[7\]\}\] " {  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1765993856949 ""}  } { { "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" "" { Text "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/RhythmGame_Top.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765993856949 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1765993856949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1765993856958 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1765993856958 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765993856972 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765993856974 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765993856976 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765993856977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765993856977 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765993856978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765993857043 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1765993857044 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765993857044 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765993857235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765993865459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765993866189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765993866197 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765993868411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765993868412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765993869759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1765993877157 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765993877157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765993880239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1765993880239 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765993880239 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1765993882657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765993882755 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1765993882755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765993884414 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765993884481 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1765993884481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765993886014 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765993890055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/output_files/RhythmGame_Top.fit.smsg " "Generated suppressed messages file C:/Work/PilJoo/.git/logic-project/Rhythm_FPGA/output_files/RhythmGame_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765993890769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5697 " "Peak virtual memory: 5697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765993891487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 02:51:31 2025 " "Processing ended: Thu Dec 18 02:51:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765993891487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765993891487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765993891487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765993891487 ""}
