{"position": "Hardware Engineer", "company": "Intel Corporation", "profiles": ["Experience Hardware Engineer Google August 2014  \u2013 Present (1 year 1 month) Portland, Oregon Area Senior Platform Engineer NVIDIA June 2010  \u2013  May 2014  (4 years) Beaverton, OR Platform Engineering Manager NVIDIA July 2006  \u2013  June 2010  (4 years) Beaverton, OR Senior Platform Engineer NVIDIA July 2001  \u2013  July 2006  (5 years 1 month) Beaverton, OR Lead Hardware Engineer Intel Corporation January 2000  \u2013  July 2001  (1 year 7 months) Hillsboro, OR Staff Hardware Engineer Intel Corporation January 1998  \u2013  January 2000  (2 years 1 month) Hillsboro, OR Hardware Engineer Intel Corporation May 1995  \u2013  January 1998  (2 years 9 months) Hillsboro, OR Hardware Engineer Google August 2014  \u2013 Present (1 year 1 month) Portland, Oregon Area Hardware Engineer Google August 2014  \u2013 Present (1 year 1 month) Portland, Oregon Area Senior Platform Engineer NVIDIA June 2010  \u2013  May 2014  (4 years) Beaverton, OR Senior Platform Engineer NVIDIA June 2010  \u2013  May 2014  (4 years) Beaverton, OR Platform Engineering Manager NVIDIA July 2006  \u2013  June 2010  (4 years) Beaverton, OR Platform Engineering Manager NVIDIA July 2006  \u2013  June 2010  (4 years) Beaverton, OR Senior Platform Engineer NVIDIA July 2001  \u2013  July 2006  (5 years 1 month) Beaverton, OR Senior Platform Engineer NVIDIA July 2001  \u2013  July 2006  (5 years 1 month) Beaverton, OR Lead Hardware Engineer Intel Corporation January 2000  \u2013  July 2001  (1 year 7 months) Hillsboro, OR Lead Hardware Engineer Intel Corporation January 2000  \u2013  July 2001  (1 year 7 months) Hillsboro, OR Staff Hardware Engineer Intel Corporation January 1998  \u2013  January 2000  (2 years 1 month) Hillsboro, OR Staff Hardware Engineer Intel Corporation January 1998  \u2013  January 2000  (2 years 1 month) Hillsboro, OR Hardware Engineer Intel Corporation May 1995  \u2013  January 1998  (2 years 9 months) Hillsboro, OR Hardware Engineer Intel Corporation May 1995  \u2013  January 1998  (2 years 9 months) Hillsboro, OR Skills Processors ASIC Debugging Hardware Computer Architecture PCIe SoC Signal Integrity Hardware Architecture ARM Microprocessors USB X86 PCB design Skills  Processors ASIC Debugging Hardware Computer Architecture PCIe SoC Signal Integrity Hardware Architecture ARM Microprocessors USB X86 PCB design Processors ASIC Debugging Hardware Computer Architecture PCIe SoC Signal Integrity Hardware Architecture ARM Microprocessors USB X86 PCB design Processors ASIC Debugging Hardware Computer Architecture PCIe SoC Signal Integrity Hardware Architecture ARM Microprocessors USB X86 PCB design Education University of Portland BSEE University of Portland BSEE University of Portland BSEE University of Portland BSEE ", "Summary -Expertise in System Verilog randomized constraint based test benches \n- Write/Execute tests, functional coverage \n- GIT methodology for model flows \n- Regression indicators Summary -Expertise in System Verilog randomized constraint based test benches \n- Write/Execute tests, functional coverage \n- GIT methodology for model flows \n- Regression indicators -Expertise in System Verilog randomized constraint based test benches \n- Write/Execute tests, functional coverage \n- GIT methodology for model flows \n- Regression indicators -Expertise in System Verilog randomized constraint based test benches \n- Write/Execute tests, functional coverage \n- GIT methodology for model flows \n- Regression indicators Experience Sr Graphics Hardware Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Folsom - Currently, an Execution Lead and a Validation Owner for 1 cluster (cache unit, shared function unit) in graphics core. The main role is to work with design, validation and simulation teams and track all relevant items to closure on a weekly basis. The role demands extensive planning to meet deliverables and manage validation resources that run regressions, bucketize/root cause failures. \n \n- Received an Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. The TB includes trackers, monitors, BFMs and scoreboards. Trained interns/RCGs on regression indicators and validation TB environment. \n Graphics Hardware Engineer Intel Corporation December 2010  \u2013  March 2014  (3 years 4 months) Folsom, CA - The main duties were: Developing random constrained based testbench in System Verilog, maintain models using GIT methodology, weekly reporting of regression indicators and maintaining ENV Specs document. Hands on experience in writing tests in System Verilog, coding functional coverage, analyzing the results using coral/concord and performing waveform level analysis with designers to hit the coverage targets. \n \n- Was the first point of contact in debugging all MOAT failures and ramping up the team on debug using MOAT. Have given chalk talks to the team on System Verilog TB environment and ENV components owned. Built an Execution Unit (EU) modelling BFM that could assign hardware threads on flight for any software thread and dispatch N messages for max limit of each thread parallely, ensuring resource checks. It also handles register collisions, page faults and preemption flows. \n Design Verification Engineer Algo-Logic Systems October 2010  \u2013  December 2010  (3 months) Palo Alto, CA - The project is based on deep packet inspection for applications in the financial service industry in order to help customers achieve lower latencies. \n- Wrote the RTL Design in Verilog HDL to extract the data, create a metadata to send it to a risk checking unit that performs the actual risk checks. \n- Verified the design by using an automated Perl script to match the output data with the expected output, covering all the scenarios. \n- Wrote the RTL Design in Verilog HDL to create a hot backup mechanism that uses the other card if one fails and verified the same by a test bench.  \n- The simulations are done using Xilinx ISE- 12.3. A 10 G Net-FPGA network hardware platform will be used. Research Assistant North Carolina State University September 2010  \u2013  October 2010  (2 months) Raleigh-Durham, North Carolina Area Researching hardware-assisted memory-management in multicore processors, refining and designing simulations of algorithms for reusing memory Media Assistant Engineering Online January 2009  \u2013  May 2010  (1 year 5 months) Create HTML links using dreamweaver \nUpdate video lectures for distance education students Research Assistant for Advanced VLSI University of Mumbai, India January 2008  \u2013  May 2008  (5 months) Mumbai Area, India Worked with the professor for DFT techniques in Engineering college, India Assistant at ISTE (Indian Society for Technical Education) students' chapter-KJSCE ISTE January 2007  \u2013  May 2007  (5 months) Assist in setting up technical events, exhibitions and other technical aids for students. Sr Graphics Hardware Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Folsom - Currently, an Execution Lead and a Validation Owner for 1 cluster (cache unit, shared function unit) in graphics core. The main role is to work with design, validation and simulation teams and track all relevant items to closure on a weekly basis. The role demands extensive planning to meet deliverables and manage validation resources that run regressions, bucketize/root cause failures. \n \n- Received an Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. The TB includes trackers, monitors, BFMs and scoreboards. Trained interns/RCGs on regression indicators and validation TB environment. \n Sr Graphics Hardware Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Folsom - Currently, an Execution Lead and a Validation Owner for 1 cluster (cache unit, shared function unit) in graphics core. The main role is to work with design, validation and simulation teams and track all relevant items to closure on a weekly basis. The role demands extensive planning to meet deliverables and manage validation resources that run regressions, bucketize/root cause failures. \n \n- Received an Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. The TB includes trackers, monitors, BFMs and scoreboards. Trained interns/RCGs on regression indicators and validation TB environment. \n Graphics Hardware Engineer Intel Corporation December 2010  \u2013  March 2014  (3 years 4 months) Folsom, CA - The main duties were: Developing random constrained based testbench in System Verilog, maintain models using GIT methodology, weekly reporting of regression indicators and maintaining ENV Specs document. Hands on experience in writing tests in System Verilog, coding functional coverage, analyzing the results using coral/concord and performing waveform level analysis with designers to hit the coverage targets. \n \n- Was the first point of contact in debugging all MOAT failures and ramping up the team on debug using MOAT. Have given chalk talks to the team on System Verilog TB environment and ENV components owned. Built an Execution Unit (EU) modelling BFM that could assign hardware threads on flight for any software thread and dispatch N messages for max limit of each thread parallely, ensuring resource checks. It also handles register collisions, page faults and preemption flows. \n Graphics Hardware Engineer Intel Corporation December 2010  \u2013  March 2014  (3 years 4 months) Folsom, CA - The main duties were: Developing random constrained based testbench in System Verilog, maintain models using GIT methodology, weekly reporting of regression indicators and maintaining ENV Specs document. Hands on experience in writing tests in System Verilog, coding functional coverage, analyzing the results using coral/concord and performing waveform level analysis with designers to hit the coverage targets. \n \n- Was the first point of contact in debugging all MOAT failures and ramping up the team on debug using MOAT. Have given chalk talks to the team on System Verilog TB environment and ENV components owned. Built an Execution Unit (EU) modelling BFM that could assign hardware threads on flight for any software thread and dispatch N messages for max limit of each thread parallely, ensuring resource checks. It also handles register collisions, page faults and preemption flows. \n Design Verification Engineer Algo-Logic Systems October 2010  \u2013  December 2010  (3 months) Palo Alto, CA - The project is based on deep packet inspection for applications in the financial service industry in order to help customers achieve lower latencies. \n- Wrote the RTL Design in Verilog HDL to extract the data, create a metadata to send it to a risk checking unit that performs the actual risk checks. \n- Verified the design by using an automated Perl script to match the output data with the expected output, covering all the scenarios. \n- Wrote the RTL Design in Verilog HDL to create a hot backup mechanism that uses the other card if one fails and verified the same by a test bench.  \n- The simulations are done using Xilinx ISE- 12.3. A 10 G Net-FPGA network hardware platform will be used. Design Verification Engineer Algo-Logic Systems October 2010  \u2013  December 2010  (3 months) Palo Alto, CA - The project is based on deep packet inspection for applications in the financial service industry in order to help customers achieve lower latencies. \n- Wrote the RTL Design in Verilog HDL to extract the data, create a metadata to send it to a risk checking unit that performs the actual risk checks. \n- Verified the design by using an automated Perl script to match the output data with the expected output, covering all the scenarios. \n- Wrote the RTL Design in Verilog HDL to create a hot backup mechanism that uses the other card if one fails and verified the same by a test bench.  \n- The simulations are done using Xilinx ISE- 12.3. A 10 G Net-FPGA network hardware platform will be used. Research Assistant North Carolina State University September 2010  \u2013  October 2010  (2 months) Raleigh-Durham, North Carolina Area Researching hardware-assisted memory-management in multicore processors, refining and designing simulations of algorithms for reusing memory Research Assistant North Carolina State University September 2010  \u2013  October 2010  (2 months) Raleigh-Durham, North Carolina Area Researching hardware-assisted memory-management in multicore processors, refining and designing simulations of algorithms for reusing memory Media Assistant Engineering Online January 2009  \u2013  May 2010  (1 year 5 months) Create HTML links using dreamweaver \nUpdate video lectures for distance education students Media Assistant Engineering Online January 2009  \u2013  May 2010  (1 year 5 months) Create HTML links using dreamweaver \nUpdate video lectures for distance education students Research Assistant for Advanced VLSI University of Mumbai, India January 2008  \u2013  May 2008  (5 months) Mumbai Area, India Worked with the professor for DFT techniques in Engineering college, India Research Assistant for Advanced VLSI University of Mumbai, India January 2008  \u2013  May 2008  (5 months) Mumbai Area, India Worked with the professor for DFT techniques in Engineering college, India Assistant at ISTE (Indian Society for Technical Education) students' chapter-KJSCE ISTE January 2007  \u2013  May 2007  (5 months) Assist in setting up technical events, exhibitions and other technical aids for students. Assistant at ISTE (Indian Society for Technical Education) students' chapter-KJSCE ISTE January 2007  \u2013  May 2007  (5 months) Assist in setting up technical events, exhibitions and other technical aids for students. Skills Verilog ModelSim C SystemVerilog VLSI VHDL Perl ASIC Functional Verification RTL design Skills  Verilog ModelSim C SystemVerilog VLSI VHDL Perl ASIC Functional Verification RTL design Verilog ModelSim C SystemVerilog VLSI VHDL Perl ASIC Functional Verification RTL design Verilog ModelSim C SystemVerilog VLSI VHDL Perl ASIC Functional Verification RTL design Education North Carolina State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 \u2022\tVerification of pipelined/unpipelined LC -3 microcontroller in System verilog using QuestaSim simulation tool \n \n\u2022\tRTL Design of synthesizable ASIC for speech recognition system in Verilog HDL using ModelSim and Synopsys. \n \n\u2022\tDesign and Layout of 4 port 48 bit 45 nm SRAM using Candence, Calibre and Hspice simulator. \n \n\u2022\tDesign of 45 nm differential transceiver using differential semi dynamic flip flop with Cadence and Hspice. \n \n\u2022\tDesign of 180nm multi stage CMOS differential operational amplifier working at all corners sustaining temperature variations. \n \n\u2022\tDesign of a high speed 45nm Semi Dynamic pulsed flip flop operating at 5 GHz. \n \n\u2022 Multi threaded programming with synchronization using Open MP and MPI. \n \n\u2022 Implementation of a fair spinning binary lock using external thread programming in C \n \n\u2022 Design of Wireless Voice Telephony service using CDMA and QPSK modulation \n \n\u2022 Portfolio report & Company prospectus for a Business course. University of Mumbai Bachelor of Engineering,  Electronics Engineering 2004  \u2013 2008 1. Best in class presentation for Wireless 4 G and Beyond. \n2. Verilog, Advanced VLSI \n3 Computer Architecture North Carolina State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 \u2022\tVerification of pipelined/unpipelined LC -3 microcontroller in System verilog using QuestaSim simulation tool \n \n\u2022\tRTL Design of synthesizable ASIC for speech recognition system in Verilog HDL using ModelSim and Synopsys. \n \n\u2022\tDesign and Layout of 4 port 48 bit 45 nm SRAM using Candence, Calibre and Hspice simulator. \n \n\u2022\tDesign of 45 nm differential transceiver using differential semi dynamic flip flop with Cadence and Hspice. \n \n\u2022\tDesign of 180nm multi stage CMOS differential operational amplifier working at all corners sustaining temperature variations. \n \n\u2022\tDesign of a high speed 45nm Semi Dynamic pulsed flip flop operating at 5 GHz. \n \n\u2022 Multi threaded programming with synchronization using Open MP and MPI. \n \n\u2022 Implementation of a fair spinning binary lock using external thread programming in C \n \n\u2022 Design of Wireless Voice Telephony service using CDMA and QPSK modulation \n \n\u2022 Portfolio report & Company prospectus for a Business course. North Carolina State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 \u2022\tVerification of pipelined/unpipelined LC -3 microcontroller in System verilog using QuestaSim simulation tool \n \n\u2022\tRTL Design of synthesizable ASIC for speech recognition system in Verilog HDL using ModelSim and Synopsys. \n \n\u2022\tDesign and Layout of 4 port 48 bit 45 nm SRAM using Candence, Calibre and Hspice simulator. \n \n\u2022\tDesign of 45 nm differential transceiver using differential semi dynamic flip flop with Cadence and Hspice. \n \n\u2022\tDesign of 180nm multi stage CMOS differential operational amplifier working at all corners sustaining temperature variations. \n \n\u2022\tDesign of a high speed 45nm Semi Dynamic pulsed flip flop operating at 5 GHz. \n \n\u2022 Multi threaded programming with synchronization using Open MP and MPI. \n \n\u2022 Implementation of a fair spinning binary lock using external thread programming in C \n \n\u2022 Design of Wireless Voice Telephony service using CDMA and QPSK modulation \n \n\u2022 Portfolio report & Company prospectus for a Business course. North Carolina State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 \u2022\tVerification of pipelined/unpipelined LC -3 microcontroller in System verilog using QuestaSim simulation tool \n \n\u2022\tRTL Design of synthesizable ASIC for speech recognition system in Verilog HDL using ModelSim and Synopsys. \n \n\u2022\tDesign and Layout of 4 port 48 bit 45 nm SRAM using Candence, Calibre and Hspice simulator. \n \n\u2022\tDesign of 45 nm differential transceiver using differential semi dynamic flip flop with Cadence and Hspice. \n \n\u2022\tDesign of 180nm multi stage CMOS differential operational amplifier working at all corners sustaining temperature variations. \n \n\u2022\tDesign of a high speed 45nm Semi Dynamic pulsed flip flop operating at 5 GHz. \n \n\u2022 Multi threaded programming with synchronization using Open MP and MPI. \n \n\u2022 Implementation of a fair spinning binary lock using external thread programming in C \n \n\u2022 Design of Wireless Voice Telephony service using CDMA and QPSK modulation \n \n\u2022 Portfolio report & Company prospectus for a Business course. University of Mumbai Bachelor of Engineering,  Electronics Engineering 2004  \u2013 2008 1. Best in class presentation for Wireless 4 G and Beyond. \n2. Verilog, Advanced VLSI \n3 Computer Architecture University of Mumbai Bachelor of Engineering,  Electronics Engineering 2004  \u2013 2008 1. Best in class presentation for Wireless 4 G and Beyond. \n2. Verilog, Advanced VLSI \n3 Computer Architecture University of Mumbai Bachelor of Engineering,  Electronics Engineering 2004  \u2013 2008 1. Best in class presentation for Wireless 4 G and Beyond. \n2. Verilog, Advanced VLSI \n3 Computer Architecture Honors & Awards Department Level Recognition Award Intel Corporation March 2015 Received a Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. \n Additional Honors & Awards \u2022 Several Awards for Global Employee recognition at Intel \n\u2022 Placed in top 25% merit category of NIIT s National IT aptitude test. \n\u2022Finalist at IEEE technical festival in case study on \u2018Vidharbha farmers committing suicide\u2019 at Engineering\tCollege. \n\u2022 First level of German Language. Department Level Recognition Award Intel Corporation March 2015 Received a Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. \n Department Level Recognition Award Intel Corporation March 2015 Received a Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. \n Department Level Recognition Award Intel Corporation March 2015 Received a Intel VPG Department level award for planning/developing an environment test bench from scratch in AVM/OVM format to verify a cache unit in the graphics architecture. \n Additional Honors & Awards \u2022 Several Awards for Global Employee recognition at Intel \n\u2022 Placed in top 25% merit category of NIIT s National IT aptitude test. \n\u2022Finalist at IEEE technical festival in case study on \u2018Vidharbha farmers committing suicide\u2019 at Engineering\tCollege. \n\u2022 First level of German Language. Additional Honors & Awards \u2022 Several Awards for Global Employee recognition at Intel \n\u2022 Placed in top 25% merit category of NIIT s National IT aptitude test. \n\u2022Finalist at IEEE technical festival in case study on \u2018Vidharbha farmers committing suicide\u2019 at Engineering\tCollege. \n\u2022 First level of German Language. Additional Honors & Awards \u2022 Several Awards for Global Employee recognition at Intel \n\u2022 Placed in top 25% merit category of NIIT s National IT aptitude test. \n\u2022Finalist at IEEE technical festival in case study on \u2018Vidharbha farmers committing suicide\u2019 at Engineering\tCollege. \n\u2022 First level of German Language. ", "Experience Graphics Hardware Engineer Intel Corporation December 2012  \u2013 Present (2 years 9 months) Columbia, South Carolina Area Graphics Hardware Engineer focused on pre-silicon and post-silicon validation of next generation mobile computing platforms. Technical Marketing Engineer Kontron America, Inc. January 2009  \u2013  November 2012  (3 years 11 months) Columbia, South Carolina Area Experienced technical support engineer with a vast knowledge of Intel x86 server architecture. I have been working in developmental and technical support roles for over 14 years. My most recent job experience has been centered on the telecommunications server industry supporting Tier 1/Tier 2 OEMs and distributors. My ability to solve complex problems remotely minimizes downtime and allows customers to reach a high availability goal of five nines (99.999% up-time). One of my greatest strengths is being able to connect with customers and make them feel valued and appreciated. \n \n\u2022\tMaintained multi-generation customized product relationships with IBM and Cisco as they leveraged our servers for use in the Carrier Grade and IP Network Server segments.  \n\u2022\tHelped to make the rack mount server division profitable for Kontron by setting up a loaner pool of demo servers for quick distribution to customers through the sales force.  \n\u2022\tResponsible for managing 2nd level technical support for the Communications Rack Mount Server Division. My primary job is to manage incoming support requests and solve them quickly and efficiently minimizing downtime for our customers. Supported several telecommunications customers who required 99.999% (\"five nines\") availability which only allows for up to 6 minutes of downtime per year. \n\u2022\tProvide technical training and pre-sales support to sales, marketing, and global sales support. \n\u2022\tReview and publish all technical documentation including Technical Product Specifications, Quick Reference Guides, and Tested Hardware Lists.  \n\u2022\tDraft and publish all Product Change Notifications, Technical Advisories, FAQs, and other customer documentation.  \n\u2022\tRepresent Kontron at industry conferences and events such as Intel Developer Forum, Distributor Training Events, and NEBS Conferences. Technical Marketing Engineer Intel July 2007  \u2013  January 2009  (1 year 7 months) Columbia, South Carolina Area \u2022\tI was recruited to join Intel as a Technical Marketing Engineer to be a customer facing technical liaison for the Columbia, SC research and development team. This team was given the charter to make Intel x86 architecture a power player in the Telecommunications NEBS space. We grew this into a $50M per year business for Intel by selling branded servers to Tier 1 OEM customers such as IBM, HP, and Cisco.  \n\u2022\tMy primary job was to provide technical support for a wide range of 1U and 2U rack mount servers and manage escalations to 3rd level engineering teams based in Columbia, SC and Hillsboro, OR.  \n\u2022\tThe marketing side of my job included tasks such as defining \u2018best-in-class' product definitions, providing technical training and pre-sales support, and publishing customer ready technical documentation to meet time to market production ramp.  \n\u2022\tI was responsible for reviewing engineering product specifications and creating customer ready technical product specifications. I was also responsible for writing training material, setting up technical boot camps for customers, technical demos, and competitive benchmark analysis charts to enable new design wins.  \n\u2022\tManaged marketing unit allocations for demo depot which allowed customers to test drive loaner systems for application test and validation.  \n\u2022\tRepresented Intel at industry and open source community events Systems Integration Engineer Solectron June 1998  \u2013  July 2007  (9 years 2 months) \u2022\tPC and Server Systems Integration Engineer focused on Sustaining Engineering and New Product Introduction  \n\u2022\tResponsible for test plan development, engineering bill of materials development, plan of record development, schedules, and ODM supplier management.  \n\u2022\tProvided level 3 technical support for NCR PC and Server platforms.  \n\u2022\tPerformed validation testing of new BIOS releases, drivers, and managed customer technical support issues.  \n\u2022\tManaged the Microsoft Hardware Compatibility List for NCR servers and PCs. Performed the Microsoft Windows Hardware Quality Lab (WHQL) tests and debugged technical issues with third party vendors to obtain WHQL Logo Certification.  \n\u2022\tExperienced in installing and configuring systems using Microsoft Server and Desktop OSes, Red Hat, and SuSE Linux. Field Service Engineer TRW January 1998  \u2013  June 1998  (6 months) Petersburg, VA I continued my career as a civilian working for the Technical Operations Division of USAISSDCL at Ft. Lee, VA. I performed Field Service and support for all telecom equipment at the software development center on post as well as the surrounding tri-city areas. Telecommunications Operator-Maintainer U.S. Army December 1995  \u2013  January 1998  (2 years 2 months) Ft. Lee, Virginia \u2022\tWorked in the Technical Operations Division as a Field Service Engineer. \n\u2022\tSupported 1500 PCs and Servers and military deployment equipment. \n\u2022\tEarned Top Secret (TS) Security Clearance. Graphics Hardware Engineer Intel Corporation December 2012  \u2013 Present (2 years 9 months) Columbia, South Carolina Area Graphics Hardware Engineer focused on pre-silicon and post-silicon validation of next generation mobile computing platforms. Graphics Hardware Engineer Intel Corporation December 2012  \u2013 Present (2 years 9 months) Columbia, South Carolina Area Graphics Hardware Engineer focused on pre-silicon and post-silicon validation of next generation mobile computing platforms. Technical Marketing Engineer Kontron America, Inc. January 2009  \u2013  November 2012  (3 years 11 months) Columbia, South Carolina Area Experienced technical support engineer with a vast knowledge of Intel x86 server architecture. I have been working in developmental and technical support roles for over 14 years. My most recent job experience has been centered on the telecommunications server industry supporting Tier 1/Tier 2 OEMs and distributors. My ability to solve complex problems remotely minimizes downtime and allows customers to reach a high availability goal of five nines (99.999% up-time). One of my greatest strengths is being able to connect with customers and make them feel valued and appreciated. \n \n\u2022\tMaintained multi-generation customized product relationships with IBM and Cisco as they leveraged our servers for use in the Carrier Grade and IP Network Server segments.  \n\u2022\tHelped to make the rack mount server division profitable for Kontron by setting up a loaner pool of demo servers for quick distribution to customers through the sales force.  \n\u2022\tResponsible for managing 2nd level technical support for the Communications Rack Mount Server Division. My primary job is to manage incoming support requests and solve them quickly and efficiently minimizing downtime for our customers. Supported several telecommunications customers who required 99.999% (\"five nines\") availability which only allows for up to 6 minutes of downtime per year. \n\u2022\tProvide technical training and pre-sales support to sales, marketing, and global sales support. \n\u2022\tReview and publish all technical documentation including Technical Product Specifications, Quick Reference Guides, and Tested Hardware Lists.  \n\u2022\tDraft and publish all Product Change Notifications, Technical Advisories, FAQs, and other customer documentation.  \n\u2022\tRepresent Kontron at industry conferences and events such as Intel Developer Forum, Distributor Training Events, and NEBS Conferences. Technical Marketing Engineer Kontron America, Inc. January 2009  \u2013  November 2012  (3 years 11 months) Columbia, South Carolina Area Experienced technical support engineer with a vast knowledge of Intel x86 server architecture. I have been working in developmental and technical support roles for over 14 years. My most recent job experience has been centered on the telecommunications server industry supporting Tier 1/Tier 2 OEMs and distributors. My ability to solve complex problems remotely minimizes downtime and allows customers to reach a high availability goal of five nines (99.999% up-time). One of my greatest strengths is being able to connect with customers and make them feel valued and appreciated. \n \n\u2022\tMaintained multi-generation customized product relationships with IBM and Cisco as they leveraged our servers for use in the Carrier Grade and IP Network Server segments.  \n\u2022\tHelped to make the rack mount server division profitable for Kontron by setting up a loaner pool of demo servers for quick distribution to customers through the sales force.  \n\u2022\tResponsible for managing 2nd level technical support for the Communications Rack Mount Server Division. My primary job is to manage incoming support requests and solve them quickly and efficiently minimizing downtime for our customers. Supported several telecommunications customers who required 99.999% (\"five nines\") availability which only allows for up to 6 minutes of downtime per year. \n\u2022\tProvide technical training and pre-sales support to sales, marketing, and global sales support. \n\u2022\tReview and publish all technical documentation including Technical Product Specifications, Quick Reference Guides, and Tested Hardware Lists.  \n\u2022\tDraft and publish all Product Change Notifications, Technical Advisories, FAQs, and other customer documentation.  \n\u2022\tRepresent Kontron at industry conferences and events such as Intel Developer Forum, Distributor Training Events, and NEBS Conferences. Technical Marketing Engineer Intel July 2007  \u2013  January 2009  (1 year 7 months) Columbia, South Carolina Area \u2022\tI was recruited to join Intel as a Technical Marketing Engineer to be a customer facing technical liaison for the Columbia, SC research and development team. This team was given the charter to make Intel x86 architecture a power player in the Telecommunications NEBS space. We grew this into a $50M per year business for Intel by selling branded servers to Tier 1 OEM customers such as IBM, HP, and Cisco.  \n\u2022\tMy primary job was to provide technical support for a wide range of 1U and 2U rack mount servers and manage escalations to 3rd level engineering teams based in Columbia, SC and Hillsboro, OR.  \n\u2022\tThe marketing side of my job included tasks such as defining \u2018best-in-class' product definitions, providing technical training and pre-sales support, and publishing customer ready technical documentation to meet time to market production ramp.  \n\u2022\tI was responsible for reviewing engineering product specifications and creating customer ready technical product specifications. I was also responsible for writing training material, setting up technical boot camps for customers, technical demos, and competitive benchmark analysis charts to enable new design wins.  \n\u2022\tManaged marketing unit allocations for demo depot which allowed customers to test drive loaner systems for application test and validation.  \n\u2022\tRepresented Intel at industry and open source community events Technical Marketing Engineer Intel July 2007  \u2013  January 2009  (1 year 7 months) Columbia, South Carolina Area \u2022\tI was recruited to join Intel as a Technical Marketing Engineer to be a customer facing technical liaison for the Columbia, SC research and development team. This team was given the charter to make Intel x86 architecture a power player in the Telecommunications NEBS space. We grew this into a $50M per year business for Intel by selling branded servers to Tier 1 OEM customers such as IBM, HP, and Cisco.  \n\u2022\tMy primary job was to provide technical support for a wide range of 1U and 2U rack mount servers and manage escalations to 3rd level engineering teams based in Columbia, SC and Hillsboro, OR.  \n\u2022\tThe marketing side of my job included tasks such as defining \u2018best-in-class' product definitions, providing technical training and pre-sales support, and publishing customer ready technical documentation to meet time to market production ramp.  \n\u2022\tI was responsible for reviewing engineering product specifications and creating customer ready technical product specifications. I was also responsible for writing training material, setting up technical boot camps for customers, technical demos, and competitive benchmark analysis charts to enable new design wins.  \n\u2022\tManaged marketing unit allocations for demo depot which allowed customers to test drive loaner systems for application test and validation.  \n\u2022\tRepresented Intel at industry and open source community events Systems Integration Engineer Solectron June 1998  \u2013  July 2007  (9 years 2 months) \u2022\tPC and Server Systems Integration Engineer focused on Sustaining Engineering and New Product Introduction  \n\u2022\tResponsible for test plan development, engineering bill of materials development, plan of record development, schedules, and ODM supplier management.  \n\u2022\tProvided level 3 technical support for NCR PC and Server platforms.  \n\u2022\tPerformed validation testing of new BIOS releases, drivers, and managed customer technical support issues.  \n\u2022\tManaged the Microsoft Hardware Compatibility List for NCR servers and PCs. Performed the Microsoft Windows Hardware Quality Lab (WHQL) tests and debugged technical issues with third party vendors to obtain WHQL Logo Certification.  \n\u2022\tExperienced in installing and configuring systems using Microsoft Server and Desktop OSes, Red Hat, and SuSE Linux. Systems Integration Engineer Solectron June 1998  \u2013  July 2007  (9 years 2 months) \u2022\tPC and Server Systems Integration Engineer focused on Sustaining Engineering and New Product Introduction  \n\u2022\tResponsible for test plan development, engineering bill of materials development, plan of record development, schedules, and ODM supplier management.  \n\u2022\tProvided level 3 technical support for NCR PC and Server platforms.  \n\u2022\tPerformed validation testing of new BIOS releases, drivers, and managed customer technical support issues.  \n\u2022\tManaged the Microsoft Hardware Compatibility List for NCR servers and PCs. Performed the Microsoft Windows Hardware Quality Lab (WHQL) tests and debugged technical issues with third party vendors to obtain WHQL Logo Certification.  \n\u2022\tExperienced in installing and configuring systems using Microsoft Server and Desktop OSes, Red Hat, and SuSE Linux. Field Service Engineer TRW January 1998  \u2013  June 1998  (6 months) Petersburg, VA I continued my career as a civilian working for the Technical Operations Division of USAISSDCL at Ft. Lee, VA. I performed Field Service and support for all telecom equipment at the software development center on post as well as the surrounding tri-city areas. Field Service Engineer TRW January 1998  \u2013  June 1998  (6 months) Petersburg, VA I continued my career as a civilian working for the Technical Operations Division of USAISSDCL at Ft. Lee, VA. I performed Field Service and support for all telecom equipment at the software development center on post as well as the surrounding tri-city areas. Telecommunications Operator-Maintainer U.S. Army December 1995  \u2013  January 1998  (2 years 2 months) Ft. Lee, Virginia \u2022\tWorked in the Technical Operations Division as a Field Service Engineer. \n\u2022\tSupported 1500 PCs and Servers and military deployment equipment. \n\u2022\tEarned Top Secret (TS) Security Clearance. Telecommunications Operator-Maintainer U.S. Army December 1995  \u2013  January 1998  (2 years 2 months) Ft. Lee, Virginia \u2022\tWorked in the Technical Operations Division as a Field Service Engineer. \n\u2022\tSupported 1500 PCs and Servers and military deployment equipment. \n\u2022\tEarned Top Secret (TS) Security Clearance. Skills Technical Marketing Product Management Intel Hardware Architecture Servers NEBS Hardware Electronics Debugging Carrier Grade Servers Electrical Engineering Windows Server Red Hat Linux Software Development Grade Embedded Systems IC Device Drivers Operating Systems Firmware PCIe Telecommunications X86 PCB design Product Lifecycle... Semiconductors IP Testing Microcontrollers Storage USB Embedded Software Microprocessors Computer Architecture Integration Technical Support Bios System Architecture Signal Integrity FPGA SoC ASIC EDA ARM See 29+ \u00a0 \u00a0 See less Skills  Technical Marketing Product Management Intel Hardware Architecture Servers NEBS Hardware Electronics Debugging Carrier Grade Servers Electrical Engineering Windows Server Red Hat Linux Software Development Grade Embedded Systems IC Device Drivers Operating Systems Firmware PCIe Telecommunications X86 PCB design Product Lifecycle... Semiconductors IP Testing Microcontrollers Storage USB Embedded Software Microprocessors Computer Architecture Integration Technical Support Bios System Architecture Signal Integrity FPGA SoC ASIC EDA ARM See 29+ \u00a0 \u00a0 See less Technical Marketing Product Management Intel Hardware Architecture Servers NEBS Hardware Electronics Debugging Carrier Grade Servers Electrical Engineering Windows Server Red Hat Linux Software Development Grade Embedded Systems IC Device Drivers Operating Systems Firmware PCIe Telecommunications X86 PCB design Product Lifecycle... Semiconductors IP Testing Microcontrollers Storage USB Embedded Software Microprocessors Computer Architecture Integration Technical Support Bios System Architecture Signal Integrity FPGA SoC ASIC EDA ARM See 29+ \u00a0 \u00a0 See less Technical Marketing Product Management Intel Hardware Architecture Servers NEBS Hardware Electronics Debugging Carrier Grade Servers Electrical Engineering Windows Server Red Hat Linux Software Development Grade Embedded Systems IC Device Drivers Operating Systems Firmware PCIe Telecommunications X86 PCB design Product Lifecycle... Semiconductors IP Testing Microcontrollers Storage USB Embedded Software Microprocessors Computer Architecture Integration Technical Support Bios System Architecture Signal Integrity FPGA SoC ASIC EDA ARM See 29+ \u00a0 \u00a0 See less Education University of South Carolina-Columbia BS,  Electrical Engineering Activities and Societies:\u00a0 IEEE University of South Carolina-Columbia BS,  Electrical Engineering Activities and Societies:\u00a0 IEEE University of South Carolina-Columbia BS,  Electrical Engineering Activities and Societies:\u00a0 IEEE University of South Carolina-Columbia BS,  Electrical Engineering Activities and Societies:\u00a0 IEEE Honors & Awards National Defense Ribbon \u2013 US ARMY (1995) US ARMY September 1995 Kontron Employee Recognition Award \u2013 Outstanding Customer Support (2009) Kontron America, Inc. March 2009 Kontron Employee Recognition Award \u2013 Special Customer Validation Request (2011) Kontron America, Inc. June 2011 Additional Honors & Awards Army Commendation Medal, Continuous Improvement Award (Solectron recognition May 2002) National Defense Ribbon \u2013 US ARMY (1995) US ARMY September 1995 National Defense Ribbon \u2013 US ARMY (1995) US ARMY September 1995 National Defense Ribbon \u2013 US ARMY (1995) US ARMY September 1995 Kontron Employee Recognition Award \u2013 Outstanding Customer Support (2009) Kontron America, Inc. March 2009 Kontron Employee Recognition Award \u2013 Outstanding Customer Support (2009) Kontron America, Inc. March 2009 Kontron Employee Recognition Award \u2013 Outstanding Customer Support (2009) Kontron America, Inc. March 2009 Kontron Employee Recognition Award \u2013 Special Customer Validation Request (2011) Kontron America, Inc. June 2011 Kontron Employee Recognition Award \u2013 Special Customer Validation Request (2011) Kontron America, Inc. June 2011 Kontron Employee Recognition Award \u2013 Special Customer Validation Request (2011) Kontron America, Inc. June 2011 Additional Honors & Awards Army Commendation Medal, Continuous Improvement Award (Solectron recognition May 2002) Additional Honors & Awards Army Commendation Medal, Continuous Improvement Award (Solectron recognition May 2002) Additional Honors & Awards Army Commendation Medal, Continuous Improvement Award (Solectron recognition May 2002) ", "Summary Binary translation. \nEmulation of 80s and 90s videogame consoles and arcade machines. \n3D Graphics Hardware. Specialties:3D Graphics Hardware. \nMicroarchitecture. Summary Binary translation. \nEmulation of 80s and 90s videogame consoles and arcade machines. \n3D Graphics Hardware. Specialties:3D Graphics Hardware. \nMicroarchitecture. Binary translation. \nEmulation of 80s and 90s videogame consoles and arcade machines. \n3D Graphics Hardware. Specialties:3D Graphics Hardware. \nMicroarchitecture. Binary translation. \nEmulation of 80s and 90s videogame consoles and arcade machines. \n3D Graphics Hardware. Specialties:3D Graphics Hardware. \nMicroarchitecture. Experience Principal Engineer - IC Design Broadcom July 2014  \u2013 Present (1 year 2 months) Barcelona Area, Spain Design/RTL for an embedded core. Silicon Architecture Engineer Intel Corporation February 2012  \u2013  May 2014  (2 years 4 months) Barcelona Area, Spain Performance and core architect for 10nm Xeon Phi processor. Worked on the integer and memory execution units. \n \nATTILA simulator and PhD in hibernation. Graphics Hardware Engineer Intel Corporation February 2010  \u2013  February 2012  (2 years 1 month) Barcelona Area, Spain Back to full-time. A lot of improvements to the ATTILA simulator in the last year. Time to close my PhD is finally near. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block of future discrete graphics processors. Graphics Hardware Engineer Intel Corporation December 2008  \u2013  January 2010  (1 year 2 months) Changed to part-time to advance work on the ATTILA simulator and my PhD. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block for future discrete graphics processors. Part-time lecturer Universitat Polit\u00e8cnica de Catalunya February 2009  \u2013  July 2009  (6 months) Barcelona Area, Spain Worked one semester teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). Graphics Hardware Engineer Intel Corporation November 2007  \u2013  November 2008  (1 year 1 month) Barcelona Area, Spain Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Intel Corporation November 2007  \u2013  October 2008  (1 year) Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Universitat Polit\u00e8cnica de Catalunya October 2006  \u2013  November 2007  (1 year 2 months) Barcelona Area, Spain Subcontracted to Intel Barcelona. Work related to a future discrete graphics processor. Adjunct Lecturer Universitat Polit\u00e8cnica de Catalunya September 2005  \u2013  October 2006  (1 year 2 months) Barcelona Area, Spain Worked one year teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). \n \nThe contract also implies continued work on my PhD. Junior research engineer (aka PhD student) Universitat Polit\u00e8cnica de Catalunya March 2002  \u2013  August 2005  (3 years 6 months) Barcelona Area, Spain Research and PhD on GPU (graphic processor unit) microarchitecture, creating from a scratch a cycle accurate data driven GPU simulator later named ATTILA. \n \nFunded with a grant from la Generalitat de Catalunya (Catalonia local government). Junior software developer Universitat Polit\u00e8cnica de Catalunya March 2001  \u2013  March 2002  (1 year 1 month) Barcelona Area, Spain Worked developing a static binary translation tool named 'Dixie' in the Architecture Computer Department (Departament d'Arquitectura de Computadors). \n \nMain tasks were work on the the PowerPC to Dixie ISA translator and implement the Dixie ISA to MIPS translator. Principal Engineer - IC Design Broadcom July 2014  \u2013 Present (1 year 2 months) Barcelona Area, Spain Design/RTL for an embedded core. Principal Engineer - IC Design Broadcom July 2014  \u2013 Present (1 year 2 months) Barcelona Area, Spain Design/RTL for an embedded core. Silicon Architecture Engineer Intel Corporation February 2012  \u2013  May 2014  (2 years 4 months) Barcelona Area, Spain Performance and core architect for 10nm Xeon Phi processor. Worked on the integer and memory execution units. \n \nATTILA simulator and PhD in hibernation. Silicon Architecture Engineer Intel Corporation February 2012  \u2013  May 2014  (2 years 4 months) Barcelona Area, Spain Performance and core architect for 10nm Xeon Phi processor. Worked on the integer and memory execution units. \n \nATTILA simulator and PhD in hibernation. Graphics Hardware Engineer Intel Corporation February 2010  \u2013  February 2012  (2 years 1 month) Barcelona Area, Spain Back to full-time. A lot of improvements to the ATTILA simulator in the last year. Time to close my PhD is finally near. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block of future discrete graphics processors. Graphics Hardware Engineer Intel Corporation February 2010  \u2013  February 2012  (2 years 1 month) Barcelona Area, Spain Back to full-time. A lot of improvements to the ATTILA simulator in the last year. Time to close my PhD is finally near. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block of future discrete graphics processors. Graphics Hardware Engineer Intel Corporation December 2008  \u2013  January 2010  (1 year 2 months) Changed to part-time to advance work on the ATTILA simulator and my PhD. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block for future discrete graphics processors. Graphics Hardware Engineer Intel Corporation December 2008  \u2013  January 2010  (1 year 2 months) Changed to part-time to advance work on the ATTILA simulator and my PhD. \n \nWorked on the microarchitecture, RTL and validation of a graphic hardware block for future discrete graphics processors. Part-time lecturer Universitat Polit\u00e8cnica de Catalunya February 2009  \u2013  July 2009  (6 months) Barcelona Area, Spain Worked one semester teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). Part-time lecturer Universitat Polit\u00e8cnica de Catalunya February 2009  \u2013  July 2009  (6 months) Barcelona Area, Spain Worked one semester teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). Graphics Hardware Engineer Intel Corporation November 2007  \u2013  November 2008  (1 year 1 month) Barcelona Area, Spain Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Intel Corporation November 2007  \u2013  November 2008  (1 year 1 month) Barcelona Area, Spain Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Intel Corporation November 2007  \u2013  October 2008  (1 year) Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Intel Corporation November 2007  \u2013  October 2008  (1 year) Working on the microarchitecture, RTL and validation of a graphic hardware block of a future discrete graphics processor. Graphics Hardware Engineer Universitat Polit\u00e8cnica de Catalunya October 2006  \u2013  November 2007  (1 year 2 months) Barcelona Area, Spain Subcontracted to Intel Barcelona. Work related to a future discrete graphics processor. Graphics Hardware Engineer Universitat Polit\u00e8cnica de Catalunya October 2006  \u2013  November 2007  (1 year 2 months) Barcelona Area, Spain Subcontracted to Intel Barcelona. Work related to a future discrete graphics processor. Adjunct Lecturer Universitat Polit\u00e8cnica de Catalunya September 2005  \u2013  October 2006  (1 year 2 months) Barcelona Area, Spain Worked one year teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). \n \nThe contract also implies continued work on my PhD. Adjunct Lecturer Universitat Polit\u00e8cnica de Catalunya September 2005  \u2013  October 2006  (1 year 2 months) Barcelona Area, Spain Worked one year teaching a computer architecture basic course (EC-1, Estructura de Computadors 1) for the Department of Computer Architecture in the Computer Science faculty (Facultat d'Inform\u00e0tica de Barcelona). \n \nThe contract also implies continued work on my PhD. Junior research engineer (aka PhD student) Universitat Polit\u00e8cnica de Catalunya March 2002  \u2013  August 2005  (3 years 6 months) Barcelona Area, Spain Research and PhD on GPU (graphic processor unit) microarchitecture, creating from a scratch a cycle accurate data driven GPU simulator later named ATTILA. \n \nFunded with a grant from la Generalitat de Catalunya (Catalonia local government). Junior research engineer (aka PhD student) Universitat Polit\u00e8cnica de Catalunya March 2002  \u2013  August 2005  (3 years 6 months) Barcelona Area, Spain Research and PhD on GPU (graphic processor unit) microarchitecture, creating from a scratch a cycle accurate data driven GPU simulator later named ATTILA. \n \nFunded with a grant from la Generalitat de Catalunya (Catalonia local government). Junior software developer Universitat Polit\u00e8cnica de Catalunya March 2001  \u2013  March 2002  (1 year 1 month) Barcelona Area, Spain Worked developing a static binary translation tool named 'Dixie' in the Architecture Computer Department (Departament d'Arquitectura de Computadors). \n \nMain tasks were work on the the PowerPC to Dixie ISA translator and implement the Dixie ISA to MIPS translator. Junior software developer Universitat Polit\u00e8cnica de Catalunya March 2001  \u2013  March 2002  (1 year 1 month) Barcelona Area, Spain Worked developing a static binary translation tool named 'Dixie' in the Architecture Computer Department (Departament d'Arquitectura de Computadors). \n \nMain tasks were work on the the PowerPC to Dixie ISA translator and implement the Dixie ISA to MIPS translator. Languages English Full professional proficiency Spanish Native or bilingual proficiency Catalan Native or bilingual proficiency Japanese Elementary proficiency English Full professional proficiency Spanish Native or bilingual proficiency Catalan Native or bilingual proficiency Japanese Elementary proficiency English Full professional proficiency Spanish Native or bilingual proficiency Catalan Native or bilingual proficiency Japanese Elementary proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Computer Architecture Microarchitecture Processors Computer Science Simulations C High Performance... C++ Programming Hardware Perl Linux Verilog OpenGL Shell Scripting Operating Systems Compilers Simulation Assembly Software Design Optimization Computer Graphics Subversion Bash Visual Studio Windows 3D Writing Technical Writing Pattern Matching Reverse Engineering Intel Algorithms See 18+ \u00a0 \u00a0 See less Skills  Computer Architecture Microarchitecture Processors Computer Science Simulations C High Performance... C++ Programming Hardware Perl Linux Verilog OpenGL Shell Scripting Operating Systems Compilers Simulation Assembly Software Design Optimization Computer Graphics Subversion Bash Visual Studio Windows 3D Writing Technical Writing Pattern Matching Reverse Engineering Intel Algorithms See 18+ \u00a0 \u00a0 See less Computer Architecture Microarchitecture Processors Computer Science Simulations C High Performance... C++ Programming Hardware Perl Linux Verilog OpenGL Shell Scripting Operating Systems Compilers Simulation Assembly Software Design Optimization Computer Graphics Subversion Bash Visual Studio Windows 3D Writing Technical Writing Pattern Matching Reverse Engineering Intel Algorithms See 18+ \u00a0 \u00a0 See less Computer Architecture Microarchitecture Processors Computer Science Simulations C High Performance... C++ Programming Hardware Perl Linux Verilog OpenGL Shell Scripting Operating Systems Compilers Simulation Assembly Software Design Optimization Computer Graphics Subversion Bash Visual Studio Windows 3D Writing Technical Writing Pattern Matching Reverse Engineering Intel Algorithms See 18+ \u00a0 \u00a0 See less Education Universitat Polit\u00e8cnica de Catalunya Computer Science Engineer,  Computer Architecture 1995  \u2013 2008 Institut Eugeni D'Ors (Badalona) Bachillerato/BUP Universitat Polit\u00e8cnica de Catalunya Computer Science Engineer,  Computer Architecture 1995  \u2013 2008 Universitat Polit\u00e8cnica de Catalunya Computer Science Engineer,  Computer Architecture 1995  \u2013 2008 Universitat Polit\u00e8cnica de Catalunya Computer Science Engineer,  Computer Architecture 1995  \u2013 2008 Institut Eugeni D'Ors (Badalona) Bachillerato/BUP Institut Eugeni D'Ors (Badalona) Bachillerato/BUP Institut Eugeni D'Ors (Badalona) Bachillerato/BUP ", "Summary I am a computer engineering graduate student at Texas A&M University, College station focusing in the field of Digital IC design and computer architecture and an aspiring hardware engineer hoping to make a career in IC design/verification. Summary I am a computer engineering graduate student at Texas A&M University, College station focusing in the field of Digital IC design and computer architecture and an aspiring hardware engineer hoping to make a career in IC design/verification. I am a computer engineering graduate student at Texas A&M University, College station focusing in the field of Digital IC design and computer architecture and an aspiring hardware engineer hoping to make a career in IC design/verification. I am a computer engineering graduate student at Texas A&M University, College station focusing in the field of Digital IC design and computer architecture and an aspiring hardware engineer hoping to make a career in IC design/verification. Experience Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Folsom Graphics hardware engineer Intel Corporation 2015  \u2013  2015  (less than a year) ASIC design intern Ericsson September 2014  \u2013  December 2014  (4 months) San Jose, California Worked as an ASIC design engineer writing System Verilog assertions to catch and fix bugs in RTL of spider-3 SOC. Also worked closely with the Design Verification team on issues in the Test bench of Spider3 ASIC.  \nApart from the above responsibilities, I have had the opportunity to code Assembly level programming to test different logic, arithmetic and branch instructions in the ISA. P2P Verification Intern NVIDIA January 2013  \u2013  June 2013  (6 months) Bangalore, India Performed verification of peer to peer (P2P) communication between GPU units. Performed the task of running regressions and debugging errors. Introduced an MSI interrupt (Message Signaled Interrupt) scheme from the audio client in the Maxwell architecture. Technical Intern Electronics Corporation of India Limited (ECIL) May 2012  \u2013  July 2012  (3 months) Hyderabad Area, India Reviewed the design and working of the electronic single phase energy meter and the \ntechnology involved in upgrading it as a SMART meter. Technical Intern Indira Gandhi Center for Atomic Research, Kalpakkam May 2011  \u2013  July 2011  (3 months) Tamil Nadu, India Design and simulation of micro-cantilever based mass sensors using Intellisuite MEMS CAD \nTool and atomic force microscopy (AFM). Enhancing mass sensitivity by reducing dimensions. Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Folsom Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Folsom Graphics hardware engineer Intel Corporation 2015  \u2013  2015  (less than a year) Graphics hardware engineer Intel Corporation 2015  \u2013  2015  (less than a year) ASIC design intern Ericsson September 2014  \u2013  December 2014  (4 months) San Jose, California Worked as an ASIC design engineer writing System Verilog assertions to catch and fix bugs in RTL of spider-3 SOC. Also worked closely with the Design Verification team on issues in the Test bench of Spider3 ASIC.  \nApart from the above responsibilities, I have had the opportunity to code Assembly level programming to test different logic, arithmetic and branch instructions in the ISA. ASIC design intern Ericsson September 2014  \u2013  December 2014  (4 months) San Jose, California Worked as an ASIC design engineer writing System Verilog assertions to catch and fix bugs in RTL of spider-3 SOC. Also worked closely with the Design Verification team on issues in the Test bench of Spider3 ASIC.  \nApart from the above responsibilities, I have had the opportunity to code Assembly level programming to test different logic, arithmetic and branch instructions in the ISA. P2P Verification Intern NVIDIA January 2013  \u2013  June 2013  (6 months) Bangalore, India Performed verification of peer to peer (P2P) communication between GPU units. Performed the task of running regressions and debugging errors. Introduced an MSI interrupt (Message Signaled Interrupt) scheme from the audio client in the Maxwell architecture. P2P Verification Intern NVIDIA January 2013  \u2013  June 2013  (6 months) Bangalore, India Performed verification of peer to peer (P2P) communication between GPU units. Performed the task of running regressions and debugging errors. Introduced an MSI interrupt (Message Signaled Interrupt) scheme from the audio client in the Maxwell architecture. Technical Intern Electronics Corporation of India Limited (ECIL) May 2012  \u2013  July 2012  (3 months) Hyderabad Area, India Reviewed the design and working of the electronic single phase energy meter and the \ntechnology involved in upgrading it as a SMART meter. Technical Intern Electronics Corporation of India Limited (ECIL) May 2012  \u2013  July 2012  (3 months) Hyderabad Area, India Reviewed the design and working of the electronic single phase energy meter and the \ntechnology involved in upgrading it as a SMART meter. Technical Intern Indira Gandhi Center for Atomic Research, Kalpakkam May 2011  \u2013  July 2011  (3 months) Tamil Nadu, India Design and simulation of micro-cantilever based mass sensors using Intellisuite MEMS CAD \nTool and atomic force microscopy (AFM). Enhancing mass sensitivity by reducing dimensions. Technical Intern Indira Gandhi Center for Atomic Research, Kalpakkam May 2011  \u2013  July 2011  (3 months) Tamil Nadu, India Design and simulation of micro-cantilever based mass sensors using Intellisuite MEMS CAD \nTool and atomic force microscopy (AFM). Enhancing mass sensitivity by reducing dimensions. Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency Telugu Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Telugu Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Telugu Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Verilog C Integrated Circuit... Computer Architecture ASIC VLSI Cadence C++ Vera HVL Perl Pspice Matlab Microsoft Office Microprocessors Circuit Design Debugging See 1+ \u00a0 \u00a0 See less Skills  Verilog C Integrated Circuit... Computer Architecture ASIC VLSI Cadence C++ Vera HVL Perl Pspice Matlab Microsoft Office Microprocessors Circuit Design Debugging See 1+ \u00a0 \u00a0 See less Verilog C Integrated Circuit... Computer Architecture ASIC VLSI Cadence C++ Vera HVL Perl Pspice Matlab Microsoft Office Microprocessors Circuit Design Debugging See 1+ \u00a0 \u00a0 See less Verilog C Integrated Circuit... Computer Architecture ASIC VLSI Cadence C++ Vera HVL Perl Pspice Matlab Microsoft Office Microprocessors Circuit Design Debugging See 1+ \u00a0 \u00a0 See less Education Texas A&M University Masters (M.E.),  Computer Engineering , 4.0 2013  \u2013 2015 Pursuing Maters in computer engineering and expecting to graduate by May 2015.  \nMerit scholarship for Fall 2013. \nProjects: \nPseudo Associative Cache Design, Emulating OPT replacement policy using Shepherd cache \nand performed BIST for testing transition faults in sequential circuits. I have also worked on Cruise Control using VERILOG and IC design layout using Cadence Layout and placement tool.  \nRecently I have interned at Ericsson, San Jose as an RTL engineer intern working on SV Assertions to catch and fic bugs in the RTL and also worked closely with verification engineers to fix Test Bench issues. I have had hands on experience writing assembly level tests for various ALU instructions in the ISA. \nFor the Spring'15 semester I will be working on designing a 64 bit MIPS processor using Verilog. \nI have decided to also concentrate in Design verification through an IC verification course that would give me experience working on simulation based and formal Verification projects. Birla Institute of Technology and Science, Pilani Bachelor's degree,  Electrical and Electronics Engineering , 9.50 2009  \u2013 2013 Graduated with Bachelors in Electrical Engineering. Department topper for 2013 batch.  \nProjects: \nGrowth Monitoring system which measures the height, weight and BMI of students to monitor their health.  \nAlso worked on Floating point adder design in Computer Arithmetic and membership functions to describe Artificial Neural Networks in Fuzzy logic. Activities and Societies:\u00a0 Member of the IEEE and organized a workshop on 8051 microcontroller.\nDemonstrated a \u201cLine Follower\u201d in the National technical fest of BITS-Pilani ,  Hyderabad ,  2012.\nPresented a \u201cGreen Idea\u201d in the National technical fest of BITS-Pilani ,  Goa campus 2012.\nActive member of the NCC (National Cadet Corps) in school and NSS ,  music club at BITS-Pilani. Jubilee Hills public school 97.4% 1996  \u2013 2007 Graduated in 2007. \nSchool topper in All India Secondary School Examination, 2007. \nReceived the 0.1% certificate from the Central board of Secondary Education in the subjects \nMathematics and English. \nReceived \u2018Bala Ratna\u2019 award and \u2018President\u2019s Best Student Award\u2019, for excellence in \nacademics and overall performance during the years 2003 to 2006. Activities and Societies:\u00a0 Active member of National Cadet Corps and the Music club. Achieved awards for various \"National Science Olympiads\" and extra curricular activities from 2003-2006. Texas A&M University Masters (M.E.),  Computer Engineering , 4.0 2013  \u2013 2015 Pursuing Maters in computer engineering and expecting to graduate by May 2015.  \nMerit scholarship for Fall 2013. \nProjects: \nPseudo Associative Cache Design, Emulating OPT replacement policy using Shepherd cache \nand performed BIST for testing transition faults in sequential circuits. I have also worked on Cruise Control using VERILOG and IC design layout using Cadence Layout and placement tool.  \nRecently I have interned at Ericsson, San Jose as an RTL engineer intern working on SV Assertions to catch and fic bugs in the RTL and also worked closely with verification engineers to fix Test Bench issues. I have had hands on experience writing assembly level tests for various ALU instructions in the ISA. \nFor the Spring'15 semester I will be working on designing a 64 bit MIPS processor using Verilog. \nI have decided to also concentrate in Design verification through an IC verification course that would give me experience working on simulation based and formal Verification projects. Texas A&M University Masters (M.E.),  Computer Engineering , 4.0 2013  \u2013 2015 Pursuing Maters in computer engineering and expecting to graduate by May 2015.  \nMerit scholarship for Fall 2013. \nProjects: \nPseudo Associative Cache Design, Emulating OPT replacement policy using Shepherd cache \nand performed BIST for testing transition faults in sequential circuits. I have also worked on Cruise Control using VERILOG and IC design layout using Cadence Layout and placement tool.  \nRecently I have interned at Ericsson, San Jose as an RTL engineer intern working on SV Assertions to catch and fic bugs in the RTL and also worked closely with verification engineers to fix Test Bench issues. I have had hands on experience writing assembly level tests for various ALU instructions in the ISA. \nFor the Spring'15 semester I will be working on designing a 64 bit MIPS processor using Verilog. \nI have decided to also concentrate in Design verification through an IC verification course that would give me experience working on simulation based and formal Verification projects. Texas A&M University Masters (M.E.),  Computer Engineering , 4.0 2013  \u2013 2015 Pursuing Maters in computer engineering and expecting to graduate by May 2015.  \nMerit scholarship for Fall 2013. \nProjects: \nPseudo Associative Cache Design, Emulating OPT replacement policy using Shepherd cache \nand performed BIST for testing transition faults in sequential circuits. I have also worked on Cruise Control using VERILOG and IC design layout using Cadence Layout and placement tool.  \nRecently I have interned at Ericsson, San Jose as an RTL engineer intern working on SV Assertions to catch and fic bugs in the RTL and also worked closely with verification engineers to fix Test Bench issues. I have had hands on experience writing assembly level tests for various ALU instructions in the ISA. \nFor the Spring'15 semester I will be working on designing a 64 bit MIPS processor using Verilog. \nI have decided to also concentrate in Design verification through an IC verification course that would give me experience working on simulation based and formal Verification projects. Birla Institute of Technology and Science, Pilani Bachelor's degree,  Electrical and Electronics Engineering , 9.50 2009  \u2013 2013 Graduated with Bachelors in Electrical Engineering. Department topper for 2013 batch.  \nProjects: \nGrowth Monitoring system which measures the height, weight and BMI of students to monitor their health.  \nAlso worked on Floating point adder design in Computer Arithmetic and membership functions to describe Artificial Neural Networks in Fuzzy logic. Activities and Societies:\u00a0 Member of the IEEE and organized a workshop on 8051 microcontroller.\nDemonstrated a \u201cLine Follower\u201d in the National technical fest of BITS-Pilani ,  Hyderabad ,  2012.\nPresented a \u201cGreen Idea\u201d in the National technical fest of BITS-Pilani ,  Goa campus 2012.\nActive member of the NCC (National Cadet Corps) in school and NSS ,  music club at BITS-Pilani. Birla Institute of Technology and Science, Pilani Bachelor's degree,  Electrical and Electronics Engineering , 9.50 2009  \u2013 2013 Graduated with Bachelors in Electrical Engineering. Department topper for 2013 batch.  \nProjects: \nGrowth Monitoring system which measures the height, weight and BMI of students to monitor their health.  \nAlso worked on Floating point adder design in Computer Arithmetic and membership functions to describe Artificial Neural Networks in Fuzzy logic. Activities and Societies:\u00a0 Member of the IEEE and organized a workshop on 8051 microcontroller.\nDemonstrated a \u201cLine Follower\u201d in the National technical fest of BITS-Pilani ,  Hyderabad ,  2012.\nPresented a \u201cGreen Idea\u201d in the National technical fest of BITS-Pilani ,  Goa campus 2012.\nActive member of the NCC (National Cadet Corps) in school and NSS ,  music club at BITS-Pilani. Birla Institute of Technology and Science, Pilani Bachelor's degree,  Electrical and Electronics Engineering , 9.50 2009  \u2013 2013 Graduated with Bachelors in Electrical Engineering. Department topper for 2013 batch.  \nProjects: \nGrowth Monitoring system which measures the height, weight and BMI of students to monitor their health.  \nAlso worked on Floating point adder design in Computer Arithmetic and membership functions to describe Artificial Neural Networks in Fuzzy logic. Activities and Societies:\u00a0 Member of the IEEE and organized a workshop on 8051 microcontroller.\nDemonstrated a \u201cLine Follower\u201d in the National technical fest of BITS-Pilani ,  Hyderabad ,  2012.\nPresented a \u201cGreen Idea\u201d in the National technical fest of BITS-Pilani ,  Goa campus 2012.\nActive member of the NCC (National Cadet Corps) in school and NSS ,  music club at BITS-Pilani. Jubilee Hills public school 97.4% 1996  \u2013 2007 Graduated in 2007. \nSchool topper in All India Secondary School Examination, 2007. \nReceived the 0.1% certificate from the Central board of Secondary Education in the subjects \nMathematics and English. \nReceived \u2018Bala Ratna\u2019 award and \u2018President\u2019s Best Student Award\u2019, for excellence in \nacademics and overall performance during the years 2003 to 2006. Activities and Societies:\u00a0 Active member of National Cadet Corps and the Music club. Achieved awards for various \"National Science Olympiads\" and extra curricular activities from 2003-2006. Jubilee Hills public school 97.4% 1996  \u2013 2007 Graduated in 2007. \nSchool topper in All India Secondary School Examination, 2007. \nReceived the 0.1% certificate from the Central board of Secondary Education in the subjects \nMathematics and English. \nReceived \u2018Bala Ratna\u2019 award and \u2018President\u2019s Best Student Award\u2019, for excellence in \nacademics and overall performance during the years 2003 to 2006. Activities and Societies:\u00a0 Active member of National Cadet Corps and the Music club. Achieved awards for various \"National Science Olympiads\" and extra curricular activities from 2003-2006. Jubilee Hills public school 97.4% 1996  \u2013 2007 Graduated in 2007. \nSchool topper in All India Secondary School Examination, 2007. \nReceived the 0.1% certificate from the Central board of Secondary Education in the subjects \nMathematics and English. \nReceived \u2018Bala Ratna\u2019 award and \u2018President\u2019s Best Student Award\u2019, for excellence in \nacademics and overall performance during the years 2003 to 2006. Activities and Societies:\u00a0 Active member of National Cadet Corps and the Music club. Achieved awards for various \"National Science Olympiads\" and extra curricular activities from 2003-2006. ", "Summary An experienced, results-oriented Baseband Hardware Specialist with expertise in project development of high quality large scale consumer embedded systems. A career longer than 9 years which includes a documented track of excellent results and high rated performances. Main strength is being a focused, self-driven, transparent engineer who can collaborate with other disciplines such as: sourcing, RF, mechanic, and software engineering. Areas of expertise are design for EMC validation, design for testing and design for mass production, schematic capture, PCB layout and routing, troubleshooting and test planning and execution, EM-ASIC, wireless charger, battery interface, USB, user interface design, memory interface, power supplies, high speed high density PCB review, sensors, display and camera interface, I2C,SPMI, DSI, CSI,BSI, SMPS. Summary An experienced, results-oriented Baseband Hardware Specialist with expertise in project development of high quality large scale consumer embedded systems. A career longer than 9 years which includes a documented track of excellent results and high rated performances. Main strength is being a focused, self-driven, transparent engineer who can collaborate with other disciplines such as: sourcing, RF, mechanic, and software engineering. Areas of expertise are design for EMC validation, design for testing and design for mass production, schematic capture, PCB layout and routing, troubleshooting and test planning and execution, EM-ASIC, wireless charger, battery interface, USB, user interface design, memory interface, power supplies, high speed high density PCB review, sensors, display and camera interface, I2C,SPMI, DSI, CSI,BSI, SMPS. An experienced, results-oriented Baseband Hardware Specialist with expertise in project development of high quality large scale consumer embedded systems. A career longer than 9 years which includes a documented track of excellent results and high rated performances. Main strength is being a focused, self-driven, transparent engineer who can collaborate with other disciplines such as: sourcing, RF, mechanic, and software engineering. Areas of expertise are design for EMC validation, design for testing and design for mass production, schematic capture, PCB layout and routing, troubleshooting and test planning and execution, EM-ASIC, wireless charger, battery interface, USB, user interface design, memory interface, power supplies, high speed high density PCB review, sensors, display and camera interface, I2C,SPMI, DSI, CSI,BSI, SMPS. An experienced, results-oriented Baseband Hardware Specialist with expertise in project development of high quality large scale consumer embedded systems. A career longer than 9 years which includes a documented track of excellent results and high rated performances. Main strength is being a focused, self-driven, transparent engineer who can collaborate with other disciplines such as: sourcing, RF, mechanic, and software engineering. Areas of expertise are design for EMC validation, design for testing and design for mass production, schematic capture, PCB layout and routing, troubleshooting and test planning and execution, EM-ASIC, wireless charger, battery interface, USB, user interface design, memory interface, power supplies, high speed high density PCB review, sensors, display and camera interface, I2C,SPMI, DSI, CSI,BSI, SMPS. Experience Lead Hardware Engineer Intel Corporation April 2015  \u2013 Present (5 months) San Francisco Bay Area Hardware Engineer Intel Corporation October 2014  \u2013  March 2015  (6 months) San Francisco Bay Area Baseband Hardware Specialist Microsoft July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Senior Engineer BBHW Microsoft April 2014  \u2013  July 2014  (4 months) Greater San Diego Area Senior Design Engineer Baseband Nokia February 2008  \u2013  April 2014  (6 years 3 months) Greater San Diego Area, USA - Farnborough, UK 1)Senior BBHW engineer at Nokia San Diego \n \nMember of Nokia Baseband Technical experts global network since June 2012. \n \nLumia 928 (Apr2012 - Feb 2013) Senior BBHW Engineer (Design and Validation). \nLumia 900 (Sept 2011 - Apr 2012 ) Senior BBHW Engineer (mostly design validation). \n \n \n \n2) Senior Design Engineer at NOKIA UK since February 2008. \nDuring this experience I\u2019ve been a member of Base Band team working on Nokia Symbian Devices developed in UK. \nRelevant projects: \n \nNokia N79 (February 2008 \u2013 January 2009) Senior Baseband Engineer and FFFB responsible. \nNokia C5-00 (August 2009 \u2013 April 2010) Baseband and EMC Responsible. \nNokia C5-00 (March 2010 \u2013 June 2010) System integration Engineer \nVarious Projects Concepting (July 2010 \u2013 Current) Senior Baseband Engineer and System integration Engineer. Hardware Designer Ducati Sistemi March 2006  \u2013  January 2008  (1 year 11 months) During this experience I\u2019ve consolidated and widened my knowledge as designer. \nI was also kept in touch with many aspects of production like managements of bills of materials, suppliers contacts, and CE standard and certification of my projects. \nRelevant projects: \n \n\u2022\tXwhyre: a tablet Pc based on PXA270 Computer on Module (by Compulab) now working at Coliseum in Rome. It is used to perform guided tour in that place: it allows the visitors to get multimedia contents about Coliseum. I\u2019ve projected motherboard (it consists of a power section both general power system both a switching recharger for lithium batteries, video, audio, memory and other peripheral interfaces like keyboard), sensors board (based on a Texas Instruments MSP430 family microcontroller and equipped of MEMS sensors like a gyroscope, an accelerometer, a digital compass and a Sirf Star III based GPS, it\u2019s a new version of what I\u2019ve projected for my university dissertation) and the recharging system. \n\u2022\t\u201cMonomisura\u201d: a family of industrial low cost measurement instrumentation. This instruments can acquire and visualize Voltage (AC-DC), Current (AC-DC), Frequency and Energy in industrial range (for example 0-600 Vrms). Arithmetic is performed by an 8-bit PIC. Tutor University of Bologna September 2005  \u2013  January 2006  (5 months) Tutor at University of Bologna: course \u201cCalcolatori Elettronici LA\u201d (hardware architecture) owned by Prof. Tullio Salmon Cinotti (year 2005-2006) Contractor ARCES - University of Bologna July 2005  \u2013  October 2005  (4 months) \u201cStudy and use of Doppler-radar sensors to monitoring vehicles traffic\u201d. \nA study of physical principles of these sensors and the project of software and hardware interfaces for these sensors. The software interfaces were both a DLL (language C, Visual Studio 6) both a firmware project (based on a Texas Instruments MSP430 family microcontroller). Contractor University of Bologna March 2005  \u2013  May 2005  (3 months) \u201cDevelopment of a measurements plan for analog interface circuits for inertial sensors used in localization of archaeological sites and execution of that\u201d. \nThese measurements were made using the sensor board that I projected during my thesis and an integration of a firmware project (based on a Texas Instruments MSP430 family microcontroller). \nThis work was supervised by Prof. Tullio Salmon Cinotti. Lead Hardware Engineer Intel Corporation April 2015  \u2013 Present (5 months) San Francisco Bay Area Lead Hardware Engineer Intel Corporation April 2015  \u2013 Present (5 months) San Francisco Bay Area Hardware Engineer Intel Corporation October 2014  \u2013  March 2015  (6 months) San Francisco Bay Area Hardware Engineer Intel Corporation October 2014  \u2013  March 2015  (6 months) San Francisco Bay Area Baseband Hardware Specialist Microsoft July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Baseband Hardware Specialist Microsoft July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Senior Engineer BBHW Microsoft April 2014  \u2013  July 2014  (4 months) Greater San Diego Area Senior Engineer BBHW Microsoft April 2014  \u2013  July 2014  (4 months) Greater San Diego Area Senior Design Engineer Baseband Nokia February 2008  \u2013  April 2014  (6 years 3 months) Greater San Diego Area, USA - Farnborough, UK 1)Senior BBHW engineer at Nokia San Diego \n \nMember of Nokia Baseband Technical experts global network since June 2012. \n \nLumia 928 (Apr2012 - Feb 2013) Senior BBHW Engineer (Design and Validation). \nLumia 900 (Sept 2011 - Apr 2012 ) Senior BBHW Engineer (mostly design validation). \n \n \n \n2) Senior Design Engineer at NOKIA UK since February 2008. \nDuring this experience I\u2019ve been a member of Base Band team working on Nokia Symbian Devices developed in UK. \nRelevant projects: \n \nNokia N79 (February 2008 \u2013 January 2009) Senior Baseband Engineer and FFFB responsible. \nNokia C5-00 (August 2009 \u2013 April 2010) Baseband and EMC Responsible. \nNokia C5-00 (March 2010 \u2013 June 2010) System integration Engineer \nVarious Projects Concepting (July 2010 \u2013 Current) Senior Baseband Engineer and System integration Engineer. Senior Design Engineer Baseband Nokia February 2008  \u2013  April 2014  (6 years 3 months) Greater San Diego Area, USA - Farnborough, UK 1)Senior BBHW engineer at Nokia San Diego \n \nMember of Nokia Baseband Technical experts global network since June 2012. \n \nLumia 928 (Apr2012 - Feb 2013) Senior BBHW Engineer (Design and Validation). \nLumia 900 (Sept 2011 - Apr 2012 ) Senior BBHW Engineer (mostly design validation). \n \n \n \n2) Senior Design Engineer at NOKIA UK since February 2008. \nDuring this experience I\u2019ve been a member of Base Band team working on Nokia Symbian Devices developed in UK. \nRelevant projects: \n \nNokia N79 (February 2008 \u2013 January 2009) Senior Baseband Engineer and FFFB responsible. \nNokia C5-00 (August 2009 \u2013 April 2010) Baseband and EMC Responsible. \nNokia C5-00 (March 2010 \u2013 June 2010) System integration Engineer \nVarious Projects Concepting (July 2010 \u2013 Current) Senior Baseband Engineer and System integration Engineer. Hardware Designer Ducati Sistemi March 2006  \u2013  January 2008  (1 year 11 months) During this experience I\u2019ve consolidated and widened my knowledge as designer. \nI was also kept in touch with many aspects of production like managements of bills of materials, suppliers contacts, and CE standard and certification of my projects. \nRelevant projects: \n \n\u2022\tXwhyre: a tablet Pc based on PXA270 Computer on Module (by Compulab) now working at Coliseum in Rome. It is used to perform guided tour in that place: it allows the visitors to get multimedia contents about Coliseum. I\u2019ve projected motherboard (it consists of a power section both general power system both a switching recharger for lithium batteries, video, audio, memory and other peripheral interfaces like keyboard), sensors board (based on a Texas Instruments MSP430 family microcontroller and equipped of MEMS sensors like a gyroscope, an accelerometer, a digital compass and a Sirf Star III based GPS, it\u2019s a new version of what I\u2019ve projected for my university dissertation) and the recharging system. \n\u2022\t\u201cMonomisura\u201d: a family of industrial low cost measurement instrumentation. This instruments can acquire and visualize Voltage (AC-DC), Current (AC-DC), Frequency and Energy in industrial range (for example 0-600 Vrms). Arithmetic is performed by an 8-bit PIC. Hardware Designer Ducati Sistemi March 2006  \u2013  January 2008  (1 year 11 months) During this experience I\u2019ve consolidated and widened my knowledge as designer. \nI was also kept in touch with many aspects of production like managements of bills of materials, suppliers contacts, and CE standard and certification of my projects. \nRelevant projects: \n \n\u2022\tXwhyre: a tablet Pc based on PXA270 Computer on Module (by Compulab) now working at Coliseum in Rome. It is used to perform guided tour in that place: it allows the visitors to get multimedia contents about Coliseum. I\u2019ve projected motherboard (it consists of a power section both general power system both a switching recharger for lithium batteries, video, audio, memory and other peripheral interfaces like keyboard), sensors board (based on a Texas Instruments MSP430 family microcontroller and equipped of MEMS sensors like a gyroscope, an accelerometer, a digital compass and a Sirf Star III based GPS, it\u2019s a new version of what I\u2019ve projected for my university dissertation) and the recharging system. \n\u2022\t\u201cMonomisura\u201d: a family of industrial low cost measurement instrumentation. This instruments can acquire and visualize Voltage (AC-DC), Current (AC-DC), Frequency and Energy in industrial range (for example 0-600 Vrms). Arithmetic is performed by an 8-bit PIC. Tutor University of Bologna September 2005  \u2013  January 2006  (5 months) Tutor at University of Bologna: course \u201cCalcolatori Elettronici LA\u201d (hardware architecture) owned by Prof. Tullio Salmon Cinotti (year 2005-2006) Tutor University of Bologna September 2005  \u2013  January 2006  (5 months) Tutor at University of Bologna: course \u201cCalcolatori Elettronici LA\u201d (hardware architecture) owned by Prof. Tullio Salmon Cinotti (year 2005-2006) Contractor ARCES - University of Bologna July 2005  \u2013  October 2005  (4 months) \u201cStudy and use of Doppler-radar sensors to monitoring vehicles traffic\u201d. \nA study of physical principles of these sensors and the project of software and hardware interfaces for these sensors. The software interfaces were both a DLL (language C, Visual Studio 6) both a firmware project (based on a Texas Instruments MSP430 family microcontroller). Contractor ARCES - University of Bologna July 2005  \u2013  October 2005  (4 months) \u201cStudy and use of Doppler-radar sensors to monitoring vehicles traffic\u201d. \nA study of physical principles of these sensors and the project of software and hardware interfaces for these sensors. The software interfaces were both a DLL (language C, Visual Studio 6) both a firmware project (based on a Texas Instruments MSP430 family microcontroller). Contractor University of Bologna March 2005  \u2013  May 2005  (3 months) \u201cDevelopment of a measurements plan for analog interface circuits for inertial sensors used in localization of archaeological sites and execution of that\u201d. \nThese measurements were made using the sensor board that I projected during my thesis and an integration of a firmware project (based on a Texas Instruments MSP430 family microcontroller). \nThis work was supervised by Prof. Tullio Salmon Cinotti. Contractor University of Bologna March 2005  \u2013  May 2005  (3 months) \u201cDevelopment of a measurements plan for analog interface circuits for inertial sensors used in localization of archaeological sites and execution of that\u201d. \nThese measurements were made using the sensor board that I projected during my thesis and an integration of a firmware project (based on a Texas Instruments MSP430 family microcontroller). \nThis work was supervised by Prof. Tullio Salmon Cinotti. Languages English Full professional proficiency Italian Native or bilingual proficiency English Full professional proficiency Italian Native or bilingual proficiency English Full professional proficiency Italian Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills PCB design Baseband Embedded Systems Sensors Microcontrollers Analog C Hardware Architecture Analog Circuit Design Firmware Debugging Schematic Capture Integrated Circuit... Embedded C Visual Studio Digital Signal... Mobile Devices Testing Electronics Bluetooth Integration Signal Processing Simulations Embedded Software RF Hardware VHDL Wireless ASIC Mobile Technology Symbian LTE GSM ARM FPGA WCDMA Mobile Communications Mixed Signal USB I2C System Architecture Signal Integrity System Design Digital Electronics Circuit Design PCB Design Electrical Engineering Consumer Electronics Mobile Applications R&D See 35+ \u00a0 \u00a0 See less Skills  PCB design Baseband Embedded Systems Sensors Microcontrollers Analog C Hardware Architecture Analog Circuit Design Firmware Debugging Schematic Capture Integrated Circuit... Embedded C Visual Studio Digital Signal... Mobile Devices Testing Electronics Bluetooth Integration Signal Processing Simulations Embedded Software RF Hardware VHDL Wireless ASIC Mobile Technology Symbian LTE GSM ARM FPGA WCDMA Mobile Communications Mixed Signal USB I2C System Architecture Signal Integrity System Design Digital Electronics Circuit Design PCB Design Electrical Engineering Consumer Electronics Mobile Applications R&D See 35+ \u00a0 \u00a0 See less PCB design Baseband Embedded Systems Sensors Microcontrollers Analog C Hardware Architecture Analog Circuit Design Firmware Debugging Schematic Capture Integrated Circuit... Embedded C Visual Studio Digital Signal... Mobile Devices Testing Electronics Bluetooth Integration Signal Processing Simulations Embedded Software RF Hardware VHDL Wireless ASIC Mobile Technology Symbian LTE GSM ARM FPGA WCDMA Mobile Communications Mixed Signal USB I2C System Architecture Signal Integrity System Design Digital Electronics Circuit Design PCB Design Electrical Engineering Consumer Electronics Mobile Applications R&D See 35+ \u00a0 \u00a0 See less PCB design Baseband Embedded Systems Sensors Microcontrollers Analog C Hardware Architecture Analog Circuit Design Firmware Debugging Schematic Capture Integrated Circuit... Embedded C Visual Studio Digital Signal... Mobile Devices Testing Electronics Bluetooth Integration Signal Processing Simulations Embedded Software RF Hardware VHDL Wireless ASIC Mobile Technology Symbian LTE GSM ARM FPGA WCDMA Mobile Communications Mixed Signal USB I2C System Architecture Signal Integrity System Design Digital Electronics Circuit Design PCB Design Electrical Engineering Consumer Electronics Mobile Applications R&D See 35+ \u00a0 \u00a0 See less Education Universit\u00e0 di Bologna Master Degree,  Electronics Engineering 2002  \u2013 2005 Final mark: 103/110 \nDissertation: \"A MULTISENSOR BOARD FOR MOBILE APPLICATIONS \".  \nIt\u2019s an experimental thesis about localization and reconstruction of the human movements. It consists of the realization of a prototype board based on a microcontroller and equipped of integrated sensors (gyroscope, accelerometer, compass, and gps). Universit\u00e0 di Bologna Master Degree,  Electronics Engineering 2002  \u2013 2005 Final mark: 103/110 \nDissertation: \"A MULTISENSOR BOARD FOR MOBILE APPLICATIONS \".  \nIt\u2019s an experimental thesis about localization and reconstruction of the human movements. It consists of the realization of a prototype board based on a microcontroller and equipped of integrated sensors (gyroscope, accelerometer, compass, and gps). Universit\u00e0 di Bologna Master Degree,  Electronics Engineering 2002  \u2013 2005 Final mark: 103/110 \nDissertation: \"A MULTISENSOR BOARD FOR MOBILE APPLICATIONS \".  \nIt\u2019s an experimental thesis about localization and reconstruction of the human movements. It consists of the realization of a prototype board based on a microcontroller and equipped of integrated sensors (gyroscope, accelerometer, compass, and gps). Universit\u00e0 di Bologna Master Degree,  Electronics Engineering 2002  \u2013 2005 Final mark: 103/110 \nDissertation: \"A MULTISENSOR BOARD FOR MOBILE APPLICATIONS \".  \nIt\u2019s an experimental thesis about localization and reconstruction of the human movements. It consists of the realization of a prototype board based on a microcontroller and equipped of integrated sensors (gyroscope, accelerometer, compass, and gps). Honors & Awards Kudos Award 2010 Kudos Award 2010 Kudos Award 2010 Kudos Award 2010 ", "Summary Hi, thank you for spending your time to review my profile! \n \nI'm currently a Hardware Engineer at Intel Corporation. Please refer to my other sections for detail information about my work and academic experience. Let me know if I can provide you with any further information. I could be reached at chenranmin@gmail.com. \n \nBest Regards, \n \nAmie Ranmin Chen Summary Hi, thank you for spending your time to review my profile! \n \nI'm currently a Hardware Engineer at Intel Corporation. Please refer to my other sections for detail information about my work and academic experience. Let me know if I can provide you with any further information. I could be reached at chenranmin@gmail.com. \n \nBest Regards, \n \nAmie Ranmin Chen Hi, thank you for spending your time to review my profile! \n \nI'm currently a Hardware Engineer at Intel Corporation. Please refer to my other sections for detail information about my work and academic experience. Let me know if I can provide you with any further information. I could be reached at chenranmin@gmail.com. \n \nBest Regards, \n \nAmie Ranmin Chen Hi, thank you for spending your time to review my profile! \n \nI'm currently a Hardware Engineer at Intel Corporation. Please refer to my other sections for detail information about my work and academic experience. Let me know if I can provide you with any further information. I could be reached at chenranmin@gmail.com. \n \nBest Regards, \n \nAmie Ranmin Chen Experience Hardware Engineer Intel Corporation June 2015  \u2013 Present (3 months) Folsom Teaching Assistant Purdue University January 2012  \u2013  May 2013  (1 year 5 months) West Lafayette, Indiana Area Teaching Assistant for ECE362 (Microprocessor System & Interface). \nTeaching Assistant for ECE270 (Digital System Design). \n \nResponsibilities including holding a mini-lecture before each weekly lab section, going through the lab material, instructing students to complete their lab or projects and holding evening hours. Hardware Engineer Intel Corporation June 2015  \u2013 Present (3 months) Folsom Hardware Engineer Intel Corporation June 2015  \u2013 Present (3 months) Folsom Teaching Assistant Purdue University January 2012  \u2013  May 2013  (1 year 5 months) West Lafayette, Indiana Area Teaching Assistant for ECE362 (Microprocessor System & Interface). \nTeaching Assistant for ECE270 (Digital System Design). \n \nResponsibilities including holding a mini-lecture before each weekly lab section, going through the lab material, instructing students to complete their lab or projects and holding evening hours. Teaching Assistant Purdue University January 2012  \u2013  May 2013  (1 year 5 months) West Lafayette, Indiana Area Teaching Assistant for ECE362 (Microprocessor System & Interface). \nTeaching Assistant for ECE270 (Digital System Design). \n \nResponsibilities including holding a mini-lecture before each weekly lab section, going through the lab material, instructing students to complete their lab or projects and holding evening hours. Languages English Chinese Japanese Cantonese English Chinese Japanese Cantonese English Chinese Japanese Cantonese Skills Embedded Systems Matlab Digital Electronics Circuit Design Verilog VLSI C ModelSim ASIC Assembly Language Digital Circuit Design Pspice Synopsys tools C++ Cadence Eagle PCB Java FPGA SPICE CMOS Electrical Engineering Microprocessors See 7+ \u00a0 \u00a0 See less Skills  Embedded Systems Matlab Digital Electronics Circuit Design Verilog VLSI C ModelSim ASIC Assembly Language Digital Circuit Design Pspice Synopsys tools C++ Cadence Eagle PCB Java FPGA SPICE CMOS Electrical Engineering Microprocessors See 7+ \u00a0 \u00a0 See less Embedded Systems Matlab Digital Electronics Circuit Design Verilog VLSI C ModelSim ASIC Assembly Language Digital Circuit Design Pspice Synopsys tools C++ Cadence Eagle PCB Java FPGA SPICE CMOS Electrical Engineering Microprocessors See 7+ \u00a0 \u00a0 See less Embedded Systems Matlab Digital Electronics Circuit Design Verilog VLSI C ModelSim ASIC Assembly Language Digital Circuit Design Pspice Synopsys tools C++ Cadence Eagle PCB Java FPGA SPICE CMOS Electrical Engineering Microprocessors See 7+ \u00a0 \u00a0 See less Education UCLA Master of Science (M.S.),  Electrical Engineering 2013  \u2013 2015 Tracks in Circuits and Embedded Systems Purdue University Bachelor of Science (B.S.),  Electrical Engineering , 3.80/4.00 2010  \u2013 2013 Minors in Economics UCLA Master of Science (M.S.),  Electrical Engineering 2013  \u2013 2015 Tracks in Circuits and Embedded Systems UCLA Master of Science (M.S.),  Electrical Engineering 2013  \u2013 2015 Tracks in Circuits and Embedded Systems UCLA Master of Science (M.S.),  Electrical Engineering 2013  \u2013 2015 Tracks in Circuits and Embedded Systems Purdue University Bachelor of Science (B.S.),  Electrical Engineering , 3.80/4.00 2010  \u2013 2013 Minors in Economics Purdue University Bachelor of Science (B.S.),  Electrical Engineering , 3.80/4.00 2010  \u2013 2013 Minors in Economics Purdue University Bachelor of Science (B.S.),  Electrical Engineering , 3.80/4.00 2010  \u2013 2013 Minors in Economics Honors & Awards Charles Brown ECE Scholarship September 2012 Society of Women Engineers Merit Award September 2012 Charles Brown ECE Scholarship September 2012 Charles Brown ECE Scholarship September 2012 Charles Brown ECE Scholarship September 2012 Society of Women Engineers Merit Award September 2012 Society of Women Engineers Merit Award September 2012 Society of Women Engineers Merit Award September 2012 ", "Skills Microprocessors ASIC Perl Verilog Semiconductors Computer Architecture Simulations Engineering Logic Design Characterization VLSI DFT SystemVerilog RTL design Hardware Architecture Integrated Circuit... IC Debugging SoC RTL Design See 5+ \u00a0 \u00a0 See less Skills  Microprocessors ASIC Perl Verilog Semiconductors Computer Architecture Simulations Engineering Logic Design Characterization VLSI DFT SystemVerilog RTL design Hardware Architecture Integrated Circuit... IC Debugging SoC RTL Design See 5+ \u00a0 \u00a0 See less Microprocessors ASIC Perl Verilog Semiconductors Computer Architecture Simulations Engineering Logic Design Characterization VLSI DFT SystemVerilog RTL design Hardware Architecture Integrated Circuit... IC Debugging SoC RTL Design See 5+ \u00a0 \u00a0 See less Microprocessors ASIC Perl Verilog Semiconductors Computer Architecture Simulations Engineering Logic Design Characterization VLSI DFT SystemVerilog RTL design Hardware Architecture Integrated Circuit... IC Debugging SoC RTL Design See 5+ \u00a0 \u00a0 See less ", "Summary 11+ years in the PC, Consumer Electronics, and Tech Industries \n \nGroup Management \n- 5+ years experience group managing (Product, Technical Accounts, & Engineering groups) \n \nProduct Management \n- 2+ years experience in security, biometrics, and identity solutions for Consumer OEMs worldwide \n- Balance between protection, UX, and ecommerce conversions \n- 2 years experience leading new OEMs into the PC industry from product portfolio through launch and sustaining (Ultrabooks, Notebooks, & AIOs) \n \nProgram Management \n- 6+ years experience leading several successful laptop technologies including leading forums across cross-disiplinary groups \n- 2 years experience leading new OEMs into the PC industry, managing schedules and bug fixes between OEM/ODM/Vendors/Suppliers \n \nStrategic Partnership Management & Enabling \n- 6+ years of technical enabling of technologies to OEMs, ODMs, and vendors \n- 2+ years of partner product and pre-sales to OEMs, ODMs, and vendors \n- 7+ years of experience as an avid traveler (~100k miles a year) working with internal and external professionals in every world wide geo (APAC, EMEA, LTAM, NA, etc.) \n \nPublic Speaking \n- 7 years of speaking at technology conferences in front of audiences that span from executives to engineers to public journalists and PR (Ex. Speaker for technical sessions at the Intel Developers Forum (IDF) for multiple years) \n \nTechnical \n- 11+ years of technical product delivery \n- 2+ years in security & identity (SW & HW) \n- 8+ years in power and thermal management; balance between system performance, battery life, acoustics, and form factor \n \nSpecialties: Group Management, Product Management, Partnership Management, Public Speaking, Laptop design and product cycle from womb to tomb Summary 11+ years in the PC, Consumer Electronics, and Tech Industries \n \nGroup Management \n- 5+ years experience group managing (Product, Technical Accounts, & Engineering groups) \n \nProduct Management \n- 2+ years experience in security, biometrics, and identity solutions for Consumer OEMs worldwide \n- Balance between protection, UX, and ecommerce conversions \n- 2 years experience leading new OEMs into the PC industry from product portfolio through launch and sustaining (Ultrabooks, Notebooks, & AIOs) \n \nProgram Management \n- 6+ years experience leading several successful laptop technologies including leading forums across cross-disiplinary groups \n- 2 years experience leading new OEMs into the PC industry, managing schedules and bug fixes between OEM/ODM/Vendors/Suppliers \n \nStrategic Partnership Management & Enabling \n- 6+ years of technical enabling of technologies to OEMs, ODMs, and vendors \n- 2+ years of partner product and pre-sales to OEMs, ODMs, and vendors \n- 7+ years of experience as an avid traveler (~100k miles a year) working with internal and external professionals in every world wide geo (APAC, EMEA, LTAM, NA, etc.) \n \nPublic Speaking \n- 7 years of speaking at technology conferences in front of audiences that span from executives to engineers to public journalists and PR (Ex. Speaker for technical sessions at the Intel Developers Forum (IDF) for multiple years) \n \nTechnical \n- 11+ years of technical product delivery \n- 2+ years in security & identity (SW & HW) \n- 8+ years in power and thermal management; balance between system performance, battery life, acoustics, and form factor \n \nSpecialties: Group Management, Product Management, Partnership Management, Public Speaking, Laptop design and product cycle from womb to tomb 11+ years in the PC, Consumer Electronics, and Tech Industries \n \nGroup Management \n- 5+ years experience group managing (Product, Technical Accounts, & Engineering groups) \n \nProduct Management \n- 2+ years experience in security, biometrics, and identity solutions for Consumer OEMs worldwide \n- Balance between protection, UX, and ecommerce conversions \n- 2 years experience leading new OEMs into the PC industry from product portfolio through launch and sustaining (Ultrabooks, Notebooks, & AIOs) \n \nProgram Management \n- 6+ years experience leading several successful laptop technologies including leading forums across cross-disiplinary groups \n- 2 years experience leading new OEMs into the PC industry, managing schedules and bug fixes between OEM/ODM/Vendors/Suppliers \n \nStrategic Partnership Management & Enabling \n- 6+ years of technical enabling of technologies to OEMs, ODMs, and vendors \n- 2+ years of partner product and pre-sales to OEMs, ODMs, and vendors \n- 7+ years of experience as an avid traveler (~100k miles a year) working with internal and external professionals in every world wide geo (APAC, EMEA, LTAM, NA, etc.) \n \nPublic Speaking \n- 7 years of speaking at technology conferences in front of audiences that span from executives to engineers to public journalists and PR (Ex. Speaker for technical sessions at the Intel Developers Forum (IDF) for multiple years) \n \nTechnical \n- 11+ years of technical product delivery \n- 2+ years in security & identity (SW & HW) \n- 8+ years in power and thermal management; balance between system performance, battery life, acoustics, and form factor \n \nSpecialties: Group Management, Product Management, Partnership Management, Public Speaking, Laptop design and product cycle from womb to tomb 11+ years in the PC, Consumer Electronics, and Tech Industries \n \nGroup Management \n- 5+ years experience group managing (Product, Technical Accounts, & Engineering groups) \n \nProduct Management \n- 2+ years experience in security, biometrics, and identity solutions for Consumer OEMs worldwide \n- Balance between protection, UX, and ecommerce conversions \n- 2 years experience leading new OEMs into the PC industry from product portfolio through launch and sustaining (Ultrabooks, Notebooks, & AIOs) \n \nProgram Management \n- 6+ years experience leading several successful laptop technologies including leading forums across cross-disiplinary groups \n- 2 years experience leading new OEMs into the PC industry, managing schedules and bug fixes between OEM/ODM/Vendors/Suppliers \n \nStrategic Partnership Management & Enabling \n- 6+ years of technical enabling of technologies to OEMs, ODMs, and vendors \n- 2+ years of partner product and pre-sales to OEMs, ODMs, and vendors \n- 7+ years of experience as an avid traveler (~100k miles a year) working with internal and external professionals in every world wide geo (APAC, EMEA, LTAM, NA, etc.) \n \nPublic Speaking \n- 7 years of speaking at technology conferences in front of audiences that span from executives to engineers to public journalists and PR (Ex. Speaker for technical sessions at the Intel Developers Forum (IDF) for multiple years) \n \nTechnical \n- 11+ years of technical product delivery \n- 2+ years in security & identity (SW & HW) \n- 8+ years in power and thermal management; balance between system performance, battery life, acoustics, and form factor \n \nSpecialties: Group Management, Product Management, Partnership Management, Public Speaking, Laptop design and product cycle from womb to tomb Languages   Skills Program Management Product Evangelism Public Speaking Cross-functional Team... Partner Relationship... Product Development International Business Strategic Partnerships Product Management Computer Hardware Technical Enablement Engineering Management Product Marketing Product Lifecycle... Go-to-market Strategy Cloud Computing Business Development Project Management Manufacturing Management Processors Intel Semiconductors Embedded Systems Strategy Firmware Hardware SoC Consumer Electronics Wireless Debugging Technical Marketing Mobile Devices Computer Architecture Security System Architecture Product Planning Product Launch Business Alliances See 24+ \u00a0 \u00a0 See less Skills  Program Management Product Evangelism Public Speaking Cross-functional Team... Partner Relationship... Product Development International Business Strategic Partnerships Product Management Computer Hardware Technical Enablement Engineering Management Product Marketing Product Lifecycle... Go-to-market Strategy Cloud Computing Business Development Project Management Manufacturing Management Processors Intel Semiconductors Embedded Systems Strategy Firmware Hardware SoC Consumer Electronics Wireless Debugging Technical Marketing Mobile Devices Computer Architecture Security System Architecture Product Planning Product Launch Business Alliances See 24+ \u00a0 \u00a0 See less Program Management Product Evangelism Public Speaking Cross-functional Team... Partner Relationship... Product Development International Business Strategic Partnerships Product Management Computer Hardware Technical Enablement Engineering Management Product Marketing Product Lifecycle... Go-to-market Strategy Cloud Computing Business Development Project Management Manufacturing Management Processors Intel Semiconductors Embedded Systems Strategy Firmware Hardware SoC Consumer Electronics Wireless Debugging Technical Marketing Mobile Devices Computer Architecture Security System Architecture Product Planning Product Launch Business Alliances See 24+ \u00a0 \u00a0 See less Program Management Product Evangelism Public Speaking Cross-functional Team... Partner Relationship... Product Development International Business Strategic Partnerships Product Management Computer Hardware Technical Enablement Engineering Management Product Marketing Product Lifecycle... Go-to-market Strategy Cloud Computing Business Development Project Management Manufacturing Management Processors Intel Semiconductors Embedded Systems Strategy Firmware Hardware SoC Consumer Electronics Wireless Debugging Technical Marketing Mobile Devices Computer Architecture Security System Architecture Product Planning Product Launch Business Alliances See 24+ \u00a0 \u00a0 See less Honors & Awards ", "Experience Hardware Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Hardware/ System design for next generation mobile platforms such as Ultrabooks, 2-in-1's etc. Hardware Engineer Intel Corporation June 2007  \u2013  July 2014  (7 years 2 months) Hardware and board level design of 2 and 4 socket server platforms. Hardware Engineer Intel Corporation December 2005  \u2013  May 2007  (1 year 6 months) Board design for high end Desktop boards. Hardware Engineer Dell June 2002  \u2013  November 2005  (3 years 6 months) Hardware Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Hardware/ System design for next generation mobile platforms such as Ultrabooks, 2-in-1's etc. Hardware Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Hardware/ System design for next generation mobile platforms such as Ultrabooks, 2-in-1's etc. Hardware Engineer Intel Corporation June 2007  \u2013  July 2014  (7 years 2 months) Hardware and board level design of 2 and 4 socket server platforms. Hardware Engineer Intel Corporation June 2007  \u2013  July 2014  (7 years 2 months) Hardware and board level design of 2 and 4 socket server platforms. Hardware Engineer Intel Corporation December 2005  \u2013  May 2007  (1 year 6 months) Board design for high end Desktop boards. Hardware Engineer Intel Corporation December 2005  \u2013  May 2007  (1 year 6 months) Board design for high end Desktop boards. Hardware Engineer Dell June 2002  \u2013  November 2005  (3 years 6 months) Hardware Engineer Dell June 2002  \u2013  November 2005  (3 years 6 months) Skills Debugging Hardware Servers Embedded Systems Verilog Hardware Architecture Grassroots Testing Electronics Radon System Architecture PCB Design Radon Measurement Semiconductors Firmware Skills  Debugging Hardware Servers Embedded Systems Verilog Hardware Architecture Grassroots Testing Electronics Radon System Architecture PCB Design Radon Measurement Semiconductors Firmware Debugging Hardware Servers Embedded Systems Verilog Hardware Architecture Grassroots Testing Electronics Radon System Architecture PCB Design Radon Measurement Semiconductors Firmware Debugging Hardware Servers Embedded Systems Verilog Hardware Architecture Grassroots Testing Electronics Radon System Architecture PCB Design Radon Measurement Semiconductors Firmware Education The University of Texas at Austin MSEE,  Electrical & Computer Engineering 2000  \u2013 2002 College of Engineering Pune BE,  Electrical Engineering 1995  \u2013 1999 The University of Texas at Austin MSEE,  Electrical & Computer Engineering 2000  \u2013 2002 The University of Texas at Austin MSEE,  Electrical & Computer Engineering 2000  \u2013 2002 The University of Texas at Austin MSEE,  Electrical & Computer Engineering 2000  \u2013 2002 College of Engineering Pune BE,  Electrical Engineering 1995  \u2013 1999 College of Engineering Pune BE,  Electrical Engineering 1995  \u2013 1999 College of Engineering Pune BE,  Electrical Engineering 1995  \u2013 1999 ", "Skills ASIC Simulations Verilog SystemVerilog Debugging RTL design Functional Verification SoC VMM UVM OVM Perl RTL verification Ethernet IP L2/L3 protocols Leadership EDA Open Verification... See 3+ \u00a0 \u00a0 See less Skills  ASIC Simulations Verilog SystemVerilog Debugging RTL design Functional Verification SoC VMM UVM OVM Perl RTL verification Ethernet IP L2/L3 protocols Leadership EDA Open Verification... See 3+ \u00a0 \u00a0 See less ASIC Simulations Verilog SystemVerilog Debugging RTL design Functional Verification SoC VMM UVM OVM Perl RTL verification Ethernet IP L2/L3 protocols Leadership EDA Open Verification... See 3+ \u00a0 \u00a0 See less ASIC Simulations Verilog SystemVerilog Debugging RTL design Functional Verification SoC VMM UVM OVM Perl RTL verification Ethernet IP L2/L3 protocols Leadership EDA Open Verification... See 3+ \u00a0 \u00a0 See less ", "Experience Engineering Manager Intel Corporation January 2015  \u2013 Present (8 months) Hillsboro, OR Sr. Platform Hardware Engineer Intel Corporation September 2013  \u2013 Present (2 years) Hillsboro, OR Provided hardware architecture for multiple camera imaging solution. Worked with several external vendors to design custom camera modules, responsible for delivering proof of concept platform. \n \nHardware architect for various Internet of Things devices. Responsible for entire hardware design, power on and hand off to software teams. Hardware Engineer Intel Corporation May 2011  \u2013  September 2013  (2 years 5 months) Hillsboro, OR Provided technical leadership for mobile display and touch solutions \n \nResponsible for educating IAG on display and touch technologies \n \nPerformed hands-on debugging and powered on displays used in Intel form factor designs \n \nWorked with external suppliers on advanced R&D proof of concept projects for mobile applications \n \nWorked with Intel Capital to provide due diligence on potential Intel investments \n \nCollaborated with Intel silicon architects on future SOC features \n \nInterfaced with display and touch suppliers to gather roadmaps used to predict industry trends and provide management with product recommendations \n \nProvided specifications for displays and touch solutions used in FFRD Sr. Hardware Engineer Harmonic, Inc. June 2007  \u2013  April 2011  (3 years 11 months) Hardware Engineer Apcon, Inc. February 2007  \u2013  May 2007  (4 months) Hardware Engineer Intel Corporation January 2006  \u2013  February 2007  (1 year 2 months) Hardware Engineer Circadiant Systems, Inc 2000  \u2013  2005  (5 years) Hardware Design Engineer Agere Systems 2000  \u2013  2000  (less than a year) Digital Design Engineer Psion Teklogix Inc. 1999  \u2013  2000  (1 year) FPGA Designer Leitch Technology 1998  \u2013  1998  (less than a year) Engineering Manager Intel Corporation January 2015  \u2013 Present (8 months) Hillsboro, OR Engineering Manager Intel Corporation January 2015  \u2013 Present (8 months) Hillsboro, OR Sr. Platform Hardware Engineer Intel Corporation September 2013  \u2013 Present (2 years) Hillsboro, OR Provided hardware architecture for multiple camera imaging solution. Worked with several external vendors to design custom camera modules, responsible for delivering proof of concept platform. \n \nHardware architect for various Internet of Things devices. Responsible for entire hardware design, power on and hand off to software teams. Sr. Platform Hardware Engineer Intel Corporation September 2013  \u2013 Present (2 years) Hillsboro, OR Provided hardware architecture for multiple camera imaging solution. Worked with several external vendors to design custom camera modules, responsible for delivering proof of concept platform. \n \nHardware architect for various Internet of Things devices. Responsible for entire hardware design, power on and hand off to software teams. Hardware Engineer Intel Corporation May 2011  \u2013  September 2013  (2 years 5 months) Hillsboro, OR Provided technical leadership for mobile display and touch solutions \n \nResponsible for educating IAG on display and touch technologies \n \nPerformed hands-on debugging and powered on displays used in Intel form factor designs \n \nWorked with external suppliers on advanced R&D proof of concept projects for mobile applications \n \nWorked with Intel Capital to provide due diligence on potential Intel investments \n \nCollaborated with Intel silicon architects on future SOC features \n \nInterfaced with display and touch suppliers to gather roadmaps used to predict industry trends and provide management with product recommendations \n \nProvided specifications for displays and touch solutions used in FFRD Hardware Engineer Intel Corporation May 2011  \u2013  September 2013  (2 years 5 months) Hillsboro, OR Provided technical leadership for mobile display and touch solutions \n \nResponsible for educating IAG on display and touch technologies \n \nPerformed hands-on debugging and powered on displays used in Intel form factor designs \n \nWorked with external suppliers on advanced R&D proof of concept projects for mobile applications \n \nWorked with Intel Capital to provide due diligence on potential Intel investments \n \nCollaborated with Intel silicon architects on future SOC features \n \nInterfaced with display and touch suppliers to gather roadmaps used to predict industry trends and provide management with product recommendations \n \nProvided specifications for displays and touch solutions used in FFRD Sr. Hardware Engineer Harmonic, Inc. June 2007  \u2013  April 2011  (3 years 11 months) Sr. Hardware Engineer Harmonic, Inc. June 2007  \u2013  April 2011  (3 years 11 months) Hardware Engineer Apcon, Inc. February 2007  \u2013  May 2007  (4 months) Hardware Engineer Apcon, Inc. February 2007  \u2013  May 2007  (4 months) Hardware Engineer Intel Corporation January 2006  \u2013  February 2007  (1 year 2 months) Hardware Engineer Intel Corporation January 2006  \u2013  February 2007  (1 year 2 months) Hardware Engineer Circadiant Systems, Inc 2000  \u2013  2005  (5 years) Hardware Engineer Circadiant Systems, Inc 2000  \u2013  2005  (5 years) Hardware Design Engineer Agere Systems 2000  \u2013  2000  (less than a year) Hardware Design Engineer Agere Systems 2000  \u2013  2000  (less than a year) Digital Design Engineer Psion Teklogix Inc. 1999  \u2013  2000  (1 year) Digital Design Engineer Psion Teklogix Inc. 1999  \u2013  2000  (1 year) FPGA Designer Leitch Technology 1998  \u2013  1998  (less than a year) FPGA Designer Leitch Technology 1998  \u2013  1998  (less than a year) Skills Verilog FPGA Hardware Architecture Embedded Systems Debugging Semiconductors ASIC Device Drivers Firmware PCB design Analog Hardware Testing Simulations SoC Integrated Circuit... IC Digital Signal... Embedded Software Processors See 5+ \u00a0 \u00a0 See less Skills  Verilog FPGA Hardware Architecture Embedded Systems Debugging Semiconductors ASIC Device Drivers Firmware PCB design Analog Hardware Testing Simulations SoC Integrated Circuit... IC Digital Signal... Embedded Software Processors See 5+ \u00a0 \u00a0 See less Verilog FPGA Hardware Architecture Embedded Systems Debugging Semiconductors ASIC Device Drivers Firmware PCB design Analog Hardware Testing Simulations SoC Integrated Circuit... IC Digital Signal... Embedded Software Processors See 5+ \u00a0 \u00a0 See less Verilog FPGA Hardware Architecture Embedded Systems Debugging Semiconductors ASIC Device Drivers Firmware PCB design Analog Hardware Testing Simulations SoC Integrated Circuit... IC Digital Signal... Embedded Software Processors See 5+ \u00a0 \u00a0 See less Education University of Waterloo 1994  \u2013 1999 St. A's University of Waterloo 1994  \u2013 1999 University of Waterloo 1994  \u2013 1999 University of Waterloo 1994  \u2013 1999 St. A's St. A's St. A's Honors & Awards Additional Honors & Awards Patent 7434116: Unitary testing apparatus for performing bit error rate measurements on optical components Additional Honors & Awards Patent 7434116: Unitary testing apparatus for performing bit error rate measurements on optical components Additional Honors & Awards Patent 7434116: Unitary testing apparatus for performing bit error rate measurements on optical components Additional Honors & Awards Patent 7434116: Unitary testing apparatus for performing bit error rate measurements on optical components ", "Summary Senior Design Engineer with solid core of ASIC, FPGA, high speed signaling, and PCB design experience as well as complementary skills in DSP, analog, RF, and embedded SW. Creative problem-solver who excels at leading small cross-functional teams to deliver innovative technology. Repeatedly recognized for high quality results. Summary Senior Design Engineer with solid core of ASIC, FPGA, high speed signaling, and PCB design experience as well as complementary skills in DSP, analog, RF, and embedded SW. Creative problem-solver who excels at leading small cross-functional teams to deliver innovative technology. Repeatedly recognized for high quality results. Senior Design Engineer with solid core of ASIC, FPGA, high speed signaling, and PCB design experience as well as complementary skills in DSP, analog, RF, and embedded SW. Creative problem-solver who excels at leading small cross-functional teams to deliver innovative technology. Repeatedly recognized for high quality results. Senior Design Engineer with solid core of ASIC, FPGA, high speed signaling, and PCB design experience as well as complementary skills in DSP, analog, RF, and embedded SW. Creative problem-solver who excels at leading small cross-functional teams to deliver innovative technology. Repeatedly recognized for high quality results. Experience Senior Hardware Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro, Oregon Wireless system design Senior Hardware Engineer Intel Labs 2001  \u2013  2013  (12 years) Hillsboro, Oregon Developed a millimeter wave wireless point to point prototype. \nDeveloped research prototypes of 802.16 base-station, and 802.11ad PHY. \nDesigned a novel multi-stream and multi-protocol Viterbi decoder in SystemC. \nDeveloped a 480Mbps prototype modem for ultrawideband (UWB) wireless research. Senior Hardware Engineer Intel 1998  \u2013  2001  (3 years) Hillsboro, Oregon Led design teams in FPGA and ASIC development and directed system validation for residential networking gateways. Hardware Engineer Intel Corporation April 1993  \u2013  1998  (5 years) Hillsboro, Oregon Developed ASIC designs for PC network interfaces \nDeveloped system simulations and high volume production test vectors for server chipset PCI interface Senior Hardware Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro, Oregon Wireless system design Senior Hardware Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro, Oregon Wireless system design Senior Hardware Engineer Intel Labs 2001  \u2013  2013  (12 years) Hillsboro, Oregon Developed a millimeter wave wireless point to point prototype. \nDeveloped research prototypes of 802.16 base-station, and 802.11ad PHY. \nDesigned a novel multi-stream and multi-protocol Viterbi decoder in SystemC. \nDeveloped a 480Mbps prototype modem for ultrawideband (UWB) wireless research. Senior Hardware Engineer Intel Labs 2001  \u2013  2013  (12 years) Hillsboro, Oregon Developed a millimeter wave wireless point to point prototype. \nDeveloped research prototypes of 802.16 base-station, and 802.11ad PHY. \nDesigned a novel multi-stream and multi-protocol Viterbi decoder in SystemC. \nDeveloped a 480Mbps prototype modem for ultrawideband (UWB) wireless research. Senior Hardware Engineer Intel 1998  \u2013  2001  (3 years) Hillsboro, Oregon Led design teams in FPGA and ASIC development and directed system validation for residential networking gateways. Senior Hardware Engineer Intel 1998  \u2013  2001  (3 years) Hillsboro, Oregon Led design teams in FPGA and ASIC development and directed system validation for residential networking gateways. Hardware Engineer Intel Corporation April 1993  \u2013  1998  (5 years) Hillsboro, Oregon Developed ASIC designs for PC network interfaces \nDeveloped system simulations and high volume production test vectors for server chipset PCI interface Hardware Engineer Intel Corporation April 1993  \u2013  1998  (5 years) Hillsboro, Oregon Developed ASIC designs for PC network interfaces \nDeveloped system simulations and high volume production test vectors for server chipset PCI interface Skills RTL design FPGA Verilog ASIC VHDL SoC Debugging Functional Verification Logic Design Physical Layer Integrated Circuit... Embedded Systems Matlab Wireless Communications... RF Engineering Python Hardware Architecture Microprocessors Signal Integrity RTL coding VLSI ModelSim See 7+ \u00a0 \u00a0 See less Skills  RTL design FPGA Verilog ASIC VHDL SoC Debugging Functional Verification Logic Design Physical Layer Integrated Circuit... Embedded Systems Matlab Wireless Communications... RF Engineering Python Hardware Architecture Microprocessors Signal Integrity RTL coding VLSI ModelSim See 7+ \u00a0 \u00a0 See less RTL design FPGA Verilog ASIC VHDL SoC Debugging Functional Verification Logic Design Physical Layer Integrated Circuit... Embedded Systems Matlab Wireless Communications... RF Engineering Python Hardware Architecture Microprocessors Signal Integrity RTL coding VLSI ModelSim See 7+ \u00a0 \u00a0 See less RTL design FPGA Verilog ASIC VHDL SoC Debugging Functional Verification Logic Design Physical Layer Integrated Circuit... Embedded Systems Matlab Wireless Communications... RF Engineering Python Hardware Architecture Microprocessors Signal Integrity RTL coding VLSI ModelSim See 7+ \u00a0 \u00a0 See less Education University of Washington Bachelor of Science (BS),  Electrical Engineering 1987  \u2013 1992 University of Washington Bachelor of Science (BS),  Electrical Engineering 1987  \u2013 1992 University of Washington Bachelor of Science (BS),  Electrical Engineering 1987  \u2013 1992 University of Washington Bachelor of Science (BS),  Electrical Engineering 1987  \u2013 1992 ", "Experience Graphics Hardware Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ Graphics Hardware Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ Graphics Hardware Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ Languages English Full professional proficiency English Full professional proficiency English Full professional proficiency Full professional proficiency Skills VLSI SystemVerilog ASIC SoC Perl TCL Synopsys tools Linux RTL coding Logic Design Creative Problem Solving HTML LaTeX Debugging Skills  VLSI SystemVerilog ASIC SoC Perl TCL Synopsys tools Linux RTL coding Logic Design Creative Problem Solving HTML LaTeX Debugging VLSI SystemVerilog ASIC SoC Perl TCL Synopsys tools Linux RTL coding Logic Design Creative Problem Solving HTML LaTeX Debugging VLSI SystemVerilog ASIC SoC Perl TCL Synopsys tools Linux RTL coding Logic Design Creative Problem Solving HTML LaTeX Debugging Education Illinois Institute of Technology Master of Science (M.S.) 2003  \u2013 2004 Sardar Patel University Bachelor of Engineering (B.E.) 1998  \u2013 2002 Illinois Institute of Technology Master of Science (M.S.) 2003  \u2013 2004 Illinois Institute of Technology Master of Science (M.S.) 2003  \u2013 2004 Illinois Institute of Technology Master of Science (M.S.) 2003  \u2013 2004 Sardar Patel University Bachelor of Engineering (B.E.) 1998  \u2013 2002 Sardar Patel University Bachelor of Engineering (B.E.) 1998  \u2013 2002 Sardar Patel University Bachelor of Engineering (B.E.) 1998  \u2013 2002 ", "Experience Technical Marketing Engineer Intel Corporation May 2008  \u2013 Present (7 years 4 months) Network Hardware Engineer Intel Corporation August 2004  \u2013  May 2008  (3 years 10 months) Hardware Engineer Mentor Graphics March 2002  \u2013  August 2002  (6 months) Hardware Engineer Intel Corporation July 2001  \u2013  December 2001  (6 months) Line Service and Office Worker Bertea Aviation March 1995  \u2013  December 2001  (6 years 10 months) AT3 - VFA 136 US Navy December 1992  \u2013  December 1994  (2 years 1 month) Technical Marketing Engineer Intel Corporation May 2008  \u2013 Present (7 years 4 months) Technical Marketing Engineer Intel Corporation May 2008  \u2013 Present (7 years 4 months) Network Hardware Engineer Intel Corporation August 2004  \u2013  May 2008  (3 years 10 months) Network Hardware Engineer Intel Corporation August 2004  \u2013  May 2008  (3 years 10 months) Hardware Engineer Mentor Graphics March 2002  \u2013  August 2002  (6 months) Hardware Engineer Mentor Graphics March 2002  \u2013  August 2002  (6 months) Hardware Engineer Intel Corporation July 2001  \u2013  December 2001  (6 months) Hardware Engineer Intel Corporation July 2001  \u2013  December 2001  (6 months) Line Service and Office Worker Bertea Aviation March 1995  \u2013  December 2001  (6 years 10 months) Line Service and Office Worker Bertea Aviation March 1995  \u2013  December 2001  (6 years 10 months) AT3 - VFA 136 US Navy December 1992  \u2013  December 1994  (2 years 1 month) AT3 - VFA 136 US Navy December 1992  \u2013  December 1994  (2 years 1 month) Skills Debugging Embedded Systems ASIC Intel Device Drivers Semiconductors Skills  Debugging Embedded Systems ASIC Intel Device Drivers Semiconductors Debugging Embedded Systems ASIC Intel Device Drivers Semiconductors Debugging Embedded Systems ASIC Intel Device Drivers Semiconductors Education Oregon State University BSEE Linn-Benton Community College ASEE Linn-Benton Community College AS Oregon State University BSEE Oregon State University BSEE Oregon State University BSEE Linn-Benton Community College ASEE Linn-Benton Community College ASEE Linn-Benton Community College ASEE Linn-Benton Community College AS Linn-Benton Community College AS Linn-Benton Community College AS ", "Summary Senior Engineering Professional with 15+ years of industry experience developing, designing, and implementing advanced digital control systems. Team-oriented leader, effectively collaborates with all levels, quickly establishes quality relationships with stakeholders; works well independently while managing multiple task assignments. Uses strong problem-solving skills to analyze and improve systems and programs, including statistical process analysis, and credited with a strong drive to exceed all goals and objectives.  \n \n\uf0fc\tDirected team of cross-functional professionals, provided leadership in the definition, development, and validation of Product Platform Verification (PPV) initiatives for Electrical\\Mechanical & Thermal Architecture working group development sites in the U.S., Malaysia & the Philippines \n \n\uf0fc\tDesigned test process framework, launched a backend test process used in factories worldwide to perform system level testing, in a customer like use condition, of all Intel microprocessor products using Statistical Process Control (SPC) systems \n \n\uf0fc\tLead Electrical Engineer, responsible for developing the Functional Test Equipment to enable New Product Introduction (NPI) for High Volume Manufacturing, including creating written design specifications, schedules, establishing and managing budgets and suppliers, while mentoring/managing new team members \n Summary Senior Engineering Professional with 15+ years of industry experience developing, designing, and implementing advanced digital control systems. Team-oriented leader, effectively collaborates with all levels, quickly establishes quality relationships with stakeholders; works well independently while managing multiple task assignments. Uses strong problem-solving skills to analyze and improve systems and programs, including statistical process analysis, and credited with a strong drive to exceed all goals and objectives.  \n \n\uf0fc\tDirected team of cross-functional professionals, provided leadership in the definition, development, and validation of Product Platform Verification (PPV) initiatives for Electrical\\Mechanical & Thermal Architecture working group development sites in the U.S., Malaysia & the Philippines \n \n\uf0fc\tDesigned test process framework, launched a backend test process used in factories worldwide to perform system level testing, in a customer like use condition, of all Intel microprocessor products using Statistical Process Control (SPC) systems \n \n\uf0fc\tLead Electrical Engineer, responsible for developing the Functional Test Equipment to enable New Product Introduction (NPI) for High Volume Manufacturing, including creating written design specifications, schedules, establishing and managing budgets and suppliers, while mentoring/managing new team members \n Senior Engineering Professional with 15+ years of industry experience developing, designing, and implementing advanced digital control systems. Team-oriented leader, effectively collaborates with all levels, quickly establishes quality relationships with stakeholders; works well independently while managing multiple task assignments. Uses strong problem-solving skills to analyze and improve systems and programs, including statistical process analysis, and credited with a strong drive to exceed all goals and objectives.  \n \n\uf0fc\tDirected team of cross-functional professionals, provided leadership in the definition, development, and validation of Product Platform Verification (PPV) initiatives for Electrical\\Mechanical & Thermal Architecture working group development sites in the U.S., Malaysia & the Philippines \n \n\uf0fc\tDesigned test process framework, launched a backend test process used in factories worldwide to perform system level testing, in a customer like use condition, of all Intel microprocessor products using Statistical Process Control (SPC) systems \n \n\uf0fc\tLead Electrical Engineer, responsible for developing the Functional Test Equipment to enable New Product Introduction (NPI) for High Volume Manufacturing, including creating written design specifications, schedules, establishing and managing budgets and suppliers, while mentoring/managing new team members \n Senior Engineering Professional with 15+ years of industry experience developing, designing, and implementing advanced digital control systems. Team-oriented leader, effectively collaborates with all levels, quickly establishes quality relationships with stakeholders; works well independently while managing multiple task assignments. Uses strong problem-solving skills to analyze and improve systems and programs, including statistical process analysis, and credited with a strong drive to exceed all goals and objectives.  \n \n\uf0fc\tDirected team of cross-functional professionals, provided leadership in the definition, development, and validation of Product Platform Verification (PPV) initiatives for Electrical\\Mechanical & Thermal Architecture working group development sites in the U.S., Malaysia & the Philippines \n \n\uf0fc\tDesigned test process framework, launched a backend test process used in factories worldwide to perform system level testing, in a customer like use condition, of all Intel microprocessor products using Statistical Process Control (SPC) systems \n \n\uf0fc\tLead Electrical Engineer, responsible for developing the Functional Test Equipment to enable New Product Introduction (NPI) for High Volume Manufacturing, including creating written design specifications, schedules, establishing and managing budgets and suppliers, while mentoring/managing new team members \n Experience Project Manager CISC Systems Inc. July 2014  \u2013 Present (1 year 2 months) Round Rock, Texas Responsible for managing Hardware projects from product development through New Product Introduction. This is accomplished through writing Product Design Briefs/Specs, setting expectations, managing engineering work loads and driving crisp execution to overall project schedules to enable manufacturing of next generation modular computer platforms for our parent company Xi3.com. President/CEO Freedom In Life\u2122 Investments, Inc. February 2010  \u2013  July 2014  (4 years 6 months) Austin, Texas Founder of a small/self funded family startup company with a focus on Real Estate Investing and Flipping Houses. Responsibilities included everything from initial startup activities through closing a deal. This was accomplished by creating an S-Corp and maintaining corporate records by working with asset and liability attorneys on entity creation and annual renewals through the Secretary of State of Texas and the US Patent Office for filing a corporate Trademark and Copyright to ensure the IP of our corporate name and logo, filing for an EIN number, opening and managing separate business accounts and working with a Registered Agent and CPA to ensure corporate compliance. I was also responsible for developing Business Plans and Processes to enable other members on the team in doing their job in a consistent organized fashion, building an Investor/Buyer-Rehabber Database, developing business relationships with contract Attorneys, HUD Realtors and Title companies to enable securing a property under contract and the ability to close quickly. On the financial side, I was responsible for overall Asset Management by developing a Budget, General Ledger, Monthly Income Statement and Balance Sheet to enable tracking expenses on a day to day basis. For Sales and Marketing, I was also responsible for driving the development of a corporate Website and corporate presence on Social Media, Direct Mail Campaigns, placing Bandit Signs on street corners and major intersections, handing out Flyers and Business Cards, Attending HUD Foreclosure Auctions, data mining county records for potential Probate Property leads, and calling on For Sale by Owner properties and high number of Days On Market properties through the MLS looking for highly motivated sellers for a potential wholesale opportunity. Product Platform Verification & Off Line Fusing (PPV/OLF) Manager Intel Corporation September 2005  \u2013  February 2010  (4 years 6 months) Austin, Texas First Line manager responsible for developing, from the ground up, a new cross site team with matrix management responsibilities for a team of 5 Engineers across Austin and Penang Malaysia to drive both PPV and OLF Ultra Small Form Factor (USFF) Assembly Test & Manufacturing (ATM) solutions for Silverthorne (SLT-Atom\u2122 Processor-Intel\u2019s first Handheld Product) and follow-on ULMD products. These responsibilities included the delivery of the SLT OLF Test Program, delivery of the SLT PPV Product Release Qualification (PRQ) Test Program, driving the SLT C0 PRQ\\Product Launch decision for the Atom Processor based on PPV Yield Analysis & Out-Going Defects per Million (DPM) measured by PPV, developing high quality 1st Si readiness plans for the follow-on product Lincroft and driving crisp execution to both the PPV & OLF plans via weekly cross site conference calls and quarterly international face to face meetings with the team and High Volume Manufacturing factory (HVM) stakeholders. Responsibilities also included development of the team\u2019s critical skill set, new hire integration, staffing, managing performance, managing resource loading, budget requirements, driving improvements on organizational structure and developing annual business plans. Engineering Manager Intel Corporation June 2002  \u2013  September 2005  (3 years 4 months) Chandler, Arizona First Line manager directly responsible for IA32 & IA64 Desktop, Workstation & Server microprocessor test tooling development, validation and deployment to our High Volume Manufacturing (HVM) factories to support Intel\u2019s backend test process on all US based Product Platform Verification (PPV) programs by leading a team of 6 suppliers, 8 engineers, 1 CM, a technician and managing a 1,200 sq-ft lab. Responsibilities include next generation PPV technology development by providing leadership in cross site Electrical\\Mechanical & Thermal Architecture working groups in the definition, development and validation of PPV initiatives developed across all ITO PPV development sites including US, Malaysia & the Philippines. Responsibilities also include staffing, managing performance, managing resource loading and budget requirements, collaborative alignment with internal partners on resource planning, collaboration with internal senior management on improvements of organizational structure and developing annual business plans. Sr. Quality & Reliability Engineer Intel Corporation November 1999  \u2013  June 2002  (2 years 8 months) Hillsboro, Oregon Quality Reliability Engineer chartered with owning and developing a PPV test process methodology to perform system level testing, in a customer like use condition, of all Intel microprocessors products using statistical process control systems (SPC). This is a backend test process that is used worldwide in all virtual factories and is the end of line test used for monitoring our customer perceived defects. Data collected in the factories, using this test process, is then used to improve both upstream test coverage and overall quality of Intel products. Responsibilities included, owning and developing a PPV governing specification, chairing a cross functional PPV working group with worldwide participation and impact to Intel\u2019s bottom line by ensuring the compliance to our corporate quality goals, developed new test methods and provided training to all cross functional users. Sr. Hardware Engineer Intel Corporation July 1998  \u2013  November 1999  (1 year 5 months) Hillsboro, Oregon Program manager and lead electrical engineer for the development of the Systest Test Interface Unit (TIU) for Itanium\u2122, Intel\u2019s first high end server microprocessor. This was accomplished by writing design specifications, developing schedules, managing budgets, managing suppliers, chairing cross functional development team meetings and presenting program status in staff and Ops reviews. In addition, I mentored and managed new team members, participated in the cross-functional development of 908 (HP based Rack & Stack based solution) collaterals for fungability and developed a Business Unit process for a custom TIU tester board SKU with our High End Sever Development (HESD) group. Sr. Hardware Engineer Intel Corporation January 1997  \u2013  July 1998  (1 year 7 months) Hillsboro, Oregon Lead electrical engineer responsible for the design, manufacturing and deployment of a new functional test technology to support backend test of the Bear server for HESD to enable product launch of the Itanium\u2122 processor. This included the design of a Control Base and Testhead for the Aspen Boardset including the CPU, Memory and I/O boards. In addition, I was also responsible for managing the supplier in the manufacturing of these units and provided on-site support for the Aspen factory deployment and training in our San Juan Puerto Rico ATM facility. Sr. Hardware Engineer Intel Corporation March 1996  \u2013  January 1997  (11 months) Hillsboro, Oregon Lead electrical engineer with the primary focus of developing new Chassis Board test technology for the Enterprise Server Group-HESD to enable product launch of the Bear Server. This included the design of the first automated At Speed Test Functional (ASTF) SCSI Backplane functional tester as a Best Known Method and was awarded a US patent number 6,067,506, dated May 23, 2000. In addition, I was also the program manager and lead electrical engineer responsible for the development of the first automated ASTF Power Distribution functional tester to support HVM at the FEM2 facility in Penang Malaysia. This project included managing both software and hardware development in an IEEE488 environment. Silicon Validation Engineer AMD August 1994  \u2013  February 1996  (1 year 7 months) Austin, Texas Validation Lab Test Designer for the Enhanced Am486DX4/5 processor with Write-Back (WB) CACHE. Responsible for the state machine design of an intrusive processor daughter board that interfaces directly to the control lines specific to the SLE and WB features of the processor and was awarded a US patent number 5,787,270, dated July 28, 1998. In addition, I was actively involved with designing the overall test architecture of ISA & PCI Bus Mastering cards used in a networked environment in conjunction with this daughter board in order to decrease the time it takes to debug new silicon from weeks to days. Design Engineer USA Teknik, Inc. July 1993  \u2013  June 1994  (1 year) Dallas, Texas Responsible for power supply design with zero-cross detection to enable platform level power management, Mother board design based on the Intel Corporation P54C, Proto-typing, Debugging, Guardband testing, Benchmarking, AMI BIOS software support, Customer support and Documentation control. Contract Fiber Optic Security Engineer MCI, Inc. April 1993  \u2013  July 1993  (4 months) Plano, Texas Successfully completed 3mo contract of automating the MCI Fiber Locate processing operation to support both the East and West Coast Network Management Centers. This was accomplished using mapinfo and leveraging existing routing data in the Novell environment and converting it to the new windows based platform. Computer/R&D Technician ACS International, Inc. May 1985  \u2013  August 1987  (2 years 4 months) Carrollton, Texas Performed component level Trouble Shooting/Debug of 8088/286/386 and 68000 VME based microprocessing systems, repairing and modifying PC boards, assembling and testing systems and general quality control. Project Manager CISC Systems Inc. July 2014  \u2013 Present (1 year 2 months) Round Rock, Texas Responsible for managing Hardware projects from product development through New Product Introduction. This is accomplished through writing Product Design Briefs/Specs, setting expectations, managing engineering work loads and driving crisp execution to overall project schedules to enable manufacturing of next generation modular computer platforms for our parent company Xi3.com. Project Manager CISC Systems Inc. July 2014  \u2013 Present (1 year 2 months) Round Rock, Texas Responsible for managing Hardware projects from product development through New Product Introduction. This is accomplished through writing Product Design Briefs/Specs, setting expectations, managing engineering work loads and driving crisp execution to overall project schedules to enable manufacturing of next generation modular computer platforms for our parent company Xi3.com. President/CEO Freedom In Life\u2122 Investments, Inc. February 2010  \u2013  July 2014  (4 years 6 months) Austin, Texas Founder of a small/self funded family startup company with a focus on Real Estate Investing and Flipping Houses. Responsibilities included everything from initial startup activities through closing a deal. This was accomplished by creating an S-Corp and maintaining corporate records by working with asset and liability attorneys on entity creation and annual renewals through the Secretary of State of Texas and the US Patent Office for filing a corporate Trademark and Copyright to ensure the IP of our corporate name and logo, filing for an EIN number, opening and managing separate business accounts and working with a Registered Agent and CPA to ensure corporate compliance. I was also responsible for developing Business Plans and Processes to enable other members on the team in doing their job in a consistent organized fashion, building an Investor/Buyer-Rehabber Database, developing business relationships with contract Attorneys, HUD Realtors and Title companies to enable securing a property under contract and the ability to close quickly. On the financial side, I was responsible for overall Asset Management by developing a Budget, General Ledger, Monthly Income Statement and Balance Sheet to enable tracking expenses on a day to day basis. For Sales and Marketing, I was also responsible for driving the development of a corporate Website and corporate presence on Social Media, Direct Mail Campaigns, placing Bandit Signs on street corners and major intersections, handing out Flyers and Business Cards, Attending HUD Foreclosure Auctions, data mining county records for potential Probate Property leads, and calling on For Sale by Owner properties and high number of Days On Market properties through the MLS looking for highly motivated sellers for a potential wholesale opportunity. President/CEO Freedom In Life\u2122 Investments, Inc. February 2010  \u2013  July 2014  (4 years 6 months) Austin, Texas Founder of a small/self funded family startup company with a focus on Real Estate Investing and Flipping Houses. Responsibilities included everything from initial startup activities through closing a deal. This was accomplished by creating an S-Corp and maintaining corporate records by working with asset and liability attorneys on entity creation and annual renewals through the Secretary of State of Texas and the US Patent Office for filing a corporate Trademark and Copyright to ensure the IP of our corporate name and logo, filing for an EIN number, opening and managing separate business accounts and working with a Registered Agent and CPA to ensure corporate compliance. I was also responsible for developing Business Plans and Processes to enable other members on the team in doing their job in a consistent organized fashion, building an Investor/Buyer-Rehabber Database, developing business relationships with contract Attorneys, HUD Realtors and Title companies to enable securing a property under contract and the ability to close quickly. On the financial side, I was responsible for overall Asset Management by developing a Budget, General Ledger, Monthly Income Statement and Balance Sheet to enable tracking expenses on a day to day basis. For Sales and Marketing, I was also responsible for driving the development of a corporate Website and corporate presence on Social Media, Direct Mail Campaigns, placing Bandit Signs on street corners and major intersections, handing out Flyers and Business Cards, Attending HUD Foreclosure Auctions, data mining county records for potential Probate Property leads, and calling on For Sale by Owner properties and high number of Days On Market properties through the MLS looking for highly motivated sellers for a potential wholesale opportunity. Product Platform Verification & Off Line Fusing (PPV/OLF) Manager Intel Corporation September 2005  \u2013  February 2010  (4 years 6 months) Austin, Texas First Line manager responsible for developing, from the ground up, a new cross site team with matrix management responsibilities for a team of 5 Engineers across Austin and Penang Malaysia to drive both PPV and OLF Ultra Small Form Factor (USFF) Assembly Test & Manufacturing (ATM) solutions for Silverthorne (SLT-Atom\u2122 Processor-Intel\u2019s first Handheld Product) and follow-on ULMD products. These responsibilities included the delivery of the SLT OLF Test Program, delivery of the SLT PPV Product Release Qualification (PRQ) Test Program, driving the SLT C0 PRQ\\Product Launch decision for the Atom Processor based on PPV Yield Analysis & Out-Going Defects per Million (DPM) measured by PPV, developing high quality 1st Si readiness plans for the follow-on product Lincroft and driving crisp execution to both the PPV & OLF plans via weekly cross site conference calls and quarterly international face to face meetings with the team and High Volume Manufacturing factory (HVM) stakeholders. Responsibilities also included development of the team\u2019s critical skill set, new hire integration, staffing, managing performance, managing resource loading, budget requirements, driving improvements on organizational structure and developing annual business plans. Product Platform Verification & Off Line Fusing (PPV/OLF) Manager Intel Corporation September 2005  \u2013  February 2010  (4 years 6 months) Austin, Texas First Line manager responsible for developing, from the ground up, a new cross site team with matrix management responsibilities for a team of 5 Engineers across Austin and Penang Malaysia to drive both PPV and OLF Ultra Small Form Factor (USFF) Assembly Test & Manufacturing (ATM) solutions for Silverthorne (SLT-Atom\u2122 Processor-Intel\u2019s first Handheld Product) and follow-on ULMD products. These responsibilities included the delivery of the SLT OLF Test Program, delivery of the SLT PPV Product Release Qualification (PRQ) Test Program, driving the SLT C0 PRQ\\Product Launch decision for the Atom Processor based on PPV Yield Analysis & Out-Going Defects per Million (DPM) measured by PPV, developing high quality 1st Si readiness plans for the follow-on product Lincroft and driving crisp execution to both the PPV & OLF plans via weekly cross site conference calls and quarterly international face to face meetings with the team and High Volume Manufacturing factory (HVM) stakeholders. Responsibilities also included development of the team\u2019s critical skill set, new hire integration, staffing, managing performance, managing resource loading, budget requirements, driving improvements on organizational structure and developing annual business plans. Engineering Manager Intel Corporation June 2002  \u2013  September 2005  (3 years 4 months) Chandler, Arizona First Line manager directly responsible for IA32 & IA64 Desktop, Workstation & Server microprocessor test tooling development, validation and deployment to our High Volume Manufacturing (HVM) factories to support Intel\u2019s backend test process on all US based Product Platform Verification (PPV) programs by leading a team of 6 suppliers, 8 engineers, 1 CM, a technician and managing a 1,200 sq-ft lab. Responsibilities include next generation PPV technology development by providing leadership in cross site Electrical\\Mechanical & Thermal Architecture working groups in the definition, development and validation of PPV initiatives developed across all ITO PPV development sites including US, Malaysia & the Philippines. Responsibilities also include staffing, managing performance, managing resource loading and budget requirements, collaborative alignment with internal partners on resource planning, collaboration with internal senior management on improvements of organizational structure and developing annual business plans. Engineering Manager Intel Corporation June 2002  \u2013  September 2005  (3 years 4 months) Chandler, Arizona First Line manager directly responsible for IA32 & IA64 Desktop, Workstation & Server microprocessor test tooling development, validation and deployment to our High Volume Manufacturing (HVM) factories to support Intel\u2019s backend test process on all US based Product Platform Verification (PPV) programs by leading a team of 6 suppliers, 8 engineers, 1 CM, a technician and managing a 1,200 sq-ft lab. Responsibilities include next generation PPV technology development by providing leadership in cross site Electrical\\Mechanical & Thermal Architecture working groups in the definition, development and validation of PPV initiatives developed across all ITO PPV development sites including US, Malaysia & the Philippines. Responsibilities also include staffing, managing performance, managing resource loading and budget requirements, collaborative alignment with internal partners on resource planning, collaboration with internal senior management on improvements of organizational structure and developing annual business plans. Sr. Quality & Reliability Engineer Intel Corporation November 1999  \u2013  June 2002  (2 years 8 months) Hillsboro, Oregon Quality Reliability Engineer chartered with owning and developing a PPV test process methodology to perform system level testing, in a customer like use condition, of all Intel microprocessors products using statistical process control systems (SPC). This is a backend test process that is used worldwide in all virtual factories and is the end of line test used for monitoring our customer perceived defects. Data collected in the factories, using this test process, is then used to improve both upstream test coverage and overall quality of Intel products. Responsibilities included, owning and developing a PPV governing specification, chairing a cross functional PPV working group with worldwide participation and impact to Intel\u2019s bottom line by ensuring the compliance to our corporate quality goals, developed new test methods and provided training to all cross functional users. Sr. Quality & Reliability Engineer Intel Corporation November 1999  \u2013  June 2002  (2 years 8 months) Hillsboro, Oregon Quality Reliability Engineer chartered with owning and developing a PPV test process methodology to perform system level testing, in a customer like use condition, of all Intel microprocessors products using statistical process control systems (SPC). This is a backend test process that is used worldwide in all virtual factories and is the end of line test used for monitoring our customer perceived defects. Data collected in the factories, using this test process, is then used to improve both upstream test coverage and overall quality of Intel products. Responsibilities included, owning and developing a PPV governing specification, chairing a cross functional PPV working group with worldwide participation and impact to Intel\u2019s bottom line by ensuring the compliance to our corporate quality goals, developed new test methods and provided training to all cross functional users. Sr. Hardware Engineer Intel Corporation July 1998  \u2013  November 1999  (1 year 5 months) Hillsboro, Oregon Program manager and lead electrical engineer for the development of the Systest Test Interface Unit (TIU) for Itanium\u2122, Intel\u2019s first high end server microprocessor. This was accomplished by writing design specifications, developing schedules, managing budgets, managing suppliers, chairing cross functional development team meetings and presenting program status in staff and Ops reviews. In addition, I mentored and managed new team members, participated in the cross-functional development of 908 (HP based Rack & Stack based solution) collaterals for fungability and developed a Business Unit process for a custom TIU tester board SKU with our High End Sever Development (HESD) group. Sr. Hardware Engineer Intel Corporation July 1998  \u2013  November 1999  (1 year 5 months) Hillsboro, Oregon Program manager and lead electrical engineer for the development of the Systest Test Interface Unit (TIU) for Itanium\u2122, Intel\u2019s first high end server microprocessor. This was accomplished by writing design specifications, developing schedules, managing budgets, managing suppliers, chairing cross functional development team meetings and presenting program status in staff and Ops reviews. In addition, I mentored and managed new team members, participated in the cross-functional development of 908 (HP based Rack & Stack based solution) collaterals for fungability and developed a Business Unit process for a custom TIU tester board SKU with our High End Sever Development (HESD) group. Sr. Hardware Engineer Intel Corporation January 1997  \u2013  July 1998  (1 year 7 months) Hillsboro, Oregon Lead electrical engineer responsible for the design, manufacturing and deployment of a new functional test technology to support backend test of the Bear server for HESD to enable product launch of the Itanium\u2122 processor. This included the design of a Control Base and Testhead for the Aspen Boardset including the CPU, Memory and I/O boards. In addition, I was also responsible for managing the supplier in the manufacturing of these units and provided on-site support for the Aspen factory deployment and training in our San Juan Puerto Rico ATM facility. Sr. Hardware Engineer Intel Corporation January 1997  \u2013  July 1998  (1 year 7 months) Hillsboro, Oregon Lead electrical engineer responsible for the design, manufacturing and deployment of a new functional test technology to support backend test of the Bear server for HESD to enable product launch of the Itanium\u2122 processor. This included the design of a Control Base and Testhead for the Aspen Boardset including the CPU, Memory and I/O boards. In addition, I was also responsible for managing the supplier in the manufacturing of these units and provided on-site support for the Aspen factory deployment and training in our San Juan Puerto Rico ATM facility. Sr. Hardware Engineer Intel Corporation March 1996  \u2013  January 1997  (11 months) Hillsboro, Oregon Lead electrical engineer with the primary focus of developing new Chassis Board test technology for the Enterprise Server Group-HESD to enable product launch of the Bear Server. This included the design of the first automated At Speed Test Functional (ASTF) SCSI Backplane functional tester as a Best Known Method and was awarded a US patent number 6,067,506, dated May 23, 2000. In addition, I was also the program manager and lead electrical engineer responsible for the development of the first automated ASTF Power Distribution functional tester to support HVM at the FEM2 facility in Penang Malaysia. This project included managing both software and hardware development in an IEEE488 environment. Sr. Hardware Engineer Intel Corporation March 1996  \u2013  January 1997  (11 months) Hillsboro, Oregon Lead electrical engineer with the primary focus of developing new Chassis Board test technology for the Enterprise Server Group-HESD to enable product launch of the Bear Server. This included the design of the first automated At Speed Test Functional (ASTF) SCSI Backplane functional tester as a Best Known Method and was awarded a US patent number 6,067,506, dated May 23, 2000. In addition, I was also the program manager and lead electrical engineer responsible for the development of the first automated ASTF Power Distribution functional tester to support HVM at the FEM2 facility in Penang Malaysia. This project included managing both software and hardware development in an IEEE488 environment. Silicon Validation Engineer AMD August 1994  \u2013  February 1996  (1 year 7 months) Austin, Texas Validation Lab Test Designer for the Enhanced Am486DX4/5 processor with Write-Back (WB) CACHE. Responsible for the state machine design of an intrusive processor daughter board that interfaces directly to the control lines specific to the SLE and WB features of the processor and was awarded a US patent number 5,787,270, dated July 28, 1998. In addition, I was actively involved with designing the overall test architecture of ISA & PCI Bus Mastering cards used in a networked environment in conjunction with this daughter board in order to decrease the time it takes to debug new silicon from weeks to days. Silicon Validation Engineer AMD August 1994  \u2013  February 1996  (1 year 7 months) Austin, Texas Validation Lab Test Designer for the Enhanced Am486DX4/5 processor with Write-Back (WB) CACHE. Responsible for the state machine design of an intrusive processor daughter board that interfaces directly to the control lines specific to the SLE and WB features of the processor and was awarded a US patent number 5,787,270, dated July 28, 1998. In addition, I was actively involved with designing the overall test architecture of ISA & PCI Bus Mastering cards used in a networked environment in conjunction with this daughter board in order to decrease the time it takes to debug new silicon from weeks to days. Design Engineer USA Teknik, Inc. July 1993  \u2013  June 1994  (1 year) Dallas, Texas Responsible for power supply design with zero-cross detection to enable platform level power management, Mother board design based on the Intel Corporation P54C, Proto-typing, Debugging, Guardband testing, Benchmarking, AMI BIOS software support, Customer support and Documentation control. Design Engineer USA Teknik, Inc. July 1993  \u2013  June 1994  (1 year) Dallas, Texas Responsible for power supply design with zero-cross detection to enable platform level power management, Mother board design based on the Intel Corporation P54C, Proto-typing, Debugging, Guardband testing, Benchmarking, AMI BIOS software support, Customer support and Documentation control. Contract Fiber Optic Security Engineer MCI, Inc. April 1993  \u2013  July 1993  (4 months) Plano, Texas Successfully completed 3mo contract of automating the MCI Fiber Locate processing operation to support both the East and West Coast Network Management Centers. This was accomplished using mapinfo and leveraging existing routing data in the Novell environment and converting it to the new windows based platform. Contract Fiber Optic Security Engineer MCI, Inc. April 1993  \u2013  July 1993  (4 months) Plano, Texas Successfully completed 3mo contract of automating the MCI Fiber Locate processing operation to support both the East and West Coast Network Management Centers. This was accomplished using mapinfo and leveraging existing routing data in the Novell environment and converting it to the new windows based platform. Computer/R&D Technician ACS International, Inc. May 1985  \u2013  August 1987  (2 years 4 months) Carrollton, Texas Performed component level Trouble Shooting/Debug of 8088/286/386 and 68000 VME based microprocessing systems, repairing and modifying PC boards, assembling and testing systems and general quality control. Computer/R&D Technician ACS International, Inc. May 1985  \u2013  August 1987  (2 years 4 months) Carrollton, Texas Performed component level Trouble Shooting/Debug of 8088/286/386 and 68000 VME based microprocessing systems, repairing and modifying PC boards, assembling and testing systems and general quality control. Languages English Native or bilingual proficiency English Native or bilingual proficiency English Native or bilingual proficiency Native or bilingual proficiency Skills Team Building Semiconductors Microsoft Office Customer Service Product Development Manufacturing Real Estate Contract Negotiation Negotiation Sales Small Business Public Speaking Business Development Start-ups Program Management Online Marketing Marketing Strategy Marketing Troubleshooting Telecommunications Business Planning Business Strategy Online Advertising New Business Development Entrepreneurship Team Management See 11+ \u00a0 \u00a0 See less Skills  Team Building Semiconductors Microsoft Office Customer Service Product Development Manufacturing Real Estate Contract Negotiation Negotiation Sales Small Business Public Speaking Business Development Start-ups Program Management Online Marketing Marketing Strategy Marketing Troubleshooting Telecommunications Business Planning Business Strategy Online Advertising New Business Development Entrepreneurship Team Management See 11+ \u00a0 \u00a0 See less Team Building Semiconductors Microsoft Office Customer Service Product Development Manufacturing Real Estate Contract Negotiation Negotiation Sales Small Business Public Speaking Business Development Start-ups Program Management Online Marketing Marketing Strategy Marketing Troubleshooting Telecommunications Business Planning Business Strategy Online Advertising New Business Development Entrepreneurship Team Management See 11+ \u00a0 \u00a0 See less Team Building Semiconductors Microsoft Office Customer Service Product Development Manufacturing Real Estate Contract Negotiation Negotiation Sales Small Business Public Speaking Business Development Start-ups Program Management Online Marketing Marketing Strategy Marketing Troubleshooting Telecommunications Business Planning Business Strategy Online Advertising New Business Development Entrepreneurship Team Management See 11+ \u00a0 \u00a0 See less Education The University of Texas at Arlington Bachelor of Science Degree,  Electrical Engineering 1987  \u2013 1992 Activities and Societies:\u00a0 Triangle Fraternity of Engineers ,  Architects & Scientists Alumnus \u2013 UTA Chapter Secretary from 1990-1991. Eastfield College Associate in Applied Arts and Science Degree,  Digital Electronics 1983  \u2013 1985 The University of Texas at Arlington Bachelor of Science Degree,  Electrical Engineering 1987  \u2013 1992 Activities and Societies:\u00a0 Triangle Fraternity of Engineers ,  Architects & Scientists Alumnus \u2013 UTA Chapter Secretary from 1990-1991. The University of Texas at Arlington Bachelor of Science Degree,  Electrical Engineering 1987  \u2013 1992 Activities and Societies:\u00a0 Triangle Fraternity of Engineers ,  Architects & Scientists Alumnus \u2013 UTA Chapter Secretary from 1990-1991. The University of Texas at Arlington Bachelor of Science Degree,  Electrical Engineering 1987  \u2013 1992 Activities and Societies:\u00a0 Triangle Fraternity of Engineers ,  Architects & Scientists Alumnus \u2013 UTA Chapter Secretary from 1990-1991. Eastfield College Associate in Applied Arts and Science Degree,  Digital Electronics 1983  \u2013 1985 Eastfield College Associate in Applied Arts and Science Degree,  Digital Electronics 1983  \u2013 1985 Eastfield College Associate in Applied Arts and Science Degree,  Digital Electronics 1983  \u2013 1985 Honors & Awards Post Silicon Engineering Excellence Award Intel Ultra Mobility Group March 2008 For outstanding effort and teamwork in undertaking a fully unplanned activity and going beyond the call of duty in ensuring timely delivery of tested Poulsbo D0 Chipsets to enable SLT ATM and Validation Teams in Q1\u201908. Divisional Recognition Award, Intel Technology Manufacturing Engineering December 2003 For a Breakthrough Improvement in developing a Rackless PPV Test Architecture in Q4\u201903 that resulted in a $22M cost savings. Divisional Recognition Award Intel Desktop Platform Group - Northwood Speed Path Validation December 2001 For pioneering a new cross-Intel speed path validation capability, going from concept to high quality execution in an extraordinarily short time (1 \u00bd Qtrs vs typical 3 Qtr lead time by leveraging the power delivery model from the kit team prior to platform availability) in Q4\u201901. Intel Achievement Award & Divisional Recognition Award Intel Corporate Quality Network March 2000 For conception, development, and validation of Integrated Statistical Setpoint and Guardband (ISSG) methodology by developing a first of its kind test setup in the Debug Lab to enable and support correlation of Vcc droop, Fmax, Tj and Icc between Class Test setpoints and OEM use conditions. The Intel Achievement Award is Intel's highest honor that is only given out to their top performers (< 1% per year). Post Silicon Engineering Excellence Award Intel Ultra Mobility Group March 2008 For outstanding effort and teamwork in undertaking a fully unplanned activity and going beyond the call of duty in ensuring timely delivery of tested Poulsbo D0 Chipsets to enable SLT ATM and Validation Teams in Q1\u201908. Post Silicon Engineering Excellence Award Intel Ultra Mobility Group March 2008 For outstanding effort and teamwork in undertaking a fully unplanned activity and going beyond the call of duty in ensuring timely delivery of tested Poulsbo D0 Chipsets to enable SLT ATM and Validation Teams in Q1\u201908. Post Silicon Engineering Excellence Award Intel Ultra Mobility Group March 2008 For outstanding effort and teamwork in undertaking a fully unplanned activity and going beyond the call of duty in ensuring timely delivery of tested Poulsbo D0 Chipsets to enable SLT ATM and Validation Teams in Q1\u201908. Divisional Recognition Award, Intel Technology Manufacturing Engineering December 2003 For a Breakthrough Improvement in developing a Rackless PPV Test Architecture in Q4\u201903 that resulted in a $22M cost savings. Divisional Recognition Award, Intel Technology Manufacturing Engineering December 2003 For a Breakthrough Improvement in developing a Rackless PPV Test Architecture in Q4\u201903 that resulted in a $22M cost savings. Divisional Recognition Award, Intel Technology Manufacturing Engineering December 2003 For a Breakthrough Improvement in developing a Rackless PPV Test Architecture in Q4\u201903 that resulted in a $22M cost savings. Divisional Recognition Award Intel Desktop Platform Group - Northwood Speed Path Validation December 2001 For pioneering a new cross-Intel speed path validation capability, going from concept to high quality execution in an extraordinarily short time (1 \u00bd Qtrs vs typical 3 Qtr lead time by leveraging the power delivery model from the kit team prior to platform availability) in Q4\u201901. Divisional Recognition Award Intel Desktop Platform Group - Northwood Speed Path Validation December 2001 For pioneering a new cross-Intel speed path validation capability, going from concept to high quality execution in an extraordinarily short time (1 \u00bd Qtrs vs typical 3 Qtr lead time by leveraging the power delivery model from the kit team prior to platform availability) in Q4\u201901. Divisional Recognition Award Intel Desktop Platform Group - Northwood Speed Path Validation December 2001 For pioneering a new cross-Intel speed path validation capability, going from concept to high quality execution in an extraordinarily short time (1 \u00bd Qtrs vs typical 3 Qtr lead time by leveraging the power delivery model from the kit team prior to platform availability) in Q4\u201901. Intel Achievement Award & Divisional Recognition Award Intel Corporate Quality Network March 2000 For conception, development, and validation of Integrated Statistical Setpoint and Guardband (ISSG) methodology by developing a first of its kind test setup in the Debug Lab to enable and support correlation of Vcc droop, Fmax, Tj and Icc between Class Test setpoints and OEM use conditions. The Intel Achievement Award is Intel's highest honor that is only given out to their top performers (< 1% per year). Intel Achievement Award & Divisional Recognition Award Intel Corporate Quality Network March 2000 For conception, development, and validation of Integrated Statistical Setpoint and Guardband (ISSG) methodology by developing a first of its kind test setup in the Debug Lab to enable and support correlation of Vcc droop, Fmax, Tj and Icc between Class Test setpoints and OEM use conditions. The Intel Achievement Award is Intel's highest honor that is only given out to their top performers (< 1% per year). Intel Achievement Award & Divisional Recognition Award Intel Corporate Quality Network March 2000 For conception, development, and validation of Integrated Statistical Setpoint and Guardband (ISSG) methodology by developing a first of its kind test setup in the Debug Lab to enable and support correlation of Vcc droop, Fmax, Tj and Icc between Class Test setpoints and OEM use conditions. The Intel Achievement Award is Intel's highest honor that is only given out to their top performers (< 1% per year). ", "Summary Currently working as Graphics Hardware Engineer at Intel Corporation.  \nGraduated from Arizona State University with Masters in Electrical Engineering. (Electronics and Mixed Signal Circuit Design) \nPreviously worked as Design Automation Intern with Intel Custom Foundry Design Enablement Services DA team. \nWorked as Graduate Technical Assistant on Dynamic Timing Analysis of Dual Modular Redundant RHBD Register File with Dr.Clark at ASU. Summary Currently working as Graphics Hardware Engineer at Intel Corporation.  \nGraduated from Arizona State University with Masters in Electrical Engineering. (Electronics and Mixed Signal Circuit Design) \nPreviously worked as Design Automation Intern with Intel Custom Foundry Design Enablement Services DA team. \nWorked as Graduate Technical Assistant on Dynamic Timing Analysis of Dual Modular Redundant RHBD Register File with Dr.Clark at ASU. Currently working as Graphics Hardware Engineer at Intel Corporation.  \nGraduated from Arizona State University with Masters in Electrical Engineering. (Electronics and Mixed Signal Circuit Design) \nPreviously worked as Design Automation Intern with Intel Custom Foundry Design Enablement Services DA team. \nWorked as Graduate Technical Assistant on Dynamic Timing Analysis of Dual Modular Redundant RHBD Register File with Dr.Clark at ASU. Currently working as Graphics Hardware Engineer at Intel Corporation.  \nGraduated from Arizona State University with Masters in Electrical Engineering. (Electronics and Mixed Signal Circuit Design) \nPreviously worked as Design Automation Intern with Intel Custom Foundry Design Enablement Services DA team. \nWorked as Graduate Technical Assistant on Dynamic Timing Analysis of Dual Modular Redundant RHBD Register File with Dr.Clark at ASU. Experience Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Sacramento, California Area Working with Visual and Parallel Computing Group on RTL Validation of Display Engine Power Management Unit for latest generations of Intel processors. Graduate Intern Technical (Intel Custom Foundry) Intel Corporation September 2014  \u2013  December 2014  (4 months) Hillsboro, OR Developing AMS Simulation/Verification flow in PERL and enabling it in 14nm environment. \nPerforming Prelayout, Postlayout, Aging, EOS simulations on AMS IPs GPIO, DDR, PLL, Thermal Sensor using Hspice and Spectre. Graduate technical Assistant Arizona State University May 2014  \u2013  September 2014  (5 months) Tempe Dynamic Timing Analysis of Dual Modular Redundant RHBD 16x32 Register File. Online Director and video assistant Global Outreach and Extended Education, Arizona State University September 2013  \u2013  September 2014  (1 year 1 month) Tempe,AZ Online lectures recording and video production. Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Sacramento, California Area Working with Visual and Parallel Computing Group on RTL Validation of Display Engine Power Management Unit for latest generations of Intel processors. Graphics Hardware Engineer Intel Corporation July 2015  \u2013 Present (2 months) Sacramento, California Area Working with Visual and Parallel Computing Group on RTL Validation of Display Engine Power Management Unit for latest generations of Intel processors. Graduate Intern Technical (Intel Custom Foundry) Intel Corporation September 2014  \u2013  December 2014  (4 months) Hillsboro, OR Developing AMS Simulation/Verification flow in PERL and enabling it in 14nm environment. \nPerforming Prelayout, Postlayout, Aging, EOS simulations on AMS IPs GPIO, DDR, PLL, Thermal Sensor using Hspice and Spectre. Graduate Intern Technical (Intel Custom Foundry) Intel Corporation September 2014  \u2013  December 2014  (4 months) Hillsboro, OR Developing AMS Simulation/Verification flow in PERL and enabling it in 14nm environment. \nPerforming Prelayout, Postlayout, Aging, EOS simulations on AMS IPs GPIO, DDR, PLL, Thermal Sensor using Hspice and Spectre. Graduate technical Assistant Arizona State University May 2014  \u2013  September 2014  (5 months) Tempe Dynamic Timing Analysis of Dual Modular Redundant RHBD 16x32 Register File. Graduate technical Assistant Arizona State University May 2014  \u2013  September 2014  (5 months) Tempe Dynamic Timing Analysis of Dual Modular Redundant RHBD 16x32 Register File. Online Director and video assistant Global Outreach and Extended Education, Arizona State University September 2013  \u2013  September 2014  (1 year 1 month) Tempe,AZ Online lectures recording and video production. Online Director and video assistant Global Outreach and Extended Education, Arizona State University September 2013  \u2013  September 2014  (1 year 1 month) Tempe,AZ Online lectures recording and video production. Languages English Hindi Telugu English Hindi Telugu English Hindi Telugu Skills Digital IC Design Verilog Cadence Virtuoso Analog Circuit Design Cadence Virtuoso Layout... RTL Design Matlab RTL Verification ASIC design ModelSim C C++ Cadence Spectre Active-HDL Microsoft Office Windows Microsoft Word Teamwork Java PowerPoint Microsoft Excel Public Speaking Social Media ASIC Research See 10+ \u00a0 \u00a0 See less Skills  Digital IC Design Verilog Cadence Virtuoso Analog Circuit Design Cadence Virtuoso Layout... RTL Design Matlab RTL Verification ASIC design ModelSim C C++ Cadence Spectre Active-HDL Microsoft Office Windows Microsoft Word Teamwork Java PowerPoint Microsoft Excel Public Speaking Social Media ASIC Research See 10+ \u00a0 \u00a0 See less Digital IC Design Verilog Cadence Virtuoso Analog Circuit Design Cadence Virtuoso Layout... RTL Design Matlab RTL Verification ASIC design ModelSim C C++ Cadence Spectre Active-HDL Microsoft Office Windows Microsoft Word Teamwork Java PowerPoint Microsoft Excel Public Speaking Social Media ASIC Research See 10+ \u00a0 \u00a0 See less Digital IC Design Verilog Cadence Virtuoso Analog Circuit Design Cadence Virtuoso Layout... RTL Design Matlab RTL Verification ASIC design ModelSim C C++ Cadence Spectre Active-HDL Microsoft Office Windows Microsoft Word Teamwork Java PowerPoint Microsoft Excel Public Speaking Social Media ASIC Research See 10+ \u00a0 \u00a0 See less Education Arizona State University Master of Science (M.S.),  Electronics and Mixed Signal Circuit Design , 3.64/4.0 2013  \u2013 2015 Osmania University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering , 3.95/4.0 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE student member. Annual technical fest co-ordinator. Arizona State University Master of Science (M.S.),  Electronics and Mixed Signal Circuit Design , 3.64/4.0 2013  \u2013 2015 Arizona State University Master of Science (M.S.),  Electronics and Mixed Signal Circuit Design , 3.64/4.0 2013  \u2013 2015 Arizona State University Master of Science (M.S.),  Electronics and Mixed Signal Circuit Design , 3.64/4.0 2013  \u2013 2015 Osmania University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering , 3.95/4.0 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE student member. Annual technical fest co-ordinator. Osmania University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering , 3.95/4.0 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE student member. Annual technical fest co-ordinator. Osmania University Bachelor of Engineering (BE),  Electrical , Electronics and Communications Engineering , 3.95/4.0 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE student member. Annual technical fest co-ordinator. Honors & Awards ", "Skills ASIC SoC Static Timing Analysis VLSI Timing Closure EDA Verilog Semiconductors TCL Debugging Primetime RTL design Physical Design Functional Verification SystemVerilog Low-power Design DFT Integrated Circuit... RTL Design IC RTL coding Logic Synthesis Logic Design See 8+ \u00a0 \u00a0 See less Skills  ASIC SoC Static Timing Analysis VLSI Timing Closure EDA Verilog Semiconductors TCL Debugging Primetime RTL design Physical Design Functional Verification SystemVerilog Low-power Design DFT Integrated Circuit... RTL Design IC RTL coding Logic Synthesis Logic Design See 8+ \u00a0 \u00a0 See less ASIC SoC Static Timing Analysis VLSI Timing Closure EDA Verilog Semiconductors TCL Debugging Primetime RTL design Physical Design Functional Verification SystemVerilog Low-power Design DFT Integrated Circuit... RTL Design IC RTL coding Logic Synthesis Logic Design See 8+ \u00a0 \u00a0 See less ASIC SoC Static Timing Analysis VLSI Timing Closure EDA Verilog Semiconductors TCL Debugging Primetime RTL design Physical Design Functional Verification SystemVerilog Low-power Design DFT Integrated Circuit... RTL Design IC RTL coding Logic Synthesis Logic Design See 8+ \u00a0 \u00a0 See less ", "Languages Japanese Japanese Japanese Skills GPU H.264 Device Drivers Debugging Firmware Embedded Systems C++ Hardware Graphics Hardware Graphics Software Fonts 3D Modeling Video Games Programming Languages Processors SoC Embedded Software ASIC Software Design Computer Architecture ARM OpenGL ES Algorithms Video Processing Digital Signal... Multithreading IC OpenGL Perforce RTOS FPGA Software Engineering USB System Architecture Linux Kernel MPEG2 X86 MPEG-4 Perl Object Oriented Design C Embedded Linux Microprocessors Hardware Architecture See 29+ \u00a0 \u00a0 See less Skills  GPU H.264 Device Drivers Debugging Firmware Embedded Systems C++ Hardware Graphics Hardware Graphics Software Fonts 3D Modeling Video Games Programming Languages Processors SoC Embedded Software ASIC Software Design Computer Architecture ARM OpenGL ES Algorithms Video Processing Digital Signal... Multithreading IC OpenGL Perforce RTOS FPGA Software Engineering USB System Architecture Linux Kernel MPEG2 X86 MPEG-4 Perl Object Oriented Design C Embedded Linux Microprocessors Hardware Architecture See 29+ \u00a0 \u00a0 See less GPU H.264 Device Drivers Debugging Firmware Embedded Systems C++ Hardware Graphics Hardware Graphics Software Fonts 3D Modeling Video Games Programming Languages Processors SoC Embedded Software ASIC Software Design Computer Architecture ARM OpenGL ES Algorithms Video Processing Digital Signal... Multithreading IC OpenGL Perforce RTOS FPGA Software Engineering USB System Architecture Linux Kernel MPEG2 X86 MPEG-4 Perl Object Oriented Design C Embedded Linux Microprocessors Hardware Architecture See 29+ \u00a0 \u00a0 See less GPU H.264 Device Drivers Debugging Firmware Embedded Systems C++ Hardware Graphics Hardware Graphics Software Fonts 3D Modeling Video Games Programming Languages Processors SoC Embedded Software ASIC Software Design Computer Architecture ARM OpenGL ES Algorithms Video Processing Digital Signal... Multithreading IC OpenGL Perforce RTOS FPGA Software Engineering USB System Architecture Linux Kernel MPEG2 X86 MPEG-4 Perl Object Oriented Design C Embedded Linux Microprocessors Hardware Architecture See 29+ \u00a0 \u00a0 See less "]}