{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703549531270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703549531271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 02:12:10 2023 " "Processing started: Tue Dec 26 02:12:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703549531271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703549531271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InterruptMaskRegister -c InterruptMaskRegister " "Command: quartus_map --read_settings_files=on --write_settings_files=off InterruptMaskRegister -c InterruptMaskRegister" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703549531271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703549531628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703549531628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InterruptMaskRegister.v(16) " "Verilog HDL warning at InterruptMaskRegister.v(16): extended using \"x\" or \"z\"" {  } { { "InterruptMaskRegister.v" "" { Text "D:/Projects/Hardware/Computer-Organization/8259A Programmable Interrupt Controller Project/Workspace/Quartus Prime/IRR_syn/InterruptMaskRegister.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1703549538673 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InterruptMaskRegister.v(31) " "Verilog HDL warning at InterruptMaskRegister.v(31): extended using \"x\" or \"z\"" {  } { { "InterruptMaskRegister.v" "" { Text "D:/Projects/Hardware/Computer-Organization/8259A Programmable Interrupt Controller Project/Workspace/Quartus Prime/IRR_syn/InterruptMaskRegister.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1703549538674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruptmaskregister.v 1 1 " "Found 1 design units, including 1 entities, in source file interruptmaskregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterruptMaskRegister " "Found entity 1: InterruptMaskRegister" {  } { { "InterruptMaskRegister.v" "" { Text "D:/Projects/Hardware/Computer-Organization/8259A Programmable Interrupt Controller Project/Workspace/Quartus Prime/IRR_syn/InterruptMaskRegister.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703549538675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703549538675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InterruptMaskRegister " "Elaborating entity \"InterruptMaskRegister\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703549538703 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OCW1 InterruptMaskRegister.v(29) " "Verilog HDL Always Construct warning at InterruptMaskRegister.v(29): variable \"OCW1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "InterruptMaskRegister.v" "" { Text "D:/Projects/Hardware/Computer-Organization/8259A Programmable Interrupt Controller Project/Workspace/Quartus Prime/IRR_syn/InterruptMaskRegister.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1703549538704 "|InterruptMaskRegister"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/Hardware/Computer-Organization/8259A Programmable Interrupt Controller Project/Workspace/Quartus Prime/IRR_syn/output_files/InterruptMaskRegister.map.smsg " "Generated suppressed messages file D:/Projects/Hardware/Computer-Organization/8259A Programmable Interrupt Controller Project/Workspace/Quartus Prime/IRR_syn/output_files/InterruptMaskRegister.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703549539059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703549539141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703549539141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703549539168 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703549539168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703549539168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703549539183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 26 02:12:19 2023 " "Processing ended: Tue Dec 26 02:12:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703549539183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703549539183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703549539183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703549539183 ""}
