static int F_1 ( struct V_1 * V_2 ,\r\nunsigned char V_3 ,\r\nunsigned char V_4 ,\r\nunsigned char V_5 ,\r\nunsigned char V_6 ,\r\nunsigned int V_7 ,\r\nunsigned int V_8 ,\r\nunsigned int * V_9 ,\r\nunsigned int * V_10 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_13 ;\r\nint V_14 = 0 ;\r\nunsigned int V_15 = 0 ;\r\nunsigned int V_16 = 0 ;\r\nunsigned int V_17 ;\r\ndouble V_18 = 0 ;\r\ndouble V_19 = 0 ;\r\nif ( V_3 < 4 ) {\r\nif ( ( V_12 -> V_20 .\r\nV_21 [ V_3 ] &\r\n0xFFFF0000UL ) == V_22 ) {\r\nif ( V_4 <= 1 ) {\r\nif ( ( V_5 == V_23 ) ||\r\n( V_5 == V_24 ) ||\r\n( V_5 == V_25 ) ) {\r\nif ( V_6 <= 4 ) {\r\nif ( ( ( V_5 ==\r\nV_23 )\r\n&& ( V_6\r\n== 0 )\r\n&& ( V_7\r\n>= 266 )\r\n&& ( V_7\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_5 ==\r\nV_23 )\r\n&& ( V_6\r\n== 1 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n571230650UL ) )\r\n|| ( ( V_5 ==\r\nV_23 )\r\n&& ( V_6\r\n== 2 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n571230UL ) )\r\n|| ( ( V_5 ==\r\nV_23 )\r\n&& ( V_6\r\n== 3 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n571UL ) )\r\n|| ( ( V_5 ==\r\nV_23 )\r\n&& ( V_6\r\n== 4 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<= 9UL ) )\r\n|| ( ( V_5 ==\r\nV_24 )\r\n&& ( V_6\r\n== 0 )\r\n&& ( V_7\r\n>= 242 )\r\n&& ( V_7\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_5 ==\r\nV_24 )\r\n&& ( V_6\r\n== 1 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n519691043UL ) )\r\n|| ( ( V_5 ==\r\nV_24 )\r\n&& ( V_6\r\n== 2 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n519691UL ) )\r\n|| ( ( V_5 ==\r\nV_24 )\r\n&& ( V_6\r\n== 3 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n520UL ) )\r\n|| ( ( V_5 ==\r\nV_24 )\r\n&& ( V_6\r\n== 4 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<= 8UL ) )\r\n|| ( ( V_5 ==\r\nV_25 )\r\n&& ( V_6\r\n== 0 )\r\n&& ( V_7\r\n>= 200 )\r\n&& ( V_7\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_5 ==\r\nV_25 )\r\n&& ( V_6\r\n== 1 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n429496729UL ) )\r\n|| ( ( V_5 ==\r\nV_25 )\r\n&& ( V_6\r\n== 2 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n429496UL ) )\r\n|| ( ( V_5 ==\r\nV_25 )\r\n&& ( V_6\r\n== 3 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n429UL ) )\r\n|| ( ( V_5 ==\r\nV_25 )\r\n&& ( V_6\r\n== 4 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n7UL ) ) ) {\r\nif ( ( ( V_5 == V_23 ) && ( V_6 == 0 ) && ( V_8 >= 266 ) && ( V_8 <= 0xFFFFFFFFUL ) ) || ( ( V_5 == V_23 ) && ( V_6 == 1 ) && ( V_8 >= 1 ) && ( V_8 <= 571230650UL ) ) || ( ( V_5 == V_23 ) && ( V_6 == 2 ) && ( V_8 >= 1 ) && ( V_8 <= 571230UL ) ) || ( ( V_5 == V_23 ) && ( V_6 == 3 ) && ( V_8 >= 1 ) && ( V_8 <= 571UL ) ) || ( ( V_5 == V_23 ) && ( V_6 == 4 ) && ( V_8 >= 1 ) && ( V_8 <= 9UL ) ) || ( ( V_5 == V_24 ) && ( V_6 == 0 ) && ( V_8 >= 242 ) && ( V_8 <= 0xFFFFFFFFUL ) ) || ( ( V_5 == V_24 ) && ( V_6 == 1 ) && ( V_8 >= 1 ) && ( V_8 <= 519691043UL ) ) || ( ( V_5 == V_24 ) && ( V_6 == 2 ) && ( V_8 >= 1 ) && ( V_8 <= 519691UL ) ) || ( ( V_5 == V_24 ) && ( V_6 == 3 ) && ( V_8 >= 1 ) && ( V_8 <= 520UL ) ) || ( ( V_5 == V_24 ) && ( V_6 == 4 ) && ( V_8 >= 1 ) && ( V_8 <= 8UL ) ) || ( ( V_5 == V_25 ) && ( V_6 == 0 ) && ( V_8 >= 200 ) && ( V_8 <= 0xFFFFFFFFUL ) ) || ( ( V_5 == V_25 ) && ( V_6 == 1 ) && ( V_8 >= 1 ) && ( V_8 <= 429496729UL ) ) || ( ( V_5 == V_25 ) && ( V_6 == 2 ) && ( V_8 >= 1 ) && ( V_8 <= 429496UL ) ) || ( ( V_5 == V_25 ) && ( V_6 == 3 ) && ( V_8 >= 1 ) && ( V_8 <= 429UL ) ) || ( ( V_5 == V_25 ) && ( V_6 == 4 ) && ( V_8 >= 1 ) && ( V_8 <= 7UL ) ) ) {\r\nif ( ( ( V_5 == V_25 ) && ( V_12 -> V_20 . V_26 > 0 ) ) || ( V_5 != V_25 ) ) {\r\nF_2\r\n() ;\r\nswitch ( V_6 ) {\r\ncase 0 :\r\nV_15\r\n=\r\n( unsigned int )\r\n( V_7\r\n*\r\n( 0.00025 * V_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_7 * ( 0.00025 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_15 + 0.5 ) ) ) {\r\nV_15\r\n=\r\nV_15\r\n+\r\n1 ;\r\n}\r\n* V_9\r\n=\r\n( unsigned int )\r\n( V_15\r\n/\r\n( 0.00025 * ( double ) V_5 ) ) ;\r\nV_18\r\n=\r\n( double )\r\nV_15\r\n/\r\n( 0.00025\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_15 / ( 0.00025 * ( double ) V_5 ) ) >= ( double ) ( ( double ) * V_9 + 0.5 ) ) {\r\n* V_9\r\n=\r\n* V_9\r\n+\r\n1 ;\r\n}\r\nV_7\r\n=\r\nV_7\r\n-\r\n1 ;\r\nV_15\r\n=\r\nV_15\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_15 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_15\r\n=\r\n( unsigned int )\r\n( V_7\r\n*\r\n( 0.25 * V_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_7 * ( 0.25 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_15 + 0.5 ) ) ) {\r\nV_15\r\n=\r\nV_15\r\n+\r\n1 ;\r\n}\r\n* V_9\r\n=\r\n( unsigned int )\r\n( V_15\r\n/\r\n( 0.25 * ( double ) V_5 ) ) ;\r\nV_18\r\n=\r\n( double )\r\nV_15\r\n/\r\n(\r\n( double )\r\n0.25\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_15 / ( 0.25 * ( double ) V_5 ) ) >= ( double ) ( ( double ) * V_9 + 0.5 ) ) {\r\n* V_9\r\n=\r\n* V_9\r\n+\r\n1 ;\r\n}\r\nV_7\r\n=\r\nV_7\r\n-\r\n1 ;\r\nV_15\r\n=\r\nV_15\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_15 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 2 :\r\nV_15\r\n=\r\nV_7\r\n*\r\n( 250.0\r\n*\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_7 * ( 250.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_15 + 0.5 ) ) ) {\r\nV_15\r\n=\r\nV_15\r\n+\r\n1 ;\r\n}\r\n* V_9\r\n=\r\n( unsigned int )\r\n( V_15\r\n/\r\n( 250.0 * ( double ) V_5 ) ) ;\r\nV_18\r\n=\r\n( double )\r\nV_15\r\n/\r\n( 250.0\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_15 / ( 250.0 * ( double ) V_5 ) ) >= ( double ) ( ( double ) * V_9 + 0.5 ) ) {\r\n* V_9\r\n=\r\n* V_9\r\n+\r\n1 ;\r\n}\r\nV_7\r\n=\r\nV_7\r\n-\r\n1 ;\r\nV_15\r\n=\r\nV_15\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_15 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 3 :\r\nV_15\r\n=\r\n( unsigned int )\r\n( V_7\r\n*\r\n( 250000.0\r\n*\r\nV_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_7 * ( 250000.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_15 + 0.5 ) ) ) {\r\nV_15\r\n=\r\nV_15\r\n+\r\n1 ;\r\n}\r\n* V_9\r\n=\r\n( unsigned int )\r\n( V_15\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) ) ;\r\nV_18\r\n=\r\n( double )\r\nV_15\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_15 / ( 250000.0 * ( double ) V_5 ) ) >= ( double ) ( ( double ) * V_9 + 0.5 ) ) {\r\n* V_9\r\n=\r\n* V_9\r\n+\r\n1 ;\r\n}\r\nV_7\r\n=\r\nV_7\r\n-\r\n1 ;\r\nV_15\r\n=\r\nV_15\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_15 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( V_7\r\n*\r\n60 )\r\n*\r\n( 250000.0\r\n*\r\nV_5 ) ) ;\r\nif ( ( double ) ( ( double ) ( V_7 * 60.0 ) * ( 250000.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_15 + 0.5 ) ) ) {\r\nV_15\r\n=\r\nV_15\r\n+\r\n1 ;\r\n}\r\n* V_9\r\n=\r\n( unsigned int )\r\n( V_15\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) )\r\n/\r\n60 ;\r\nV_18\r\n=\r\n(\r\n( double )\r\nV_15\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) )\r\n/\r\n60.0 ;\r\nif ( ( double ) ( ( ( double ) V_15 / ( 250000.0 * ( double ) V_5 ) ) / 60.0 ) >= ( double ) ( ( double ) * V_9 + 0.5 ) ) {\r\n* V_9\r\n=\r\n* V_9\r\n+\r\n1 ;\r\n}\r\nV_7\r\n=\r\nV_7\r\n-\r\n1 ;\r\nV_15\r\n=\r\nV_15\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_15 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\n}\r\nswitch ( V_6 ) {\r\ncase 0 :\r\nV_16\r\n=\r\n( unsigned int )\r\n( V_8\r\n*\r\n( 0.00025 * V_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_8 * ( 0.00025 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_16 + 0.5 ) ) ) {\r\nV_16\r\n=\r\nV_16\r\n+\r\n1 ;\r\n}\r\n* V_10\r\n=\r\n( unsigned int )\r\n( V_16\r\n/\r\n( 0.00025 * ( double ) V_5 ) ) ;\r\nV_19\r\n=\r\n( double )\r\nV_16\r\n/\r\n( 0.00025\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_16 / ( 0.00025 * ( double ) V_5 ) ) >= ( double ) ( ( double ) * V_10 + 0.5 ) ) {\r\n* V_10\r\n=\r\n* V_10\r\n+\r\n1 ;\r\n}\r\nV_8\r\n=\r\nV_8\r\n-\r\n1 ;\r\nV_16\r\n=\r\nV_16\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_16 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_16\r\n=\r\n( unsigned int )\r\n( V_8\r\n*\r\n( 0.25 * V_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_8 * ( 0.25 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_16 + 0.5 ) ) ) {\r\nV_16\r\n=\r\nV_16\r\n+\r\n1 ;\r\n}\r\n* V_10\r\n=\r\n( unsigned int )\r\n( V_16\r\n/\r\n( 0.25 * ( double ) V_5 ) ) ;\r\nV_19\r\n=\r\n( double )\r\nV_16\r\n/\r\n(\r\n( double )\r\n0.25\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_16 / ( 0.25 * ( double ) V_5 ) ) >= ( double ) ( ( double ) * V_10 + 0.5 ) ) {\r\n* V_10\r\n=\r\n* V_10\r\n+\r\n1 ;\r\n}\r\nV_8\r\n=\r\nV_8\r\n-\r\n1 ;\r\nV_16\r\n=\r\nV_16\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_16 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 2 :\r\nV_16\r\n=\r\nV_8\r\n*\r\n( 250.0\r\n*\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_8 * ( 250.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_16 + 0.5 ) ) ) {\r\nV_16\r\n=\r\nV_16\r\n+\r\n1 ;\r\n}\r\n* V_10\r\n=\r\n( unsigned int )\r\n( V_16\r\n/\r\n( 250.0 * ( double ) V_5 ) ) ;\r\nV_19\r\n=\r\n( double )\r\nV_16\r\n/\r\n( 250.0\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_16 / ( 250.0 * ( double ) V_5 ) ) >= ( double ) ( ( double ) * V_10 + 0.5 ) ) {\r\n* V_10\r\n=\r\n* V_10\r\n+\r\n1 ;\r\n}\r\nV_8\r\n=\r\nV_8\r\n-\r\n1 ;\r\nV_16\r\n=\r\nV_16\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_16 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 3 :\r\nV_16\r\n=\r\n( unsigned int )\r\n( V_8\r\n*\r\n( 250000.0\r\n*\r\nV_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_8 * ( 250000.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_16 + 0.5 ) ) ) {\r\nV_16\r\n=\r\nV_16\r\n+\r\n1 ;\r\n}\r\n* V_10\r\n=\r\n( unsigned int )\r\n( V_16\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) ) ;\r\nV_19\r\n=\r\n( double )\r\nV_16\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_16 / ( 250000.0 * ( double ) V_5 ) ) >= ( double ) ( ( double ) * V_10 + 0.5 ) ) {\r\n* V_10\r\n=\r\n* V_10\r\n+\r\n1 ;\r\n}\r\nV_8\r\n=\r\nV_8\r\n-\r\n1 ;\r\nV_16\r\n=\r\nV_16\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_16 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( V_8\r\n*\r\n60 )\r\n*\r\n( 250000.0\r\n*\r\nV_5 ) ) ;\r\nif ( ( double ) ( ( double ) ( V_8 * 60.0 ) * ( 250000.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_16 + 0.5 ) ) ) {\r\nV_16\r\n=\r\nV_16\r\n+\r\n1 ;\r\n}\r\n* V_10\r\n=\r\n( unsigned int )\r\n( V_16\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) )\r\n/\r\n60 ;\r\nV_19\r\n=\r\n(\r\n( double )\r\nV_16\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) )\r\n/\r\n60.0 ;\r\nif ( ( double ) ( ( ( double ) V_16 / ( 250000.0 * ( double ) V_5 ) ) / 60.0 ) >= ( double ) ( ( double ) * V_10 + 0.5 ) ) {\r\n* V_10\r\n=\r\n* V_10\r\n+\r\n1 ;\r\n}\r\nV_8\r\n=\r\nV_8\r\n-\r\n1 ;\r\nV_16\r\n=\r\nV_16\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_16 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\n}\r\nF_3 () ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_5\r\n=\r\nV_5 ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_6\r\n=\r\nV_6 ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_30\r\n=\r\nV_18 ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_31\r\n=\r\n* V_9 ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_32\r\n=\r\nV_19 ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_33\r\n=\r\n* V_10 ;\r\nF_4 ( V_15 , V_12 -> V_20 . V_34 + 0 + ( 20 * V_4 ) + ( 64 * V_3 ) ) ;\r\nF_4 ( V_16 , V_12 -> V_20 . V_34 + 4 + ( 20 * V_4 ) + ( 64 * V_3 ) ) ;\r\nV_17\r\n=\r\nF_5\r\n( V_12 ->\r\nV_20 .\r\nV_34\r\n+\r\n8\r\n+\r\n( 20 * V_4 ) + ( 64 * V_3 ) ) ;\r\nV_17\r\n=\r\nV_17\r\n&\r\n0x7F ;\r\nif ( V_5 == V_25 ) {\r\nV_17\r\n=\r\nV_17\r\n|\r\n0x80 ;\r\n}\r\nF_4 ( V_17 , V_12 -> V_20 . V_34 + 8 + ( 20 * V_4 ) + ( 64 * V_3 ) ) ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_35\r\n=\r\n1 ;\r\n} else {\r\nF_6 ( L_1 ) ;\r\nV_14\r\n=\r\n- 9 ;\r\n}\r\n} else {\r\nF_6 ( L_2 ) ;\r\nV_14 =\r\n- 8 ;\r\n}\r\n} else {\r\nF_6 ( L_3 ) ;\r\nV_14 = - 7 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_4 ) ;\r\nV_14 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_5 ) ;\r\nV_14 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_6 ) ;\r\nV_14 = - 4 ;\r\n}\r\n} else {\r\nF_6 ( L_7 ) ;\r\nV_14 = - 3 ;\r\n}\r\n} else {\r\nF_6 ( L_8 ) ;\r\nV_14 = - 2 ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic int F_7 ( struct V_1 * V_2 ,\r\nunsigned char V_3 ,\r\nunsigned char V_4 ,\r\nunsigned char * V_36 ,\r\nunsigned int * V_37 ,\r\nunsigned int * V_38 ,\r\nunsigned char * V_39 ,\r\nunsigned char * V_40 ,\r\nunsigned char * V_41 ,\r\nunsigned char * V_42 ,\r\nunsigned char * V_43 ,\r\nunsigned char * V_44 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_13 ;\r\nint V_14 = 0 ;\r\nunsigned int V_45 ;\r\nunsigned int V_17 ;\r\nif ( V_3 < 4 ) {\r\nif ( ( V_12 -> V_20 .\r\nV_21 [ V_3 ] &\r\n0xFFFF0000UL ) == V_22 ) {\r\nif ( V_4 <= 1 ) {\r\nV_45 = F_5 ( V_12 -> V_20 .\r\nV_34 + 12 + ( 20 * V_4 ) +\r\n( 64 * V_3 ) ) ;\r\nif ( V_45 & 0x10 ) {\r\n* V_37 =\r\nF_5 ( V_12 -> V_20 .\r\nV_34 + 0 + ( 20 * V_4 ) +\r\n( 64 * V_3 ) ) ;\r\n* V_38 =\r\nF_5 ( V_12 -> V_20 .\r\nV_34 + 4 + ( 20 * V_4 ) +\r\n( 64 * V_3 ) ) ;\r\nV_17 = F_5 ( V_12 -> V_20 .\r\nV_34 + 8 + ( 20 * V_4 ) +\r\n( 64 * V_3 ) ) ;\r\n* V_39 =\r\n( unsigned char ) ( ( V_17 >> 5 ) & 1 ) ;\r\n* V_40 =\r\n( unsigned char ) ( ( V_17 >> 0 ) & 1 ) ;\r\n* V_41 =\r\n( unsigned char ) ( ( V_17 >> 1 ) & 1 ) ;\r\n* V_42 =\r\n( unsigned char ) ( ( V_17 >> 4 ) & 1 ) ;\r\n* V_43 =\r\n( unsigned char ) ( ( V_17 >> 3 ) & 1 ) ;\r\nif ( * V_41 ) {\r\n* V_41 =\r\n* V_41 +\r\n( unsigned char ) ( ( V_17 >>\r\n2 ) & 1 ) ;\r\n}\r\nV_17 = F_5 ( V_12 -> V_20 .\r\nV_34 + 8 + ( 20 * V_4 ) +\r\n( 64 * V_3 ) ) ;\r\n* V_44 =\r\n( unsigned char ) ( ( V_17 >> 0 ) & 1 ) ;\r\n* V_36 = V_12 ->\r\nV_27 [ V_3 ] .\r\nV_28 .\r\nV_29 [ V_4 ] . V_6 ;\r\n}\r\nelse {\r\nF_6 ( L_9 ) ;\r\nV_14 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_6 ) ;\r\nV_14 = - 4 ;\r\n}\r\n} else {\r\nF_6 ( L_7 ) ;\r\nV_14 = - 3 ;\r\n}\r\n} else {\r\nF_6 ( L_8 ) ;\r\nV_14 = - 2 ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic int F_8 ( struct V_1 * V_2 ,\r\nstruct V_46 * V_47 ,\r\nstruct V_48 * V_49 ,\r\nunsigned int * V_50 )\r\n{\r\nunsigned char V_51 ;\r\nint V_14 = 0 ;\r\nV_51 = F_9 ( V_49 -> V_52 ) ;\r\nswitch ( V_51 ) {\r\ncase V_53 :\r\nV_14 = F_1 ( V_2 , ( unsigned char ) F_10 ( V_49 -> V_52 ) ,\r\n( unsigned char ) V_50 [ 0 ] ,\r\n( unsigned char ) V_50 [ 1 ] ,\r\n( unsigned char ) V_50 [ 2 ] ,\r\n( unsigned int ) V_50 [ 3 ] ,\r\n( unsigned int ) V_50 [ 4 ] ,\r\n( unsigned int * ) & V_50 [ 0 ] ,\r\n( unsigned int * ) & V_50 [ 1 ]\r\n) ;\r\nbreak;\r\ncase V_54 :\r\nV_14 = F_7 ( V_2 , ( unsigned char ) F_10 ( V_49 -> V_52 ) ,\r\n( unsigned char ) V_50 [ 0 ] ,\r\n( unsigned char * ) & V_50 [ 0 ] ,\r\n( unsigned int * ) & V_50 [ 1 ] ,\r\n( unsigned int * ) & V_50 [ 2 ] ,\r\n( unsigned char * ) & V_50 [ 3 ] ,\r\n( unsigned char * ) & V_50 [ 4 ] ,\r\n( unsigned char * ) & V_50 [ 5 ] ,\r\n( unsigned char * ) & V_50 [ 6 ] ,\r\n( unsigned char * ) & V_50 [ 7 ] ,\r\n( unsigned char * ) & V_50 [ 8 ]\r\n) ;\r\nbreak;\r\ndefault:\r\nF_11 ( L_10 ) ;\r\n}\r\nif ( V_14 >= 0 )\r\nV_14 = V_49 -> V_55 ;\r\nreturn V_14 ;\r\n}\r\nstatic int F_12 ( struct V_1 * V_2 ,\r\nunsigned char V_3 ,\r\nunsigned char V_4 ,\r\nunsigned char V_56 ,\r\nunsigned char V_57 ,\r\nunsigned char V_58 ,\r\nunsigned char V_59 ,\r\nunsigned char V_60 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_13 ;\r\nint V_14 = 0 ;\r\nunsigned int V_45 ;\r\nunsigned int V_17 ;\r\nV_12 -> V_61 = V_62 ;\r\nif ( V_3 < 4 ) {\r\nif ( ( V_12 -> V_20 .\r\nV_21 [ V_3 ] &\r\n0xFFFF0000UL ) == V_22 ) {\r\nif ( V_4 <= 1 ) {\r\nV_45 = F_5 ( V_12 -> V_20 .\r\nV_34 + 12 + ( 20 * V_4 ) +\r\n( 64 * V_3 ) ) ;\r\nif ( V_45 & 0x10 ) {\r\nif ( V_56 <= 1 ) {\r\nif ( V_57 <= 1 ) {\r\nif ( V_58 <= 2 ) {\r\nif ( V_59\r\n<= 1 ) {\r\nif ( V_60 == V_63 || V_60 == V_64 ) {\r\nV_17\r\n=\r\nF_5\r\n( V_12 ->\r\nV_20 .\r\nV_34\r\n+\r\n8\r\n+\r\n( 20 * V_4 ) + ( 64 * V_3 ) ) ;\r\nV_17\r\n=\r\nV_17\r\n&\r\n0x80 ;\r\nV_17\r\n=\r\nV_17\r\n|\r\nV_57\r\n|\r\n( V_60\r\n<<\r\n3 )\r\n|\r\n( V_59\r\n<<\r\n4 )\r\n|\r\n( V_56\r\n<<\r\n5 ) ;\r\nif ( V_58 & 3 ) {\r\nV_17\r\n=\r\nV_17\r\n|\r\n2 ;\r\nif ( V_58 & 2 ) {\r\nV_17\r\n=\r\nV_17\r\n|\r\n4 ;\r\n}\r\n}\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_60\r\n=\r\nV_60 ;\r\nF_4 ( V_17 , V_12 -> V_20 . V_34 + 8 + ( 20 * V_4 ) + ( 64 * V_3 ) ) ;\r\nF_4 ( 1 , V_12 -> V_20 . V_34 + 12 + ( 20 * V_4 ) + ( 64 * V_3 ) ) ;\r\n}\r\nelse {\r\nF_6 ( L_11 ) ;\r\nV_14\r\n=\r\n- 10 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_12 ) ;\r\nV_14\r\n=\r\n- 9 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_13 ) ;\r\nV_14 =\r\n- 8 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_14 ) ;\r\nV_14 = - 7 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_15 ) ;\r\nV_14 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_9 ) ;\r\nV_14 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_6 ) ;\r\nV_14 = - 4 ;\r\n}\r\n} else {\r\nF_6 ( L_7 ) ;\r\nV_14 = - 3 ;\r\n}\r\n} else {\r\nF_6 ( L_8 ) ;\r\nV_14 = - 2 ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic int F_13 ( struct V_1 * V_2 ,\r\nunsigned char V_3 ,\r\nunsigned char V_4 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_13 ;\r\nint V_14 = 0 ;\r\nunsigned int V_45 ;\r\nif ( V_3 < 4 ) {\r\nif ( ( V_12 -> V_20 .\r\nV_21 [ V_3 ] &\r\n0xFFFF0000UL ) == V_22 ) {\r\nif ( V_4 <= 1 ) {\r\nV_45 = F_5 ( V_12 -> V_20 .\r\nV_34 + 12 + ( 20 * V_4 ) +\r\n( 64 * V_3 ) ) ;\r\nif ( V_45 & 0x10 ) {\r\nif ( V_45 & 0x1 ) {\r\nF_4 ( 0 , V_12 -> V_20 .\r\nV_34 + 12 +\r\n( 20 * V_4 ) +\r\n( 64 * V_3 ) ) ;\r\n}\r\nelse {\r\nF_6 ( L_16 ) ;\r\nV_14 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_17 ) ;\r\nV_14 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_6 ) ;\r\nV_14 = - 4 ;\r\n}\r\n} else {\r\nF_6 ( L_7 ) ;\r\nV_14 = - 3 ;\r\n}\r\n} else {\r\nF_6 ( L_8 ) ;\r\nV_14 = - 2 ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic int F_14 ( struct V_1 * V_2 ,\r\nunsigned char V_3 ,\r\nunsigned char V_4 ,\r\nunsigned char V_6 ,\r\nunsigned int V_7 ,\r\nunsigned int V_8 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_13 ;\r\nunsigned char V_5 ;\r\nint V_14 = 0 ;\r\nunsigned int V_15 = 0 ;\r\nunsigned int V_16 = 0 ;\r\nunsigned int V_31 = 0 ;\r\nunsigned int V_33 = 0 ;\r\nunsigned int V_45 ;\r\nunsigned int V_17 ;\r\ndouble V_18 = 0 ;\r\ndouble V_19 = 0 ;\r\nif ( V_3 < 4 ) {\r\nif ( ( V_12 -> V_20 .\r\nV_21 [ V_3 ] &\r\n0xFFFF0000UL ) == V_22 ) {\r\nif ( V_4 <= 1 ) {\r\nV_45 = F_5 ( V_12 -> V_20 .\r\nV_34 + 12 + ( 20 * V_4 ) +\r\n( 64 * V_3 ) ) ;\r\nif ( V_45 & 0x10 ) {\r\nV_5 = V_12 ->\r\nV_27 [ V_3 ] .\r\nV_28 .\r\nV_5 ;\r\nif ( V_6 <= 4 ) {\r\nif ( ( ( V_5 ==\r\nV_23 )\r\n&& ( V_6\r\n== 0 )\r\n&& ( V_7\r\n>= 266 )\r\n&& ( V_7\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_5 ==\r\nV_23 )\r\n&& ( V_6\r\n== 1 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n571230650UL ) )\r\n|| ( ( V_5 ==\r\nV_23 )\r\n&& ( V_6\r\n== 2 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n571230UL ) )\r\n|| ( ( V_5 ==\r\nV_23 )\r\n&& ( V_6\r\n== 3 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n571UL ) )\r\n|| ( ( V_5 ==\r\nV_23 )\r\n&& ( V_6\r\n== 4 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<= 9UL ) )\r\n|| ( ( V_5 ==\r\nV_24 )\r\n&& ( V_6\r\n== 0 )\r\n&& ( V_7\r\n>= 242 )\r\n&& ( V_7\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_5 ==\r\nV_24 )\r\n&& ( V_6\r\n== 1 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n519691043UL ) )\r\n|| ( ( V_5 ==\r\nV_24 )\r\n&& ( V_6\r\n== 2 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n519691UL ) )\r\n|| ( ( V_5 ==\r\nV_24 )\r\n&& ( V_6\r\n== 3 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n520UL ) )\r\n|| ( ( V_5 ==\r\nV_24 )\r\n&& ( V_6\r\n== 4 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<= 8UL ) )\r\n|| ( ( V_5 ==\r\nV_25 )\r\n&& ( V_6\r\n== 0 )\r\n&& ( V_7\r\n>= 200 )\r\n&& ( V_7\r\n<=\r\n0xFFFFFFFFUL ) )\r\n|| ( ( V_5 ==\r\nV_25 )\r\n&& ( V_6\r\n== 1 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n429496729UL ) )\r\n|| ( ( V_5 ==\r\nV_25 )\r\n&& ( V_6\r\n== 2 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n429496UL ) )\r\n|| ( ( V_5 ==\r\nV_25 )\r\n&& ( V_6\r\n== 3 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n429UL ) )\r\n|| ( ( V_5 ==\r\nV_25 )\r\n&& ( V_6\r\n== 4 )\r\n&& ( V_7\r\n>= 1 )\r\n&& ( V_7\r\n<=\r\n7UL ) ) ) {\r\nif ( ( ( V_5 == V_23 ) && ( V_6 == 0 ) && ( V_8 >= 266 ) && ( V_8 <= 0xFFFFFFFFUL ) ) || ( ( V_5 == V_23 ) && ( V_6 == 1 ) && ( V_8 >= 1 ) && ( V_8 <= 571230650UL ) ) || ( ( V_5 == V_23 ) && ( V_6 == 2 ) && ( V_8 >= 1 ) && ( V_8 <= 571230UL ) ) || ( ( V_5 == V_23 ) && ( V_6 == 3 ) && ( V_8 >= 1 ) && ( V_8 <= 571UL ) ) || ( ( V_5 == V_23 ) && ( V_6 == 4 ) && ( V_8 >= 1 ) && ( V_8 <= 9UL ) ) || ( ( V_5 == V_24 ) && ( V_6 == 0 ) && ( V_8 >= 242 ) && ( V_8 <= 0xFFFFFFFFUL ) ) || ( ( V_5 == V_24 ) && ( V_6 == 1 ) && ( V_8 >= 1 ) && ( V_8 <= 519691043UL ) ) || ( ( V_5 == V_24 ) && ( V_6 == 2 ) && ( V_8 >= 1 ) && ( V_8 <= 519691UL ) ) || ( ( V_5 == V_24 ) && ( V_6 == 3 ) && ( V_8 >= 1 ) && ( V_8 <= 520UL ) ) || ( ( V_5 == V_24 ) && ( V_6 == 4 ) && ( V_8 >= 1 ) && ( V_8 <= 8UL ) ) || ( ( V_5 == V_25 ) && ( V_6 == 0 ) && ( V_8 >= 200 ) && ( V_8 <= 0xFFFFFFFFUL ) ) || ( ( V_5 == V_25 ) && ( V_6 == 1 ) && ( V_8 >= 1 ) && ( V_8 <= 429496729UL ) ) || ( ( V_5 == V_25 ) && ( V_6 == 2 ) && ( V_8 >= 1 ) && ( V_8 <= 429496UL ) ) || ( ( V_5 == V_25 ) && ( V_6 == 3 ) && ( V_8 >= 1 ) && ( V_8 <= 429UL ) ) || ( ( V_5 == V_25 ) && ( V_6 == 4 ) && ( V_8 >= 1 ) && ( V_8 <= 7UL ) ) ) {\r\nF_2 () ;\r\nswitch ( V_6 ) {\r\ncase 0 :\r\nV_15\r\n=\r\n( unsigned int )\r\n( V_7\r\n*\r\n( 0.00025 * V_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_7 * ( 0.00025 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_15 + 0.5 ) ) ) {\r\nV_15\r\n=\r\nV_15\r\n+\r\n1 ;\r\n}\r\nV_31\r\n=\r\n( unsigned int )\r\n( V_15\r\n/\r\n( 0.00025 * ( double ) V_5 ) ) ;\r\nV_18\r\n=\r\n( double )\r\nV_15\r\n/\r\n( 0.00025\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_15 / ( 0.00025 * ( double ) V_5 ) ) >= ( double ) ( ( double ) V_31 + 0.5 ) ) {\r\nV_31\r\n=\r\nV_31\r\n+\r\n1 ;\r\n}\r\nV_7\r\n=\r\nV_7\r\n-\r\n1 ;\r\nV_15\r\n=\r\nV_15\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_15 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_15\r\n=\r\n( unsigned int )\r\n( V_7\r\n*\r\n( 0.25 * V_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_7 * ( 0.25 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_15 + 0.5 ) ) ) {\r\nV_15\r\n=\r\nV_15\r\n+\r\n1 ;\r\n}\r\nV_31\r\n=\r\n( unsigned int )\r\n( V_15\r\n/\r\n( 0.25 * ( double ) V_5 ) ) ;\r\nV_18\r\n=\r\n( double )\r\nV_15\r\n/\r\n(\r\n( double )\r\n0.25\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_15 / ( 0.25 * ( double ) V_5 ) ) >= ( double ) ( ( double ) V_31 + 0.5 ) ) {\r\nV_31\r\n=\r\nV_31\r\n+\r\n1 ;\r\n}\r\nV_7\r\n=\r\nV_7\r\n-\r\n1 ;\r\nV_15\r\n=\r\nV_15\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_15 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 2 :\r\nV_15\r\n=\r\nV_7\r\n*\r\n( 250.0\r\n*\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_7 * ( 250.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_15 + 0.5 ) ) ) {\r\nV_15\r\n=\r\nV_15\r\n+\r\n1 ;\r\n}\r\nV_31\r\n=\r\n( unsigned int )\r\n( V_15\r\n/\r\n( 250.0 * ( double ) V_5 ) ) ;\r\nV_18\r\n=\r\n( double )\r\nV_15\r\n/\r\n( 250.0\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_15 / ( 250.0 * ( double ) V_5 ) ) >= ( double ) ( ( double ) V_31 + 0.5 ) ) {\r\nV_31\r\n=\r\nV_31\r\n+\r\n1 ;\r\n}\r\nV_7\r\n=\r\nV_7\r\n-\r\n1 ;\r\nV_15\r\n=\r\nV_15\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_15 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 3 :\r\nV_15\r\n=\r\n( unsigned int )\r\n( V_7\r\n*\r\n( 250000.0\r\n*\r\nV_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_7 * ( 250000.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_15 + 0.5 ) ) ) {\r\nV_15\r\n=\r\nV_15\r\n+\r\n1 ;\r\n}\r\nV_31\r\n=\r\n( unsigned int )\r\n( V_15\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) ) ;\r\nV_18\r\n=\r\n( double )\r\nV_15\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_15 / ( 250000.0 * ( double ) V_5 ) ) >= ( double ) ( ( double ) V_31 + 0.5 ) ) {\r\nV_31\r\n=\r\nV_31\r\n+\r\n1 ;\r\n}\r\nV_7\r\n=\r\nV_7\r\n-\r\n1 ;\r\nV_15\r\n=\r\nV_15\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_15 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( V_7\r\n*\r\n60 )\r\n*\r\n( 250000.0\r\n*\r\nV_5 ) ) ;\r\nif ( ( double ) ( ( double ) ( V_7 * 60.0 ) * ( 250000.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_15 + 0.5 ) ) ) {\r\nV_15\r\n=\r\nV_15\r\n+\r\n1 ;\r\n}\r\nV_31\r\n=\r\n( unsigned int )\r\n( V_15\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) )\r\n/\r\n60 ;\r\nV_18\r\n=\r\n(\r\n( double )\r\nV_15\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) )\r\n/\r\n60.0 ;\r\nif ( ( double ) ( ( ( double ) V_15 / ( 250000.0 * ( double ) V_5 ) ) / 60.0 ) >= ( double ) ( ( double ) V_31 + 0.5 ) ) {\r\nV_31\r\n=\r\nV_31\r\n+\r\n1 ;\r\n}\r\nV_7\r\n=\r\nV_7\r\n-\r\n1 ;\r\nV_15\r\n=\r\nV_15\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_15\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_15 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\n}\r\nswitch ( V_6 ) {\r\ncase 0 :\r\nV_16\r\n=\r\n( unsigned int )\r\n( V_8\r\n*\r\n( 0.00025 * V_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_8 * ( 0.00025 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_16 + 0.5 ) ) ) {\r\nV_16\r\n=\r\nV_16\r\n+\r\n1 ;\r\n}\r\nV_33\r\n=\r\n( unsigned int )\r\n( V_16\r\n/\r\n( 0.00025 * ( double ) V_5 ) ) ;\r\nV_19\r\n=\r\n( double )\r\nV_16\r\n/\r\n( 0.00025\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_16 / ( 0.00025 * ( double ) V_5 ) ) >= ( double ) ( ( double ) V_33 + 0.5 ) ) {\r\nV_33\r\n=\r\nV_33\r\n+\r\n1 ;\r\n}\r\nV_8\r\n=\r\nV_8\r\n-\r\n1 ;\r\nV_16\r\n=\r\nV_16\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_16 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_16\r\n=\r\n( unsigned int )\r\n( V_8\r\n*\r\n( 0.25 * V_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_8 * ( 0.25 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_16 + 0.5 ) ) ) {\r\nV_16\r\n=\r\nV_16\r\n+\r\n1 ;\r\n}\r\nV_33\r\n=\r\n( unsigned int )\r\n( V_16\r\n/\r\n( 0.25 * ( double ) V_5 ) ) ;\r\nV_19\r\n=\r\n( double )\r\nV_16\r\n/\r\n(\r\n( double )\r\n0.25\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_16 / ( 0.25 * ( double ) V_5 ) ) >= ( double ) ( ( double ) V_33 + 0.5 ) ) {\r\nV_33\r\n=\r\nV_33\r\n+\r\n1 ;\r\n}\r\nV_8\r\n=\r\nV_8\r\n-\r\n1 ;\r\nV_16\r\n=\r\nV_16\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_16 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 2 :\r\nV_16\r\n=\r\nV_8\r\n*\r\n( 250.0\r\n*\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_8 * ( 250.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_16 + 0.5 ) ) ) {\r\nV_16\r\n=\r\nV_16\r\n+\r\n1 ;\r\n}\r\nV_33\r\n=\r\n( unsigned int )\r\n( V_16\r\n/\r\n( 250.0 * ( double ) V_5 ) ) ;\r\nV_19\r\n=\r\n( double )\r\nV_16\r\n/\r\n( 250.0\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_16 / ( 250.0 * ( double ) V_5 ) ) >= ( double ) ( ( double ) V_33 + 0.5 ) ) {\r\nV_33\r\n=\r\nV_33\r\n+\r\n1 ;\r\n}\r\nV_8\r\n=\r\nV_8\r\n-\r\n1 ;\r\nV_16\r\n=\r\nV_16\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_16 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 3 :\r\nV_16\r\n=\r\n( unsigned int )\r\n( V_8\r\n*\r\n( 250000.0\r\n*\r\nV_5 ) ) ;\r\nif ( ( double ) ( ( double ) V_8 * ( 250000.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_16 + 0.5 ) ) ) {\r\nV_16\r\n=\r\nV_16\r\n+\r\n1 ;\r\n}\r\nV_33\r\n=\r\n( unsigned int )\r\n( V_16\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) ) ;\r\nV_19\r\n=\r\n( double )\r\nV_16\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) ;\r\nif ( ( double ) ( ( double ) V_16 / ( 250000.0 * ( double ) V_5 ) ) >= ( double ) ( ( double ) V_33 + 0.5 ) ) {\r\nV_33\r\n=\r\nV_33\r\n+\r\n1 ;\r\n}\r\nV_8\r\n=\r\nV_8\r\n-\r\n1 ;\r\nV_16\r\n=\r\nV_16\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_16 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( V_8\r\n*\r\n60 )\r\n*\r\n( 250000.0\r\n*\r\nV_5 ) ) ;\r\nif ( ( double ) ( ( double ) ( V_8 * 60.0 ) * ( 250000.0 * ( double ) V_5 ) ) >= ( ( double ) ( ( double ) V_16 + 0.5 ) ) ) {\r\nV_16\r\n=\r\nV_16\r\n+\r\n1 ;\r\n}\r\nV_33\r\n=\r\n( unsigned int )\r\n( V_16\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) )\r\n/\r\n60 ;\r\nV_19\r\n=\r\n(\r\n( double )\r\nV_16\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_5 ) )\r\n/\r\n60.0 ;\r\nif ( ( double ) ( ( ( double ) V_16 / ( 250000.0 * ( double ) V_5 ) ) / 60.0 ) >= ( double ) ( ( double ) V_33 + 0.5 ) ) {\r\nV_33\r\n=\r\nV_33\r\n+\r\n1 ;\r\n}\r\nV_8\r\n=\r\nV_8\r\n-\r\n1 ;\r\nV_16\r\n=\r\nV_16\r\n-\r\n2 ;\r\nif ( V_5 != V_25 ) {\r\nV_16\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_16 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\n}\r\nF_3 () ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_6\r\n=\r\nV_6 ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_30\r\n=\r\nV_18 ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_31\r\n=\r\nV_31 ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_32\r\n=\r\nV_19 ;\r\nV_12 ->\r\nV_27\r\n[ V_3 ] .\r\nV_28 .\r\nV_29\r\n[ V_4 ] .\r\nV_33\r\n=\r\nV_33 ;\r\nF_4 ( V_15 , V_12 -> V_20 . V_34 + 0 + ( 20 * V_4 ) + ( 64 * V_3 ) ) ;\r\nF_4 ( V_16 , V_12 -> V_20 . V_34 + 4 + ( 20 * V_4 ) + ( 64 * V_3 ) ) ;\r\nV_17 =\r\nF_5\r\n( V_12 ->\r\nV_20 .\r\nV_34\r\n+ 8 +\r\n( 20 * V_4 ) + ( 64 * V_3 ) ) ;\r\nV_17 =\r\nV_17\r\n& 0x7F ;\r\nif ( V_5 == V_25 ) {\r\nV_17\r\n=\r\nV_17\r\n|\r\n0x80 ;\r\n}\r\nF_4 ( V_17 ,\r\nV_12 ->\r\nV_20 .\r\nV_34\r\n+ 8 +\r\n( 20 * V_4 ) + ( 64 * V_3 ) ) ;\r\n} else {\r\nF_6 ( L_2 ) ;\r\nV_14 =\r\n- 8 ;\r\n}\r\n} else {\r\nF_6 ( L_3 ) ;\r\nV_14 = - 7 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_4 ) ;\r\nV_14 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_9 ) ;\r\nV_14 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_6 ) ;\r\nV_14 = - 4 ;\r\n}\r\n} else {\r\nF_6 ( L_7 ) ;\r\nV_14 = - 3 ;\r\n}\r\n} else {\r\nF_6 ( L_8 ) ;\r\nV_14 = - 2 ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic int F_15 ( struct V_1 * V_2 ,\r\nstruct V_46 * V_47 ,\r\nstruct V_48 * V_49 ,\r\nunsigned int * V_50 )\r\n{\r\nunsigned char V_65 ;\r\nint V_14 = 0 ;\r\nV_65 = F_9 ( V_49 -> V_52 ) ;\r\nswitch ( V_65 ) {\r\ncase V_66 :\r\nV_14 = F_12 ( V_2 ,\r\n( unsigned char ) F_10 ( V_49 -> V_52 ) ,\r\n( unsigned char ) V_50 [ 0 ] ,\r\n( unsigned char ) V_50 [ 1 ] ,\r\n( unsigned char ) V_50 [ 2 ] ,\r\n( unsigned char ) V_50 [ 3 ] , ( unsigned char ) V_50 [ 4 ] , ( unsigned char ) V_50 [ 5 ] ) ;\r\nbreak;\r\ncase V_67 :\r\nV_14 = F_13 ( V_2 ,\r\n( unsigned char ) F_10 ( V_49 -> V_52 ) , ( unsigned char ) V_50 [ 0 ] ) ;\r\nbreak;\r\ncase V_68 :\r\nV_14 = F_14 ( V_2 ,\r\n( unsigned char ) F_10 ( V_49 -> V_52 ) ,\r\n( unsigned char ) V_50 [ 0 ] ,\r\n( unsigned char ) V_50 [ 1 ] , ( unsigned int ) V_50 [ 2 ] , ( unsigned int ) V_50 [ 3 ] ) ;\r\nbreak;\r\ndefault:\r\nF_11 ( L_18 ) ;\r\n}\r\nif ( V_14 >= 0 )\r\nV_14 = V_49 -> V_55 ;\r\nreturn V_14 ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_2 ,\r\nstruct V_46 * V_47 ,\r\nstruct V_48 * V_49 ,\r\nunsigned int * V_50 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_13 ;\r\nint V_14 = 0 ;\r\nunsigned int V_45 ;\r\nunsigned char V_3 ;\r\nunsigned char V_4 ;\r\nunsigned char * V_69 ;\r\nunsigned char * V_70 ;\r\nV_14 = V_49 -> V_55 ;\r\nV_3 = ( unsigned char ) F_10 ( V_49 -> V_52 ) ;\r\nV_4 = ( unsigned char ) F_9 ( V_49 -> V_52 ) ;\r\nV_69 = ( unsigned char * ) & V_50 [ 0 ] ;\r\nV_70 = ( unsigned char * ) & V_50 [ 1 ] ;\r\nif ( V_3 < 4 ) {\r\nif ( ( V_12 -> V_20 .\r\nV_21 [ V_3 ] &\r\n0xFFFF0000UL ) == V_22 ) {\r\nif ( V_4 <= 1 ) {\r\nV_45 = F_5 ( V_12 -> V_20 .\r\nV_34 + 12 + ( 20 * V_4 ) +\r\n( 64 * V_3 ) ) ;\r\nif ( V_45 & 0x10 ) {\r\nif ( V_45 & 0x1 ) {\r\n* V_69 =\r\n( unsigned char ) ( ( V_45 >> 7 )\r\n& 1 ) ;\r\n* V_70 =\r\n( unsigned char ) ( ( V_45 >> 6 )\r\n& 1 ) ;\r\n}\r\nelse {\r\nF_6 ( L_19 ) ;\r\nV_14 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_9 ) ;\r\nV_14 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_6 ( L_6 ) ;\r\nV_14 = - 4 ;\r\n}\r\n} else {\r\nF_6 ( L_7 ) ;\r\nV_14 = - 3 ;\r\n}\r\n} else {\r\nF_6 ( L_8 ) ;\r\nV_14 = - 2 ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic int F_17 ( struct V_1 * V_2 ,\r\nstruct V_46 * V_47 ,\r\nstruct V_48 * V_49 ,\r\nunsigned int * V_50 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_13 ;\r\nV_50 [ 0 ] = V_12 -> V_71 .\r\nV_72 [ V_12 ->\r\nV_71 . V_73 ] . V_74 ;\r\nV_50 [ 1 ] = V_12 -> V_71 .\r\nV_72 [ V_12 ->\r\nV_71 . V_73 ] . V_75 ;\r\nV_50 [ 2 ] = V_12 -> V_71 .\r\nV_72 [ V_12 ->\r\nV_71 . V_73 ] . V_76 ;\r\nV_12 ->\r\nV_71 .\r\nV_73 = ( V_12 ->\r\nV_71 . V_73 + 1 ) % V_77 ;\r\nreturn V_49 -> V_55 ;\r\n}
