0.6
2019.1
May 24 2019
15:06:07
X:/Documents/ec311/lab1/lab_1/lab_1.sim/sim_1/synth/timing/xsim/ripple_adder_testbench_time_synth.v,1695848078,verilog,,X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sim_1/new/ripple_adder_testbench.v,,glbl;ripple_adder,,,,,,,,
X:/Documents/ec311/lab1/lab_1/lab_1.srcs/sim_1/new/ripple_adder_testbench.v,1695248459,verilog,,,,ripple_adder_testbench,,,,,,,,
