
communication_try01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cb0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08007e90  08007e90  00008e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008068  08008068  0000a07c  2**0
                  CONTENTS
  4 .ARM          00000008  08008068  08008068  00009068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008070  08008070  0000a07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008070  08008070  00009070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008074  08008074  00009074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08008078  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000424  2000007c  080080f4  0000a07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a0  080080f4  0000a4a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000171fc  00000000  00000000  0000a0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f5c  00000000  00000000  000212a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001330  00000000  00000000  00024208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ef5  00000000  00000000  00025538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027986  00000000  00000000  0002642d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001818a  00000000  00000000  0004ddb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe2e0  00000000  00000000  00065f3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016421d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057ec  00000000  00000000  00164260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00169a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000007c 	.word	0x2000007c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007e78 	.word	0x08007e78

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000080 	.word	0x20000080
 800021c:	08007e78 	.word	0x08007e78

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <command_checker>:
int8_t posABS = 0;
int8_t TileON = 0;


char* command_checker(uint8_t* buffer)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
    int8_t ending_condition = 1;
 80005e8:	2301      	movs	r3, #1
 80005ea:	73fb      	strb	r3, [r7, #15]
    int8_t index = 0;
 80005ec:	2300      	movs	r3, #0
 80005ee:	73bb      	strb	r3, [r7, #14]

    while (ending_condition)
 80005f0:	e00f      	b.n	8000612 <command_checker+0x32>
    {
        if (buffer[index] == '#')
 80005f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80005f6:	687a      	ldr	r2, [r7, #4]
 80005f8:	4413      	add	r3, r2
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2b23      	cmp	r3, #35	@ 0x23
 80005fe:	d102      	bne.n	8000606 <command_checker+0x26>
        {
            ending_condition = 0;
 8000600:	2300      	movs	r3, #0
 8000602:	73fb      	strb	r3, [r7, #15]
 8000604:	e005      	b.n	8000612 <command_checker+0x32>
        }
        else
        {
            index++;
 8000606:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800060a:	b2db      	uxtb	r3, r3
 800060c:	3301      	adds	r3, #1
 800060e:	b2db      	uxtb	r3, r3
 8000610:	73bb      	strb	r3, [r7, #14]
    while (ending_condition)
 8000612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d1eb      	bne.n	80005f2 <command_checker+0x12>
        }

    }

    // Allocate memory for the command string with an extra byte for the null terminator
    char* command = (char*)malloc(index + 1);
 800061a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800061e:	3301      	adds	r3, #1
 8000620:	4618      	mov	r0, r3
 8000622:	f006 fddf 	bl	80071e4 <malloc>
 8000626:	4603      	mov	r3, r0
 8000628:	60bb      	str	r3, [r7, #8]
    if (command == NULL)
 800062a:	68bb      	ldr	r3, [r7, #8]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d101      	bne.n	8000634 <command_checker+0x54>
    {
        return NULL;  // Allocation failed
 8000630:	2300      	movs	r3, #0
 8000632:	e00d      	b.n	8000650 <command_checker+0x70>
    }

    // Copy the command part from buffer to the newly allocated string
    strncpy(command, (char*)buffer, index);
 8000634:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000638:	461a      	mov	r2, r3
 800063a:	6879      	ldr	r1, [r7, #4]
 800063c:	68b8      	ldr	r0, [r7, #8]
 800063e:	f006 fec3 	bl	80073c8 <strncpy>
    command[index] = '\0';  // Null-terminate the string
 8000642:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000646:	68ba      	ldr	r2, [r7, #8]
 8000648:	4413      	add	r3, r2
 800064a:	2200      	movs	r2, #0
 800064c:	701a      	strb	r2, [r3, #0]

    return command;
 800064e:	68bb      	ldr	r3, [r7, #8]
}
 8000650:	4618      	mov	r0, r3
 8000652:	3710      	adds	r7, #16
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}

08000658 <SPI_Communication>:



}
void SPI_Communication(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08a      	sub	sp, #40	@ 0x28
 800065c:	af00      	add	r7, sp, #0

    int8_t index = 0;
 800065e:	2300      	movs	r3, #0
 8000660:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t receivedData;
    uint8_t pinstate = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 8000664:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000668:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800066c:	f001 fcee 	bl	800204c <HAL_GPIO_ReadPin>
 8000670:	4603      	mov	r3, r0
 8000672:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26


    if (!pinstate) {memset(RxBuffer, 0, sizeof(RxBuffer));}
 8000676:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800067a:	2b00      	cmp	r3, #0
 800067c:	f040 80e6 	bne.w	800084c <SPI_Communication+0x1f4>
 8000680:	2220      	movs	r2, #32
 8000682:	2100      	movs	r1, #0
 8000684:	4876      	ldr	r0, [pc, #472]	@ (8000860 <SPI_Communication+0x208>)
 8000686:	f006 fe97 	bl	80073b8 <memset>

    while (!pinstate) {
 800068a:	e0df      	b.n	800084c <SPI_Communication+0x1f4>
        // Receive data from SPI
        HAL_SPI_Receive(&hspi1, &receivedData, 1, HAL_MAX_DELAY);
 800068c:	f107 010f 	add.w	r1, r7, #15
 8000690:	f04f 33ff 	mov.w	r3, #4294967295
 8000694:	2201      	movs	r2, #1
 8000696:	4873      	ldr	r0, [pc, #460]	@ (8000864 <SPI_Communication+0x20c>)
 8000698:	f002 ff58 	bl	800354c <HAL_SPI_Receive>

        // Check for buffer overflow
        if (index < MAX_BUFFER_SIZE)
 800069c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80006a0:	2b1f      	cmp	r3, #31
 80006a2:	f300 80ca 	bgt.w	800083a <SPI_Communication+0x1e2>
        {
            // Store received data in buffer
            RxBuffer[index++] = (char)receivedData;
 80006a6:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80006aa:	b2d3      	uxtb	r3, r2
 80006ac:	3301      	adds	r3, #1
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80006b4:	7bf9      	ldrb	r1, [r7, #15]
 80006b6:	4b6a      	ldr	r3, [pc, #424]	@ (8000860 <SPI_Communication+0x208>)
 80006b8:	5499      	strb	r1, [r3, r2]

            // Check if end of message
            if ((char)receivedData == END_OF_MESSAGE)
 80006ba:	7bfb      	ldrb	r3, [r7, #15]
 80006bc:	2b24      	cmp	r3, #36	@ 0x24
 80006be:	f040 80bc 	bne.w	800083a <SPI_Communication+0x1e2>
            {
            	char* command = command_checker(RxBuffer);
 80006c2:	4867      	ldr	r0, [pc, #412]	@ (8000860 <SPI_Communication+0x208>)
 80006c4:	f7ff ff8c 	bl	80005e0 <command_checker>
 80006c8:	6238      	str	r0, [r7, #32]
            	if(command == NULL){command = "MEM#ERR";}
 80006ca:	6a3b      	ldr	r3, [r7, #32]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d102      	bne.n	80006d6 <SPI_Communication+0x7e>
 80006d0:	4b65      	ldr	r3, [pc, #404]	@ (8000868 <SPI_Communication+0x210>)
 80006d2:	623b      	str	r3, [r7, #32]
 80006d4:	e09e      	b.n	8000814 <SPI_Communication+0x1bc>

            	else if(strcmp(command, "HEAD") == 0)
 80006d6:	4965      	ldr	r1, [pc, #404]	@ (800086c <SPI_Communication+0x214>)
 80006d8:	6a38      	ldr	r0, [r7, #32]
 80006da:	f7ff fda1 	bl	8000220 <strcmp>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d11b      	bne.n	800071c <SPI_Communication+0xc4>
            	{

            		HAL_UART_Transmit(&huart5, (uint8_t *)RxBuffer, strlen(RxBuffer), HAL_MAX_DELAY);
 80006e4:	485e      	ldr	r0, [pc, #376]	@ (8000860 <SPI_Communication+0x208>)
 80006e6:	f7ff fda5 	bl	8000234 <strlen>
 80006ea:	4603      	mov	r3, r0
 80006ec:	b29a      	uxth	r2, r3
 80006ee:	f04f 33ff 	mov.w	r3, #4294967295
 80006f2:	495b      	ldr	r1, [pc, #364]	@ (8000860 <SPI_Communication+0x208>)
 80006f4:	485e      	ldr	r0, [pc, #376]	@ (8000870 <SPI_Communication+0x218>)
 80006f6:	f005 fa5d 	bl	8005bb4 <HAL_UART_Transmit>
            		HAL_Delay(20);
 80006fa:	2014      	movs	r0, #20
 80006fc:	f001 f932 	bl	8001964 <HAL_Delay>

            		char* received_data = head_control();
 8000700:	f000 f8d0 	bl	80008a4 <head_control>
 8000704:	6138      	str	r0, [r7, #16]
            		memset(TxBuffer, '\0', sizeof(TxBuffer));
 8000706:	2220      	movs	r2, #32
 8000708:	2100      	movs	r1, #0
 800070a:	485a      	ldr	r0, [pc, #360]	@ (8000874 <SPI_Communication+0x21c>)
 800070c:	f006 fe54 	bl	80073b8 <memset>
            		strncpy(TxBuffer, received_data, sizeof(TxBuffer) - 1);
 8000710:	221f      	movs	r2, #31
 8000712:	6939      	ldr	r1, [r7, #16]
 8000714:	4857      	ldr	r0, [pc, #348]	@ (8000874 <SPI_Communication+0x21c>)
 8000716:	f006 fe57 	bl	80073c8 <strncpy>
 800071a:	e07b      	b.n	8000814 <SPI_Communication+0x1bc>


            	 }
            	else if(strcmp(command, "MAGNET") == 0)
 800071c:	4956      	ldr	r1, [pc, #344]	@ (8000878 <SPI_Communication+0x220>)
 800071e:	6a38      	ldr	r0, [r7, #32]
 8000720:	f7ff fd7e 	bl	8000220 <strcmp>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d12c      	bne.n	8000784 <SPI_Communication+0x12c>
            	{


            		int8_t MagState;
            		HAL_UART_Transmit(&huart5, (uint8_t *)RxBuffer, strlen(RxBuffer), HAL_MAX_DELAY);
 800072a:	484d      	ldr	r0, [pc, #308]	@ (8000860 <SPI_Communication+0x208>)
 800072c:	f7ff fd82 	bl	8000234 <strlen>
 8000730:	4603      	mov	r3, r0
 8000732:	b29a      	uxth	r2, r3
 8000734:	f04f 33ff 	mov.w	r3, #4294967295
 8000738:	4949      	ldr	r1, [pc, #292]	@ (8000860 <SPI_Communication+0x208>)
 800073a:	484d      	ldr	r0, [pc, #308]	@ (8000870 <SPI_Communication+0x218>)
 800073c:	f005 fa3a 	bl	8005bb4 <HAL_UART_Transmit>
            		memset(TxBuffer, '\0', sizeof(TxBuffer));
 8000740:	2220      	movs	r2, #32
 8000742:	2100      	movs	r1, #0
 8000744:	484b      	ldr	r0, [pc, #300]	@ (8000874 <SPI_Communication+0x21c>)
 8000746:	f006 fe37 	bl	80073b8 <memset>
					sscanf(RxBuffer, "MAGNET#%d$", &MagState);
 800074a:	f107 030e 	add.w	r3, r7, #14
 800074e:	461a      	mov	r2, r3
 8000750:	494a      	ldr	r1, [pc, #296]	@ (800087c <SPI_Communication+0x224>)
 8000752:	4843      	ldr	r0, [pc, #268]	@ (8000860 <SPI_Communication+0x208>)
 8000754:	f006 fe04 	bl	8007360 <siscanf>
					if(MagState != 0){TileON = 1 ;}
 8000758:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d003      	beq.n	8000768 <SPI_Communication+0x110>
 8000760:	4b47      	ldr	r3, [pc, #284]	@ (8000880 <SPI_Communication+0x228>)
 8000762:	2201      	movs	r2, #1
 8000764:	701a      	strb	r2, [r3, #0]
 8000766:	e002      	b.n	800076e <SPI_Communication+0x116>
					else{TileON = 0 ;}
 8000768:	4b45      	ldr	r3, [pc, #276]	@ (8000880 <SPI_Communication+0x228>)
 800076a:	2200      	movs	r2, #0
 800076c:	701a      	strb	r2, [r3, #0]
            		char *str = "MAG#OK$";
 800076e:	4b45      	ldr	r3, [pc, #276]	@ (8000884 <SPI_Communication+0x22c>)
 8000770:	617b      	str	r3, [r7, #20]
            		HAL_Delay(200);
 8000772:	20c8      	movs	r0, #200	@ 0xc8
 8000774:	f001 f8f6 	bl	8001964 <HAL_Delay>
            		strncpy(TxBuffer, str, sizeof(TxBuffer) - 1);
 8000778:	221f      	movs	r2, #31
 800077a:	6979      	ldr	r1, [r7, #20]
 800077c:	483d      	ldr	r0, [pc, #244]	@ (8000874 <SPI_Communication+0x21c>)
 800077e:	f006 fe23 	bl	80073c8 <strncpy>
 8000782:	e047      	b.n	8000814 <SPI_Communication+0x1bc>


            	}


            	else if(strcmp(command,"ROT")==0)
 8000784:	4940      	ldr	r1, [pc, #256]	@ (8000888 <SPI_Communication+0x230>)
 8000786:	6a38      	ldr	r0, [r7, #32]
 8000788:	f7ff fd4a 	bl	8000220 <strcmp>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d118      	bne.n	80007c4 <SPI_Communication+0x16c>
            	{
            		    int number;
            		    sscanf(RxBuffer, "ROT#%d$", &number);
 8000792:	f107 0308 	add.w	r3, r7, #8
 8000796:	461a      	mov	r2, r3
 8000798:	493c      	ldr	r1, [pc, #240]	@ (800088c <SPI_Communication+0x234>)
 800079a:	4831      	ldr	r0, [pc, #196]	@ (8000860 <SPI_Communication+0x208>)
 800079c:	f006 fde0 	bl	8007360 <siscanf>
            		    Motor_Steer(number);
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	b25b      	sxtb	r3, r3
 80007a4:	4618      	mov	r0, r3
 80007a6:	f000 fc23 	bl	8000ff0 <Motor_Steer>
            		memset(TxBuffer, '\0', sizeof(TxBuffer));
 80007aa:	2220      	movs	r2, #32
 80007ac:	2100      	movs	r1, #0
 80007ae:	4831      	ldr	r0, [pc, #196]	@ (8000874 <SPI_Communication+0x21c>)
 80007b0:	f006 fe02 	bl	80073b8 <memset>
            		char *str = "ROT#OK$";
 80007b4:	4b36      	ldr	r3, [pc, #216]	@ (8000890 <SPI_Communication+0x238>)
 80007b6:	61bb      	str	r3, [r7, #24]
            		strncpy(TxBuffer, str, sizeof(TxBuffer) - 1);
 80007b8:	221f      	movs	r2, #31
 80007ba:	69b9      	ldr	r1, [r7, #24]
 80007bc:	482d      	ldr	r0, [pc, #180]	@ (8000874 <SPI_Communication+0x21c>)
 80007be:	f006 fe03 	bl	80073c8 <strncpy>
 80007c2:	e027      	b.n	8000814 <SPI_Communication+0x1bc>
            	}



            	else if(strcmp(command,"AROT")==0)
 80007c4:	4933      	ldr	r1, [pc, #204]	@ (8000894 <SPI_Communication+0x23c>)
 80007c6:	6a38      	ldr	r0, [r7, #32]
 80007c8:	f7ff fd2a 	bl	8000220 <strcmp>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d117      	bne.n	8000802 <SPI_Communication+0x1aa>
            	{

            		 int number;
            		 sscanf(RxBuffer, "AROT#%d$", &number);
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	461a      	mov	r2, r3
 80007d6:	4930      	ldr	r1, [pc, #192]	@ (8000898 <SPI_Communication+0x240>)
 80007d8:	4821      	ldr	r0, [pc, #132]	@ (8000860 <SPI_Communication+0x208>)
 80007da:	f006 fdc1 	bl	8007360 <siscanf>


            		 ABSRotateHead(number);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	b25b      	sxtb	r3, r3
 80007e2:	4618      	mov	r0, r3
 80007e4:	f000 fca6 	bl	8001134 <ABSRotateHead>

            		 memset(TxBuffer, '\0', sizeof(TxBuffer));
 80007e8:	2220      	movs	r2, #32
 80007ea:	2100      	movs	r1, #0
 80007ec:	4821      	ldr	r0, [pc, #132]	@ (8000874 <SPI_Communication+0x21c>)
 80007ee:	f006 fde3 	bl	80073b8 <memset>
            		 char *str = "AROT#OK$";
 80007f2:	4b2a      	ldr	r3, [pc, #168]	@ (800089c <SPI_Communication+0x244>)
 80007f4:	61fb      	str	r3, [r7, #28]
            		 strncpy(TxBuffer, str, sizeof(TxBuffer) - 1);
 80007f6:	221f      	movs	r2, #31
 80007f8:	69f9      	ldr	r1, [r7, #28]
 80007fa:	481e      	ldr	r0, [pc, #120]	@ (8000874 <SPI_Communication+0x21c>)
 80007fc:	f006 fde4 	bl	80073c8 <strncpy>
 8000800:	e008      	b.n	8000814 <SPI_Communication+0x1bc>



            	}

            	else if(strcmp(command,"TILEBASE")==0){HeadBase();}
 8000802:	4927      	ldr	r1, [pc, #156]	@ (80008a0 <SPI_Communication+0x248>)
 8000804:	6a38      	ldr	r0, [r7, #32]
 8000806:	f7ff fd0b 	bl	8000220 <strcmp>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d101      	bne.n	8000814 <SPI_Communication+0x1bc>
 8000810:	f000 fcc8 	bl	80011a4 <HeadBase>

            	free(command);
 8000814:	6a38      	ldr	r0, [r7, #32]
 8000816:	f006 fced 	bl	80071f4 <free>
            	command = NULL;
 800081a:	2300      	movs	r3, #0
 800081c:	623b      	str	r3, [r7, #32]
                HAL_SPI_Transmit(&hspi1, (uint8_t *)TxBuffer, strlen(TxBuffer), HAL_MAX_DELAY);
 800081e:	4815      	ldr	r0, [pc, #84]	@ (8000874 <SPI_Communication+0x21c>)
 8000820:	f7ff fd08 	bl	8000234 <strlen>
 8000824:	4603      	mov	r3, r0
 8000826:	b29a      	uxth	r2, r3
 8000828:	f04f 33ff 	mov.w	r3, #4294967295
 800082c:	4911      	ldr	r1, [pc, #68]	@ (8000874 <SPI_Communication+0x21c>)
 800082e:	480d      	ldr	r0, [pc, #52]	@ (8000864 <SPI_Communication+0x20c>)
 8000830:	f002 fd17 	bl	8003262 <HAL_SPI_Transmit>
                index = 0; // Reset buffer index
 8000834:	2300      	movs	r3, #0
 8000836:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            }
        }

        // Update pin state
        pinstate = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 800083a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800083e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000842:	f001 fc03 	bl	800204c <HAL_GPIO_ReadPin>
 8000846:	4603      	mov	r3, r0
 8000848:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    while (!pinstate) {
 800084c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000850:	2b00      	cmp	r3, #0
 8000852:	f43f af1b 	beq.w	800068c <SPI_Communication+0x34>
    }
}
 8000856:	bf00      	nop
 8000858:	bf00      	nop
 800085a:	3728      	adds	r7, #40	@ 0x28
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	20000098 	.word	0x20000098
 8000864:	200000dc 	.word	0x200000dc
 8000868:	08007e90 	.word	0x08007e90
 800086c:	08007e98 	.word	0x08007e98
 8000870:	200002b8 	.word	0x200002b8
 8000874:	20000000 	.word	0x20000000
 8000878:	08007ea0 	.word	0x08007ea0
 800087c:	08007ea8 	.word	0x08007ea8
 8000880:	200000b9 	.word	0x200000b9
 8000884:	08007eb4 	.word	0x08007eb4
 8000888:	08007ebc 	.word	0x08007ebc
 800088c:	08007ec0 	.word	0x08007ec0
 8000890:	08007ec8 	.word	0x08007ec8
 8000894:	08007ed0 	.word	0x08007ed0
 8000898:	08007ed8 	.word	0x08007ed8
 800089c:	08007ee4 	.word	0x08007ee4
 80008a0:	08007ef0 	.word	0x08007ef0

080008a4 <head_control>:

#define RX_BUFFER_SIZE 32 // Define an appropriate size for your buffer



char* head_control(void) {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
    static char RxBuffer[RX_BUFFER_SIZE];
    memset(RxBuffer, '\0', sizeof(RxBuffer)); // Clear the buffer
 80008aa:	2220      	movs	r2, #32
 80008ac:	2100      	movs	r1, #0
 80008ae:	4817      	ldr	r0, [pc, #92]	@ (800090c <head_control+0x68>)
 80008b0:	f006 fd82 	bl	80073b8 <memset>

    char received_char;
    int8_t index = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	71fb      	strb	r3, [r7, #7]

    // Continue to receive characters until the character '$' is found
    while (1) {
        // Receive one character at a time
        if (HAL_UART_Receive(&huart5, (uint8_t*)&received_char, 1, HAL_MAX_DELAY) == HAL_OK) {
 80008b8:	1db9      	adds	r1, r7, #6
 80008ba:	f04f 33ff 	mov.w	r3, #4294967295
 80008be:	2201      	movs	r2, #1
 80008c0:	4813      	ldr	r0, [pc, #76]	@ (8000910 <head_control+0x6c>)
 80008c2:	f005 fa05 	bl	8005cd0 <HAL_UART_Receive>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d1f5      	bne.n	80008b8 <head_control+0x14>
            // Skip adding to buffer if the received character is '\0'
            if (received_char == '\0') {
 80008cc:	79bb      	ldrb	r3, [r7, #6]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d010      	beq.n	80008f4 <head_control+0x50>
                continue;
            }

            RxBuffer[index++] = received_char;
 80008d2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80008d6:	b2d3      	uxtb	r3, r2
 80008d8:	3301      	adds	r3, #1
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	71fb      	strb	r3, [r7, #7]
 80008de:	79b9      	ldrb	r1, [r7, #6]
 80008e0:	4b0a      	ldr	r3, [pc, #40]	@ (800090c <head_control+0x68>)
 80008e2:	5499      	strb	r1, [r3, r2]

            // Break the loop if the end of the buffer is reached or if '$' is received
            if (index >= RX_BUFFER_SIZE || received_char == '$') {
 80008e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e8:	2b1f      	cmp	r3, #31
 80008ea:	dc05      	bgt.n	80008f8 <head_control+0x54>
 80008ec:	79bb      	ldrb	r3, [r7, #6]
 80008ee:	2b24      	cmp	r3, #36	@ 0x24
 80008f0:	d002      	beq.n	80008f8 <head_control+0x54>
 80008f2:	e7e1      	b.n	80008b8 <head_control+0x14>
                continue;
 80008f4:	bf00      	nop
        if (HAL_UART_Receive(&huart5, (uint8_t*)&received_char, 1, HAL_MAX_DELAY) == HAL_OK) {
 80008f6:	e7df      	b.n	80008b8 <head_control+0x14>
            }
        }
    }

    // Null-terminate the string
    RxBuffer[index] = '\0';
 80008f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fc:	4a03      	ldr	r2, [pc, #12]	@ (800090c <head_control+0x68>)
 80008fe:	2100      	movs	r1, #0
 8000900:	54d1      	strb	r1, [r2, r3]

    return RxBuffer;
 8000902:	4b02      	ldr	r3, [pc, #8]	@ (800090c <head_control+0x68>)
}
 8000904:	4618      	mov	r0, r3
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	200000bc 	.word	0x200000bc
 8000910:	200002b8 	.word	0x200002b8

08000914 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000918:	f000 ffb3 	bl	8001882 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800091c:	f000 f811 	bl	8000942 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000920:	f000 faac 	bl	8000e7c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000924:	f000 f85a 	bl	80009dc <MX_SPI1_Init>
  MX_UART5_Init();
 8000928:	f000 fa5c 	bl	8000de4 <MX_UART5_Init>
  MX_UART4_Init();
 800092c:	f000 fa0e 	bl	8000d4c <MX_UART4_Init>
  MX_TIM1_Init();
 8000930:	f000 f88c 	bl	8000a4c <MX_TIM1_Init>
  MX_TIM3_Init();
 8000934:	f000 f95e 	bl	8000bf4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000938:	f000 f9b2 	bl	8000ca0 <MX_TIM4_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  SPI_Communication();
 800093c:	f7ff fe8c 	bl	8000658 <SPI_Communication>
 8000940:	e7fc      	b.n	800093c <main+0x28>

08000942 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000942:	b580      	push	{r7, lr}
 8000944:	b094      	sub	sp, #80	@ 0x50
 8000946:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000948:	f107 0318 	add.w	r3, r7, #24
 800094c:	2238      	movs	r2, #56	@ 0x38
 800094e:	2100      	movs	r1, #0
 8000950:	4618      	mov	r0, r3
 8000952:	f006 fd31 	bl	80073b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000956:	1d3b      	adds	r3, r7, #4
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]
 800095e:	609a      	str	r2, [r3, #8]
 8000960:	60da      	str	r2, [r3, #12]
 8000962:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000964:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000968:	f001 fba0 	bl	80020ac <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800096c:	2302      	movs	r3, #2
 800096e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000970:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000974:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000976:	2340      	movs	r3, #64	@ 0x40
 8000978:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800097a:	2302      	movs	r3, #2
 800097c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800097e:	2302      	movs	r3, #2
 8000980:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000982:	2301      	movs	r3, #1
 8000984:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000986:	2308      	movs	r3, #8
 8000988:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800098a:	2302      	movs	r3, #2
 800098c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800098e:	2302      	movs	r3, #2
 8000990:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000992:	2302      	movs	r3, #2
 8000994:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000996:	f107 0318 	add.w	r3, r7, #24
 800099a:	4618      	mov	r0, r3
 800099c:	f001 fc3a 	bl	8002214 <HAL_RCC_OscConfig>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <SystemClock_Config+0x68>
  {
    Error_Handler();
 80009a6:	f000 fb09 	bl	8000fbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009aa:	230f      	movs	r3, #15
 80009ac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ae:	2303      	movs	r3, #3
 80009b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80009b2:	2380      	movs	r3, #128	@ 0x80
 80009b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009b6:	2300      	movs	r3, #0
 80009b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ba:	2300      	movs	r3, #0
 80009bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	2101      	movs	r1, #1
 80009c2:	4618      	mov	r0, r3
 80009c4:	f001 ff38 	bl	8002838 <HAL_RCC_ClockConfig>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80009ce:	f000 faf5 	bl	8000fbc <Error_Handler>
  }
}
 80009d2:	bf00      	nop
 80009d4:	3750      	adds	r7, #80	@ 0x50
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
	...

080009dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009e0:	4b18      	ldr	r3, [pc, #96]	@ (8000a44 <MX_SPI1_Init+0x68>)
 80009e2:	4a19      	ldr	r2, [pc, #100]	@ (8000a48 <MX_SPI1_Init+0x6c>)
 80009e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80009e6:	4b17      	ldr	r3, [pc, #92]	@ (8000a44 <MX_SPI1_Init+0x68>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009ec:	4b15      	ldr	r3, [pc, #84]	@ (8000a44 <MX_SPI1_Init+0x68>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009f2:	4b14      	ldr	r3, [pc, #80]	@ (8000a44 <MX_SPI1_Init+0x68>)
 80009f4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80009f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009fa:	4b12      	ldr	r3, [pc, #72]	@ (8000a44 <MX_SPI1_Init+0x68>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a00:	4b10      	ldr	r3, [pc, #64]	@ (8000a44 <MX_SPI1_Init+0x68>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000a06:	4b0f      	ldr	r3, [pc, #60]	@ (8000a44 <MX_SPI1_Init+0x68>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000a44 <MX_SPI1_Init+0x68>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a12:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <MX_SPI1_Init+0x68>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a18:	4b0a      	ldr	r3, [pc, #40]	@ (8000a44 <MX_SPI1_Init+0x68>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000a1e:	4b09      	ldr	r3, [pc, #36]	@ (8000a44 <MX_SPI1_Init+0x68>)
 8000a20:	2207      	movs	r2, #7
 8000a22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a24:	4b07      	ldr	r3, [pc, #28]	@ (8000a44 <MX_SPI1_Init+0x68>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000a2a:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <MX_SPI1_Init+0x68>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a30:	4804      	ldr	r0, [pc, #16]	@ (8000a44 <MX_SPI1_Init+0x68>)
 8000a32:	f002 fb6b 	bl	800310c <HAL_SPI_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8000a3c:	f000 fabe 	bl	8000fbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a40:	bf00      	nop
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	200000dc 	.word	0x200000dc
 8000a48:	40013000 	.word	0x40013000

08000a4c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b09c      	sub	sp, #112	@ 0x70
 8000a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a52:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000a56:	2200      	movs	r2, #0
 8000a58:	601a      	str	r2, [r3, #0]
 8000a5a:	605a      	str	r2, [r3, #4]
 8000a5c:	609a      	str	r2, [r3, #8]
 8000a5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a60:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
 8000a68:	605a      	str	r2, [r3, #4]
 8000a6a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a6c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
 8000a7c:	615a      	str	r2, [r3, #20]
 8000a7e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2234      	movs	r2, #52	@ 0x34
 8000a84:	2100      	movs	r1, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f006 fc96 	bl	80073b8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a8c:	4b57      	ldr	r3, [pc, #348]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000a8e:	4a58      	ldr	r2, [pc, #352]	@ (8000bf0 <MX_TIM1_Init+0x1a4>)
 8000a90:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a92:	4b56      	ldr	r3, [pc, #344]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a98:	4b54      	ldr	r3, [pc, #336]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 399;
 8000a9e:	4b53      	ldr	r3, [pc, #332]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000aa0:	f240 128f 	movw	r2, #399	@ 0x18f
 8000aa4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa6:	4b51      	ldr	r3, [pc, #324]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000aac:	4b4f      	ldr	r3, [pc, #316]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ab2:	4b4e      	ldr	r3, [pc, #312]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ab8:	484c      	ldr	r0, [pc, #304]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000aba:	f003 fb71 	bl	80041a0 <HAL_TIM_Base_Init>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000ac4:	f000 fa7a 	bl	8000fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ac8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000acc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ace:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4845      	ldr	r0, [pc, #276]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000ad6:	f004 f8c5 	bl	8004c64 <HAL_TIM_ConfigClockSource>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000ae0:	f000 fa6c 	bl	8000fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ae4:	4841      	ldr	r0, [pc, #260]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000ae6:	f003 fbb2 	bl	800424e <HAL_TIM_PWM_Init>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000af0:	f000 fa64 	bl	8000fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000af4:	2300      	movs	r3, #0
 8000af6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000af8:	2300      	movs	r3, #0
 8000afa:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000afc:	2300      	movs	r3, #0
 8000afe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b00:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b04:	4619      	mov	r1, r3
 8000b06:	4839      	ldr	r0, [pc, #228]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000b08:	f004 fe94 	bl	8005834 <HAL_TIMEx_MasterConfigSynchronization>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000b12:	f000 fa53 	bl	8000fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b16:	2360      	movs	r3, #96	@ 0x60
 8000b18:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b22:	2300      	movs	r3, #0
 8000b24:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b26:	2300      	movs	r3, #0
 8000b28:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b32:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b36:	2200      	movs	r2, #0
 8000b38:	4619      	mov	r1, r3
 8000b3a:	482c      	ldr	r0, [pc, #176]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000b3c:	f003 ff7e 	bl	8004a3c <HAL_TIM_PWM_ConfigChannel>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000b46:	f000 fa39 	bl	8000fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b4a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b4e:	2204      	movs	r2, #4
 8000b50:	4619      	mov	r1, r3
 8000b52:	4826      	ldr	r0, [pc, #152]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000b54:	f003 ff72 	bl	8004a3c <HAL_TIM_PWM_ConfigChannel>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000b5e:	f000 fa2d 	bl	8000fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b62:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b66:	2208      	movs	r2, #8
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4820      	ldr	r0, [pc, #128]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000b6c:	f003 ff66 	bl	8004a3c <HAL_TIM_PWM_ConfigChannel>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8000b76:	f000 fa21 	bl	8000fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000b7a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b7e:	220c      	movs	r2, #12
 8000b80:	4619      	mov	r1, r3
 8000b82:	481a      	ldr	r0, [pc, #104]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000b84:	f003 ff5a 	bl	8004a3c <HAL_TIM_PWM_ConfigChannel>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8000b8e:	f000 fa15 	bl	8000fbc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b92:	2300      	movs	r3, #0
 8000b94:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b96:	2300      	movs	r3, #0
 8000b98:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ba6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000baa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000bb8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4807      	ldr	r0, [pc, #28]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000bd0:	f004 fec6 	bl	8005960 <HAL_TIMEx_ConfigBreakDeadTime>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 8000bda:	f000 f9ef 	bl	8000fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000bde:	4803      	ldr	r0, [pc, #12]	@ (8000bec <MX_TIM1_Init+0x1a0>)
 8000be0:	f000 fc82 	bl	80014e8 <HAL_TIM_MspPostInit>

}
 8000be4:	bf00      	nop
 8000be6:	3770      	adds	r7, #112	@ 0x70
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	20000140 	.word	0x20000140
 8000bf0:	40012c00 	.word	0x40012c00

08000bf4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b08c      	sub	sp, #48	@ 0x30
 8000bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000bfa:	f107 030c 	add.w	r3, r7, #12
 8000bfe:	2224      	movs	r2, #36	@ 0x24
 8000c00:	2100      	movs	r1, #0
 8000c02:	4618      	mov	r0, r3
 8000c04:	f006 fbd8 	bl	80073b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c08:	463b      	mov	r3, r7
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c12:	4b21      	ldr	r3, [pc, #132]	@ (8000c98 <MX_TIM3_Init+0xa4>)
 8000c14:	4a21      	ldr	r2, [pc, #132]	@ (8000c9c <MX_TIM3_Init+0xa8>)
 8000c16:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000c18:	4b1f      	ldr	r3, [pc, #124]	@ (8000c98 <MX_TIM3_Init+0xa4>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000c98 <MX_TIM3_Init+0xa4>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000c24:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <MX_TIM3_Init+0xa4>)
 8000c26:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c2a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c98 <MX_TIM3_Init+0xa4>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c32:	4b19      	ldr	r3, [pc, #100]	@ (8000c98 <MX_TIM3_Init+0xa4>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000c38:	2303      	movs	r3, #3
 8000c3a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c40:	2301      	movs	r3, #1
 8000c42:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c44:	2300      	movs	r3, #0
 8000c46:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c50:	2301      	movs	r3, #1
 8000c52:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000c5c:	f107 030c 	add.w	r3, r7, #12
 8000c60:	4619      	mov	r1, r3
 8000c62:	480d      	ldr	r0, [pc, #52]	@ (8000c98 <MX_TIM3_Init+0xa4>)
 8000c64:	f003 fc66 	bl	8004534 <HAL_TIM_Encoder_Init>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000c6e:	f000 f9a5 	bl	8000fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c72:	2300      	movs	r3, #0
 8000c74:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c76:	2300      	movs	r3, #0
 8000c78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4806      	ldr	r0, [pc, #24]	@ (8000c98 <MX_TIM3_Init+0xa4>)
 8000c80:	f004 fdd8 	bl	8005834 <HAL_TIMEx_MasterConfigSynchronization>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000c8a:	f000 f997 	bl	8000fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000c8e:	bf00      	nop
 8000c90:	3730      	adds	r7, #48	@ 0x30
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	2000018c 	.word	0x2000018c
 8000c9c:	40000400 	.word	0x40000400

08000ca0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08c      	sub	sp, #48	@ 0x30
 8000ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000ca6:	f107 030c 	add.w	r3, r7, #12
 8000caa:	2224      	movs	r2, #36	@ 0x24
 8000cac:	2100      	movs	r1, #0
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f006 fb82 	bl	80073b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb4:	463b      	mov	r3, r7
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000cbe:	4b21      	ldr	r3, [pc, #132]	@ (8000d44 <MX_TIM4_Init+0xa4>)
 8000cc0:	4a21      	ldr	r2, [pc, #132]	@ (8000d48 <MX_TIM4_Init+0xa8>)
 8000cc2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8000cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d44 <MX_TIM4_Init+0xa4>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cca:	4b1e      	ldr	r3, [pc, #120]	@ (8000d44 <MX_TIM4_Init+0xa4>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d44 <MX_TIM4_Init+0xa4>)
 8000cd2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cd6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d44 <MX_TIM4_Init+0xa4>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cde:	4b19      	ldr	r3, [pc, #100]	@ (8000d44 <MX_TIM4_Init+0xa4>)
 8000ce0:	2280      	movs	r2, #128	@ 0x80
 8000ce2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000cec:	2301      	movs	r3, #1
 8000cee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 1;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000d00:	2300      	movs	r3, #0
 8000d02:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 1;
 8000d04:	2301      	movs	r3, #1
 8000d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000d08:	f107 030c 	add.w	r3, r7, #12
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	480d      	ldr	r0, [pc, #52]	@ (8000d44 <MX_TIM4_Init+0xa4>)
 8000d10:	f003 fc10 	bl	8004534 <HAL_TIM_Encoder_Init>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000d1a:	f000 f94f 	bl	8000fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d22:	2300      	movs	r3, #0
 8000d24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d26:	463b      	mov	r3, r7
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4806      	ldr	r0, [pc, #24]	@ (8000d44 <MX_TIM4_Init+0xa4>)
 8000d2c:	f004 fd82 	bl	8005834 <HAL_TIMEx_MasterConfigSynchronization>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000d36:	f000 f941 	bl	8000fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000d3a:	bf00      	nop
 8000d3c:	3730      	adds	r7, #48	@ 0x30
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200001d8 	.word	0x200001d8
 8000d48:	40000800 	.word	0x40000800

08000d4c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000d50:	4b22      	ldr	r3, [pc, #136]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d52:	4a23      	ldr	r2, [pc, #140]	@ (8000de0 <MX_UART4_Init+0x94>)
 8000d54:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000d56:	4b21      	ldr	r3, [pc, #132]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d5c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000d64:	4b1d      	ldr	r3, [pc, #116]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000d70:	4b1a      	ldr	r3, [pc, #104]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d72:	220c      	movs	r2, #12
 8000d74:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d76:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d7c:	4b17      	ldr	r3, [pc, #92]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d82:	4b16      	ldr	r3, [pc, #88]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d88:	4b14      	ldr	r3, [pc, #80]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d8e:	4b13      	ldr	r3, [pc, #76]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000d94:	4811      	ldr	r0, [pc, #68]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000d96:	f004 febd 	bl	8005b14 <HAL_UART_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000da0:	f000 f90c 	bl	8000fbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000da4:	2100      	movs	r1, #0
 8000da6:	480d      	ldr	r0, [pc, #52]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000da8:	f006 f951 	bl	800704e <HAL_UARTEx_SetTxFifoThreshold>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000db2:	f000 f903 	bl	8000fbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000db6:	2100      	movs	r1, #0
 8000db8:	4808      	ldr	r0, [pc, #32]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000dba:	f006 f986 	bl	80070ca <HAL_UARTEx_SetRxFifoThreshold>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000dc4:	f000 f8fa 	bl	8000fbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000dc8:	4804      	ldr	r0, [pc, #16]	@ (8000ddc <MX_UART4_Init+0x90>)
 8000dca:	f006 f907 	bl	8006fdc <HAL_UARTEx_DisableFifoMode>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000dd4:	f000 f8f2 	bl	8000fbc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000dd8:	bf00      	nop
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20000224 	.word	0x20000224
 8000de0:	40004c00 	.word	0x40004c00

08000de4 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000de8:	4b22      	ldr	r3, [pc, #136]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000dea:	4a23      	ldr	r2, [pc, #140]	@ (8000e78 <MX_UART5_Init+0x94>)
 8000dec:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000dee:	4b21      	ldr	r3, [pc, #132]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000df0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000df4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000df6:	4b1f      	ldr	r3, [pc, #124]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000dfc:	4b1d      	ldr	r3, [pc, #116]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000e02:	4b1c      	ldr	r3, [pc, #112]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000e08:	4b1a      	ldr	r3, [pc, #104]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000e0a:	220c      	movs	r2, #12
 8000e0c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e0e:	4b19      	ldr	r3, [pc, #100]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e14:	4b17      	ldr	r3, [pc, #92]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e1a:	4b16      	ldr	r3, [pc, #88]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e20:	4b14      	ldr	r3, [pc, #80]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e26:	4b13      	ldr	r3, [pc, #76]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000e2c:	4811      	ldr	r0, [pc, #68]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000e2e:	f004 fe71 	bl	8005b14 <HAL_UART_Init>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8000e38:	f000 f8c0 	bl	8000fbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	480d      	ldr	r0, [pc, #52]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000e40:	f006 f905 	bl	800704e <HAL_UARTEx_SetTxFifoThreshold>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8000e4a:	f000 f8b7 	bl	8000fbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e4e:	2100      	movs	r1, #0
 8000e50:	4808      	ldr	r0, [pc, #32]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000e52:	f006 f93a 	bl	80070ca <HAL_UARTEx_SetRxFifoThreshold>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8000e5c:	f000 f8ae 	bl	8000fbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8000e60:	4804      	ldr	r0, [pc, #16]	@ (8000e74 <MX_UART5_Init+0x90>)
 8000e62:	f006 f8bb 	bl	8006fdc <HAL_UARTEx_DisableFifoMode>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8000e6c:	f000 f8a6 	bl	8000fbc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	200002b8 	.word	0x200002b8
 8000e78:	40005000 	.word	0x40005000

08000e7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08c      	sub	sp, #48	@ 0x30
 8000e80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e82:	f107 031c 	add.w	r3, r7, #28
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e92:	4b47      	ldr	r3, [pc, #284]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e96:	4a46      	ldr	r2, [pc, #280]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000e98:	f043 0310 	orr.w	r3, r3, #16
 8000e9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e9e:	4b44      	ldr	r3, [pc, #272]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea2:	f003 0310 	and.w	r3, r3, #16
 8000ea6:	61bb      	str	r3, [r7, #24]
 8000ea8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000eaa:	4b41      	ldr	r3, [pc, #260]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eae:	4a40      	ldr	r2, [pc, #256]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000eb0:	f043 0320 	orr.w	r3, r3, #32
 8000eb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eb6:	4b3e      	ldr	r3, [pc, #248]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eba:	f003 0320 	and.w	r3, r3, #32
 8000ebe:	617b      	str	r3, [r7, #20]
 8000ec0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec6:	4a3a      	ldr	r2, [pc, #232]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000ec8:	f043 0304 	orr.w	r3, r3, #4
 8000ecc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ece:	4b38      	ldr	r3, [pc, #224]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed2:	f003 0304 	and.w	r3, r3, #4
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eda:	4b35      	ldr	r3, [pc, #212]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ede:	4a34      	ldr	r2, [pc, #208]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ee6:	4b32      	ldr	r3, [pc, #200]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ef2:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef6:	4a2e      	ldr	r2, [pc, #184]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000ef8:	f043 0308 	orr.w	r3, r3, #8
 8000efc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000efe:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f02:	f003 0308 	and.w	r3, r3, #8
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0a:	4b29      	ldr	r3, [pc, #164]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0e:	4a28      	ldr	r2, [pc, #160]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000f10:	f043 0302 	orr.w	r3, r3, #2
 8000f14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f16:	4b26      	ldr	r3, [pc, #152]	@ (8000fb0 <MX_GPIO_Init+0x134>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1a:	f003 0302 	and.w	r3, r3, #2
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000f22:	2201      	movs	r2, #1
 8000f24:	2108      	movs	r1, #8
 8000f26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f2a:	f001 f8a7 	bl	800207c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 8000f2e:	2201      	movs	r2, #1
 8000f30:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f34:	481f      	ldr	r0, [pc, #124]	@ (8000fb4 <MX_GPIO_Init+0x138>)
 8000f36:	f001 f8a1 	bl	800207c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000f3a:	23ff      	movs	r3, #255	@ 0xff
 8000f3c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f46:	f107 031c 	add.w	r3, r7, #28
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4819      	ldr	r0, [pc, #100]	@ (8000fb4 <MX_GPIO_Init+0x138>)
 8000f4e:	f000 fefb 	bl	8001d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f52:	2308      	movs	r3, #8
 8000f54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f56:	2301      	movs	r3, #1
 8000f58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f62:	f107 031c 	add.w	r3, r7, #28
 8000f66:	4619      	mov	r1, r3
 8000f68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f6c:	f000 feec 	bl	8001d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f70:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000f74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f76:	2301      	movs	r3, #1
 8000f78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f82:	f107 031c 	add.w	r3, r7, #28
 8000f86:	4619      	mov	r1, r3
 8000f88:	480a      	ldr	r0, [pc, #40]	@ (8000fb4 <MX_GPIO_Init+0x138>)
 8000f8a:	f000 fedd 	bl	8001d48 <HAL_GPIO_Init>

  /*Configure GPIO pins : Limiter_switch_j19_Pin LS2_DRV1_NO_Pin LS1_DRV1_NO_Pin */
  GPIO_InitStruct.Pin = Limiter_switch_j19_Pin|LS2_DRV1_NO_Pin|LS1_DRV1_NO_Pin;
 8000f8e:	f44f 43a2 	mov.w	r3, #20736	@ 0x5100
 8000f92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f94:	2300      	movs	r3, #0
 8000f96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f9c:	f107 031c 	add.w	r3, r7, #28
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <MX_GPIO_Init+0x13c>)
 8000fa4:	f000 fed0 	bl	8001d48 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fa8:	bf00      	nop
 8000faa:	3730      	adds	r7, #48	@ 0x30
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	48001000 	.word	0x48001000
 8000fb8:	48000c00 	.word	0x48000c00

08000fbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc0:	b672      	cpsid	i
}
 8000fc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fc4:	bf00      	nop
 8000fc6:	e7fd      	b.n	8000fc4 <Error_Handler+0x8>

08000fc8 <Motor_Init>:
extern int8_t TileON;

#define MOTOR_SPEED_TILE_ON 250
#define MOTOR_SPEED_TILE_OFF 180

void Motor_Init(void) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000fcc:	2108      	movs	r1, #8
 8000fce:	4806      	ldr	r0, [pc, #24]	@ (8000fe8 <Motor_Init+0x20>)
 8000fd0:	f003 f99e 	bl	8004310 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000fd4:	210c      	movs	r1, #12
 8000fd6:	4804      	ldr	r0, [pc, #16]	@ (8000fe8 <Motor_Init+0x20>)
 8000fd8:	f003 f99a 	bl	8004310 <HAL_TIM_PWM_Start>
	  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8000fdc:	213c      	movs	r1, #60	@ 0x3c
 8000fde:	4803      	ldr	r0, [pc, #12]	@ (8000fec <Motor_Init+0x24>)
 8000fe0:	f003 fb4e 	bl	8004680 <HAL_TIM_Encoder_Start>
    // Initialize motor control here (if any initialization is needed)
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000140 	.word	0x20000140
 8000fec:	200001d8 	.word	0x200001d8

08000ff0 <Motor_Steer>:

void Motor_Steer(int8_t target)
{	SlotSensor_Init();
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
 8000ffa:	f000 f909 	bl	8001210 <SlotSensor_Init>
	Motor_Init();
 8000ffe:	f7ff ffe3 	bl	8000fc8 <Motor_Init>
	int8_t count = 0 ;
 8001002:	2300      	movs	r3, #0
 8001004:	73fb      	strb	r3, [r7, #15]
	int16_t Motorspeed;

	if(TileON)
 8001006:	4b49      	ldr	r3, [pc, #292]	@ (800112c <Motor_Steer+0x13c>)
 8001008:	f993 3000 	ldrsb.w	r3, [r3]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d044      	beq.n	800109a <Motor_Steer+0xaa>
	{

		Motorspeed = MOTOR_SPEED_TILE_ON - 1 ;
 8001010:	23f9      	movs	r3, #249	@ 0xf9
 8001012:	81bb      	strh	r3, [r7, #12]
		if(target > 0)
 8001014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001018:	2b00      	cmp	r3, #0
 800101a:	dd1c      	ble.n	8001056 <Motor_Steer+0x66>
		{

			while(count < target)
 800101c:	e00c      	b.n	8001038 <Motor_Steer+0x48>
			{	  count = SlotSensor_Update();
 800101e:	f000 f90d 	bl	800123c <SlotSensor_Update>
 8001022:	4603      	mov	r3, r0
 8001024:	73fb      	strb	r3, [r7, #15]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, Motorspeed);
 8001026:	4b42      	ldr	r3, [pc, #264]	@ (8001130 <Motor_Steer+0x140>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800102e:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8001030:	4b3f      	ldr	r3, [pc, #252]	@ (8001130 <Motor_Steer+0x140>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2200      	movs	r2, #0
 8001036:	641a      	str	r2, [r3, #64]	@ 0x40
			while(count < target)
 8001038:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800103c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001040:	429a      	cmp	r2, r3
 8001042:	dbec      	blt.n	800101e <Motor_Steer+0x2e>
			}
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001044:	4b3a      	ldr	r3, [pc, #232]	@ (8001130 <Motor_Steer+0x140>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2200      	movs	r2, #0
 800104a:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 800104c:	4b38      	ldr	r3, [pc, #224]	@ (8001130 <Motor_Steer+0x140>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2200      	movs	r2, #0
 8001052:	641a      	str	r2, [r3, #64]	@ 0x40
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
		}

	}

}
 8001054:	e065      	b.n	8001122 <Motor_Steer+0x132>
		else if(target< 0)
 8001056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105a:	2b00      	cmp	r3, #0
 800105c:	da61      	bge.n	8001122 <Motor_Steer+0x132>
			while(count < -target)
 800105e:	e00c      	b.n	800107a <Motor_Steer+0x8a>
					{	  count = SlotSensor_Update();
 8001060:	f000 f8ec 	bl	800123c <SlotSensor_Update>
 8001064:	4603      	mov	r3, r0
 8001066:	73fb      	strb	r3, [r7, #15]
						__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001068:	4b31      	ldr	r3, [pc, #196]	@ (8001130 <Motor_Steer+0x140>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2200      	movs	r2, #0
 800106e:	63da      	str	r2, [r3, #60]	@ 0x3c
						__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, Motorspeed);
 8001070:	4b2f      	ldr	r3, [pc, #188]	@ (8001130 <Motor_Steer+0x140>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001078:	641a      	str	r2, [r3, #64]	@ 0x40
			while(count < -target)
 800107a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800107e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001082:	425b      	negs	r3, r3
 8001084:	429a      	cmp	r2, r3
 8001086:	dbeb      	blt.n	8001060 <Motor_Steer+0x70>
						__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001088:	4b29      	ldr	r3, [pc, #164]	@ (8001130 <Motor_Steer+0x140>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2200      	movs	r2, #0
 800108e:	63da      	str	r2, [r3, #60]	@ 0x3c
						__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8001090:	4b27      	ldr	r3, [pc, #156]	@ (8001130 <Motor_Steer+0x140>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2200      	movs	r2, #0
 8001096:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001098:	e043      	b.n	8001122 <Motor_Steer+0x132>
		Motorspeed = MOTOR_SPEED_TILE_OFF -1 ;
 800109a:	23b3      	movs	r3, #179	@ 0xb3
 800109c:	81bb      	strh	r3, [r7, #12]
		if(target > 0)
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	dd1c      	ble.n	80010e0 <Motor_Steer+0xf0>
					while(count < target)
 80010a6:	e00c      	b.n	80010c2 <Motor_Steer+0xd2>
						count = SlotSensor_Update();
 80010a8:	f000 f8c8 	bl	800123c <SlotSensor_Update>
 80010ac:	4603      	mov	r3, r0
 80010ae:	73fb      	strb	r3, [r7, #15]
						__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, Motorspeed);
 80010b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <Motor_Steer+0x140>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80010b8:	63da      	str	r2, [r3, #60]	@ 0x3c
						__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 80010ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001130 <Motor_Steer+0x140>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2200      	movs	r2, #0
 80010c0:	641a      	str	r2, [r3, #64]	@ 0x40
					while(count < target)
 80010c2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	dbec      	blt.n	80010a8 <Motor_Steer+0xb8>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80010ce:	4b18      	ldr	r3, [pc, #96]	@ (8001130 <Motor_Steer+0x140>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2200      	movs	r2, #0
 80010d4:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 80010d6:	4b16      	ldr	r3, [pc, #88]	@ (8001130 <Motor_Steer+0x140>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2200      	movs	r2, #0
 80010dc:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80010de:	e020      	b.n	8001122 <Motor_Steer+0x132>
		else if(target< 0)
 80010e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	da1c      	bge.n	8001122 <Motor_Steer+0x132>
			while(count < -target)
 80010e8:	e00c      	b.n	8001104 <Motor_Steer+0x114>
				count = SlotSensor_Update();
 80010ea:	f000 f8a7 	bl	800123c <SlotSensor_Update>
 80010ee:	4603      	mov	r3, r0
 80010f0:	73fb      	strb	r3, [r7, #15]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80010f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001130 <Motor_Steer+0x140>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2200      	movs	r2, #0
 80010f8:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, Motorspeed);
 80010fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001130 <Motor_Steer+0x140>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001102:	641a      	str	r2, [r3, #64]	@ 0x40
			while(count < -target)
 8001104:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110c:	425b      	negs	r3, r3
 800110e:	429a      	cmp	r2, r3
 8001110:	dbeb      	blt.n	80010ea <Motor_Steer+0xfa>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001112:	4b07      	ldr	r3, [pc, #28]	@ (8001130 <Motor_Steer+0x140>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2200      	movs	r2, #0
 8001118:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 800111a:	4b05      	ldr	r3, [pc, #20]	@ (8001130 <Motor_Steer+0x140>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2200      	movs	r2, #0
 8001120:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001122:	bf00      	nop
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200000b9 	.word	0x200000b9
 8001130:	20000140 	.word	0x20000140

08001134 <ABSRotateHead>:
	Motor_Steer(target_position);


}
int8_t ABSRotateHead(int8_t target_position)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]

	int8_t absolute_target_position = target_position*5 - posABS;
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	461a      	mov	r2, r3
 8001142:	0092      	lsls	r2, r2, #2
 8001144:	4413      	add	r3, r2
 8001146:	b2da      	uxtb	r2, r3
 8001148:	4b14      	ldr	r3, [pc, #80]	@ (800119c <ABSRotateHead+0x68>)
 800114a:	f993 3000 	ldrsb.w	r3, [r3]
 800114e:	b2db      	uxtb	r3, r3
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	b2db      	uxtb	r3, r3
 8001154:	73fb      	strb	r3, [r7, #15]

	Motor_Steer(absolute_target_position);
 8001156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff48 	bl	8000ff0 <Motor_Steer>
	if(target_position*5 != posABS){posABS = target_position*5;}
 8001160:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001164:	4613      	mov	r3, r2
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	4413      	add	r3, r2
 800116a:	4a0c      	ldr	r2, [pc, #48]	@ (800119c <ABSRotateHead+0x68>)
 800116c:	f992 2000 	ldrsb.w	r2, [r2]
 8001170:	4293      	cmp	r3, r2
 8001172:	d008      	beq.n	8001186 <ABSRotateHead+0x52>
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	461a      	mov	r2, r3
 8001178:	0092      	lsls	r2, r2, #2
 800117a:	4413      	add	r3, r2
 800117c:	b2db      	uxtb	r3, r3
 800117e:	b25a      	sxtb	r2, r3
 8001180:	4b06      	ldr	r3, [pc, #24]	@ (800119c <ABSRotateHead+0x68>)
 8001182:	701a      	strb	r2, [r3, #0]
 8001184:	e004      	b.n	8001190 <ABSRotateHead+0x5c>
	else{HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);}
 8001186:	2200      	movs	r2, #0
 8001188:	2110      	movs	r1, #16
 800118a:	4805      	ldr	r0, [pc, #20]	@ (80011a0 <ABSRotateHead+0x6c>)
 800118c:	f000 ff76 	bl	800207c <HAL_GPIO_WritePin>
return 1;
 8001190:	2301      	movs	r3, #1


}
 8001192:	4618      	mov	r0, r3
 8001194:	3710      	adds	r7, #16
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	200000b8 	.word	0x200000b8
 80011a0:	48000400 	.word	0x48000400

080011a4 <HeadBase>:
void HeadBase(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0

	Motor_Init();
 80011aa:	f7ff ff0d 	bl	8000fc8 <Motor_Init>
	uint8_t pinstate1;
	pinstate1 = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8);
 80011ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011b2:	4815      	ldr	r0, [pc, #84]	@ (8001208 <HeadBase+0x64>)
 80011b4:	f000 ff4a 	bl	800204c <HAL_GPIO_ReadPin>
 80011b8:	4603      	mov	r3, r0
 80011ba:	71fb      	strb	r3, [r7, #7]

	while(pinstate1)
 80011bc:	e00e      	b.n	80011dc <HeadBase+0x38>
	{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80011be:	4b13      	ldr	r3, [pc, #76]	@ (800120c <HeadBase+0x68>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	2200      	movs	r2, #0
 80011c4:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 190-1);
 80011c6:	4b11      	ldr	r3, [pc, #68]	@ (800120c <HeadBase+0x68>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	22bd      	movs	r2, #189	@ 0xbd
 80011cc:	641a      	str	r2, [r3, #64]	@ 0x40

		pinstate1 = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8);
 80011ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011d2:	480d      	ldr	r0, [pc, #52]	@ (8001208 <HeadBase+0x64>)
 80011d4:	f000 ff3a 	bl	800204c <HAL_GPIO_ReadPin>
 80011d8:	4603      	mov	r3, r0
 80011da:	71fb      	strb	r3, [r7, #7]
	while(pinstate1)
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d1ed      	bne.n	80011be <HeadBase+0x1a>

	}

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80011e2:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <HeadBase+0x68>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2200      	movs	r2, #0
 80011e8:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 80011ea:	4b08      	ldr	r3, [pc, #32]	@ (800120c <HeadBase+0x68>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2200      	movs	r2, #0
 80011f0:	641a      	str	r2, [r3, #64]	@ 0x40
	HAL_Delay(2000);
 80011f2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011f6:	f000 fbb5 	bl	8001964 <HAL_Delay>
	Motor_Steer(3);
 80011fa:	2003      	movs	r0, #3
 80011fc:	f7ff fef8 	bl	8000ff0 <Motor_Steer>

}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	48000c00 	.word	0x48000c00
 800120c:	20000140 	.word	0x20000140

08001210 <SlotSensor_Init>:

// Counter for slot sensor
static GPIO_PinState last_state = GPIO_PIN_RESET; // Last state of the sensor
int8_t counter = 0;

void SlotSensor_Init(void) {
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
	counter = 0;
 8001214:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <SlotSensor_Init+0x20>)
 8001216:	2200      	movs	r2, #0
 8001218:	701a      	strb	r2, [r3, #0]
    // Initialize the last state
    last_state = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_7);
 800121a:	2180      	movs	r1, #128	@ 0x80
 800121c:	4805      	ldr	r0, [pc, #20]	@ (8001234 <SlotSensor_Init+0x24>)
 800121e:	f000 ff15 	bl	800204c <HAL_GPIO_ReadPin>
 8001222:	4603      	mov	r3, r0
 8001224:	461a      	mov	r2, r3
 8001226:	4b04      	ldr	r3, [pc, #16]	@ (8001238 <SlotSensor_Init+0x28>)
 8001228:	701a      	strb	r2, [r3, #0]
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	2000034d 	.word	0x2000034d
 8001234:	48001000 	.word	0x48001000
 8001238:	2000034c 	.word	0x2000034c

0800123c <SlotSensor_Update>:

int SlotSensor_Update(void) {
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
    GPIO_PinState current_state = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_7); // Read pin state
 8001242:	2180      	movs	r1, #128	@ 0x80
 8001244:	480f      	ldr	r0, [pc, #60]	@ (8001284 <SlotSensor_Update+0x48>)
 8001246:	f000 ff01 	bl	800204c <HAL_GPIO_ReadPin>
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]

    // Check for a change in state
    if (current_state == GPIO_PIN_SET && last_state == GPIO_PIN_RESET) {
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d10c      	bne.n	800126e <SlotSensor_Update+0x32>
 8001254:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <SlotSensor_Update+0x4c>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d108      	bne.n	800126e <SlotSensor_Update+0x32>
        counter++; // Increment counter on state change
 800125c:	4b0b      	ldr	r3, [pc, #44]	@ (800128c <SlotSensor_Update+0x50>)
 800125e:	f993 3000 	ldrsb.w	r3, [r3]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	3301      	adds	r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	b25a      	sxtb	r2, r3
 800126a:	4b08      	ldr	r3, [pc, #32]	@ (800128c <SlotSensor_Update+0x50>)
 800126c:	701a      	strb	r2, [r3, #0]
         // Update last state
    }
    last_state = current_state;
 800126e:	4a06      	ldr	r2, [pc, #24]	@ (8001288 <SlotSensor_Update+0x4c>)
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	7013      	strb	r3, [r2, #0]
    return counter ;
 8001274:	4b05      	ldr	r3, [pc, #20]	@ (800128c <SlotSensor_Update+0x50>)
 8001276:	f993 3000 	ldrsb.w	r3, [r3]
}
 800127a:	4618      	mov	r0, r3
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	48001000 	.word	0x48001000
 8001288:	2000034c 	.word	0x2000034c
 800128c:	2000034d 	.word	0x2000034d

08001290 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001296:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <HAL_MspInit+0x44>)
 8001298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800129a:	4a0e      	ldr	r2, [pc, #56]	@ (80012d4 <HAL_MspInit+0x44>)
 800129c:	f043 0301 	orr.w	r3, r3, #1
 80012a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80012a2:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <HAL_MspInit+0x44>)
 80012a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <HAL_MspInit+0x44>)
 80012b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b2:	4a08      	ldr	r2, [pc, #32]	@ (80012d4 <HAL_MspInit+0x44>)
 80012b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80012ba:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <HAL_MspInit+0x44>)
 80012bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012c2:	603b      	str	r3, [r7, #0]
 80012c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80012c6:	f000 ff95 	bl	80021f4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40021000 	.word	0x40021000

080012d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	@ 0x28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a2a      	ldr	r2, [pc, #168]	@ (80013a0 <HAL_SPI_MspInit+0xc8>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d14d      	bne.n	8001396 <HAL_SPI_MspInit+0xbe>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012fa:	4b2a      	ldr	r3, [pc, #168]	@ (80013a4 <HAL_SPI_MspInit+0xcc>)
 80012fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012fe:	4a29      	ldr	r2, [pc, #164]	@ (80013a4 <HAL_SPI_MspInit+0xcc>)
 8001300:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001304:	6613      	str	r3, [r2, #96]	@ 0x60
 8001306:	4b27      	ldr	r3, [pc, #156]	@ (80013a4 <HAL_SPI_MspInit+0xcc>)
 8001308:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800130a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800130e:	613b      	str	r3, [r7, #16]
 8001310:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001312:	4b24      	ldr	r3, [pc, #144]	@ (80013a4 <HAL_SPI_MspInit+0xcc>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001316:	4a23      	ldr	r2, [pc, #140]	@ (80013a4 <HAL_SPI_MspInit+0xcc>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800131e:	4b21      	ldr	r3, [pc, #132]	@ (80013a4 <HAL_SPI_MspInit+0xcc>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800132a:	4b1e      	ldr	r3, [pc, #120]	@ (80013a4 <HAL_SPI_MspInit+0xcc>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	4a1d      	ldr	r2, [pc, #116]	@ (80013a4 <HAL_SPI_MspInit+0xcc>)
 8001330:	f043 0302 	orr.w	r3, r3, #2
 8001334:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001336:	4b1b      	ldr	r3, [pc, #108]	@ (80013a4 <HAL_SPI_MspInit+0xcc>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	f003 0302 	and.w	r3, r3, #2
 800133e:	60bb      	str	r3, [r7, #8]
 8001340:	68bb      	ldr	r3, [r7, #8]
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001342:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001348:	2302      	movs	r3, #2
 800134a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001350:	2303      	movs	r3, #3
 8001352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001354:	2305      	movs	r3, #5
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	4619      	mov	r1, r3
 800135e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001362:	f000 fcf1 	bl	8001d48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001366:	2338      	movs	r3, #56	@ 0x38
 8001368:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136a:	2302      	movs	r3, #2
 800136c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001372:	2303      	movs	r3, #3
 8001374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001376:	2305      	movs	r3, #5
 8001378:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4619      	mov	r1, r3
 8001380:	4809      	ldr	r0, [pc, #36]	@ (80013a8 <HAL_SPI_MspInit+0xd0>)
 8001382:	f000 fce1 	bl	8001d48 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	2100      	movs	r1, #0
 800138a:	2023      	movs	r0, #35	@ 0x23
 800138c:	f000 fbe7 	bl	8001b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001390:	2023      	movs	r0, #35	@ 0x23
 8001392:	f000 fbfe 	bl	8001b92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001396:	bf00      	nop
 8001398:	3728      	adds	r7, #40	@ 0x28
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40013000 	.word	0x40013000
 80013a4:	40021000 	.word	0x40021000
 80013a8:	48000400 	.word	0x48000400

080013ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a0a      	ldr	r2, [pc, #40]	@ (80013e4 <HAL_TIM_Base_MspInit+0x38>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d10b      	bne.n	80013d6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013be:	4b0a      	ldr	r3, [pc, #40]	@ (80013e8 <HAL_TIM_Base_MspInit+0x3c>)
 80013c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013c2:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <HAL_TIM_Base_MspInit+0x3c>)
 80013c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80013ca:	4b07      	ldr	r3, [pc, #28]	@ (80013e8 <HAL_TIM_Base_MspInit+0x3c>)
 80013cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40012c00 	.word	0x40012c00
 80013e8:	40021000 	.word	0x40021000

080013ec <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08c      	sub	sp, #48	@ 0x30
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f4:	f107 031c 	add.w	r3, r7, #28
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a33      	ldr	r2, [pc, #204]	@ (80014d8 <HAL_TIM_Encoder_MspInit+0xec>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d128      	bne.n	8001460 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800140e:	4b33      	ldr	r3, [pc, #204]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001412:	4a32      	ldr	r2, [pc, #200]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001414:	f043 0302 	orr.w	r3, r3, #2
 8001418:	6593      	str	r3, [r2, #88]	@ 0x58
 800141a:	4b30      	ldr	r3, [pc, #192]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 800141c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141e:	f003 0302 	and.w	r3, r3, #2
 8001422:	61bb      	str	r3, [r7, #24]
 8001424:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001426:	4b2d      	ldr	r3, [pc, #180]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142a:	4a2c      	ldr	r2, [pc, #176]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001432:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001436:	f003 0304 	and.w	r3, r3, #4
 800143a:	617b      	str	r3, [r7, #20]
 800143c:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Motor_B_EN_CH1_Pin|Motor_B_EN_CH2_Pin;
 800143e:	23c0      	movs	r3, #192	@ 0xc0
 8001440:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001442:	2302      	movs	r3, #2
 8001444:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144a:	2300      	movs	r3, #0
 800144c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800144e:	2302      	movs	r3, #2
 8001450:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001452:	f107 031c 	add.w	r3, r7, #28
 8001456:	4619      	mov	r1, r3
 8001458:	4821      	ldr	r0, [pc, #132]	@ (80014e0 <HAL_TIM_Encoder_MspInit+0xf4>)
 800145a:	f000 fc75 	bl	8001d48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800145e:	e036      	b.n	80014ce <HAL_TIM_Encoder_MspInit+0xe2>
  else if(htim_encoder->Instance==TIM4)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a1f      	ldr	r2, [pc, #124]	@ (80014e4 <HAL_TIM_Encoder_MspInit+0xf8>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d131      	bne.n	80014ce <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800146a:	4b1c      	ldr	r3, [pc, #112]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 800146c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146e:	4a1b      	ldr	r2, [pc, #108]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	6593      	str	r3, [r2, #88]	@ 0x58
 8001476:	4b19      	ldr	r3, [pc, #100]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800147a:	f003 0304 	and.w	r3, r3, #4
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001482:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001486:	4a15      	ldr	r2, [pc, #84]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800148e:	4b13      	ldr	r3, [pc, #76]	@ (80014dc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Motor_A_EN_CH2_Pin|Motor_A_EN_CH1_Pin;
 800149a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800149e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a0:	2302      	movs	r3, #2
 80014a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a8:	2300      	movs	r3, #0
 80014aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80014ac:	230a      	movs	r3, #10
 80014ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b0:	f107 031c 	add.w	r3, r7, #28
 80014b4:	4619      	mov	r1, r3
 80014b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ba:	f000 fc45 	bl	8001d48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	2100      	movs	r1, #0
 80014c2:	201e      	movs	r0, #30
 80014c4:	f000 fb4b 	bl	8001b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80014c8:	201e      	movs	r0, #30
 80014ca:	f000 fb62 	bl	8001b92 <HAL_NVIC_EnableIRQ>
}
 80014ce:	bf00      	nop
 80014d0:	3730      	adds	r7, #48	@ 0x30
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40000400 	.word	0x40000400
 80014dc:	40021000 	.word	0x40021000
 80014e0:	48000800 	.word	0x48000800
 80014e4:	40000800 	.word	0x40000800

080014e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b088      	sub	sp, #32
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f0:	f107 030c 	add.w	r3, r7, #12
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	60da      	str	r2, [r3, #12]
 80014fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a11      	ldr	r2, [pc, #68]	@ (800154c <HAL_TIM_MspPostInit+0x64>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d11b      	bne.n	8001542 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800150a:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <HAL_TIM_MspPostInit+0x68>)
 800150c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150e:	4a10      	ldr	r2, [pc, #64]	@ (8001550 <HAL_TIM_MspPostInit+0x68>)
 8001510:	f043 0304 	orr.w	r3, r3, #4
 8001514:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001516:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <HAL_TIM_MspPostInit+0x68>)
 8001518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151a:	f003 0304 	and.w	r3, r3, #4
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Motor_A_CH1_Pin|Motor_A_CH2_Pin|Motor_B_CH3_Pin|Motor_A_CH4_Pin;
 8001522:	230f      	movs	r3, #15
 8001524:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001526:	2302      	movs	r3, #2
 8001528:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2300      	movs	r3, #0
 8001530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001532:	2302      	movs	r3, #2
 8001534:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001536:	f107 030c 	add.w	r3, r7, #12
 800153a:	4619      	mov	r1, r3
 800153c:	4805      	ldr	r0, [pc, #20]	@ (8001554 <HAL_TIM_MspPostInit+0x6c>)
 800153e:	f000 fc03 	bl	8001d48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001542:	bf00      	nop
 8001544:	3720      	adds	r7, #32
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40012c00 	.word	0x40012c00
 8001550:	40021000 	.word	0x40021000
 8001554:	48000800 	.word	0x48000800

08001558 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b0a2      	sub	sp, #136	@ 0x88
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001560:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
 800156e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001570:	f107 0320 	add.w	r3, r7, #32
 8001574:	2254      	movs	r2, #84	@ 0x54
 8001576:	2100      	movs	r1, #0
 8001578:	4618      	mov	r0, r3
 800157a:	f005 ff1d 	bl	80073b8 <memset>
  if(huart->Instance==UART4)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a56      	ldr	r2, [pc, #344]	@ (80016dc <HAL_UART_MspInit+0x184>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d141      	bne.n	800160c <HAL_UART_MspInit+0xb4>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001588:	2308      	movs	r3, #8
 800158a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800158c:	2300      	movs	r3, #0
 800158e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001590:	f107 0320 	add.w	r3, r7, #32
 8001594:	4618      	mov	r0, r3
 8001596:	f001 fb6b 	bl	8002c70 <HAL_RCCEx_PeriphCLKConfig>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015a0:	f7ff fd0c 	bl	8000fbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80015a4:	4b4e      	ldr	r3, [pc, #312]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 80015a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a8:	4a4d      	ldr	r2, [pc, #308]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 80015aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80015ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80015b0:	4b4b      	ldr	r3, [pc, #300]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 80015b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80015b8:	61fb      	str	r3, [r7, #28]
 80015ba:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015bc:	4b48      	ldr	r3, [pc, #288]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 80015be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c0:	4a47      	ldr	r2, [pc, #284]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 80015c2:	f043 0304 	orr.w	r3, r3, #4
 80015c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015c8:	4b45      	ldr	r3, [pc, #276]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 80015ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	61bb      	str	r3, [r7, #24]
 80015d2:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015d4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015d8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	2302      	movs	r3, #2
 80015dc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e2:	2300      	movs	r3, #0
 80015e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80015e8:	2305      	movs	r3, #5
 80015ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ee:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80015f2:	4619      	mov	r1, r3
 80015f4:	483b      	ldr	r0, [pc, #236]	@ (80016e4 <HAL_UART_MspInit+0x18c>)
 80015f6:	f000 fba7 	bl	8001d48 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	2034      	movs	r0, #52	@ 0x34
 8001600:	f000 faad 	bl	8001b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001604:	2034      	movs	r0, #52	@ 0x34
 8001606:	f000 fac4 	bl	8001b92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 800160a:	e063      	b.n	80016d4 <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==UART5)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a35      	ldr	r2, [pc, #212]	@ (80016e8 <HAL_UART_MspInit+0x190>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d15e      	bne.n	80016d4 <HAL_UART_MspInit+0x17c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001616:	2310      	movs	r3, #16
 8001618:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 800161a:	2300      	movs	r3, #0
 800161c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800161e:	f107 0320 	add.w	r3, r7, #32
 8001622:	4618      	mov	r0, r3
 8001624:	f001 fb24 	bl	8002c70 <HAL_RCCEx_PeriphCLKConfig>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <HAL_UART_MspInit+0xda>
      Error_Handler();
 800162e:	f7ff fcc5 	bl	8000fbc <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8001632:	4b2b      	ldr	r3, [pc, #172]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 8001634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001636:	4a2a      	ldr	r2, [pc, #168]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 8001638:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800163c:	6593      	str	r3, [r2, #88]	@ 0x58
 800163e:	4b28      	ldr	r3, [pc, #160]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 8001640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001642:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800164a:	4b25      	ldr	r3, [pc, #148]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	4a24      	ldr	r2, [pc, #144]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 8001650:	f043 0304 	orr.w	r3, r3, #4
 8001654:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001656:	4b22      	ldr	r3, [pc, #136]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 8001658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165a:	f003 0304 	and.w	r3, r3, #4
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001662:	4b1f      	ldr	r3, [pc, #124]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 8001664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001666:	4a1e      	ldr	r2, [pc, #120]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 8001668:	f043 0308 	orr.w	r3, r3, #8
 800166c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800166e:	4b1c      	ldr	r3, [pc, #112]	@ (80016e0 <HAL_UART_MspInit+0x188>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800167a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800167e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001680:	2302      	movs	r3, #2
 8001682:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001688:	2300      	movs	r3, #0
 800168a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800168e:	2305      	movs	r3, #5
 8001690:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001694:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001698:	4619      	mov	r1, r3
 800169a:	4812      	ldr	r0, [pc, #72]	@ (80016e4 <HAL_UART_MspInit+0x18c>)
 800169c:	f000 fb54 	bl	8001d48 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016a0:	2304      	movs	r3, #4
 80016a2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a4:	2302      	movs	r3, #2
 80016a6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ac:	2300      	movs	r3, #0
 80016ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80016b2:	2305      	movs	r3, #5
 80016b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016b8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80016bc:	4619      	mov	r1, r3
 80016be:	480b      	ldr	r0, [pc, #44]	@ (80016ec <HAL_UART_MspInit+0x194>)
 80016c0:	f000 fb42 	bl	8001d48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80016c4:	2200      	movs	r2, #0
 80016c6:	2100      	movs	r1, #0
 80016c8:	2035      	movs	r0, #53	@ 0x35
 80016ca:	f000 fa48 	bl	8001b5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80016ce:	2035      	movs	r0, #53	@ 0x35
 80016d0:	f000 fa5f 	bl	8001b92 <HAL_NVIC_EnableIRQ>
}
 80016d4:	bf00      	nop
 80016d6:	3788      	adds	r7, #136	@ 0x88
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40004c00 	.word	0x40004c00
 80016e0:	40021000 	.word	0x40021000
 80016e4:	48000800 	.word	0x48000800
 80016e8:	40005000 	.word	0x40005000
 80016ec:	48000c00 	.word	0x48000c00

080016f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016f4:	bf00      	nop
 80016f6:	e7fd      	b.n	80016f4 <NMI_Handler+0x4>

080016f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016fc:	bf00      	nop
 80016fe:	e7fd      	b.n	80016fc <HardFault_Handler+0x4>

08001700 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <MemManage_Handler+0x4>

08001708 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <BusFault_Handler+0x4>

08001710 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <UsageFault_Handler+0x4>

08001718 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr

08001726 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001726:	b480      	push	{r7}
 8001728:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001738:	bf00      	nop
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001746:	f000 f8ef 	bl	8001928 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001754:	4802      	ldr	r0, [pc, #8]	@ (8001760 <TIM4_IRQHandler+0x10>)
 8001756:	f003 f821 	bl	800479c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200001d8 	.word	0x200001d8

08001764 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001768:	4802      	ldr	r0, [pc, #8]	@ (8001774 <SPI1_IRQHandler+0x10>)
 800176a:	f002 fa49 	bl	8003c00 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	200000dc 	.word	0x200000dc

08001778 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800177c:	4802      	ldr	r0, [pc, #8]	@ (8001788 <UART4_IRQHandler+0x10>)
 800177e:	f004 fb6f 	bl	8005e60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000224 	.word	0x20000224

0800178c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt / UART5 wake-up interrupt through EXTI line 35.
  */
void UART5_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001790:	4802      	ldr	r0, [pc, #8]	@ (800179c <UART5_IRQHandler+0x10>)
 8001792:	f004 fb65 	bl	8005e60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200002b8 	.word	0x200002b8

080017a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017a8:	4a14      	ldr	r2, [pc, #80]	@ (80017fc <_sbrk+0x5c>)
 80017aa:	4b15      	ldr	r3, [pc, #84]	@ (8001800 <_sbrk+0x60>)
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017b4:	4b13      	ldr	r3, [pc, #76]	@ (8001804 <_sbrk+0x64>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d102      	bne.n	80017c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017bc:	4b11      	ldr	r3, [pc, #68]	@ (8001804 <_sbrk+0x64>)
 80017be:	4a12      	ldr	r2, [pc, #72]	@ (8001808 <_sbrk+0x68>)
 80017c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017c2:	4b10      	ldr	r3, [pc, #64]	@ (8001804 <_sbrk+0x64>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4413      	add	r3, r2
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d207      	bcs.n	80017e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017d0:	f005 fe1e 	bl	8007410 <__errno>
 80017d4:	4603      	mov	r3, r0
 80017d6:	220c      	movs	r2, #12
 80017d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295
 80017de:	e009      	b.n	80017f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017e0:	4b08      	ldr	r3, [pc, #32]	@ (8001804 <_sbrk+0x64>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017e6:	4b07      	ldr	r3, [pc, #28]	@ (8001804 <_sbrk+0x64>)
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	4a05      	ldr	r2, [pc, #20]	@ (8001804 <_sbrk+0x64>)
 80017f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017f2:	68fb      	ldr	r3, [r7, #12]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20020000 	.word	0x20020000
 8001800:	00000400 	.word	0x00000400
 8001804:	20000350 	.word	0x20000350
 8001808:	200004a0 	.word	0x200004a0

0800180c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001810:	4b06      	ldr	r3, [pc, #24]	@ (800182c <SystemInit+0x20>)
 8001812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001816:	4a05      	ldr	r2, [pc, #20]	@ (800182c <SystemInit+0x20>)
 8001818:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800181c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	e000ed00 	.word	0xe000ed00

08001830 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001830:	480d      	ldr	r0, [pc, #52]	@ (8001868 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001832:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001834:	f7ff ffea 	bl	800180c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001838:	480c      	ldr	r0, [pc, #48]	@ (800186c <LoopForever+0x6>)
  ldr r1, =_edata
 800183a:	490d      	ldr	r1, [pc, #52]	@ (8001870 <LoopForever+0xa>)
  ldr r2, =_sidata
 800183c:	4a0d      	ldr	r2, [pc, #52]	@ (8001874 <LoopForever+0xe>)
  movs r3, #0
 800183e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001840:	e002      	b.n	8001848 <LoopCopyDataInit>

08001842 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001842:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001844:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001846:	3304      	adds	r3, #4

08001848 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001848:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800184a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800184c:	d3f9      	bcc.n	8001842 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800184e:	4a0a      	ldr	r2, [pc, #40]	@ (8001878 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001850:	4c0a      	ldr	r4, [pc, #40]	@ (800187c <LoopForever+0x16>)
  movs r3, #0
 8001852:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001854:	e001      	b.n	800185a <LoopFillZerobss>

08001856 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001856:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001858:	3204      	adds	r2, #4

0800185a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800185a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800185c:	d3fb      	bcc.n	8001856 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800185e:	f005 fddd 	bl	800741c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001862:	f7ff f857 	bl	8000914 <main>

08001866 <LoopForever>:

LoopForever:
    b LoopForever
 8001866:	e7fe      	b.n	8001866 <LoopForever>
  ldr   r0, =_estack
 8001868:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800186c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001870:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001874:	08008078 	.word	0x08008078
  ldr r2, =_sbss
 8001878:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 800187c:	200004a0 	.word	0x200004a0

08001880 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001880:	e7fe      	b.n	8001880 <ADC1_2_IRQHandler>

08001882 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b082      	sub	sp, #8
 8001886:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001888:	2300      	movs	r3, #0
 800188a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800188c:	2003      	movs	r0, #3
 800188e:	f000 f95b 	bl	8001b48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001892:	200f      	movs	r0, #15
 8001894:	f000 f80e 	bl	80018b4 <HAL_InitTick>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d002      	beq.n	80018a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	71fb      	strb	r3, [r7, #7]
 80018a2:	e001      	b.n	80018a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018a4:	f7ff fcf4 	bl	8001290 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018a8:	79fb      	ldrb	r3, [r7, #7]

}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
	...

080018b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018bc:	2300      	movs	r3, #0
 80018be:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80018c0:	4b16      	ldr	r3, [pc, #88]	@ (800191c <HAL_InitTick+0x68>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d022      	beq.n	800190e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80018c8:	4b15      	ldr	r3, [pc, #84]	@ (8001920 <HAL_InitTick+0x6c>)
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	4b13      	ldr	r3, [pc, #76]	@ (800191c <HAL_InitTick+0x68>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80018d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80018d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018dc:	4618      	mov	r0, r3
 80018de:	f000 f966 	bl	8001bae <HAL_SYSTICK_Config>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d10f      	bne.n	8001908 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2b0f      	cmp	r3, #15
 80018ec:	d809      	bhi.n	8001902 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018ee:	2200      	movs	r2, #0
 80018f0:	6879      	ldr	r1, [r7, #4]
 80018f2:	f04f 30ff 	mov.w	r0, #4294967295
 80018f6:	f000 f932 	bl	8001b5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001924 <HAL_InitTick+0x70>)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6013      	str	r3, [r2, #0]
 8001900:	e007      	b.n	8001912 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	e004      	b.n	8001912 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	73fb      	strb	r3, [r7, #15]
 800190c:	e001      	b.n	8001912 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001912:	7bfb      	ldrb	r3, [r7, #15]
}
 8001914:	4618      	mov	r0, r3
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20000028 	.word	0x20000028
 8001920:	20000020 	.word	0x20000020
 8001924:	20000024 	.word	0x20000024

08001928 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800192c:	4b05      	ldr	r3, [pc, #20]	@ (8001944 <HAL_IncTick+0x1c>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	4b05      	ldr	r3, [pc, #20]	@ (8001948 <HAL_IncTick+0x20>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4413      	add	r3, r2
 8001936:	4a03      	ldr	r2, [pc, #12]	@ (8001944 <HAL_IncTick+0x1c>)
 8001938:	6013      	str	r3, [r2, #0]
}
 800193a:	bf00      	nop
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	20000354 	.word	0x20000354
 8001948:	20000028 	.word	0x20000028

0800194c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  return uwTick;
 8001950:	4b03      	ldr	r3, [pc, #12]	@ (8001960 <HAL_GetTick+0x14>)
 8001952:	681b      	ldr	r3, [r3, #0]
}
 8001954:	4618      	mov	r0, r3
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	20000354 	.word	0x20000354

08001964 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800196c:	f7ff ffee 	bl	800194c <HAL_GetTick>
 8001970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800197c:	d004      	beq.n	8001988 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800197e:	4b09      	ldr	r3, [pc, #36]	@ (80019a4 <HAL_Delay+0x40>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	68fa      	ldr	r2, [r7, #12]
 8001984:	4413      	add	r3, r2
 8001986:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001988:	bf00      	nop
 800198a:	f7ff ffdf 	bl	800194c <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	429a      	cmp	r2, r3
 8001998:	d8f7      	bhi.n	800198a <HAL_Delay+0x26>
  {
  }
}
 800199a:	bf00      	nop
 800199c:	bf00      	nop
 800199e:	3710      	adds	r7, #16
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	20000028 	.word	0x20000028

080019a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f003 0307 	and.w	r3, r3, #7
 80019b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b8:	4b0c      	ldr	r3, [pc, #48]	@ (80019ec <__NVIC_SetPriorityGrouping+0x44>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019be:	68ba      	ldr	r2, [r7, #8]
 80019c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019c4:	4013      	ands	r3, r2
 80019c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019da:	4a04      	ldr	r2, [pc, #16]	@ (80019ec <__NVIC_SetPriorityGrouping+0x44>)
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	60d3      	str	r3, [r2, #12]
}
 80019e0:	bf00      	nop
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	e000ed00 	.word	0xe000ed00

080019f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019f4:	4b04      	ldr	r3, [pc, #16]	@ (8001a08 <__NVIC_GetPriorityGrouping+0x18>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	0a1b      	lsrs	r3, r3, #8
 80019fa:	f003 0307 	and.w	r3, r3, #7
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	db0b      	blt.n	8001a36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	f003 021f 	and.w	r2, r3, #31
 8001a24:	4907      	ldr	r1, [pc, #28]	@ (8001a44 <__NVIC_EnableIRQ+0x38>)
 8001a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2a:	095b      	lsrs	r3, r3, #5
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	e000e100 	.word	0xe000e100

08001a48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	6039      	str	r1, [r7, #0]
 8001a52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	db0a      	blt.n	8001a72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	b2da      	uxtb	r2, r3
 8001a60:	490c      	ldr	r1, [pc, #48]	@ (8001a94 <__NVIC_SetPriority+0x4c>)
 8001a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a66:	0112      	lsls	r2, r2, #4
 8001a68:	b2d2      	uxtb	r2, r2
 8001a6a:	440b      	add	r3, r1
 8001a6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a70:	e00a      	b.n	8001a88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	b2da      	uxtb	r2, r3
 8001a76:	4908      	ldr	r1, [pc, #32]	@ (8001a98 <__NVIC_SetPriority+0x50>)
 8001a78:	79fb      	ldrb	r3, [r7, #7]
 8001a7a:	f003 030f 	and.w	r3, r3, #15
 8001a7e:	3b04      	subs	r3, #4
 8001a80:	0112      	lsls	r2, r2, #4
 8001a82:	b2d2      	uxtb	r2, r2
 8001a84:	440b      	add	r3, r1
 8001a86:	761a      	strb	r2, [r3, #24]
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000e100 	.word	0xe000e100
 8001a98:	e000ed00 	.word	0xe000ed00

08001a9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b089      	sub	sp, #36	@ 0x24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	f1c3 0307 	rsb	r3, r3, #7
 8001ab6:	2b04      	cmp	r3, #4
 8001ab8:	bf28      	it	cs
 8001aba:	2304      	movcs	r3, #4
 8001abc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	2b06      	cmp	r3, #6
 8001ac4:	d902      	bls.n	8001acc <NVIC_EncodePriority+0x30>
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	3b03      	subs	r3, #3
 8001aca:	e000      	b.n	8001ace <NVIC_EncodePriority+0x32>
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	43da      	mvns	r2, r3
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	401a      	ands	r2, r3
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	fa01 f303 	lsl.w	r3, r1, r3
 8001aee:	43d9      	mvns	r1, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af4:	4313      	orrs	r3, r2
         );
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3724      	adds	r7, #36	@ 0x24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
	...

08001b04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b14:	d301      	bcc.n	8001b1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b16:	2301      	movs	r3, #1
 8001b18:	e00f      	b.n	8001b3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b44 <SysTick_Config+0x40>)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b22:	210f      	movs	r1, #15
 8001b24:	f04f 30ff 	mov.w	r0, #4294967295
 8001b28:	f7ff ff8e 	bl	8001a48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b2c:	4b05      	ldr	r3, [pc, #20]	@ (8001b44 <SysTick_Config+0x40>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b32:	4b04      	ldr	r3, [pc, #16]	@ (8001b44 <SysTick_Config+0x40>)
 8001b34:	2207      	movs	r2, #7
 8001b36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	e000e010 	.word	0xe000e010

08001b48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f7ff ff29 	bl	80019a8 <__NVIC_SetPriorityGrouping>
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b086      	sub	sp, #24
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	4603      	mov	r3, r0
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
 8001b6a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b6c:	f7ff ff40 	bl	80019f0 <__NVIC_GetPriorityGrouping>
 8001b70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	68b9      	ldr	r1, [r7, #8]
 8001b76:	6978      	ldr	r0, [r7, #20]
 8001b78:	f7ff ff90 	bl	8001a9c <NVIC_EncodePriority>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b82:	4611      	mov	r1, r2
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ff5f 	bl	8001a48 <__NVIC_SetPriority>
}
 8001b8a:	bf00      	nop
 8001b8c:	3718      	adds	r7, #24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	4603      	mov	r3, r0
 8001b9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff ff33 	bl	8001a0c <__NVIC_EnableIRQ>
}
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff ffa4 	bl	8001b04 <SysTick_Config>
 8001bbc:	4603      	mov	r3, r0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b085      	sub	sp, #20
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d005      	beq.n	8001bea <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2204      	movs	r2, #4
 8001be2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	73fb      	strb	r3, [r7, #15]
 8001be8:	e037      	b.n	8001c5a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f022 020e 	bic.w	r2, r2, #14
 8001bf8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c08:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f022 0201 	bic.w	r2, r2, #1
 8001c18:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1e:	f003 021f 	and.w	r2, r3, #31
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	2101      	movs	r1, #1
 8001c28:	fa01 f202 	lsl.w	r2, r1, r2
 8001c2c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c36:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d00c      	beq.n	8001c5a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c4a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c4e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001c58:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b084      	sub	sp, #16
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c80:	2300      	movs	r3, #0
 8001c82:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d00d      	beq.n	8001cac <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2204      	movs	r2, #4
 8001c94:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	73fb      	strb	r3, [r7, #15]
 8001caa:	e047      	b.n	8001d3c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f022 020e 	bic.w	r2, r2, #14
 8001cba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 0201 	bic.w	r2, r2, #1
 8001cca:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cd6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001cda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ce0:	f003 021f 	and.w	r2, r3, #31
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce8:	2101      	movs	r1, #1
 8001cea:	fa01 f202 	lsl.w	r2, r1, r2
 8001cee:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001cf8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d00c      	beq.n	8001d1c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d10:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001d1a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d003      	beq.n	8001d3c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	4798      	blx	r3
    }
  }
  return status;
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
	...

08001d48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b087      	sub	sp, #28
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001d52:	2300      	movs	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d56:	e15a      	b.n	800200e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	fa01 f303 	lsl.w	r3, r1, r3
 8001d64:	4013      	ands	r3, r2
 8001d66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f000 814c 	beq.w	8002008 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f003 0303 	and.w	r3, r3, #3
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d005      	beq.n	8001d88 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d130      	bne.n	8001dea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	2203      	movs	r2, #3
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	68da      	ldr	r2, [r3, #12]
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	43db      	mvns	r3, r3
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	091b      	lsrs	r3, r3, #4
 8001dd4:	f003 0201 	and.w	r2, r3, #1
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	fa02 f303 	lsl.w	r3, r2, r3
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f003 0303 	and.w	r3, r3, #3
 8001df2:	2b03      	cmp	r3, #3
 8001df4:	d017      	beq.n	8001e26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	2203      	movs	r2, #3
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	43db      	mvns	r3, r3
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	689a      	ldr	r2, [r3, #8]
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f003 0303 	and.w	r3, r3, #3
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d123      	bne.n	8001e7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	08da      	lsrs	r2, r3, #3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	3208      	adds	r2, #8
 8001e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	220f      	movs	r2, #15
 8001e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4e:	43db      	mvns	r3, r3
 8001e50:	693a      	ldr	r2, [r7, #16]
 8001e52:	4013      	ands	r3, r2
 8001e54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	691a      	ldr	r2, [r3, #16]
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	08da      	lsrs	r2, r3, #3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3208      	adds	r2, #8
 8001e74:	6939      	ldr	r1, [r7, #16]
 8001e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	2203      	movs	r2, #3
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43db      	mvns	r3, r3
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f003 0203 	and.w	r2, r3, #3
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f000 80a6 	beq.w	8002008 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ebc:	4b5b      	ldr	r3, [pc, #364]	@ (800202c <HAL_GPIO_Init+0x2e4>)
 8001ebe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ec0:	4a5a      	ldr	r2, [pc, #360]	@ (800202c <HAL_GPIO_Init+0x2e4>)
 8001ec2:	f043 0301 	orr.w	r3, r3, #1
 8001ec6:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ec8:	4b58      	ldr	r3, [pc, #352]	@ (800202c <HAL_GPIO_Init+0x2e4>)
 8001eca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ecc:	f003 0301 	and.w	r3, r3, #1
 8001ed0:	60bb      	str	r3, [r7, #8]
 8001ed2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ed4:	4a56      	ldr	r2, [pc, #344]	@ (8002030 <HAL_GPIO_Init+0x2e8>)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	089b      	lsrs	r3, r3, #2
 8001eda:	3302      	adds	r3, #2
 8001edc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	f003 0303 	and.w	r3, r3, #3
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	220f      	movs	r2, #15
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001efe:	d01f      	beq.n	8001f40 <HAL_GPIO_Init+0x1f8>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a4c      	ldr	r2, [pc, #304]	@ (8002034 <HAL_GPIO_Init+0x2ec>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d019      	beq.n	8001f3c <HAL_GPIO_Init+0x1f4>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4a4b      	ldr	r2, [pc, #300]	@ (8002038 <HAL_GPIO_Init+0x2f0>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d013      	beq.n	8001f38 <HAL_GPIO_Init+0x1f0>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a4a      	ldr	r2, [pc, #296]	@ (800203c <HAL_GPIO_Init+0x2f4>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d00d      	beq.n	8001f34 <HAL_GPIO_Init+0x1ec>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	4a49      	ldr	r2, [pc, #292]	@ (8002040 <HAL_GPIO_Init+0x2f8>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d007      	beq.n	8001f30 <HAL_GPIO_Init+0x1e8>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a48      	ldr	r2, [pc, #288]	@ (8002044 <HAL_GPIO_Init+0x2fc>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d101      	bne.n	8001f2c <HAL_GPIO_Init+0x1e4>
 8001f28:	2305      	movs	r3, #5
 8001f2a:	e00a      	b.n	8001f42 <HAL_GPIO_Init+0x1fa>
 8001f2c:	2306      	movs	r3, #6
 8001f2e:	e008      	b.n	8001f42 <HAL_GPIO_Init+0x1fa>
 8001f30:	2304      	movs	r3, #4
 8001f32:	e006      	b.n	8001f42 <HAL_GPIO_Init+0x1fa>
 8001f34:	2303      	movs	r3, #3
 8001f36:	e004      	b.n	8001f42 <HAL_GPIO_Init+0x1fa>
 8001f38:	2302      	movs	r3, #2
 8001f3a:	e002      	b.n	8001f42 <HAL_GPIO_Init+0x1fa>
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e000      	b.n	8001f42 <HAL_GPIO_Init+0x1fa>
 8001f40:	2300      	movs	r3, #0
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	f002 0203 	and.w	r2, r2, #3
 8001f48:	0092      	lsls	r2, r2, #2
 8001f4a:	4093      	lsls	r3, r2
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f52:	4937      	ldr	r1, [pc, #220]	@ (8002030 <HAL_GPIO_Init+0x2e8>)
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	089b      	lsrs	r3, r3, #2
 8001f58:	3302      	adds	r3, #2
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f60:	4b39      	ldr	r3, [pc, #228]	@ (8002048 <HAL_GPIO_Init+0x300>)
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d003      	beq.n	8001f84 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f84:	4a30      	ldr	r2, [pc, #192]	@ (8002048 <HAL_GPIO_Init+0x300>)
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8002048 <HAL_GPIO_Init+0x300>)
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	43db      	mvns	r3, r3
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4013      	ands	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001fae:	4a26      	ldr	r2, [pc, #152]	@ (8002048 <HAL_GPIO_Init+0x300>)
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001fb4:	4b24      	ldr	r3, [pc, #144]	@ (8002048 <HAL_GPIO_Init+0x300>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d003      	beq.n	8001fd8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001fd8:	4a1b      	ldr	r2, [pc, #108]	@ (8002048 <HAL_GPIO_Init+0x300>)
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001fde:	4b1a      	ldr	r3, [pc, #104]	@ (8002048 <HAL_GPIO_Init+0x300>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	4013      	ands	r3, r2
 8001fec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002002:	4a11      	ldr	r2, [pc, #68]	@ (8002048 <HAL_GPIO_Init+0x300>)
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	3301      	adds	r3, #1
 800200c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	fa22 f303 	lsr.w	r3, r2, r3
 8002018:	2b00      	cmp	r3, #0
 800201a:	f47f ae9d 	bne.w	8001d58 <HAL_GPIO_Init+0x10>
  }
}
 800201e:	bf00      	nop
 8002020:	bf00      	nop
 8002022:	371c      	adds	r7, #28
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	40021000 	.word	0x40021000
 8002030:	40010000 	.word	0x40010000
 8002034:	48000400 	.word	0x48000400
 8002038:	48000800 	.word	0x48000800
 800203c:	48000c00 	.word	0x48000c00
 8002040:	48001000 	.word	0x48001000
 8002044:	48001400 	.word	0x48001400
 8002048:	40010400 	.word	0x40010400

0800204c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	691a      	ldr	r2, [r3, #16]
 800205c:	887b      	ldrh	r3, [r7, #2]
 800205e:	4013      	ands	r3, r2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d002      	beq.n	800206a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002064:	2301      	movs	r3, #1
 8002066:	73fb      	strb	r3, [r7, #15]
 8002068:	e001      	b.n	800206e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800206a:	2300      	movs	r3, #0
 800206c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800206e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002070:	4618      	mov	r0, r3
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	460b      	mov	r3, r1
 8002086:	807b      	strh	r3, [r7, #2]
 8002088:	4613      	mov	r3, r2
 800208a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800208c:	787b      	ldrb	r3, [r7, #1]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d003      	beq.n	800209a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002092:	887a      	ldrh	r2, [r7, #2]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002098:	e002      	b.n	80020a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800209a:	887a      	ldrh	r2, [r7, #2]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d141      	bne.n	800213e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80020ba:	4b4b      	ldr	r3, [pc, #300]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80020c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020c6:	d131      	bne.n	800212c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020c8:	4b47      	ldr	r3, [pc, #284]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020ce:	4a46      	ldr	r2, [pc, #280]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020d8:	4b43      	ldr	r3, [pc, #268]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80020e0:	4a41      	ldr	r2, [pc, #260]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80020e8:	4b40      	ldr	r3, [pc, #256]	@ (80021ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2232      	movs	r2, #50	@ 0x32
 80020ee:	fb02 f303 	mul.w	r3, r2, r3
 80020f2:	4a3f      	ldr	r2, [pc, #252]	@ (80021f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80020f4:	fba2 2303 	umull	r2, r3, r2, r3
 80020f8:	0c9b      	lsrs	r3, r3, #18
 80020fa:	3301      	adds	r3, #1
 80020fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020fe:	e002      	b.n	8002106 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	3b01      	subs	r3, #1
 8002104:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002106:	4b38      	ldr	r3, [pc, #224]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002108:	695b      	ldr	r3, [r3, #20]
 800210a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800210e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002112:	d102      	bne.n	800211a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f2      	bne.n	8002100 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800211a:	4b33      	ldr	r3, [pc, #204]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800211c:	695b      	ldr	r3, [r3, #20]
 800211e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002122:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002126:	d158      	bne.n	80021da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e057      	b.n	80021dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800212c:	4b2e      	ldr	r3, [pc, #184]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800212e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002132:	4a2d      	ldr	r2, [pc, #180]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002134:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002138:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800213c:	e04d      	b.n	80021da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002144:	d141      	bne.n	80021ca <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002146:	4b28      	ldr	r3, [pc, #160]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800214e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002152:	d131      	bne.n	80021b8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002154:	4b24      	ldr	r3, [pc, #144]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002156:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800215a:	4a23      	ldr	r2, [pc, #140]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800215c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002160:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002164:	4b20      	ldr	r3, [pc, #128]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800216c:	4a1e      	ldr	r2, [pc, #120]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800216e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002172:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002174:	4b1d      	ldr	r3, [pc, #116]	@ (80021ec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2232      	movs	r2, #50	@ 0x32
 800217a:	fb02 f303 	mul.w	r3, r2, r3
 800217e:	4a1c      	ldr	r2, [pc, #112]	@ (80021f0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002180:	fba2 2303 	umull	r2, r3, r2, r3
 8002184:	0c9b      	lsrs	r3, r3, #18
 8002186:	3301      	adds	r3, #1
 8002188:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800218a:	e002      	b.n	8002192 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	3b01      	subs	r3, #1
 8002190:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002192:	4b15      	ldr	r3, [pc, #84]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002194:	695b      	ldr	r3, [r3, #20]
 8002196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800219a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800219e:	d102      	bne.n	80021a6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1f2      	bne.n	800218c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021a6:	4b10      	ldr	r3, [pc, #64]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021b2:	d112      	bne.n	80021da <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	e011      	b.n	80021dc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021b8:	4b0b      	ldr	r3, [pc, #44]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021be:	4a0a      	ldr	r2, [pc, #40]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80021c8:	e007      	b.n	80021da <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021ca:	4b07      	ldr	r3, [pc, #28]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021d2:	4a05      	ldr	r2, [pc, #20]	@ (80021e8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021d8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3714      	adds	r7, #20
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr
 80021e8:	40007000 	.word	0x40007000
 80021ec:	20000020 	.word	0x20000020
 80021f0:	431bde83 	.word	0x431bde83

080021f4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80021f8:	4b05      	ldr	r3, [pc, #20]	@ (8002210 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	4a04      	ldr	r2, [pc, #16]	@ (8002210 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80021fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002202:	6093      	str	r3, [r2, #8]
}
 8002204:	bf00      	nop
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	40007000 	.word	0x40007000

08002214 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b088      	sub	sp, #32
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d101      	bne.n	8002226 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e2fe      	b.n	8002824 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	2b00      	cmp	r3, #0
 8002230:	d075      	beq.n	800231e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002232:	4b97      	ldr	r3, [pc, #604]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f003 030c 	and.w	r3, r3, #12
 800223a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800223c:	4b94      	ldr	r3, [pc, #592]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	f003 0303 	and.w	r3, r3, #3
 8002244:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	2b0c      	cmp	r3, #12
 800224a:	d102      	bne.n	8002252 <HAL_RCC_OscConfig+0x3e>
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	2b03      	cmp	r3, #3
 8002250:	d002      	beq.n	8002258 <HAL_RCC_OscConfig+0x44>
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	2b08      	cmp	r3, #8
 8002256:	d10b      	bne.n	8002270 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002258:	4b8d      	ldr	r3, [pc, #564]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d05b      	beq.n	800231c <HAL_RCC_OscConfig+0x108>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d157      	bne.n	800231c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e2d9      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002278:	d106      	bne.n	8002288 <HAL_RCC_OscConfig+0x74>
 800227a:	4b85      	ldr	r3, [pc, #532]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a84      	ldr	r2, [pc, #528]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002280:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	e01d      	b.n	80022c4 <HAL_RCC_OscConfig+0xb0>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002290:	d10c      	bne.n	80022ac <HAL_RCC_OscConfig+0x98>
 8002292:	4b7f      	ldr	r3, [pc, #508]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a7e      	ldr	r2, [pc, #504]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002298:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800229c:	6013      	str	r3, [r2, #0]
 800229e:	4b7c      	ldr	r3, [pc, #496]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a7b      	ldr	r2, [pc, #492]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80022a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022a8:	6013      	str	r3, [r2, #0]
 80022aa:	e00b      	b.n	80022c4 <HAL_RCC_OscConfig+0xb0>
 80022ac:	4b78      	ldr	r3, [pc, #480]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a77      	ldr	r2, [pc, #476]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80022b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022b6:	6013      	str	r3, [r2, #0]
 80022b8:	4b75      	ldr	r3, [pc, #468]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a74      	ldr	r2, [pc, #464]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80022be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d013      	beq.n	80022f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022cc:	f7ff fb3e 	bl	800194c <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022d4:	f7ff fb3a 	bl	800194c <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b64      	cmp	r3, #100	@ 0x64
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e29e      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022e6:	4b6a      	ldr	r3, [pc, #424]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0f0      	beq.n	80022d4 <HAL_RCC_OscConfig+0xc0>
 80022f2:	e014      	b.n	800231e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7ff fb2a 	bl	800194c <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022fc:	f7ff fb26 	bl	800194c <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b64      	cmp	r3, #100	@ 0x64
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e28a      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800230e:	4b60      	ldr	r3, [pc, #384]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1f0      	bne.n	80022fc <HAL_RCC_OscConfig+0xe8>
 800231a:	e000      	b.n	800231e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800231c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d075      	beq.n	8002416 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800232a:	4b59      	ldr	r3, [pc, #356]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f003 030c 	and.w	r3, r3, #12
 8002332:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002334:	4b56      	ldr	r3, [pc, #344]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	f003 0303 	and.w	r3, r3, #3
 800233c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	2b0c      	cmp	r3, #12
 8002342:	d102      	bne.n	800234a <HAL_RCC_OscConfig+0x136>
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	2b02      	cmp	r3, #2
 8002348:	d002      	beq.n	8002350 <HAL_RCC_OscConfig+0x13c>
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	2b04      	cmp	r3, #4
 800234e:	d11f      	bne.n	8002390 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002350:	4b4f      	ldr	r3, [pc, #316]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002358:	2b00      	cmp	r3, #0
 800235a:	d005      	beq.n	8002368 <HAL_RCC_OscConfig+0x154>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d101      	bne.n	8002368 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e25d      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002368:	4b49      	ldr	r3, [pc, #292]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	691b      	ldr	r3, [r3, #16]
 8002374:	061b      	lsls	r3, r3, #24
 8002376:	4946      	ldr	r1, [pc, #280]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002378:	4313      	orrs	r3, r2
 800237a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800237c:	4b45      	ldr	r3, [pc, #276]	@ (8002494 <HAL_RCC_OscConfig+0x280>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff fa97 	bl	80018b4 <HAL_InitTick>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d043      	beq.n	8002414 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e249      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d023      	beq.n	80023e0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002398:	4b3d      	ldr	r3, [pc, #244]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a3c      	ldr	r2, [pc, #240]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 800239e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a4:	f7ff fad2 	bl	800194c <HAL_GetTick>
 80023a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023aa:	e008      	b.n	80023be <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ac:	f7ff face 	bl	800194c <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d901      	bls.n	80023be <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e232      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023be:	4b34      	ldr	r3, [pc, #208]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d0f0      	beq.n	80023ac <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ca:	4b31      	ldr	r3, [pc, #196]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	691b      	ldr	r3, [r3, #16]
 80023d6:	061b      	lsls	r3, r3, #24
 80023d8:	492d      	ldr	r1, [pc, #180]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	604b      	str	r3, [r1, #4]
 80023de:	e01a      	b.n	8002416 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a2a      	ldr	r2, [pc, #168]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 80023e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ec:	f7ff faae 	bl	800194c <HAL_GetTick>
 80023f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023f2:	e008      	b.n	8002406 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023f4:	f7ff faaa 	bl	800194c <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d901      	bls.n	8002406 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002402:	2303      	movs	r3, #3
 8002404:	e20e      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002406:	4b22      	ldr	r3, [pc, #136]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800240e:	2b00      	cmp	r3, #0
 8002410:	d1f0      	bne.n	80023f4 <HAL_RCC_OscConfig+0x1e0>
 8002412:	e000      	b.n	8002416 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002414:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0308 	and.w	r3, r3, #8
 800241e:	2b00      	cmp	r3, #0
 8002420:	d041      	beq.n	80024a6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	695b      	ldr	r3, [r3, #20]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d01c      	beq.n	8002464 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800242a:	4b19      	ldr	r3, [pc, #100]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 800242c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002430:	4a17      	ldr	r2, [pc, #92]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002432:	f043 0301 	orr.w	r3, r3, #1
 8002436:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800243a:	f7ff fa87 	bl	800194c <HAL_GetTick>
 800243e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002440:	e008      	b.n	8002454 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002442:	f7ff fa83 	bl	800194c <HAL_GetTick>
 8002446:	4602      	mov	r2, r0
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	1ad3      	subs	r3, r2, r3
 800244c:	2b02      	cmp	r3, #2
 800244e:	d901      	bls.n	8002454 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e1e7      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002454:	4b0e      	ldr	r3, [pc, #56]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002456:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d0ef      	beq.n	8002442 <HAL_RCC_OscConfig+0x22e>
 8002462:	e020      	b.n	80024a6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002464:	4b0a      	ldr	r3, [pc, #40]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 8002466:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800246a:	4a09      	ldr	r2, [pc, #36]	@ (8002490 <HAL_RCC_OscConfig+0x27c>)
 800246c:	f023 0301 	bic.w	r3, r3, #1
 8002470:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002474:	f7ff fa6a 	bl	800194c <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800247a:	e00d      	b.n	8002498 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800247c:	f7ff fa66 	bl	800194c <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d906      	bls.n	8002498 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e1ca      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
 800248e:	bf00      	nop
 8002490:	40021000 	.word	0x40021000
 8002494:	20000024 	.word	0x20000024
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002498:	4b8c      	ldr	r3, [pc, #560]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 800249a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1ea      	bne.n	800247c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0304 	and.w	r3, r3, #4
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f000 80a6 	beq.w	8002600 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024b4:	2300      	movs	r3, #0
 80024b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80024b8:	4b84      	ldr	r3, [pc, #528]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 80024ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d101      	bne.n	80024c8 <HAL_RCC_OscConfig+0x2b4>
 80024c4:	2301      	movs	r3, #1
 80024c6:	e000      	b.n	80024ca <HAL_RCC_OscConfig+0x2b6>
 80024c8:	2300      	movs	r3, #0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00d      	beq.n	80024ea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ce:	4b7f      	ldr	r3, [pc, #508]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 80024d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d2:	4a7e      	ldr	r2, [pc, #504]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 80024d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80024da:	4b7c      	ldr	r3, [pc, #496]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 80024dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80024e6:	2301      	movs	r3, #1
 80024e8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024ea:	4b79      	ldr	r3, [pc, #484]	@ (80026d0 <HAL_RCC_OscConfig+0x4bc>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d118      	bne.n	8002528 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024f6:	4b76      	ldr	r3, [pc, #472]	@ (80026d0 <HAL_RCC_OscConfig+0x4bc>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a75      	ldr	r2, [pc, #468]	@ (80026d0 <HAL_RCC_OscConfig+0x4bc>)
 80024fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002500:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002502:	f7ff fa23 	bl	800194c <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002508:	e008      	b.n	800251c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800250a:	f7ff fa1f 	bl	800194c <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e183      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800251c:	4b6c      	ldr	r3, [pc, #432]	@ (80026d0 <HAL_RCC_OscConfig+0x4bc>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002524:	2b00      	cmp	r3, #0
 8002526:	d0f0      	beq.n	800250a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d108      	bne.n	8002542 <HAL_RCC_OscConfig+0x32e>
 8002530:	4b66      	ldr	r3, [pc, #408]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 8002532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002536:	4a65      	ldr	r2, [pc, #404]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 8002538:	f043 0301 	orr.w	r3, r3, #1
 800253c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002540:	e024      	b.n	800258c <HAL_RCC_OscConfig+0x378>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	2b05      	cmp	r3, #5
 8002548:	d110      	bne.n	800256c <HAL_RCC_OscConfig+0x358>
 800254a:	4b60      	ldr	r3, [pc, #384]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 800254c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002550:	4a5e      	ldr	r2, [pc, #376]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 8002552:	f043 0304 	orr.w	r3, r3, #4
 8002556:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800255a:	4b5c      	ldr	r3, [pc, #368]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 800255c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002560:	4a5a      	ldr	r2, [pc, #360]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 8002562:	f043 0301 	orr.w	r3, r3, #1
 8002566:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800256a:	e00f      	b.n	800258c <HAL_RCC_OscConfig+0x378>
 800256c:	4b57      	ldr	r3, [pc, #348]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 800256e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002572:	4a56      	ldr	r2, [pc, #344]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 8002574:	f023 0301 	bic.w	r3, r3, #1
 8002578:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800257c:	4b53      	ldr	r3, [pc, #332]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 800257e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002582:	4a52      	ldr	r2, [pc, #328]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 8002584:	f023 0304 	bic.w	r3, r3, #4
 8002588:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d016      	beq.n	80025c2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002594:	f7ff f9da 	bl	800194c <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800259a:	e00a      	b.n	80025b2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800259c:	f7ff f9d6 	bl	800194c <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e138      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025b2:	4b46      	ldr	r3, [pc, #280]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 80025b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d0ed      	beq.n	800259c <HAL_RCC_OscConfig+0x388>
 80025c0:	e015      	b.n	80025ee <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025c2:	f7ff f9c3 	bl	800194c <HAL_GetTick>
 80025c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025c8:	e00a      	b.n	80025e0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ca:	f7ff f9bf 	bl	800194c <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025d8:	4293      	cmp	r3, r2
 80025da:	d901      	bls.n	80025e0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e121      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025e0:	4b3a      	ldr	r3, [pc, #232]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 80025e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1ed      	bne.n	80025ca <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025ee:	7ffb      	ldrb	r3, [r7, #31]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d105      	bne.n	8002600 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025f4:	4b35      	ldr	r3, [pc, #212]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 80025f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f8:	4a34      	ldr	r2, [pc, #208]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 80025fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025fe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0320 	and.w	r3, r3, #32
 8002608:	2b00      	cmp	r3, #0
 800260a:	d03c      	beq.n	8002686 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d01c      	beq.n	800264e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002614:	4b2d      	ldr	r3, [pc, #180]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 8002616:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800261a:	4a2c      	ldr	r2, [pc, #176]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 800261c:	f043 0301 	orr.w	r3, r3, #1
 8002620:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002624:	f7ff f992 	bl	800194c <HAL_GetTick>
 8002628:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800262c:	f7ff f98e 	bl	800194c <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e0f2      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800263e:	4b23      	ldr	r3, [pc, #140]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 8002640:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d0ef      	beq.n	800262c <HAL_RCC_OscConfig+0x418>
 800264c:	e01b      	b.n	8002686 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800264e:	4b1f      	ldr	r3, [pc, #124]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 8002650:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002654:	4a1d      	ldr	r2, [pc, #116]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 8002656:	f023 0301 	bic.w	r3, r3, #1
 800265a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800265e:	f7ff f975 	bl	800194c <HAL_GetTick>
 8002662:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002664:	e008      	b.n	8002678 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002666:	f7ff f971 	bl	800194c <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d901      	bls.n	8002678 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e0d5      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002678:	4b14      	ldr	r3, [pc, #80]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 800267a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1ef      	bne.n	8002666 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	69db      	ldr	r3, [r3, #28]
 800268a:	2b00      	cmp	r3, #0
 800268c:	f000 80c9 	beq.w	8002822 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002690:	4b0e      	ldr	r3, [pc, #56]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f003 030c 	and.w	r3, r3, #12
 8002698:	2b0c      	cmp	r3, #12
 800269a:	f000 8083 	beq.w	80027a4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	69db      	ldr	r3, [r3, #28]
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d15e      	bne.n	8002764 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026a6:	4b09      	ldr	r3, [pc, #36]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a08      	ldr	r2, [pc, #32]	@ (80026cc <HAL_RCC_OscConfig+0x4b8>)
 80026ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b2:	f7ff f94b 	bl	800194c <HAL_GetTick>
 80026b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026b8:	e00c      	b.n	80026d4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ba:	f7ff f947 	bl	800194c <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d905      	bls.n	80026d4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e0ab      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
 80026cc:	40021000 	.word	0x40021000
 80026d0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026d4:	4b55      	ldr	r3, [pc, #340]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d1ec      	bne.n	80026ba <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026e0:	4b52      	ldr	r3, [pc, #328]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 80026e2:	68da      	ldr	r2, [r3, #12]
 80026e4:	4b52      	ldr	r3, [pc, #328]	@ (8002830 <HAL_RCC_OscConfig+0x61c>)
 80026e6:	4013      	ands	r3, r2
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6a11      	ldr	r1, [r2, #32]
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026f0:	3a01      	subs	r2, #1
 80026f2:	0112      	lsls	r2, r2, #4
 80026f4:	4311      	orrs	r1, r2
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80026fa:	0212      	lsls	r2, r2, #8
 80026fc:	4311      	orrs	r1, r2
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002702:	0852      	lsrs	r2, r2, #1
 8002704:	3a01      	subs	r2, #1
 8002706:	0552      	lsls	r2, r2, #21
 8002708:	4311      	orrs	r1, r2
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800270e:	0852      	lsrs	r2, r2, #1
 8002710:	3a01      	subs	r2, #1
 8002712:	0652      	lsls	r2, r2, #25
 8002714:	4311      	orrs	r1, r2
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800271a:	06d2      	lsls	r2, r2, #27
 800271c:	430a      	orrs	r2, r1
 800271e:	4943      	ldr	r1, [pc, #268]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 8002720:	4313      	orrs	r3, r2
 8002722:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002724:	4b41      	ldr	r3, [pc, #260]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a40      	ldr	r2, [pc, #256]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 800272a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800272e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002730:	4b3e      	ldr	r3, [pc, #248]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	4a3d      	ldr	r2, [pc, #244]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 8002736:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800273a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273c:	f7ff f906 	bl	800194c <HAL_GetTick>
 8002740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002742:	e008      	b.n	8002756 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002744:	f7ff f902 	bl	800194c <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e066      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002756:	4b35      	ldr	r3, [pc, #212]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0f0      	beq.n	8002744 <HAL_RCC_OscConfig+0x530>
 8002762:	e05e      	b.n	8002822 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002764:	4b31      	ldr	r3, [pc, #196]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a30      	ldr	r2, [pc, #192]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 800276a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800276e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002770:	f7ff f8ec 	bl	800194c <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002778:	f7ff f8e8 	bl	800194c <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e04c      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800278a:	4b28      	ldr	r3, [pc, #160]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f0      	bne.n	8002778 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002796:	4b25      	ldr	r3, [pc, #148]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 8002798:	68da      	ldr	r2, [r3, #12]
 800279a:	4924      	ldr	r1, [pc, #144]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 800279c:	4b25      	ldr	r3, [pc, #148]	@ (8002834 <HAL_RCC_OscConfig+0x620>)
 800279e:	4013      	ands	r3, r2
 80027a0:	60cb      	str	r3, [r1, #12]
 80027a2:	e03e      	b.n	8002822 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	69db      	ldr	r3, [r3, #28]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d101      	bne.n	80027b0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e039      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80027b0:	4b1e      	ldr	r3, [pc, #120]	@ (800282c <HAL_RCC_OscConfig+0x618>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f003 0203 	and.w	r2, r3, #3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d12c      	bne.n	800281e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ce:	3b01      	subs	r3, #1
 80027d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d123      	bne.n	800281e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d11b      	bne.n	800281e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d113      	bne.n	800281e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002800:	085b      	lsrs	r3, r3, #1
 8002802:	3b01      	subs	r3, #1
 8002804:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002806:	429a      	cmp	r2, r3
 8002808:	d109      	bne.n	800281e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002814:	085b      	lsrs	r3, r3, #1
 8002816:	3b01      	subs	r3, #1
 8002818:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800281a:	429a      	cmp	r2, r3
 800281c:	d001      	beq.n	8002822 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e000      	b.n	8002824 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	3720      	adds	r7, #32
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40021000 	.word	0x40021000
 8002830:	019f800c 	.word	0x019f800c
 8002834:	feeefffc 	.word	0xfeeefffc

08002838 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002842:	2300      	movs	r3, #0
 8002844:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d101      	bne.n	8002850 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e11e      	b.n	8002a8e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002850:	4b91      	ldr	r3, [pc, #580]	@ (8002a98 <HAL_RCC_ClockConfig+0x260>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 030f 	and.w	r3, r3, #15
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	429a      	cmp	r2, r3
 800285c:	d910      	bls.n	8002880 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800285e:	4b8e      	ldr	r3, [pc, #568]	@ (8002a98 <HAL_RCC_ClockConfig+0x260>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f023 020f 	bic.w	r2, r3, #15
 8002866:	498c      	ldr	r1, [pc, #560]	@ (8002a98 <HAL_RCC_ClockConfig+0x260>)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	4313      	orrs	r3, r2
 800286c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800286e:	4b8a      	ldr	r3, [pc, #552]	@ (8002a98 <HAL_RCC_ClockConfig+0x260>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 030f 	and.w	r3, r3, #15
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	429a      	cmp	r2, r3
 800287a:	d001      	beq.n	8002880 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e106      	b.n	8002a8e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b00      	cmp	r3, #0
 800288a:	d073      	beq.n	8002974 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	2b03      	cmp	r3, #3
 8002892:	d129      	bne.n	80028e8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002894:	4b81      	ldr	r3, [pc, #516]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d101      	bne.n	80028a4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e0f4      	b.n	8002a8e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80028a4:	f000 f99e 	bl	8002be4 <RCC_GetSysClockFreqFromPLLSource>
 80028a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	4a7c      	ldr	r2, [pc, #496]	@ (8002aa0 <HAL_RCC_ClockConfig+0x268>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d93f      	bls.n	8002932 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80028b2:	4b7a      	ldr	r3, [pc, #488]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d009      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d033      	beq.n	8002932 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d12f      	bne.n	8002932 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80028d2:	4b72      	ldr	r3, [pc, #456]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80028da:	4a70      	ldr	r2, [pc, #448]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 80028dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028e0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80028e2:	2380      	movs	r3, #128	@ 0x80
 80028e4:	617b      	str	r3, [r7, #20]
 80028e6:	e024      	b.n	8002932 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d107      	bne.n	8002900 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028f0:	4b6a      	ldr	r3, [pc, #424]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d109      	bne.n	8002910 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e0c6      	b.n	8002a8e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002900:	4b66      	ldr	r3, [pc, #408]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002908:	2b00      	cmp	r3, #0
 800290a:	d101      	bne.n	8002910 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e0be      	b.n	8002a8e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002910:	f000 f8ce 	bl	8002ab0 <HAL_RCC_GetSysClockFreq>
 8002914:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	4a61      	ldr	r2, [pc, #388]	@ (8002aa0 <HAL_RCC_ClockConfig+0x268>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d909      	bls.n	8002932 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800291e:	4b5f      	ldr	r3, [pc, #380]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002926:	4a5d      	ldr	r2, [pc, #372]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002928:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800292c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800292e:	2380      	movs	r3, #128	@ 0x80
 8002930:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002932:	4b5a      	ldr	r3, [pc, #360]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f023 0203 	bic.w	r2, r3, #3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	4957      	ldr	r1, [pc, #348]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002940:	4313      	orrs	r3, r2
 8002942:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002944:	f7ff f802 	bl	800194c <HAL_GetTick>
 8002948:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800294a:	e00a      	b.n	8002962 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800294c:	f7fe fffe 	bl	800194c <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	f241 3288 	movw	r2, #5000	@ 0x1388
 800295a:	4293      	cmp	r3, r2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e095      	b.n	8002a8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002962:	4b4e      	ldr	r3, [pc, #312]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f003 020c 	and.w	r2, r3, #12
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	429a      	cmp	r2, r3
 8002972:	d1eb      	bne.n	800294c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d023      	beq.n	80029c8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0304 	and.w	r3, r3, #4
 8002988:	2b00      	cmp	r3, #0
 800298a:	d005      	beq.n	8002998 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800298c:	4b43      	ldr	r3, [pc, #268]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	4a42      	ldr	r2, [pc, #264]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002992:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002996:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0308 	and.w	r3, r3, #8
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d007      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80029a4:	4b3d      	ldr	r3, [pc, #244]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80029ac:	4a3b      	ldr	r2, [pc, #236]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 80029ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80029b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029b4:	4b39      	ldr	r3, [pc, #228]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	4936      	ldr	r1, [pc, #216]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	608b      	str	r3, [r1, #8]
 80029c6:	e008      	b.n	80029da <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	2b80      	cmp	r3, #128	@ 0x80
 80029cc:	d105      	bne.n	80029da <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80029ce:	4b33      	ldr	r3, [pc, #204]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	4a32      	ldr	r2, [pc, #200]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 80029d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029d8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029da:	4b2f      	ldr	r3, [pc, #188]	@ (8002a98 <HAL_RCC_ClockConfig+0x260>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 030f 	and.w	r3, r3, #15
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d21d      	bcs.n	8002a24 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002a98 <HAL_RCC_ClockConfig+0x260>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f023 020f 	bic.w	r2, r3, #15
 80029f0:	4929      	ldr	r1, [pc, #164]	@ (8002a98 <HAL_RCC_ClockConfig+0x260>)
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80029f8:	f7fe ffa8 	bl	800194c <HAL_GetTick>
 80029fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029fe:	e00a      	b.n	8002a16 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a00:	f7fe ffa4 	bl	800194c <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e03b      	b.n	8002a8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a16:	4b20      	ldr	r3, [pc, #128]	@ (8002a98 <HAL_RCC_ClockConfig+0x260>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 030f 	and.w	r3, r3, #15
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d1ed      	bne.n	8002a00 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0304 	and.w	r3, r3, #4
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a30:	4b1a      	ldr	r3, [pc, #104]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	4917      	ldr	r1, [pc, #92]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0308 	and.w	r3, r3, #8
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d009      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a4e:	4b13      	ldr	r3, [pc, #76]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	490f      	ldr	r1, [pc, #60]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a62:	f000 f825 	bl	8002ab0 <HAL_RCC_GetSysClockFreq>
 8002a66:	4602      	mov	r2, r0
 8002a68:	4b0c      	ldr	r3, [pc, #48]	@ (8002a9c <HAL_RCC_ClockConfig+0x264>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	091b      	lsrs	r3, r3, #4
 8002a6e:	f003 030f 	and.w	r3, r3, #15
 8002a72:	490c      	ldr	r1, [pc, #48]	@ (8002aa4 <HAL_RCC_ClockConfig+0x26c>)
 8002a74:	5ccb      	ldrb	r3, [r1, r3]
 8002a76:	f003 031f 	and.w	r3, r3, #31
 8002a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002aa8 <HAL_RCC_ClockConfig+0x270>)
 8002a80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002a82:	4b0a      	ldr	r3, [pc, #40]	@ (8002aac <HAL_RCC_ClockConfig+0x274>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7fe ff14 	bl	80018b4 <HAL_InitTick>
 8002a8c:	4603      	mov	r3, r0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3718      	adds	r7, #24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40022000 	.word	0x40022000
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	04c4b400 	.word	0x04c4b400
 8002aa4:	08007f08 	.word	0x08007f08
 8002aa8:	20000020 	.word	0x20000020
 8002aac:	20000024 	.word	0x20000024

08002ab0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b087      	sub	sp, #28
 8002ab4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002ab6:	4b2c      	ldr	r3, [pc, #176]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 030c 	and.w	r3, r3, #12
 8002abe:	2b04      	cmp	r3, #4
 8002ac0:	d102      	bne.n	8002ac8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ac2:	4b2a      	ldr	r3, [pc, #168]	@ (8002b6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ac4:	613b      	str	r3, [r7, #16]
 8002ac6:	e047      	b.n	8002b58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002ac8:	4b27      	ldr	r3, [pc, #156]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 030c 	and.w	r3, r3, #12
 8002ad0:	2b08      	cmp	r3, #8
 8002ad2:	d102      	bne.n	8002ada <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ad4:	4b26      	ldr	r3, [pc, #152]	@ (8002b70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ad6:	613b      	str	r3, [r7, #16]
 8002ad8:	e03e      	b.n	8002b58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002ada:	4b23      	ldr	r3, [pc, #140]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	2b0c      	cmp	r3, #12
 8002ae4:	d136      	bne.n	8002b54 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ae6:	4b20      	ldr	r3, [pc, #128]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	f003 0303 	and.w	r3, r3, #3
 8002aee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002af0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	091b      	lsrs	r3, r3, #4
 8002af6:	f003 030f 	and.w	r3, r3, #15
 8002afa:	3301      	adds	r3, #1
 8002afc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2b03      	cmp	r3, #3
 8002b02:	d10c      	bne.n	8002b1e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b04:	4a1a      	ldr	r2, [pc, #104]	@ (8002b70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b0c:	4a16      	ldr	r2, [pc, #88]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b0e:	68d2      	ldr	r2, [r2, #12]
 8002b10:	0a12      	lsrs	r2, r2, #8
 8002b12:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002b16:	fb02 f303 	mul.w	r3, r2, r3
 8002b1a:	617b      	str	r3, [r7, #20]
      break;
 8002b1c:	e00c      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b1e:	4a13      	ldr	r2, [pc, #76]	@ (8002b6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b26:	4a10      	ldr	r2, [pc, #64]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b28:	68d2      	ldr	r2, [r2, #12]
 8002b2a:	0a12      	lsrs	r2, r2, #8
 8002b2c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002b30:	fb02 f303 	mul.w	r3, r2, r3
 8002b34:	617b      	str	r3, [r7, #20]
      break;
 8002b36:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b38:	4b0b      	ldr	r3, [pc, #44]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	0e5b      	lsrs	r3, r3, #25
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	3301      	adds	r3, #1
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002b48:	697a      	ldr	r2, [r7, #20]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b50:	613b      	str	r3, [r7, #16]
 8002b52:	e001      	b.n	8002b58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002b54:	2300      	movs	r3, #0
 8002b56:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002b58:	693b      	ldr	r3, [r7, #16]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	371c      	adds	r7, #28
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	40021000 	.word	0x40021000
 8002b6c:	00f42400 	.word	0x00f42400
 8002b70:	016e3600 	.word	0x016e3600

08002b74 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b78:	4b03      	ldr	r3, [pc, #12]	@ (8002b88 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	20000020 	.word	0x20000020

08002b8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b90:	f7ff fff0 	bl	8002b74 <HAL_RCC_GetHCLKFreq>
 8002b94:	4602      	mov	r2, r0
 8002b96:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	0a1b      	lsrs	r3, r3, #8
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	4904      	ldr	r1, [pc, #16]	@ (8002bb4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ba2:	5ccb      	ldrb	r3, [r1, r3]
 8002ba4:	f003 031f 	and.w	r3, r3, #31
 8002ba8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	08007f18 	.word	0x08007f18

08002bb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002bbc:	f7ff ffda 	bl	8002b74 <HAL_RCC_GetHCLKFreq>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	4b06      	ldr	r3, [pc, #24]	@ (8002bdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	0adb      	lsrs	r3, r3, #11
 8002bc8:	f003 0307 	and.w	r3, r3, #7
 8002bcc:	4904      	ldr	r1, [pc, #16]	@ (8002be0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002bce:	5ccb      	ldrb	r3, [r1, r3]
 8002bd0:	f003 031f 	and.w	r3, r3, #31
 8002bd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	08007f18 	.word	0x08007f18

08002be4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b087      	sub	sp, #28
 8002be8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002bea:	4b1e      	ldr	r3, [pc, #120]	@ (8002c64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	f003 0303 	and.w	r3, r3, #3
 8002bf2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8002c64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	091b      	lsrs	r3, r3, #4
 8002bfa:	f003 030f 	and.w	r3, r3, #15
 8002bfe:	3301      	adds	r3, #1
 8002c00:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	2b03      	cmp	r3, #3
 8002c06:	d10c      	bne.n	8002c22 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c08:	4a17      	ldr	r2, [pc, #92]	@ (8002c68 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c10:	4a14      	ldr	r2, [pc, #80]	@ (8002c64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c12:	68d2      	ldr	r2, [r2, #12]
 8002c14:	0a12      	lsrs	r2, r2, #8
 8002c16:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002c1a:	fb02 f303 	mul.w	r3, r2, r3
 8002c1e:	617b      	str	r3, [r7, #20]
    break;
 8002c20:	e00c      	b.n	8002c3c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c22:	4a12      	ldr	r2, [pc, #72]	@ (8002c6c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2a:	4a0e      	ldr	r2, [pc, #56]	@ (8002c64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c2c:	68d2      	ldr	r2, [r2, #12]
 8002c2e:	0a12      	lsrs	r2, r2, #8
 8002c30:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002c34:	fb02 f303 	mul.w	r3, r2, r3
 8002c38:	617b      	str	r3, [r7, #20]
    break;
 8002c3a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c3c:	4b09      	ldr	r3, [pc, #36]	@ (8002c64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	0e5b      	lsrs	r3, r3, #25
 8002c42:	f003 0303 	and.w	r3, r3, #3
 8002c46:	3301      	adds	r3, #1
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002c4c:	697a      	ldr	r2, [r7, #20]
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c54:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002c56:	687b      	ldr	r3, [r7, #4]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	371c      	adds	r7, #28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	40021000 	.word	0x40021000
 8002c68:	016e3600 	.word	0x016e3600
 8002c6c:	00f42400 	.word	0x00f42400

08002c70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c78:	2300      	movs	r3, #0
 8002c7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f000 8098 	beq.w	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c92:	4b43      	ldr	r3, [pc, #268]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d10d      	bne.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c9e:	4b40      	ldr	r3, [pc, #256]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca2:	4a3f      	ldr	r2, [pc, #252]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ca4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ca8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002caa:	4b3d      	ldr	r3, [pc, #244]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cb2:	60bb      	str	r3, [r7, #8]
 8002cb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cba:	4b3a      	ldr	r3, [pc, #232]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a39      	ldr	r2, [pc, #228]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cc6:	f7fe fe41 	bl	800194c <HAL_GetTick>
 8002cca:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ccc:	e009      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cce:	f7fe fe3d 	bl	800194c <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d902      	bls.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	74fb      	strb	r3, [r7, #19]
        break;
 8002ce0:	e005      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ce2:	4b30      	ldr	r3, [pc, #192]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d0ef      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002cee:	7cfb      	ldrb	r3, [r7, #19]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d159      	bne.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cfe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d01e      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d0a:	697a      	ldr	r2, [r7, #20]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d019      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d10:	4b23      	ldr	r3, [pc, #140]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d1c:	4b20      	ldr	r3, [pc, #128]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d22:	4a1f      	ldr	r2, [pc, #124]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d32:	4a1b      	ldr	r2, [pc, #108]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d3c:	4a18      	ldr	r2, [pc, #96]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d016      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d4e:	f7fe fdfd 	bl	800194c <HAL_GetTick>
 8002d52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d54:	e00b      	b.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d56:	f7fe fdf9 	bl	800194c <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d902      	bls.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	74fb      	strb	r3, [r7, #19]
            break;
 8002d6c:	e006      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d0ec      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002d7c:	7cfb      	ldrb	r3, [r7, #19]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d10b      	bne.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d82:	4b07      	ldr	r3, [pc, #28]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d90:	4903      	ldr	r1, [pc, #12]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002d98:	e008      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d9a:	7cfb      	ldrb	r3, [r7, #19]
 8002d9c:	74bb      	strb	r3, [r7, #18]
 8002d9e:	e005      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002da0:	40021000 	.word	0x40021000
 8002da4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da8:	7cfb      	ldrb	r3, [r7, #19]
 8002daa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dac:	7c7b      	ldrb	r3, [r7, #17]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d105      	bne.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002db2:	4ba7      	ldr	r3, [pc, #668]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db6:	4aa6      	ldr	r2, [pc, #664]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002db8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dbc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00a      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dca:	4ba1      	ldr	r3, [pc, #644]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dd0:	f023 0203 	bic.w	r2, r3, #3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	499d      	ldr	r1, [pc, #628]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00a      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002dec:	4b98      	ldr	r3, [pc, #608]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002df2:	f023 020c 	bic.w	r2, r3, #12
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	4995      	ldr	r1, [pc, #596]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00a      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e0e:	4b90      	ldr	r3, [pc, #576]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e14:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	498c      	ldr	r1, [pc, #560]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0308 	and.w	r3, r3, #8
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d00a      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e30:	4b87      	ldr	r3, [pc, #540]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e36:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	4984      	ldr	r1, [pc, #528]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0310 	and.w	r3, r3, #16
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00a      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e52:	4b7f      	ldr	r3, [pc, #508]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	695b      	ldr	r3, [r3, #20]
 8002e60:	497b      	ldr	r1, [pc, #492]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0320 	and.w	r3, r3, #32
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00a      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e74:	4b76      	ldr	r3, [pc, #472]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e7a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	4973      	ldr	r1, [pc, #460]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e84:	4313      	orrs	r3, r2
 8002e86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00a      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e96:	4b6e      	ldr	r3, [pc, #440]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e9c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	69db      	ldr	r3, [r3, #28]
 8002ea4:	496a      	ldr	r1, [pc, #424]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00a      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002eb8:	4b65      	ldr	r3, [pc, #404]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ebe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	4962      	ldr	r1, [pc, #392]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00a      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002eda:	4b5d      	ldr	r3, [pc, #372]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ee0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee8:	4959      	ldr	r1, [pc, #356]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00a      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002efc:	4b54      	ldr	r3, [pc, #336]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002efe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002f02:	f023 0203 	bic.w	r2, r3, #3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f0a:	4951      	ldr	r1, [pc, #324]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00a      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f1e:	4b4c      	ldr	r3, [pc, #304]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f24:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f2c:	4948      	ldr	r1, [pc, #288]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d015      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f40:	4b43      	ldr	r3, [pc, #268]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f4e:	4940      	ldr	r1, [pc, #256]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f5e:	d105      	bne.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f60:	4b3b      	ldr	r3, [pc, #236]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	4a3a      	ldr	r2, [pc, #232]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f6a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d015      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f78:	4b35      	ldr	r3, [pc, #212]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f7e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f86:	4932      	ldr	r1, [pc, #200]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f96:	d105      	bne.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f98:	4b2d      	ldr	r3, [pc, #180]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	4a2c      	ldr	r2, [pc, #176]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fa2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d015      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002fb0:	4b27      	ldr	r3, [pc, #156]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fbe:	4924      	ldr	r1, [pc, #144]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fce:	d105      	bne.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	4a1e      	ldr	r2, [pc, #120]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fda:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d015      	beq.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fe8:	4b19      	ldr	r3, [pc, #100]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff6:	4916      	ldr	r1, [pc, #88]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003002:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003006:	d105      	bne.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003008:	4b11      	ldr	r3, [pc, #68]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	4a10      	ldr	r2, [pc, #64]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800300e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003012:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d019      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003020:	4b0b      	ldr	r3, [pc, #44]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003026:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302e:	4908      	ldr	r1, [pc, #32]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003030:	4313      	orrs	r3, r2
 8003032:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800303e:	d109      	bne.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003040:	4b03      	ldr	r3, [pc, #12]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	4a02      	ldr	r2, [pc, #8]	@ (8003050 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003046:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800304a:	60d3      	str	r3, [r2, #12]
 800304c:	e002      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800304e:	bf00      	nop
 8003050:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d015      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003060:	4b29      	ldr	r3, [pc, #164]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003066:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800306e:	4926      	ldr	r1, [pc, #152]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003070:	4313      	orrs	r3, r2
 8003072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800307a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800307e:	d105      	bne.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003080:	4b21      	ldr	r3, [pc, #132]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	4a20      	ldr	r2, [pc, #128]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003086:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800308a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d015      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003098:	4b1b      	ldr	r3, [pc, #108]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800309a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800309e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030a6:	4918      	ldr	r1, [pc, #96]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030b6:	d105      	bne.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80030b8:	4b13      	ldr	r3, [pc, #76]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	4a12      	ldr	r2, [pc, #72]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80030be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030c2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d015      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80030d0:	4b0d      	ldr	r3, [pc, #52]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80030d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80030d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030de:	490a      	ldr	r1, [pc, #40]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80030ee:	d105      	bne.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030f0:	4b05      	ldr	r3, [pc, #20]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	4a04      	ldr	r2, [pc, #16]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80030f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030fa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80030fc:	7cbb      	ldrb	r3, [r7, #18]
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3718      	adds	r7, #24
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	40021000 	.word	0x40021000

0800310c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d101      	bne.n	800311e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e09d      	b.n	800325a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003122:	2b00      	cmp	r3, #0
 8003124:	d108      	bne.n	8003138 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800312e:	d009      	beq.n	8003144 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	61da      	str	r2, [r3, #28]
 8003136:	e005      	b.n	8003144 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d106      	bne.n	8003164 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7fe f8ba 	bl	80012d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2202      	movs	r2, #2
 8003168:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800317a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003184:	d902      	bls.n	800318c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003186:	2300      	movs	r3, #0
 8003188:	60fb      	str	r3, [r7, #12]
 800318a:	e002      	b.n	8003192 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800318c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003190:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800319a:	d007      	beq.n	80031ac <HAL_SPI_Init+0xa0>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80031a4:	d002      	beq.n	80031ac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80031bc:	431a      	orrs	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	431a      	orrs	r2, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	431a      	orrs	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031da:	431a      	orrs	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	69db      	ldr	r3, [r3, #28]
 80031e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031e4:	431a      	orrs	r2, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ee:	ea42 0103 	orr.w	r1, r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	430a      	orrs	r2, r1
 8003200:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	0c1b      	lsrs	r3, r3, #16
 8003208:	f003 0204 	and.w	r2, r3, #4
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003210:	f003 0310 	and.w	r3, r3, #16
 8003214:	431a      	orrs	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800321a:	f003 0308 	and.w	r3, r3, #8
 800321e:	431a      	orrs	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003228:	ea42 0103 	orr.w	r1, r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	430a      	orrs	r2, r1
 8003238:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	69da      	ldr	r2, [r3, #28]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003248:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b088      	sub	sp, #32
 8003266:	af00      	add	r7, sp, #0
 8003268:	60f8      	str	r0, [r7, #12]
 800326a:	60b9      	str	r1, [r7, #8]
 800326c:	603b      	str	r3, [r7, #0]
 800326e:	4613      	mov	r3, r2
 8003270:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003272:	2300      	movs	r3, #0
 8003274:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800327c:	2b01      	cmp	r3, #1
 800327e:	d101      	bne.n	8003284 <HAL_SPI_Transmit+0x22>
 8003280:	2302      	movs	r3, #2
 8003282:	e15f      	b.n	8003544 <HAL_SPI_Transmit+0x2e2>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800328c:	f7fe fb5e 	bl	800194c <HAL_GetTick>
 8003290:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003292:	88fb      	ldrh	r3, [r7, #6]
 8003294:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d002      	beq.n	80032a8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80032a2:	2302      	movs	r3, #2
 80032a4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80032a6:	e148      	b.n	800353a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d002      	beq.n	80032b4 <HAL_SPI_Transmit+0x52>
 80032ae:	88fb      	ldrh	r3, [r7, #6]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d102      	bne.n	80032ba <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80032b8:	e13f      	b.n	800353a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2203      	movs	r2, #3
 80032be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	88fa      	ldrh	r2, [r7, #6]
 80032d2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	88fa      	ldrh	r2, [r7, #6]
 80032d8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2200      	movs	r2, #0
 80032de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2200      	movs	r2, #0
 80032fa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003304:	d10f      	bne.n	8003326 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003314:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003324:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003330:	2b40      	cmp	r3, #64	@ 0x40
 8003332:	d007      	beq.n	8003344 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003342:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800334c:	d94f      	bls.n	80033ee <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d002      	beq.n	800335c <HAL_SPI_Transmit+0xfa>
 8003356:	8afb      	ldrh	r3, [r7, #22]
 8003358:	2b01      	cmp	r3, #1
 800335a:	d142      	bne.n	80033e2 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003360:	881a      	ldrh	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800336c:	1c9a      	adds	r2, r3, #2
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003376:	b29b      	uxth	r3, r3
 8003378:	3b01      	subs	r3, #1
 800337a:	b29a      	uxth	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003380:	e02f      	b.n	80033e2 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f003 0302 	and.w	r3, r3, #2
 800338c:	2b02      	cmp	r3, #2
 800338e:	d112      	bne.n	80033b6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003394:	881a      	ldrh	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033a0:	1c9a      	adds	r2, r3, #2
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	3b01      	subs	r3, #1
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80033b4:	e015      	b.n	80033e2 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033b6:	f7fe fac9 	bl	800194c <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d803      	bhi.n	80033ce <HAL_SPI_Transmit+0x16c>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033cc:	d102      	bne.n	80033d4 <HAL_SPI_Transmit+0x172>
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d106      	bne.n	80033e2 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80033d4:	2303      	movs	r3, #3
 80033d6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80033e0:	e0ab      	b.n	800353a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1ca      	bne.n	8003382 <HAL_SPI_Transmit+0x120>
 80033ec:	e080      	b.n	80034f0 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d002      	beq.n	80033fc <HAL_SPI_Transmit+0x19a>
 80033f6:	8afb      	ldrh	r3, [r7, #22]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d174      	bne.n	80034e6 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003400:	b29b      	uxth	r3, r3
 8003402:	2b01      	cmp	r3, #1
 8003404:	d912      	bls.n	800342c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800340a:	881a      	ldrh	r2, [r3, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003416:	1c9a      	adds	r2, r3, #2
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003420:	b29b      	uxth	r3, r3
 8003422:	3b02      	subs	r3, #2
 8003424:	b29a      	uxth	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800342a:	e05c      	b.n	80034e6 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	330c      	adds	r3, #12
 8003436:	7812      	ldrb	r2, [r2, #0]
 8003438:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800343e:	1c5a      	adds	r2, r3, #1
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003448:	b29b      	uxth	r3, r3
 800344a:	3b01      	subs	r3, #1
 800344c:	b29a      	uxth	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003452:	e048      	b.n	80034e6 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b02      	cmp	r3, #2
 8003460:	d12b      	bne.n	80034ba <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003466:	b29b      	uxth	r3, r3
 8003468:	2b01      	cmp	r3, #1
 800346a:	d912      	bls.n	8003492 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003470:	881a      	ldrh	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800347c:	1c9a      	adds	r2, r3, #2
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003486:	b29b      	uxth	r3, r3
 8003488:	3b02      	subs	r3, #2
 800348a:	b29a      	uxth	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003490:	e029      	b.n	80034e6 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	330c      	adds	r3, #12
 800349c:	7812      	ldrb	r2, [r2, #0]
 800349e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a4:	1c5a      	adds	r2, r3, #1
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034b8:	e015      	b.n	80034e6 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034ba:	f7fe fa47 	bl	800194c <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	69bb      	ldr	r3, [r7, #24]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d803      	bhi.n	80034d2 <HAL_SPI_Transmit+0x270>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d0:	d102      	bne.n	80034d8 <HAL_SPI_Transmit+0x276>
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d106      	bne.n	80034e6 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2201      	movs	r2, #1
 80034e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80034e4:	e029      	b.n	800353a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d1b1      	bne.n	8003454 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	6839      	ldr	r1, [r7, #0]
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 fe0d 	bl	8004114 <SPI_EndRxTxTransaction>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d002      	beq.n	8003506 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2220      	movs	r2, #32
 8003504:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d10a      	bne.n	8003524 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800350e:	2300      	movs	r3, #0
 8003510:	613b      	str	r3, [r7, #16]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003528:	2b00      	cmp	r3, #0
 800352a:	d002      	beq.n	8003532 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	77fb      	strb	r3, [r7, #31]
 8003530:	e003      	b.n	800353a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2201      	movs	r2, #1
 8003536:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003542:	7ffb      	ldrb	r3, [r7, #31]
}
 8003544:	4618      	mov	r0, r3
 8003546:	3720      	adds	r7, #32
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b088      	sub	sp, #32
 8003550:	af02      	add	r7, sp, #8
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	4613      	mov	r3, r2
 800355a:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800355c:	2300      	movs	r3, #0
 800355e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b01      	cmp	r3, #1
 800356a:	d002      	beq.n	8003572 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800356c:	2302      	movs	r3, #2
 800356e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003570:	e11a      	b.n	80037a8 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800357a:	d112      	bne.n	80035a2 <HAL_SPI_Receive+0x56>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d10e      	bne.n	80035a2 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2204      	movs	r2, #4
 8003588:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800358c:	88fa      	ldrh	r2, [r7, #6]
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	4613      	mov	r3, r2
 8003594:	68ba      	ldr	r2, [r7, #8]
 8003596:	68b9      	ldr	r1, [r7, #8]
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f000 f90e 	bl	80037ba <HAL_SPI_TransmitReceive>
 800359e:	4603      	mov	r3, r0
 80035a0:	e107      	b.n	80037b2 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d101      	bne.n	80035b0 <HAL_SPI_Receive+0x64>
 80035ac:	2302      	movs	r3, #2
 80035ae:	e100      	b.n	80037b2 <HAL_SPI_Receive+0x266>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035b8:	f7fe f9c8 	bl	800194c <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d002      	beq.n	80035ca <HAL_SPI_Receive+0x7e>
 80035c4:	88fb      	ldrh	r3, [r7, #6]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d102      	bne.n	80035d0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80035ce:	e0eb      	b.n	80037a8 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2204      	movs	r2, #4
 80035d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	88fa      	ldrh	r2, [r7, #6]
 80035e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	88fa      	ldrh	r2, [r7, #6]
 80035f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2200      	movs	r2, #0
 80035f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2200      	movs	r2, #0
 8003604:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2200      	movs	r2, #0
 8003610:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800361a:	d908      	bls.n	800362e <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800362a:	605a      	str	r2, [r3, #4]
 800362c:	e007      	b.n	800363e <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	685a      	ldr	r2, [r3, #4]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800363c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003646:	d10f      	bne.n	8003668 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003656:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003666:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003672:	2b40      	cmp	r3, #64	@ 0x40
 8003674:	d007      	beq.n	8003686 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003684:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800368e:	d86f      	bhi.n	8003770 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003690:	e034      	b.n	80036fc <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	2b01      	cmp	r3, #1
 800369e:	d117      	bne.n	80036d0 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f103 020c 	add.w	r2, r3, #12
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ac:	7812      	ldrb	r2, [r2, #0]
 80036ae:	b2d2      	uxtb	r2, r2
 80036b0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b6:	1c5a      	adds	r2, r3, #1
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	3b01      	subs	r3, #1
 80036c6:	b29a      	uxth	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80036ce:	e015      	b.n	80036fc <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036d0:	f7fe f93c 	bl	800194c <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	683a      	ldr	r2, [r7, #0]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d803      	bhi.n	80036e8 <HAL_SPI_Receive+0x19c>
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e6:	d102      	bne.n	80036ee <HAL_SPI_Receive+0x1a2>
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d106      	bne.n	80036fc <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80036fa:	e055      	b.n	80037a8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003702:	b29b      	uxth	r3, r3
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1c4      	bne.n	8003692 <HAL_SPI_Receive+0x146>
 8003708:	e038      	b.n	800377c <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	2b01      	cmp	r3, #1
 8003716:	d115      	bne.n	8003744 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68da      	ldr	r2, [r3, #12]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003722:	b292      	uxth	r2, r2
 8003724:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372a:	1c9a      	adds	r2, r3, #2
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003742:	e015      	b.n	8003770 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003744:	f7fe f902 	bl	800194c <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	429a      	cmp	r2, r3
 8003752:	d803      	bhi.n	800375c <HAL_SPI_Receive+0x210>
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800375a:	d102      	bne.n	8003762 <HAL_SPI_Receive+0x216>
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d106      	bne.n	8003770 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800376e:	e01b      	b.n	80037a8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003776:	b29b      	uxth	r3, r3
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1c6      	bne.n	800370a <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	6839      	ldr	r1, [r7, #0]
 8003780:	68f8      	ldr	r0, [r7, #12]
 8003782:	f000 fc6f 	bl	8004064 <SPI_EndRxTransaction>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d002      	beq.n	8003792 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2220      	movs	r2, #32
 8003790:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003796:	2b00      	cmp	r3, #0
 8003798:	d002      	beq.n	80037a0 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	75fb      	strb	r3, [r7, #23]
 800379e:	e003      	b.n	80037a8 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80037b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3718      	adds	r7, #24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b08a      	sub	sp, #40	@ 0x28
 80037be:	af00      	add	r7, sp, #0
 80037c0:	60f8      	str	r0, [r7, #12]
 80037c2:	60b9      	str	r1, [r7, #8]
 80037c4:	607a      	str	r2, [r7, #4]
 80037c6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80037c8:	2301      	movs	r3, #1
 80037ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80037cc:	2300      	movs	r3, #0
 80037ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d101      	bne.n	80037e0 <HAL_SPI_TransmitReceive+0x26>
 80037dc:	2302      	movs	r3, #2
 80037de:	e20a      	b.n	8003bf6 <HAL_SPI_TransmitReceive+0x43c>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80037e8:	f7fe f8b0 	bl	800194c <HAL_GetTick>
 80037ec:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80037f4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80037fc:	887b      	ldrh	r3, [r7, #2]
 80037fe:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003800:	887b      	ldrh	r3, [r7, #2]
 8003802:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003804:	7efb      	ldrb	r3, [r7, #27]
 8003806:	2b01      	cmp	r3, #1
 8003808:	d00e      	beq.n	8003828 <HAL_SPI_TransmitReceive+0x6e>
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003810:	d106      	bne.n	8003820 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d102      	bne.n	8003820 <HAL_SPI_TransmitReceive+0x66>
 800381a:	7efb      	ldrb	r3, [r7, #27]
 800381c:	2b04      	cmp	r3, #4
 800381e:	d003      	beq.n	8003828 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003820:	2302      	movs	r3, #2
 8003822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003826:	e1e0      	b.n	8003bea <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d005      	beq.n	800383a <HAL_SPI_TransmitReceive+0x80>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d002      	beq.n	800383a <HAL_SPI_TransmitReceive+0x80>
 8003834:	887b      	ldrh	r3, [r7, #2]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d103      	bne.n	8003842 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003840:	e1d3      	b.n	8003bea <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b04      	cmp	r3, #4
 800384c:	d003      	beq.n	8003856 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2205      	movs	r2, #5
 8003852:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	887a      	ldrh	r2, [r7, #2]
 8003866:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	887a      	ldrh	r2, [r7, #2]
 800386e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	887a      	ldrh	r2, [r7, #2]
 800387c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	887a      	ldrh	r2, [r7, #2]
 8003882:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003898:	d802      	bhi.n	80038a0 <HAL_SPI_TransmitReceive+0xe6>
 800389a:	8a3b      	ldrh	r3, [r7, #16]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d908      	bls.n	80038b2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	685a      	ldr	r2, [r3, #4]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80038ae:	605a      	str	r2, [r3, #4]
 80038b0:	e007      	b.n	80038c2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	685a      	ldr	r2, [r3, #4]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80038c0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038cc:	2b40      	cmp	r3, #64	@ 0x40
 80038ce:	d007      	beq.n	80038e0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80038e8:	f240 8081 	bls.w	80039ee <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d002      	beq.n	80038fa <HAL_SPI_TransmitReceive+0x140>
 80038f4:	8a7b      	ldrh	r3, [r7, #18]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d16d      	bne.n	80039d6 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038fe:	881a      	ldrh	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800390a:	1c9a      	adds	r2, r3, #2
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003914:	b29b      	uxth	r3, r3
 8003916:	3b01      	subs	r3, #1
 8003918:	b29a      	uxth	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800391e:	e05a      	b.n	80039d6 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b02      	cmp	r3, #2
 800392c:	d11b      	bne.n	8003966 <HAL_SPI_TransmitReceive+0x1ac>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003932:	b29b      	uxth	r3, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	d016      	beq.n	8003966 <HAL_SPI_TransmitReceive+0x1ac>
 8003938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393a:	2b01      	cmp	r3, #1
 800393c:	d113      	bne.n	8003966 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003942:	881a      	ldrh	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800394e:	1c9a      	adds	r2, r3, #2
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003958:	b29b      	uxth	r3, r3
 800395a:	3b01      	subs	r3, #1
 800395c:	b29a      	uxth	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003962:	2300      	movs	r3, #0
 8003964:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f003 0301 	and.w	r3, r3, #1
 8003970:	2b01      	cmp	r3, #1
 8003972:	d11c      	bne.n	80039ae <HAL_SPI_TransmitReceive+0x1f4>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800397a:	b29b      	uxth	r3, r3
 800397c:	2b00      	cmp	r3, #0
 800397e:	d016      	beq.n	80039ae <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68da      	ldr	r2, [r3, #12]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398a:	b292      	uxth	r2, r2
 800398c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003992:	1c9a      	adds	r2, r3, #2
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800399e:	b29b      	uxth	r3, r3
 80039a0:	3b01      	subs	r3, #1
 80039a2:	b29a      	uxth	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80039aa:	2301      	movs	r3, #1
 80039ac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80039ae:	f7fd ffcd 	bl	800194c <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d80b      	bhi.n	80039d6 <HAL_SPI_TransmitReceive+0x21c>
 80039be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039c4:	d007      	beq.n	80039d6 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80039d4:	e109      	b.n	8003bea <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039da:	b29b      	uxth	r3, r3
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d19f      	bne.n	8003920 <HAL_SPI_TransmitReceive+0x166>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d199      	bne.n	8003920 <HAL_SPI_TransmitReceive+0x166>
 80039ec:	e0e3      	b.n	8003bb6 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d003      	beq.n	80039fe <HAL_SPI_TransmitReceive+0x244>
 80039f6:	8a7b      	ldrh	r3, [r7, #18]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	f040 80cf 	bne.w	8003b9c <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d912      	bls.n	8003a2e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a0c:	881a      	ldrh	r2, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a18:	1c9a      	adds	r2, r3, #2
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	3b02      	subs	r3, #2
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a2c:	e0b6      	b.n	8003b9c <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	330c      	adds	r3, #12
 8003a38:	7812      	ldrb	r2, [r2, #0]
 8003a3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a40:	1c5a      	adds	r2, r3, #1
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a54:	e0a2      	b.n	8003b9c <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d134      	bne.n	8003ace <HAL_SPI_TransmitReceive+0x314>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d02f      	beq.n	8003ace <HAL_SPI_TransmitReceive+0x314>
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d12c      	bne.n	8003ace <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d912      	bls.n	8003aa4 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a82:	881a      	ldrh	r2, [r3, #0]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a8e:	1c9a      	adds	r2, r3, #2
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	3b02      	subs	r3, #2
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003aa2:	e012      	b.n	8003aca <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	330c      	adds	r3, #12
 8003aae:	7812      	ldrb	r2, [r2, #0]
 8003ab0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab6:	1c5a      	adds	r2, r3, #1
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003aca:	2300      	movs	r3, #0
 8003acc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d148      	bne.n	8003b6e <HAL_SPI_TransmitReceive+0x3b4>
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d042      	beq.n	8003b6e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d923      	bls.n	8003b3c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68da      	ldr	r2, [r3, #12]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afe:	b292      	uxth	r2, r2
 8003b00:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	1c9a      	adds	r2, r3, #2
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	3b02      	subs	r3, #2
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d81f      	bhi.n	8003b6a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	685a      	ldr	r2, [r3, #4]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b38:	605a      	str	r2, [r3, #4]
 8003b3a:	e016      	b.n	8003b6a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f103 020c 	add.w	r2, r3, #12
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b48:	7812      	ldrb	r2, [r2, #0]
 8003b4a:	b2d2      	uxtb	r2, r2
 8003b4c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b52:	1c5a      	adds	r2, r3, #1
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	3b01      	subs	r3, #1
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b6e:	f7fd feed 	bl	800194c <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d803      	bhi.n	8003b86 <HAL_SPI_TransmitReceive+0x3cc>
 8003b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b84:	d102      	bne.n	8003b8c <HAL_SPI_TransmitReceive+0x3d2>
 8003b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d107      	bne.n	8003b9c <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003b9a:	e026      	b.n	8003bea <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	f47f af57 	bne.w	8003a56 <HAL_SPI_TransmitReceive+0x29c>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f47f af50 	bne.w	8003a56 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bb6:	69fa      	ldr	r2, [r7, #28]
 8003bb8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 faaa 	bl	8004114 <SPI_EndRxTxTransaction>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d005      	beq.n	8003bd2 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2220      	movs	r2, #32
 8003bd0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d003      	beq.n	8003be2 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003be0:	e003      	b.n	8003bea <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2201      	movs	r2, #1
 8003be6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003bf2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3728      	adds	r7, #40	@ 0x28
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
	...

08003c00 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10e      	bne.n	8003c40 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d009      	beq.n	8003c40 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d004      	beq.n	8003c40 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	4798      	blx	r3
    return;
 8003c3e:	e0ce      	b.n	8003dde <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d009      	beq.n	8003c5e <HAL_SPI_IRQHandler+0x5e>
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d004      	beq.n	8003c5e <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	4798      	blx	r3
    return;
 8003c5c:	e0bf      	b.n	8003dde <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	f003 0320 	and.w	r3, r3, #32
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d10a      	bne.n	8003c7e <HAL_SPI_IRQHandler+0x7e>
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d105      	bne.n	8003c7e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	f000 80b0 	beq.w	8003dde <HAL_SPI_IRQHandler+0x1de>
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	f003 0320 	and.w	r3, r3, #32
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 80aa 	beq.w	8003dde <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d023      	beq.n	8003cdc <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	2b03      	cmp	r3, #3
 8003c9e:	d011      	beq.n	8003cc4 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ca4:	f043 0204 	orr.w	r2, r3, #4
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cac:	2300      	movs	r3, #0
 8003cae:	617b      	str	r3, [r7, #20]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	617b      	str	r3, [r7, #20]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	617b      	str	r3, [r7, #20]
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	e00b      	b.n	8003cdc <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	613b      	str	r3, [r7, #16]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	613b      	str	r3, [r7, #16]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	613b      	str	r3, [r7, #16]
 8003cd8:	693b      	ldr	r3, [r7, #16]
        return;
 8003cda:	e080      	b.n	8003dde <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	f003 0320 	and.w	r3, r3, #32
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d014      	beq.n	8003d10 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cea:	f043 0201 	orr.w	r2, r3, #1
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	60fb      	str	r3, [r7, #12]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	60fb      	str	r3, [r7, #12]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00c      	beq.n	8003d34 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d1e:	f043 0208 	orr.w	r2, r3, #8
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003d26:	2300      	movs	r3, #0
 8003d28:	60bb      	str	r3, [r7, #8]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	60bb      	str	r3, [r7, #8]
 8003d32:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d04f      	beq.n	8003ddc <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	685a      	ldr	r2, [r3, #4]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d4a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d104      	bne.n	8003d68 <HAL_SPI_IRQHandler+0x168>
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	f003 0301 	and.w	r3, r3, #1
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d034      	beq.n	8003dd2 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	685a      	ldr	r2, [r3, #4]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f022 0203 	bic.w	r2, r2, #3
 8003d76:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d011      	beq.n	8003da4 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d84:	4a17      	ldr	r2, [pc, #92]	@ (8003de4 <HAL_SPI_IRQHandler+0x1e4>)
 8003d86:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f7fd ff73 	bl	8001c78 <HAL_DMA_Abort_IT>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d005      	beq.n	8003da4 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d9c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d016      	beq.n	8003dda <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db0:	4a0c      	ldr	r2, [pc, #48]	@ (8003de4 <HAL_SPI_IRQHandler+0x1e4>)
 8003db2:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7fd ff5d 	bl	8001c78 <HAL_DMA_Abort_IT>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d00a      	beq.n	8003dda <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dc8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8003dd0:	e003      	b.n	8003dda <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f000 f808 	bl	8003de8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003dd8:	e000      	b.n	8003ddc <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8003dda:	bf00      	nop
    return;
 8003ddc:	bf00      	nop
  }
}
 8003dde:	3720      	adds	r7, #32
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	08003dfd 	.word	0x08003dfd

08003de8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003df0:	bf00      	nop
 8003df2:	370c      	adds	r7, #12
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr

08003dfc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e08:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003e18:	68f8      	ldr	r0, [r7, #12]
 8003e1a:	f7ff ffe5 	bl	8003de8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003e1e:	bf00      	nop
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
	...

08003e28 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b088      	sub	sp, #32
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	603b      	str	r3, [r7, #0]
 8003e34:	4613      	mov	r3, r2
 8003e36:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e38:	f7fd fd88 	bl	800194c <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e40:	1a9b      	subs	r3, r3, r2
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	4413      	add	r3, r2
 8003e46:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e48:	f7fd fd80 	bl	800194c <HAL_GetTick>
 8003e4c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e4e:	4b39      	ldr	r3, [pc, #228]	@ (8003f34 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	015b      	lsls	r3, r3, #5
 8003e54:	0d1b      	lsrs	r3, r3, #20
 8003e56:	69fa      	ldr	r2, [r7, #28]
 8003e58:	fb02 f303 	mul.w	r3, r2, r3
 8003e5c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e5e:	e054      	b.n	8003f0a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e66:	d050      	beq.n	8003f0a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e68:	f7fd fd70 	bl	800194c <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	69fa      	ldr	r2, [r7, #28]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d902      	bls.n	8003e7e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d13d      	bne.n	8003efa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	685a      	ldr	r2, [r3, #4]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003e8c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e96:	d111      	bne.n	8003ebc <SPI_WaitFlagStateUntilTimeout+0x94>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ea0:	d004      	beq.n	8003eac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eaa:	d107      	bne.n	8003ebc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003eba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ec4:	d10f      	bne.n	8003ee6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ed4:	601a      	str	r2, [r3, #0]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ee4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e017      	b.n	8003f2a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d101      	bne.n	8003f04 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003f00:	2300      	movs	r3, #0
 8003f02:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	3b01      	subs	r3, #1
 8003f08:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689a      	ldr	r2, [r3, #8]
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	4013      	ands	r3, r2
 8003f14:	68ba      	ldr	r2, [r7, #8]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	bf0c      	ite	eq
 8003f1a:	2301      	moveq	r3, #1
 8003f1c:	2300      	movne	r3, #0
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	461a      	mov	r2, r3
 8003f22:	79fb      	ldrb	r3, [r7, #7]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d19b      	bne.n	8003e60 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3720      	adds	r7, #32
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	20000020 	.word	0x20000020

08003f38 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b08a      	sub	sp, #40	@ 0x28
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003f46:	2300      	movs	r3, #0
 8003f48:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003f4a:	f7fd fcff 	bl	800194c <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f52:	1a9b      	subs	r3, r3, r2
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	4413      	add	r3, r2
 8003f58:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003f5a:	f7fd fcf7 	bl	800194c <HAL_GetTick>
 8003f5e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	330c      	adds	r3, #12
 8003f66:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003f68:	4b3d      	ldr	r3, [pc, #244]	@ (8004060 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	4413      	add	r3, r2
 8003f72:	00da      	lsls	r2, r3, #3
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	0d1b      	lsrs	r3, r3, #20
 8003f78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f7a:	fb02 f303 	mul.w	r3, r2, r3
 8003f7e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003f80:	e060      	b.n	8004044 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003f88:	d107      	bne.n	8003f9a <SPI_WaitFifoStateUntilTimeout+0x62>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d104      	bne.n	8003f9a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003f98:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa0:	d050      	beq.n	8004044 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fa2:	f7fd fcd3 	bl	800194c <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	6a3b      	ldr	r3, [r7, #32]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d902      	bls.n	8003fb8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d13d      	bne.n	8004034 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	685a      	ldr	r2, [r3, #4]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003fc6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fd0:	d111      	bne.n	8003ff6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fda:	d004      	beq.n	8003fe6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe4:	d107      	bne.n	8003ff6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ff4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ffa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ffe:	d10f      	bne.n	8004020 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800400e:	601a      	str	r2, [r3, #0]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800401e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2200      	movs	r2, #0
 800402c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e010      	b.n	8004056 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800403a:	2300      	movs	r3, #0
 800403c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	3b01      	subs	r3, #1
 8004042:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	689a      	ldr	r2, [r3, #8]
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	4013      	ands	r3, r2
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	429a      	cmp	r2, r3
 8004052:	d196      	bne.n	8003f82 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3728      	adds	r7, #40	@ 0x28
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	20000020 	.word	0x20000020

08004064 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af02      	add	r7, sp, #8
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004078:	d111      	bne.n	800409e <SPI_EndRxTransaction+0x3a>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004082:	d004      	beq.n	800408e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800408c:	d107      	bne.n	800409e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800409c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	9300      	str	r3, [sp, #0]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	2200      	movs	r2, #0
 80040a6:	2180      	movs	r1, #128	@ 0x80
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f7ff febd 	bl	8003e28 <SPI_WaitFlagStateUntilTimeout>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d007      	beq.n	80040c4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040b8:	f043 0220 	orr.w	r2, r3, #32
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80040c0:	2303      	movs	r3, #3
 80040c2:	e023      	b.n	800410c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040cc:	d11d      	bne.n	800410a <SPI_EndRxTransaction+0xa6>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040d6:	d004      	beq.n	80040e2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040e0:	d113      	bne.n	800410a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	9300      	str	r3, [sp, #0]
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80040ee:	68f8      	ldr	r0, [r7, #12]
 80040f0:	f7ff ff22 	bl	8003f38 <SPI_WaitFifoStateUntilTimeout>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d007      	beq.n	800410a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040fe:	f043 0220 	orr.w	r2, r3, #32
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e000      	b.n	800410c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3710      	adds	r7, #16
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af02      	add	r7, sp, #8
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	9300      	str	r3, [sp, #0]
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	2200      	movs	r2, #0
 8004128:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f7ff ff03 	bl	8003f38 <SPI_WaitFifoStateUntilTimeout>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d007      	beq.n	8004148 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800413c:	f043 0220 	orr.w	r2, r3, #32
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e027      	b.n	8004198 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	9300      	str	r3, [sp, #0]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	2200      	movs	r2, #0
 8004150:	2180      	movs	r1, #128	@ 0x80
 8004152:	68f8      	ldr	r0, [r7, #12]
 8004154:	f7ff fe68 	bl	8003e28 <SPI_WaitFlagStateUntilTimeout>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d007      	beq.n	800416e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004162:	f043 0220 	orr.w	r2, r3, #32
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e014      	b.n	8004198 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	9300      	str	r3, [sp, #0]
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	2200      	movs	r2, #0
 8004176:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f7ff fedc 	bl	8003f38 <SPI_WaitFifoStateUntilTimeout>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d007      	beq.n	8004196 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800418a:	f043 0220 	orr.w	r2, r3, #32
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e000      	b.n	8004198 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004196:	2300      	movs	r3, #0
}
 8004198:	4618      	mov	r0, r3
 800419a:	3710      	adds	r7, #16
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e049      	b.n	8004246 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d106      	bne.n	80041cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f7fd f8f0 	bl	80013ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2202      	movs	r2, #2
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	3304      	adds	r3, #4
 80041dc:	4619      	mov	r1, r3
 80041de:	4610      	mov	r0, r2
 80041e0:	f000 fe88 	bl	8004ef4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b082      	sub	sp, #8
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d101      	bne.n	8004260 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e049      	b.n	80042f4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b00      	cmp	r3, #0
 800426a:	d106      	bne.n	800427a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 f841 	bl	80042fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2202      	movs	r2, #2
 800427e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	3304      	adds	r3, #4
 800428a:	4619      	mov	r1, r3
 800428c:	4610      	mov	r0, r2
 800428e:	f000 fe31 	bl	8004ef4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2201      	movs	r2, #1
 80042ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2201      	movs	r2, #1
 80042be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2201      	movs	r2, #1
 80042c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2201      	movs	r2, #1
 80042de:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3708      	adds	r7, #8
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d109      	bne.n	8004334 <HAL_TIM_PWM_Start+0x24>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b01      	cmp	r3, #1
 800432a:	bf14      	ite	ne
 800432c:	2301      	movne	r3, #1
 800432e:	2300      	moveq	r3, #0
 8004330:	b2db      	uxtb	r3, r3
 8004332:	e03c      	b.n	80043ae <HAL_TIM_PWM_Start+0x9e>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	2b04      	cmp	r3, #4
 8004338:	d109      	bne.n	800434e <HAL_TIM_PWM_Start+0x3e>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b01      	cmp	r3, #1
 8004344:	bf14      	ite	ne
 8004346:	2301      	movne	r3, #1
 8004348:	2300      	moveq	r3, #0
 800434a:	b2db      	uxtb	r3, r3
 800434c:	e02f      	b.n	80043ae <HAL_TIM_PWM_Start+0x9e>
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b08      	cmp	r3, #8
 8004352:	d109      	bne.n	8004368 <HAL_TIM_PWM_Start+0x58>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800435a:	b2db      	uxtb	r3, r3
 800435c:	2b01      	cmp	r3, #1
 800435e:	bf14      	ite	ne
 8004360:	2301      	movne	r3, #1
 8004362:	2300      	moveq	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	e022      	b.n	80043ae <HAL_TIM_PWM_Start+0x9e>
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	2b0c      	cmp	r3, #12
 800436c:	d109      	bne.n	8004382 <HAL_TIM_PWM_Start+0x72>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b01      	cmp	r3, #1
 8004378:	bf14      	ite	ne
 800437a:	2301      	movne	r3, #1
 800437c:	2300      	moveq	r3, #0
 800437e:	b2db      	uxtb	r3, r3
 8004380:	e015      	b.n	80043ae <HAL_TIM_PWM_Start+0x9e>
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	2b10      	cmp	r3, #16
 8004386:	d109      	bne.n	800439c <HAL_TIM_PWM_Start+0x8c>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800438e:	b2db      	uxtb	r3, r3
 8004390:	2b01      	cmp	r3, #1
 8004392:	bf14      	ite	ne
 8004394:	2301      	movne	r3, #1
 8004396:	2300      	moveq	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	e008      	b.n	80043ae <HAL_TIM_PWM_Start+0x9e>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	bf14      	ite	ne
 80043a8:	2301      	movne	r3, #1
 80043aa:	2300      	moveq	r3, #0
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e0a6      	b.n	8004504 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d104      	bne.n	80043c6 <HAL_TIM_PWM_Start+0xb6>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2202      	movs	r2, #2
 80043c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043c4:	e023      	b.n	800440e <HAL_TIM_PWM_Start+0xfe>
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b04      	cmp	r3, #4
 80043ca:	d104      	bne.n	80043d6 <HAL_TIM_PWM_Start+0xc6>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2202      	movs	r2, #2
 80043d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043d4:	e01b      	b.n	800440e <HAL_TIM_PWM_Start+0xfe>
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d104      	bne.n	80043e6 <HAL_TIM_PWM_Start+0xd6>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043e4:	e013      	b.n	800440e <HAL_TIM_PWM_Start+0xfe>
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	2b0c      	cmp	r3, #12
 80043ea:	d104      	bne.n	80043f6 <HAL_TIM_PWM_Start+0xe6>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2202      	movs	r2, #2
 80043f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80043f4:	e00b      	b.n	800440e <HAL_TIM_PWM_Start+0xfe>
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2b10      	cmp	r3, #16
 80043fa:	d104      	bne.n	8004406 <HAL_TIM_PWM_Start+0xf6>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2202      	movs	r2, #2
 8004400:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004404:	e003      	b.n	800440e <HAL_TIM_PWM_Start+0xfe>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2202      	movs	r2, #2
 800440a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2201      	movs	r2, #1
 8004414:	6839      	ldr	r1, [r7, #0]
 8004416:	4618      	mov	r0, r3
 8004418:	f001 f9e6 	bl	80057e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a3a      	ldr	r2, [pc, #232]	@ (800450c <HAL_TIM_PWM_Start+0x1fc>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d018      	beq.n	8004458 <HAL_TIM_PWM_Start+0x148>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a39      	ldr	r2, [pc, #228]	@ (8004510 <HAL_TIM_PWM_Start+0x200>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d013      	beq.n	8004458 <HAL_TIM_PWM_Start+0x148>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a37      	ldr	r2, [pc, #220]	@ (8004514 <HAL_TIM_PWM_Start+0x204>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d00e      	beq.n	8004458 <HAL_TIM_PWM_Start+0x148>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a36      	ldr	r2, [pc, #216]	@ (8004518 <HAL_TIM_PWM_Start+0x208>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d009      	beq.n	8004458 <HAL_TIM_PWM_Start+0x148>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a34      	ldr	r2, [pc, #208]	@ (800451c <HAL_TIM_PWM_Start+0x20c>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d004      	beq.n	8004458 <HAL_TIM_PWM_Start+0x148>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a33      	ldr	r2, [pc, #204]	@ (8004520 <HAL_TIM_PWM_Start+0x210>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d101      	bne.n	800445c <HAL_TIM_PWM_Start+0x14c>
 8004458:	2301      	movs	r3, #1
 800445a:	e000      	b.n	800445e <HAL_TIM_PWM_Start+0x14e>
 800445c:	2300      	movs	r3, #0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d007      	beq.n	8004472 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004470:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a25      	ldr	r2, [pc, #148]	@ (800450c <HAL_TIM_PWM_Start+0x1fc>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d022      	beq.n	80044c2 <HAL_TIM_PWM_Start+0x1b2>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004484:	d01d      	beq.n	80044c2 <HAL_TIM_PWM_Start+0x1b2>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a26      	ldr	r2, [pc, #152]	@ (8004524 <HAL_TIM_PWM_Start+0x214>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d018      	beq.n	80044c2 <HAL_TIM_PWM_Start+0x1b2>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a24      	ldr	r2, [pc, #144]	@ (8004528 <HAL_TIM_PWM_Start+0x218>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d013      	beq.n	80044c2 <HAL_TIM_PWM_Start+0x1b2>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a23      	ldr	r2, [pc, #140]	@ (800452c <HAL_TIM_PWM_Start+0x21c>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d00e      	beq.n	80044c2 <HAL_TIM_PWM_Start+0x1b2>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a19      	ldr	r2, [pc, #100]	@ (8004510 <HAL_TIM_PWM_Start+0x200>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d009      	beq.n	80044c2 <HAL_TIM_PWM_Start+0x1b2>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a18      	ldr	r2, [pc, #96]	@ (8004514 <HAL_TIM_PWM_Start+0x204>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d004      	beq.n	80044c2 <HAL_TIM_PWM_Start+0x1b2>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a18      	ldr	r2, [pc, #96]	@ (8004520 <HAL_TIM_PWM_Start+0x210>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d115      	bne.n	80044ee <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	689a      	ldr	r2, [r3, #8]
 80044c8:	4b19      	ldr	r3, [pc, #100]	@ (8004530 <HAL_TIM_PWM_Start+0x220>)
 80044ca:	4013      	ands	r3, r2
 80044cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2b06      	cmp	r3, #6
 80044d2:	d015      	beq.n	8004500 <HAL_TIM_PWM_Start+0x1f0>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044da:	d011      	beq.n	8004500 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ec:	e008      	b.n	8004500 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f042 0201 	orr.w	r2, r2, #1
 80044fc:	601a      	str	r2, [r3, #0]
 80044fe:	e000      	b.n	8004502 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004500:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004502:	2300      	movs	r3, #0
}
 8004504:	4618      	mov	r0, r3
 8004506:	3710      	adds	r7, #16
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40012c00 	.word	0x40012c00
 8004510:	40013400 	.word	0x40013400
 8004514:	40014000 	.word	0x40014000
 8004518:	40014400 	.word	0x40014400
 800451c:	40014800 	.word	0x40014800
 8004520:	40015000 	.word	0x40015000
 8004524:	40000400 	.word	0x40000400
 8004528:	40000800 	.word	0x40000800
 800452c:	40000c00 	.word	0x40000c00
 8004530:	00010007 	.word	0x00010007

08004534 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d101      	bne.n	8004548 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e097      	b.n	8004678 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800454e:	b2db      	uxtb	r3, r3
 8004550:	2b00      	cmp	r3, #0
 8004552:	d106      	bne.n	8004562 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f7fc ff45 	bl	80013ec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2202      	movs	r2, #2
 8004566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	6812      	ldr	r2, [r2, #0]
 8004574:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004578:	f023 0307 	bic.w	r3, r3, #7
 800457c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	3304      	adds	r3, #4
 8004586:	4619      	mov	r1, r3
 8004588:	4610      	mov	r0, r2
 800458a:	f000 fcb3 	bl	8004ef4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	699b      	ldr	r3, [r3, #24]
 800459c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6a1b      	ldr	r3, [r3, #32]
 80045a4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045b6:	f023 0303 	bic.w	r3, r3, #3
 80045ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	689a      	ldr	r2, [r3, #8]
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	021b      	lsls	r3, r3, #8
 80045c6:	4313      	orrs	r3, r2
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80045d4:	f023 030c 	bic.w	r3, r3, #12
 80045d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80045e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	68da      	ldr	r2, [r3, #12]
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	69db      	ldr	r3, [r3, #28]
 80045ee:	021b      	lsls	r3, r3, #8
 80045f0:	4313      	orrs	r3, r2
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	691b      	ldr	r3, [r3, #16]
 80045fc:	011a      	lsls	r2, r3, #4
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	031b      	lsls	r3, r3, #12
 8004604:	4313      	orrs	r3, r2
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	4313      	orrs	r3, r2
 800460a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004612:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800461a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685a      	ldr	r2, [r3, #4]
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	695b      	ldr	r3, [r3, #20]
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	4313      	orrs	r3, r2
 8004628:	68fa      	ldr	r2, [r7, #12]
 800462a:	4313      	orrs	r3, r2
 800462c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	693a      	ldr	r2, [r7, #16]
 800463c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2201      	movs	r2, #1
 800464a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	3718      	adds	r7, #24
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004690:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004698:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80046a0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80046a8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d110      	bne.n	80046d2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80046b0:	7bfb      	ldrb	r3, [r7, #15]
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	d102      	bne.n	80046bc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80046b6:	7b7b      	ldrb	r3, [r7, #13]
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d001      	beq.n	80046c0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e069      	b.n	8004794 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2202      	movs	r2, #2
 80046c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046d0:	e031      	b.n	8004736 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2b04      	cmp	r3, #4
 80046d6:	d110      	bne.n	80046fa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80046d8:	7bbb      	ldrb	r3, [r7, #14]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d102      	bne.n	80046e4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80046de:	7b3b      	ldrb	r3, [r7, #12]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d001      	beq.n	80046e8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e055      	b.n	8004794 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2202      	movs	r2, #2
 80046f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046f8:	e01d      	b.n	8004736 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80046fa:	7bfb      	ldrb	r3, [r7, #15]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d108      	bne.n	8004712 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004700:	7bbb      	ldrb	r3, [r7, #14]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d105      	bne.n	8004712 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004706:	7b7b      	ldrb	r3, [r7, #13]
 8004708:	2b01      	cmp	r3, #1
 800470a:	d102      	bne.n	8004712 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800470c:	7b3b      	ldrb	r3, [r7, #12]
 800470e:	2b01      	cmp	r3, #1
 8004710:	d001      	beq.n	8004716 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e03e      	b.n	8004794 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2202      	movs	r2, #2
 800471a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2202      	movs	r2, #2
 8004722:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2202      	movs	r2, #2
 800472a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2202      	movs	r2, #2
 8004732:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d003      	beq.n	8004744 <HAL_TIM_Encoder_Start+0xc4>
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	2b04      	cmp	r3, #4
 8004740:	d008      	beq.n	8004754 <HAL_TIM_Encoder_Start+0xd4>
 8004742:	e00f      	b.n	8004764 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2201      	movs	r2, #1
 800474a:	2100      	movs	r1, #0
 800474c:	4618      	mov	r0, r3
 800474e:	f001 f84b 	bl	80057e8 <TIM_CCxChannelCmd>
      break;
 8004752:	e016      	b.n	8004782 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2201      	movs	r2, #1
 800475a:	2104      	movs	r1, #4
 800475c:	4618      	mov	r0, r3
 800475e:	f001 f843 	bl	80057e8 <TIM_CCxChannelCmd>
      break;
 8004762:	e00e      	b.n	8004782 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2201      	movs	r2, #1
 800476a:	2100      	movs	r1, #0
 800476c:	4618      	mov	r0, r3
 800476e:	f001 f83b 	bl	80057e8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2201      	movs	r2, #1
 8004778:	2104      	movs	r1, #4
 800477a:	4618      	mov	r0, r3
 800477c:	f001 f834 	bl	80057e8 <TIM_CCxChannelCmd>
      break;
 8004780:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f042 0201 	orr.w	r2, r2, #1
 8004790:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3710      	adds	r7, #16
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d020      	beq.n	8004800 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d01b      	beq.n	8004800 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f06f 0202 	mvn.w	r2, #2
 80047d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2201      	movs	r2, #1
 80047d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d003      	beq.n	80047ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 fb66 	bl	8004eb8 <HAL_TIM_IC_CaptureCallback>
 80047ec:	e005      	b.n	80047fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 fb58 	bl	8004ea4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 fb69 	bl	8004ecc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	f003 0304 	and.w	r3, r3, #4
 8004806:	2b00      	cmp	r3, #0
 8004808:	d020      	beq.n	800484c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f003 0304 	and.w	r3, r3, #4
 8004810:	2b00      	cmp	r3, #0
 8004812:	d01b      	beq.n	800484c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f06f 0204 	mvn.w	r2, #4
 800481c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2202      	movs	r2, #2
 8004822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800482e:	2b00      	cmp	r3, #0
 8004830:	d003      	beq.n	800483a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 fb40 	bl	8004eb8 <HAL_TIM_IC_CaptureCallback>
 8004838:	e005      	b.n	8004846 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 fb32 	bl	8004ea4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f000 fb43 	bl	8004ecc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f003 0308 	and.w	r3, r3, #8
 8004852:	2b00      	cmp	r3, #0
 8004854:	d020      	beq.n	8004898 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f003 0308 	and.w	r3, r3, #8
 800485c:	2b00      	cmp	r3, #0
 800485e:	d01b      	beq.n	8004898 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f06f 0208 	mvn.w	r2, #8
 8004868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2204      	movs	r2, #4
 800486e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	f003 0303 	and.w	r3, r3, #3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d003      	beq.n	8004886 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 fb1a 	bl	8004eb8 <HAL_TIM_IC_CaptureCallback>
 8004884:	e005      	b.n	8004892 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 fb0c 	bl	8004ea4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f000 fb1d 	bl	8004ecc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	f003 0310 	and.w	r3, r3, #16
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d020      	beq.n	80048e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f003 0310 	and.w	r3, r3, #16
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d01b      	beq.n	80048e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f06f 0210 	mvn.w	r2, #16
 80048b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2208      	movs	r2, #8
 80048ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	69db      	ldr	r3, [r3, #28]
 80048c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d003      	beq.n	80048d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f000 faf4 	bl	8004eb8 <HAL_TIM_IC_CaptureCallback>
 80048d0:	e005      	b.n	80048de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fae6 	bl	8004ea4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 faf7 	bl	8004ecc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00c      	beq.n	8004908 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d007      	beq.n	8004908 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f06f 0201 	mvn.w	r2, #1
 8004900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 fac4 	bl	8004e90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800490e:	2b00      	cmp	r3, #0
 8004910:	d104      	bne.n	800491c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004918:	2b00      	cmp	r3, #0
 800491a:	d00c      	beq.n	8004936 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004922:	2b00      	cmp	r3, #0
 8004924:	d007      	beq.n	8004936 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800492e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f001 f8b3 	bl	8005a9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00c      	beq.n	800495a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004946:	2b00      	cmp	r3, #0
 8004948:	d007      	beq.n	800495a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f001 f8ab 	bl	8005ab0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00c      	beq.n	800497e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800496a:	2b00      	cmp	r3, #0
 800496c:	d007      	beq.n	800497e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004976:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 fab1 	bl	8004ee0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	f003 0320 	and.w	r3, r3, #32
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00c      	beq.n	80049a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f003 0320 	and.w	r3, r3, #32
 800498e:	2b00      	cmp	r3, #0
 8004990:	d007      	beq.n	80049a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f06f 0220 	mvn.w	r2, #32
 800499a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f001 f873 	bl	8005a88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00c      	beq.n	80049c6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d007      	beq.n	80049c6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80049be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f001 f87f 	bl	8005ac4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00c      	beq.n	80049ea <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d007      	beq.n	80049ea <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80049e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f001 f877 	bl	8005ad8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00c      	beq.n	8004a0e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d007      	beq.n	8004a0e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f001 f86f 	bl	8005aec <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00c      	beq.n	8004a32 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d007      	beq.n	8004a32 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004a2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f001 f867 	bl	8005b00 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a32:	bf00      	nop
 8004a34:	3710      	adds	r7, #16
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
	...

08004a3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d101      	bne.n	8004a5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004a56:	2302      	movs	r3, #2
 8004a58:	e0ff      	b.n	8004c5a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2b14      	cmp	r3, #20
 8004a66:	f200 80f0 	bhi.w	8004c4a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004a6a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a70:	08004ac5 	.word	0x08004ac5
 8004a74:	08004c4b 	.word	0x08004c4b
 8004a78:	08004c4b 	.word	0x08004c4b
 8004a7c:	08004c4b 	.word	0x08004c4b
 8004a80:	08004b05 	.word	0x08004b05
 8004a84:	08004c4b 	.word	0x08004c4b
 8004a88:	08004c4b 	.word	0x08004c4b
 8004a8c:	08004c4b 	.word	0x08004c4b
 8004a90:	08004b47 	.word	0x08004b47
 8004a94:	08004c4b 	.word	0x08004c4b
 8004a98:	08004c4b 	.word	0x08004c4b
 8004a9c:	08004c4b 	.word	0x08004c4b
 8004aa0:	08004b87 	.word	0x08004b87
 8004aa4:	08004c4b 	.word	0x08004c4b
 8004aa8:	08004c4b 	.word	0x08004c4b
 8004aac:	08004c4b 	.word	0x08004c4b
 8004ab0:	08004bc9 	.word	0x08004bc9
 8004ab4:	08004c4b 	.word	0x08004c4b
 8004ab8:	08004c4b 	.word	0x08004c4b
 8004abc:	08004c4b 	.word	0x08004c4b
 8004ac0:	08004c09 	.word	0x08004c09
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68b9      	ldr	r1, [r7, #8]
 8004aca:	4618      	mov	r0, r3
 8004acc:	f000 fac6 	bl	800505c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	699a      	ldr	r2, [r3, #24]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f042 0208 	orr.w	r2, r2, #8
 8004ade:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	699a      	ldr	r2, [r3, #24]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f022 0204 	bic.w	r2, r2, #4
 8004aee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6999      	ldr	r1, [r3, #24]
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	691a      	ldr	r2, [r3, #16]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	430a      	orrs	r2, r1
 8004b00:	619a      	str	r2, [r3, #24]
      break;
 8004b02:	e0a5      	b.n	8004c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68b9      	ldr	r1, [r7, #8]
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f000 fb40 	bl	8005190 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	699a      	ldr	r2, [r3, #24]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	699a      	ldr	r2, [r3, #24]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	6999      	ldr	r1, [r3, #24]
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	021a      	lsls	r2, r3, #8
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	430a      	orrs	r2, r1
 8004b42:	619a      	str	r2, [r3, #24]
      break;
 8004b44:	e084      	b.n	8004c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68b9      	ldr	r1, [r7, #8]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f000 fbb3 	bl	80052b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	69da      	ldr	r2, [r3, #28]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f042 0208 	orr.w	r2, r2, #8
 8004b60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	69da      	ldr	r2, [r3, #28]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f022 0204 	bic.w	r2, r2, #4
 8004b70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	69d9      	ldr	r1, [r3, #28]
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	691a      	ldr	r2, [r3, #16]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	61da      	str	r2, [r3, #28]
      break;
 8004b84:	e064      	b.n	8004c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68b9      	ldr	r1, [r7, #8]
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f000 fc25 	bl	80053dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	69da      	ldr	r2, [r3, #28]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ba0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	69da      	ldr	r2, [r3, #28]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	69d9      	ldr	r1, [r3, #28]
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	691b      	ldr	r3, [r3, #16]
 8004bbc:	021a      	lsls	r2, r3, #8
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	61da      	str	r2, [r3, #28]
      break;
 8004bc6:	e043      	b.n	8004c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68b9      	ldr	r1, [r7, #8]
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 fc98 	bl	8005504 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f042 0208 	orr.w	r2, r2, #8
 8004be2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f022 0204 	bic.w	r2, r2, #4
 8004bf2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	691a      	ldr	r2, [r3, #16]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	430a      	orrs	r2, r1
 8004c04:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004c06:	e023      	b.n	8004c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68b9      	ldr	r1, [r7, #8]
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f000 fce2 	bl	80055d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c32:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	021a      	lsls	r2, r3, #8
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	430a      	orrs	r2, r1
 8004c46:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004c48:	e002      	b.n	8004c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	75fb      	strb	r3, [r7, #23]
      break;
 8004c4e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c58:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3718      	adds	r7, #24
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop

08004c64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d101      	bne.n	8004c80 <HAL_TIM_ConfigClockSource+0x1c>
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	e0f6      	b.n	8004e6e <HAL_TIM_ConfigClockSource+0x20a>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004c9e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004ca2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004caa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a6f      	ldr	r2, [pc, #444]	@ (8004e78 <HAL_TIM_ConfigClockSource+0x214>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	f000 80c1 	beq.w	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004cc0:	4a6d      	ldr	r2, [pc, #436]	@ (8004e78 <HAL_TIM_ConfigClockSource+0x214>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	f200 80c6 	bhi.w	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004cc8:	4a6c      	ldr	r2, [pc, #432]	@ (8004e7c <HAL_TIM_ConfigClockSource+0x218>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	f000 80b9 	beq.w	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004cd0:	4a6a      	ldr	r2, [pc, #424]	@ (8004e7c <HAL_TIM_ConfigClockSource+0x218>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	f200 80be 	bhi.w	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004cd8:	4a69      	ldr	r2, [pc, #420]	@ (8004e80 <HAL_TIM_ConfigClockSource+0x21c>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	f000 80b1 	beq.w	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004ce0:	4a67      	ldr	r2, [pc, #412]	@ (8004e80 <HAL_TIM_ConfigClockSource+0x21c>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	f200 80b6 	bhi.w	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004ce8:	4a66      	ldr	r2, [pc, #408]	@ (8004e84 <HAL_TIM_ConfigClockSource+0x220>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	f000 80a9 	beq.w	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004cf0:	4a64      	ldr	r2, [pc, #400]	@ (8004e84 <HAL_TIM_ConfigClockSource+0x220>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	f200 80ae 	bhi.w	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004cf8:	4a63      	ldr	r2, [pc, #396]	@ (8004e88 <HAL_TIM_ConfigClockSource+0x224>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	f000 80a1 	beq.w	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004d00:	4a61      	ldr	r2, [pc, #388]	@ (8004e88 <HAL_TIM_ConfigClockSource+0x224>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	f200 80a6 	bhi.w	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d08:	4a60      	ldr	r2, [pc, #384]	@ (8004e8c <HAL_TIM_ConfigClockSource+0x228>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	f000 8099 	beq.w	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004d10:	4a5e      	ldr	r2, [pc, #376]	@ (8004e8c <HAL_TIM_ConfigClockSource+0x228>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	f200 809e 	bhi.w	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d18:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004d1c:	f000 8091 	beq.w	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004d20:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004d24:	f200 8096 	bhi.w	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d2c:	f000 8089 	beq.w	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004d30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d34:	f200 808e 	bhi.w	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d3c:	d03e      	beq.n	8004dbc <HAL_TIM_ConfigClockSource+0x158>
 8004d3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d42:	f200 8087 	bhi.w	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d4a:	f000 8086 	beq.w	8004e5a <HAL_TIM_ConfigClockSource+0x1f6>
 8004d4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d52:	d87f      	bhi.n	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d54:	2b70      	cmp	r3, #112	@ 0x70
 8004d56:	d01a      	beq.n	8004d8e <HAL_TIM_ConfigClockSource+0x12a>
 8004d58:	2b70      	cmp	r3, #112	@ 0x70
 8004d5a:	d87b      	bhi.n	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d5c:	2b60      	cmp	r3, #96	@ 0x60
 8004d5e:	d050      	beq.n	8004e02 <HAL_TIM_ConfigClockSource+0x19e>
 8004d60:	2b60      	cmp	r3, #96	@ 0x60
 8004d62:	d877      	bhi.n	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d64:	2b50      	cmp	r3, #80	@ 0x50
 8004d66:	d03c      	beq.n	8004de2 <HAL_TIM_ConfigClockSource+0x17e>
 8004d68:	2b50      	cmp	r3, #80	@ 0x50
 8004d6a:	d873      	bhi.n	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d6c:	2b40      	cmp	r3, #64	@ 0x40
 8004d6e:	d058      	beq.n	8004e22 <HAL_TIM_ConfigClockSource+0x1be>
 8004d70:	2b40      	cmp	r3, #64	@ 0x40
 8004d72:	d86f      	bhi.n	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d74:	2b30      	cmp	r3, #48	@ 0x30
 8004d76:	d064      	beq.n	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004d78:	2b30      	cmp	r3, #48	@ 0x30
 8004d7a:	d86b      	bhi.n	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d7c:	2b20      	cmp	r3, #32
 8004d7e:	d060      	beq.n	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004d80:	2b20      	cmp	r3, #32
 8004d82:	d867      	bhi.n	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d05c      	beq.n	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004d88:	2b10      	cmp	r3, #16
 8004d8a:	d05a      	beq.n	8004e42 <HAL_TIM_ConfigClockSource+0x1de>
 8004d8c:	e062      	b.n	8004e54 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d9e:	f000 fd03 	bl	80057a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004db0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68ba      	ldr	r2, [r7, #8]
 8004db8:	609a      	str	r2, [r3, #8]
      break;
 8004dba:	e04f      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004dcc:	f000 fcec 	bl	80057a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689a      	ldr	r2, [r3, #8]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004dde:	609a      	str	r2, [r3, #8]
      break;
 8004de0:	e03c      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dee:	461a      	mov	r2, r3
 8004df0:	f000 fc5e 	bl	80056b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2150      	movs	r1, #80	@ 0x50
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f000 fcb7 	bl	800576e <TIM_ITRx_SetConfig>
      break;
 8004e00:	e02c      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e0e:	461a      	mov	r2, r3
 8004e10:	f000 fc7d 	bl	800570e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2160      	movs	r1, #96	@ 0x60
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f000 fca7 	bl	800576e <TIM_ITRx_SetConfig>
      break;
 8004e20:	e01c      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e2e:	461a      	mov	r2, r3
 8004e30:	f000 fc3e 	bl	80056b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2140      	movs	r1, #64	@ 0x40
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f000 fc97 	bl	800576e <TIM_ITRx_SetConfig>
      break;
 8004e40:	e00c      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	4610      	mov	r0, r2
 8004e4e:	f000 fc8e 	bl	800576e <TIM_ITRx_SetConfig>
      break;
 8004e52:	e003      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	73fb      	strb	r3, [r7, #15]
      break;
 8004e58:	e000      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8004e5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3710      	adds	r7, #16
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	00100070 	.word	0x00100070
 8004e7c:	00100060 	.word	0x00100060
 8004e80:	00100050 	.word	0x00100050
 8004e84:	00100040 	.word	0x00100040
 8004e88:	00100030 	.word	0x00100030
 8004e8c:	00100020 	.word	0x00100020

08004e90 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ec0:	bf00      	nop
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a4c      	ldr	r2, [pc, #304]	@ (8005038 <TIM_Base_SetConfig+0x144>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d017      	beq.n	8004f3c <TIM_Base_SetConfig+0x48>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f12:	d013      	beq.n	8004f3c <TIM_Base_SetConfig+0x48>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a49      	ldr	r2, [pc, #292]	@ (800503c <TIM_Base_SetConfig+0x148>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d00f      	beq.n	8004f3c <TIM_Base_SetConfig+0x48>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a48      	ldr	r2, [pc, #288]	@ (8005040 <TIM_Base_SetConfig+0x14c>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d00b      	beq.n	8004f3c <TIM_Base_SetConfig+0x48>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a47      	ldr	r2, [pc, #284]	@ (8005044 <TIM_Base_SetConfig+0x150>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d007      	beq.n	8004f3c <TIM_Base_SetConfig+0x48>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a46      	ldr	r2, [pc, #280]	@ (8005048 <TIM_Base_SetConfig+0x154>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d003      	beq.n	8004f3c <TIM_Base_SetConfig+0x48>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a45      	ldr	r2, [pc, #276]	@ (800504c <TIM_Base_SetConfig+0x158>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d108      	bne.n	8004f4e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a39      	ldr	r2, [pc, #228]	@ (8005038 <TIM_Base_SetConfig+0x144>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d023      	beq.n	8004f9e <TIM_Base_SetConfig+0xaa>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f5c:	d01f      	beq.n	8004f9e <TIM_Base_SetConfig+0xaa>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a36      	ldr	r2, [pc, #216]	@ (800503c <TIM_Base_SetConfig+0x148>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d01b      	beq.n	8004f9e <TIM_Base_SetConfig+0xaa>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a35      	ldr	r2, [pc, #212]	@ (8005040 <TIM_Base_SetConfig+0x14c>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d017      	beq.n	8004f9e <TIM_Base_SetConfig+0xaa>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a34      	ldr	r2, [pc, #208]	@ (8005044 <TIM_Base_SetConfig+0x150>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d013      	beq.n	8004f9e <TIM_Base_SetConfig+0xaa>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a33      	ldr	r2, [pc, #204]	@ (8005048 <TIM_Base_SetConfig+0x154>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00f      	beq.n	8004f9e <TIM_Base_SetConfig+0xaa>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a33      	ldr	r2, [pc, #204]	@ (8005050 <TIM_Base_SetConfig+0x15c>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d00b      	beq.n	8004f9e <TIM_Base_SetConfig+0xaa>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a32      	ldr	r2, [pc, #200]	@ (8005054 <TIM_Base_SetConfig+0x160>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d007      	beq.n	8004f9e <TIM_Base_SetConfig+0xaa>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a31      	ldr	r2, [pc, #196]	@ (8005058 <TIM_Base_SetConfig+0x164>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d003      	beq.n	8004f9e <TIM_Base_SetConfig+0xaa>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a2c      	ldr	r2, [pc, #176]	@ (800504c <TIM_Base_SetConfig+0x158>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d108      	bne.n	8004fb0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a18      	ldr	r2, [pc, #96]	@ (8005038 <TIM_Base_SetConfig+0x144>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d013      	beq.n	8005004 <TIM_Base_SetConfig+0x110>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a1a      	ldr	r2, [pc, #104]	@ (8005048 <TIM_Base_SetConfig+0x154>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d00f      	beq.n	8005004 <TIM_Base_SetConfig+0x110>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a1a      	ldr	r2, [pc, #104]	@ (8005050 <TIM_Base_SetConfig+0x15c>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d00b      	beq.n	8005004 <TIM_Base_SetConfig+0x110>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a19      	ldr	r2, [pc, #100]	@ (8005054 <TIM_Base_SetConfig+0x160>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d007      	beq.n	8005004 <TIM_Base_SetConfig+0x110>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a18      	ldr	r2, [pc, #96]	@ (8005058 <TIM_Base_SetConfig+0x164>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d003      	beq.n	8005004 <TIM_Base_SetConfig+0x110>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a13      	ldr	r2, [pc, #76]	@ (800504c <TIM_Base_SetConfig+0x158>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d103      	bne.n	800500c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	691a      	ldr	r2, [r3, #16]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	2b01      	cmp	r3, #1
 800501c:	d105      	bne.n	800502a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	f023 0201 	bic.w	r2, r3, #1
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	611a      	str	r2, [r3, #16]
  }
}
 800502a:	bf00      	nop
 800502c:	3714      	adds	r7, #20
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr
 8005036:	bf00      	nop
 8005038:	40012c00 	.word	0x40012c00
 800503c:	40000400 	.word	0x40000400
 8005040:	40000800 	.word	0x40000800
 8005044:	40000c00 	.word	0x40000c00
 8005048:	40013400 	.word	0x40013400
 800504c:	40015000 	.word	0x40015000
 8005050:	40014000 	.word	0x40014000
 8005054:	40014400 	.word	0x40014400
 8005058:	40014800 	.word	0x40014800

0800505c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800505c:	b480      	push	{r7}
 800505e:	b087      	sub	sp, #28
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	f023 0201 	bic.w	r2, r3, #1
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800508a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f023 0303 	bic.w	r3, r3, #3
 8005096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	4313      	orrs	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f023 0302 	bic.w	r3, r3, #2
 80050a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a30      	ldr	r2, [pc, #192]	@ (8005178 <TIM_OC1_SetConfig+0x11c>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d013      	beq.n	80050e4 <TIM_OC1_SetConfig+0x88>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a2f      	ldr	r2, [pc, #188]	@ (800517c <TIM_OC1_SetConfig+0x120>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d00f      	beq.n	80050e4 <TIM_OC1_SetConfig+0x88>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a2e      	ldr	r2, [pc, #184]	@ (8005180 <TIM_OC1_SetConfig+0x124>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d00b      	beq.n	80050e4 <TIM_OC1_SetConfig+0x88>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a2d      	ldr	r2, [pc, #180]	@ (8005184 <TIM_OC1_SetConfig+0x128>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d007      	beq.n	80050e4 <TIM_OC1_SetConfig+0x88>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a2c      	ldr	r2, [pc, #176]	@ (8005188 <TIM_OC1_SetConfig+0x12c>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d003      	beq.n	80050e4 <TIM_OC1_SetConfig+0x88>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a2b      	ldr	r2, [pc, #172]	@ (800518c <TIM_OC1_SetConfig+0x130>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d10c      	bne.n	80050fe <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	f023 0308 	bic.w	r3, r3, #8
 80050ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f023 0304 	bic.w	r3, r3, #4
 80050fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a1d      	ldr	r2, [pc, #116]	@ (8005178 <TIM_OC1_SetConfig+0x11c>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d013      	beq.n	800512e <TIM_OC1_SetConfig+0xd2>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a1c      	ldr	r2, [pc, #112]	@ (800517c <TIM_OC1_SetConfig+0x120>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d00f      	beq.n	800512e <TIM_OC1_SetConfig+0xd2>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a1b      	ldr	r2, [pc, #108]	@ (8005180 <TIM_OC1_SetConfig+0x124>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d00b      	beq.n	800512e <TIM_OC1_SetConfig+0xd2>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a1a      	ldr	r2, [pc, #104]	@ (8005184 <TIM_OC1_SetConfig+0x128>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d007      	beq.n	800512e <TIM_OC1_SetConfig+0xd2>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a19      	ldr	r2, [pc, #100]	@ (8005188 <TIM_OC1_SetConfig+0x12c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d003      	beq.n	800512e <TIM_OC1_SetConfig+0xd2>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a18      	ldr	r2, [pc, #96]	@ (800518c <TIM_OC1_SetConfig+0x130>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d111      	bne.n	8005152 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005134:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800513c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	4313      	orrs	r3, r2
 8005146:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	693a      	ldr	r2, [r7, #16]
 800514e:	4313      	orrs	r3, r2
 8005150:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	685a      	ldr	r2, [r3, #4]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	621a      	str	r2, [r3, #32]
}
 800516c:	bf00      	nop
 800516e:	371c      	adds	r7, #28
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	40012c00 	.word	0x40012c00
 800517c:	40013400 	.word	0x40013400
 8005180:	40014000 	.word	0x40014000
 8005184:	40014400 	.word	0x40014400
 8005188:	40014800 	.word	0x40014800
 800518c:	40015000 	.word	0x40015000

08005190 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005190:	b480      	push	{r7}
 8005192:	b087      	sub	sp, #28
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a1b      	ldr	r3, [r3, #32]
 800519e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a1b      	ldr	r3, [r3, #32]
 80051a4:	f023 0210 	bic.w	r2, r3, #16
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	021b      	lsls	r3, r3, #8
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	f023 0320 	bic.w	r3, r3, #32
 80051de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	011b      	lsls	r3, r3, #4
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a2c      	ldr	r2, [pc, #176]	@ (80052a0 <TIM_OC2_SetConfig+0x110>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d007      	beq.n	8005204 <TIM_OC2_SetConfig+0x74>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a2b      	ldr	r2, [pc, #172]	@ (80052a4 <TIM_OC2_SetConfig+0x114>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d003      	beq.n	8005204 <TIM_OC2_SetConfig+0x74>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a2a      	ldr	r2, [pc, #168]	@ (80052a8 <TIM_OC2_SetConfig+0x118>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d10d      	bne.n	8005220 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800520a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	011b      	lsls	r3, r3, #4
 8005212:	697a      	ldr	r2, [r7, #20]
 8005214:	4313      	orrs	r3, r2
 8005216:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800521e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a1f      	ldr	r2, [pc, #124]	@ (80052a0 <TIM_OC2_SetConfig+0x110>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d013      	beq.n	8005250 <TIM_OC2_SetConfig+0xc0>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a1e      	ldr	r2, [pc, #120]	@ (80052a4 <TIM_OC2_SetConfig+0x114>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d00f      	beq.n	8005250 <TIM_OC2_SetConfig+0xc0>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	4a1e      	ldr	r2, [pc, #120]	@ (80052ac <TIM_OC2_SetConfig+0x11c>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d00b      	beq.n	8005250 <TIM_OC2_SetConfig+0xc0>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a1d      	ldr	r2, [pc, #116]	@ (80052b0 <TIM_OC2_SetConfig+0x120>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d007      	beq.n	8005250 <TIM_OC2_SetConfig+0xc0>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a1c      	ldr	r2, [pc, #112]	@ (80052b4 <TIM_OC2_SetConfig+0x124>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d003      	beq.n	8005250 <TIM_OC2_SetConfig+0xc0>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a17      	ldr	r2, [pc, #92]	@ (80052a8 <TIM_OC2_SetConfig+0x118>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d113      	bne.n	8005278 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005256:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800525e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	4313      	orrs	r3, r2
 800526a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	4313      	orrs	r3, r2
 8005276:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	621a      	str	r2, [r3, #32]
}
 8005292:	bf00      	nop
 8005294:	371c      	adds	r7, #28
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	40012c00 	.word	0x40012c00
 80052a4:	40013400 	.word	0x40013400
 80052a8:	40015000 	.word	0x40015000
 80052ac:	40014000 	.word	0x40014000
 80052b0:	40014400 	.word	0x40014400
 80052b4:	40014800 	.word	0x40014800

080052b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b087      	sub	sp, #28
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	69db      	ldr	r3, [r3, #28]
 80052de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f023 0303 	bic.w	r3, r3, #3
 80052f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005304:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	021b      	lsls	r3, r3, #8
 800530c:	697a      	ldr	r2, [r7, #20]
 800530e:	4313      	orrs	r3, r2
 8005310:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a2b      	ldr	r2, [pc, #172]	@ (80053c4 <TIM_OC3_SetConfig+0x10c>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d007      	beq.n	800532a <TIM_OC3_SetConfig+0x72>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a2a      	ldr	r2, [pc, #168]	@ (80053c8 <TIM_OC3_SetConfig+0x110>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d003      	beq.n	800532a <TIM_OC3_SetConfig+0x72>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a29      	ldr	r2, [pc, #164]	@ (80053cc <TIM_OC3_SetConfig+0x114>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d10d      	bne.n	8005346 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005330:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	021b      	lsls	r3, r3, #8
 8005338:	697a      	ldr	r2, [r7, #20]
 800533a:	4313      	orrs	r3, r2
 800533c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005344:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a1e      	ldr	r2, [pc, #120]	@ (80053c4 <TIM_OC3_SetConfig+0x10c>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d013      	beq.n	8005376 <TIM_OC3_SetConfig+0xbe>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a1d      	ldr	r2, [pc, #116]	@ (80053c8 <TIM_OC3_SetConfig+0x110>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d00f      	beq.n	8005376 <TIM_OC3_SetConfig+0xbe>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a1d      	ldr	r2, [pc, #116]	@ (80053d0 <TIM_OC3_SetConfig+0x118>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d00b      	beq.n	8005376 <TIM_OC3_SetConfig+0xbe>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a1c      	ldr	r2, [pc, #112]	@ (80053d4 <TIM_OC3_SetConfig+0x11c>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d007      	beq.n	8005376 <TIM_OC3_SetConfig+0xbe>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a1b      	ldr	r2, [pc, #108]	@ (80053d8 <TIM_OC3_SetConfig+0x120>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d003      	beq.n	8005376 <TIM_OC3_SetConfig+0xbe>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a16      	ldr	r2, [pc, #88]	@ (80053cc <TIM_OC3_SetConfig+0x114>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d113      	bne.n	800539e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800537c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005384:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	011b      	lsls	r3, r3, #4
 800538c:	693a      	ldr	r2, [r7, #16]
 800538e:	4313      	orrs	r3, r2
 8005390:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	699b      	ldr	r3, [r3, #24]
 8005396:	011b      	lsls	r3, r3, #4
 8005398:	693a      	ldr	r2, [r7, #16]
 800539a:	4313      	orrs	r3, r2
 800539c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	693a      	ldr	r2, [r7, #16]
 80053a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	685a      	ldr	r2, [r3, #4]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	697a      	ldr	r2, [r7, #20]
 80053b6:	621a      	str	r2, [r3, #32]
}
 80053b8:	bf00      	nop
 80053ba:	371c      	adds	r7, #28
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr
 80053c4:	40012c00 	.word	0x40012c00
 80053c8:	40013400 	.word	0x40013400
 80053cc:	40015000 	.word	0x40015000
 80053d0:	40014000 	.word	0x40014000
 80053d4:	40014400 	.word	0x40014400
 80053d8:	40014800 	.word	0x40014800

080053dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053dc:	b480      	push	{r7}
 80053de:	b087      	sub	sp, #28
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a1b      	ldr	r3, [r3, #32]
 80053f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	69db      	ldr	r3, [r3, #28]
 8005402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800540a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800540e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005416:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	021b      	lsls	r3, r3, #8
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	4313      	orrs	r3, r2
 8005422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800542a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	031b      	lsls	r3, r3, #12
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	4313      	orrs	r3, r2
 8005436:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a2c      	ldr	r2, [pc, #176]	@ (80054ec <TIM_OC4_SetConfig+0x110>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d007      	beq.n	8005450 <TIM_OC4_SetConfig+0x74>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a2b      	ldr	r2, [pc, #172]	@ (80054f0 <TIM_OC4_SetConfig+0x114>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d003      	beq.n	8005450 <TIM_OC4_SetConfig+0x74>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a2a      	ldr	r2, [pc, #168]	@ (80054f4 <TIM_OC4_SetConfig+0x118>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d10d      	bne.n	800546c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005456:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	031b      	lsls	r3, r3, #12
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	4313      	orrs	r3, r2
 8005462:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800546a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a1f      	ldr	r2, [pc, #124]	@ (80054ec <TIM_OC4_SetConfig+0x110>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d013      	beq.n	800549c <TIM_OC4_SetConfig+0xc0>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a1e      	ldr	r2, [pc, #120]	@ (80054f0 <TIM_OC4_SetConfig+0x114>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d00f      	beq.n	800549c <TIM_OC4_SetConfig+0xc0>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a1e      	ldr	r2, [pc, #120]	@ (80054f8 <TIM_OC4_SetConfig+0x11c>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d00b      	beq.n	800549c <TIM_OC4_SetConfig+0xc0>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a1d      	ldr	r2, [pc, #116]	@ (80054fc <TIM_OC4_SetConfig+0x120>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d007      	beq.n	800549c <TIM_OC4_SetConfig+0xc0>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a1c      	ldr	r2, [pc, #112]	@ (8005500 <TIM_OC4_SetConfig+0x124>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d003      	beq.n	800549c <TIM_OC4_SetConfig+0xc0>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a17      	ldr	r2, [pc, #92]	@ (80054f4 <TIM_OC4_SetConfig+0x118>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d113      	bne.n	80054c4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054a2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80054aa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	019b      	lsls	r3, r3, #6
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	019b      	lsls	r3, r3, #6
 80054be:	693a      	ldr	r2, [r7, #16]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	693a      	ldr	r2, [r7, #16]
 80054c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	685a      	ldr	r2, [r3, #4]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	697a      	ldr	r2, [r7, #20]
 80054dc:	621a      	str	r2, [r3, #32]
}
 80054de:	bf00      	nop
 80054e0:	371c      	adds	r7, #28
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	40012c00 	.word	0x40012c00
 80054f0:	40013400 	.word	0x40013400
 80054f4:	40015000 	.word	0x40015000
 80054f8:	40014000 	.word	0x40014000
 80054fc:	40014400 	.word	0x40014400
 8005500:	40014800 	.word	0x40014800

08005504 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005504:	b480      	push	{r7}
 8005506:	b087      	sub	sp, #28
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a1b      	ldr	r3, [r3, #32]
 8005518:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800552a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005536:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	4313      	orrs	r3, r2
 8005540:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005548:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	041b      	lsls	r3, r3, #16
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	4313      	orrs	r3, r2
 8005554:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a19      	ldr	r2, [pc, #100]	@ (80055c0 <TIM_OC5_SetConfig+0xbc>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d013      	beq.n	8005586 <TIM_OC5_SetConfig+0x82>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a18      	ldr	r2, [pc, #96]	@ (80055c4 <TIM_OC5_SetConfig+0xc0>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d00f      	beq.n	8005586 <TIM_OC5_SetConfig+0x82>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a17      	ldr	r2, [pc, #92]	@ (80055c8 <TIM_OC5_SetConfig+0xc4>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d00b      	beq.n	8005586 <TIM_OC5_SetConfig+0x82>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a16      	ldr	r2, [pc, #88]	@ (80055cc <TIM_OC5_SetConfig+0xc8>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d007      	beq.n	8005586 <TIM_OC5_SetConfig+0x82>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a15      	ldr	r2, [pc, #84]	@ (80055d0 <TIM_OC5_SetConfig+0xcc>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d003      	beq.n	8005586 <TIM_OC5_SetConfig+0x82>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a14      	ldr	r2, [pc, #80]	@ (80055d4 <TIM_OC5_SetConfig+0xd0>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d109      	bne.n	800559a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800558c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	021b      	lsls	r3, r3, #8
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	4313      	orrs	r3, r2
 8005598:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	697a      	ldr	r2, [r7, #20]
 800559e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	68fa      	ldr	r2, [r7, #12]
 80055a4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685a      	ldr	r2, [r3, #4]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	621a      	str	r2, [r3, #32]
}
 80055b4:	bf00      	nop
 80055b6:	371c      	adds	r7, #28
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr
 80055c0:	40012c00 	.word	0x40012c00
 80055c4:	40013400 	.word	0x40013400
 80055c8:	40014000 	.word	0x40014000
 80055cc:	40014400 	.word	0x40014400
 80055d0:	40014800 	.word	0x40014800
 80055d4:	40015000 	.word	0x40015000

080055d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80055d8:	b480      	push	{r7}
 80055da:	b087      	sub	sp, #28
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a1b      	ldr	r3, [r3, #32]
 80055ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005606:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800560a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	021b      	lsls	r3, r3, #8
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	4313      	orrs	r3, r2
 8005616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800561e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	051b      	lsls	r3, r3, #20
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	4313      	orrs	r3, r2
 800562a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a1a      	ldr	r2, [pc, #104]	@ (8005698 <TIM_OC6_SetConfig+0xc0>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d013      	beq.n	800565c <TIM_OC6_SetConfig+0x84>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a19      	ldr	r2, [pc, #100]	@ (800569c <TIM_OC6_SetConfig+0xc4>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d00f      	beq.n	800565c <TIM_OC6_SetConfig+0x84>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a18      	ldr	r2, [pc, #96]	@ (80056a0 <TIM_OC6_SetConfig+0xc8>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d00b      	beq.n	800565c <TIM_OC6_SetConfig+0x84>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a17      	ldr	r2, [pc, #92]	@ (80056a4 <TIM_OC6_SetConfig+0xcc>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d007      	beq.n	800565c <TIM_OC6_SetConfig+0x84>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a16      	ldr	r2, [pc, #88]	@ (80056a8 <TIM_OC6_SetConfig+0xd0>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d003      	beq.n	800565c <TIM_OC6_SetConfig+0x84>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a15      	ldr	r2, [pc, #84]	@ (80056ac <TIM_OC6_SetConfig+0xd4>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d109      	bne.n	8005670 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005662:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	695b      	ldr	r3, [r3, #20]
 8005668:	029b      	lsls	r3, r3, #10
 800566a:	697a      	ldr	r2, [r7, #20]
 800566c:	4313      	orrs	r3, r2
 800566e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	685a      	ldr	r2, [r3, #4]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	693a      	ldr	r2, [r7, #16]
 8005688:	621a      	str	r2, [r3, #32]
}
 800568a:	bf00      	nop
 800568c:	371c      	adds	r7, #28
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	40012c00 	.word	0x40012c00
 800569c:	40013400 	.word	0x40013400
 80056a0:	40014000 	.word	0x40014000
 80056a4:	40014400 	.word	0x40014400
 80056a8:	40014800 	.word	0x40014800
 80056ac:	40015000 	.word	0x40015000

080056b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b087      	sub	sp, #28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6a1b      	ldr	r3, [r3, #32]
 80056c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	f023 0201 	bic.w	r2, r3, #1
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	699b      	ldr	r3, [r3, #24]
 80056d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	011b      	lsls	r3, r3, #4
 80056e0:	693a      	ldr	r2, [r7, #16]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f023 030a 	bic.w	r3, r3, #10
 80056ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056ee:	697a      	ldr	r2, [r7, #20]
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	693a      	ldr	r2, [r7, #16]
 80056fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	697a      	ldr	r2, [r7, #20]
 8005700:	621a      	str	r2, [r3, #32]
}
 8005702:	bf00      	nop
 8005704:	371c      	adds	r7, #28
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr

0800570e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800570e:	b480      	push	{r7}
 8005710:	b087      	sub	sp, #28
 8005712:	af00      	add	r7, sp, #0
 8005714:	60f8      	str	r0, [r7, #12]
 8005716:	60b9      	str	r1, [r7, #8]
 8005718:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6a1b      	ldr	r3, [r3, #32]
 8005724:	f023 0210 	bic.w	r2, r3, #16
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005738:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	031b      	lsls	r3, r3, #12
 800573e:	693a      	ldr	r2, [r7, #16]
 8005740:	4313      	orrs	r3, r2
 8005742:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800574a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	011b      	lsls	r3, r3, #4
 8005750:	697a      	ldr	r2, [r7, #20]
 8005752:	4313      	orrs	r3, r2
 8005754:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	621a      	str	r2, [r3, #32]
}
 8005762:	bf00      	nop
 8005764:	371c      	adds	r7, #28
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr

0800576e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800576e:	b480      	push	{r7}
 8005770:	b085      	sub	sp, #20
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
 8005776:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005784:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005788:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	4313      	orrs	r3, r2
 8005790:	f043 0307 	orr.w	r3, r3, #7
 8005794:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	609a      	str	r2, [r3, #8]
}
 800579c:	bf00      	nop
 800579e:	3714      	adds	r7, #20
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
 80057b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	021a      	lsls	r2, r3, #8
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	431a      	orrs	r2, r3
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	697a      	ldr	r2, [r7, #20]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	697a      	ldr	r2, [r7, #20]
 80057da:	609a      	str	r2, [r3, #8]
}
 80057dc:	bf00      	nop
 80057de:	371c      	adds	r7, #28
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b087      	sub	sp, #28
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	f003 031f 	and.w	r3, r3, #31
 80057fa:	2201      	movs	r2, #1
 80057fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005800:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6a1a      	ldr	r2, [r3, #32]
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	43db      	mvns	r3, r3
 800580a:	401a      	ands	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6a1a      	ldr	r2, [r3, #32]
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	f003 031f 	and.w	r3, r3, #31
 800581a:	6879      	ldr	r1, [r7, #4]
 800581c:	fa01 f303 	lsl.w	r3, r1, r3
 8005820:	431a      	orrs	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	621a      	str	r2, [r3, #32]
}
 8005826:	bf00      	nop
 8005828:	371c      	adds	r7, #28
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
	...

08005834 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005844:	2b01      	cmp	r3, #1
 8005846:	d101      	bne.n	800584c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005848:	2302      	movs	r3, #2
 800584a:	e074      	b.n	8005936 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2202      	movs	r2, #2
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a34      	ldr	r2, [pc, #208]	@ (8005944 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d009      	beq.n	800588a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a33      	ldr	r2, [pc, #204]	@ (8005948 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d004      	beq.n	800588a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a31      	ldr	r2, [pc, #196]	@ (800594c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d108      	bne.n	800589c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005890:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	4313      	orrs	r3, r2
 800589a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80058a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a21      	ldr	r2, [pc, #132]	@ (8005944 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d022      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058cc:	d01d      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a1f      	ldr	r2, [pc, #124]	@ (8005950 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d018      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a1d      	ldr	r2, [pc, #116]	@ (8005954 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d013      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005958 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d00e      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a15      	ldr	r2, [pc, #84]	@ (8005948 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d009      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a18      	ldr	r2, [pc, #96]	@ (800595c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d004      	beq.n	800590a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a11      	ldr	r2, [pc, #68]	@ (800594c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d10c      	bne.n	8005924 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005910:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	4313      	orrs	r3, r2
 800591a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68ba      	ldr	r2, [r7, #8]
 8005922:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3714      	adds	r7, #20
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	40012c00 	.word	0x40012c00
 8005948:	40013400 	.word	0x40013400
 800594c:	40015000 	.word	0x40015000
 8005950:	40000400 	.word	0x40000400
 8005954:	40000800 	.word	0x40000800
 8005958:	40000c00 	.word	0x40000c00
 800595c:	40014000 	.word	0x40014000

08005960 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800596a:	2300      	movs	r3, #0
 800596c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005974:	2b01      	cmp	r3, #1
 8005976:	d101      	bne.n	800597c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005978:	2302      	movs	r3, #2
 800597a:	e078      	b.n	8005a6e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	4313      	orrs	r3, r2
 8005990:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	4313      	orrs	r3, r2
 800599e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	691b      	ldr	r3, [r3, #16]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	695b      	ldr	r3, [r3, #20]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059e2:	4313      	orrs	r3, r2
 80059e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	699b      	ldr	r3, [r3, #24]
 80059f0:	041b      	lsls	r3, r3, #16
 80059f2:	4313      	orrs	r3, r2
 80059f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	69db      	ldr	r3, [r3, #28]
 8005a00:	4313      	orrs	r3, r2
 8005a02:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a1c      	ldr	r2, [pc, #112]	@ (8005a7c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d009      	beq.n	8005a22 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a1b      	ldr	r2, [pc, #108]	@ (8005a80 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d004      	beq.n	8005a22 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a19      	ldr	r2, [pc, #100]	@ (8005a84 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d11c      	bne.n	8005a5c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a2c:	051b      	lsls	r3, r3, #20
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	6a1b      	ldr	r3, [r3, #32]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3714      	adds	r7, #20
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr
 8005a7a:	bf00      	nop
 8005a7c:	40012c00 	.word	0x40012c00
 8005a80:	40013400 	.word	0x40013400
 8005a84:	40015000 	.word	0x40015000

08005a88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005ae0:	bf00      	nop
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005af4:	bf00      	nop
 8005af6:	370c      	adds	r7, #12
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr

08005b00 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b083      	sub	sp, #12
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005b08:	bf00      	nop
 8005b0a:	370c      	adds	r7, #12
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr

08005b14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d101      	bne.n	8005b26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e042      	b.n	8005bac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d106      	bne.n	8005b3e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f7fb fd0d 	bl	8001558 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2224      	movs	r2, #36	@ 0x24
 8005b42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f022 0201 	bic.w	r2, r2, #1
 8005b54:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d002      	beq.n	8005b64 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f000 ffbe 	bl	8006ae0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 fcbf 	bl	80064e8 <UART_SetConfig>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d101      	bne.n	8005b74 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e01b      	b.n	8005bac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	685a      	ldr	r2, [r3, #4]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	689a      	ldr	r2, [r3, #8]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f042 0201 	orr.w	r2, r2, #1
 8005ba2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f001 f83d 	bl	8006c24 <UART_CheckIdleState>
 8005baa:	4603      	mov	r3, r0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3708      	adds	r7, #8
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b08a      	sub	sp, #40	@ 0x28
 8005bb8:	af02      	add	r7, sp, #8
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	603b      	str	r3, [r7, #0]
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bca:	2b20      	cmp	r3, #32
 8005bcc:	d17b      	bne.n	8005cc6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d002      	beq.n	8005bda <HAL_UART_Transmit+0x26>
 8005bd4:	88fb      	ldrh	r3, [r7, #6]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d101      	bne.n	8005bde <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e074      	b.n	8005cc8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2221      	movs	r2, #33	@ 0x21
 8005bea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bee:	f7fb fead 	bl	800194c <HAL_GetTick>
 8005bf2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	88fa      	ldrh	r2, [r7, #6]
 8005bf8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	88fa      	ldrh	r2, [r7, #6]
 8005c00:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c0c:	d108      	bne.n	8005c20 <HAL_UART_Transmit+0x6c>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d104      	bne.n	8005c20 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005c16:	2300      	movs	r3, #0
 8005c18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	61bb      	str	r3, [r7, #24]
 8005c1e:	e003      	b.n	8005c28 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c24:	2300      	movs	r3, #0
 8005c26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c28:	e030      	b.n	8005c8c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	2200      	movs	r2, #0
 8005c32:	2180      	movs	r1, #128	@ 0x80
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f001 f89f 	bl	8006d78 <UART_WaitOnFlagUntilTimeout>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d005      	beq.n	8005c4c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2220      	movs	r2, #32
 8005c44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e03d      	b.n	8005cc8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005c4c:	69fb      	ldr	r3, [r7, #28]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d10b      	bne.n	8005c6a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	881b      	ldrh	r3, [r3, #0]
 8005c56:	461a      	mov	r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c60:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	3302      	adds	r3, #2
 8005c66:	61bb      	str	r3, [r7, #24]
 8005c68:	e007      	b.n	8005c7a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	781a      	ldrb	r2, [r3, #0]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	3301      	adds	r3, #1
 8005c78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1c8      	bne.n	8005c2a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	2140      	movs	r1, #64	@ 0x40
 8005ca2:	68f8      	ldr	r0, [r7, #12]
 8005ca4:	f001 f868 	bl	8006d78 <UART_WaitOnFlagUntilTimeout>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d005      	beq.n	8005cba <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2220      	movs	r2, #32
 8005cb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	e006      	b.n	8005cc8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2220      	movs	r2, #32
 8005cbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	e000      	b.n	8005cc8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005cc6:	2302      	movs	r3, #2
  }
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3720      	adds	r7, #32
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b08a      	sub	sp, #40	@ 0x28
 8005cd4:	af02      	add	r7, sp, #8
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	603b      	str	r3, [r7, #0]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ce6:	2b20      	cmp	r3, #32
 8005ce8:	f040 80b5 	bne.w	8005e56 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d002      	beq.n	8005cf8 <HAL_UART_Receive+0x28>
 8005cf2:	88fb      	ldrh	r3, [r7, #6]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d101      	bne.n	8005cfc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e0ad      	b.n	8005e58 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2222      	movs	r2, #34	@ 0x22
 8005d08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d12:	f7fb fe1b 	bl	800194c <HAL_GetTick>
 8005d16:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	88fa      	ldrh	r2, [r7, #6]
 8005d1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	88fa      	ldrh	r2, [r7, #6]
 8005d24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d30:	d10e      	bne.n	8005d50 <HAL_UART_Receive+0x80>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	691b      	ldr	r3, [r3, #16]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d105      	bne.n	8005d46 <HAL_UART_Receive+0x76>
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005d40:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d44:	e02d      	b.n	8005da2 <HAL_UART_Receive+0xd2>
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	22ff      	movs	r2, #255	@ 0xff
 8005d4a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d4e:	e028      	b.n	8005da2 <HAL_UART_Receive+0xd2>
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10d      	bne.n	8005d74 <HAL_UART_Receive+0xa4>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	691b      	ldr	r3, [r3, #16]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d104      	bne.n	8005d6a <HAL_UART_Receive+0x9a>
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	22ff      	movs	r2, #255	@ 0xff
 8005d64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d68:	e01b      	b.n	8005da2 <HAL_UART_Receive+0xd2>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	227f      	movs	r2, #127	@ 0x7f
 8005d6e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d72:	e016      	b.n	8005da2 <HAL_UART_Receive+0xd2>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d7c:	d10d      	bne.n	8005d9a <HAL_UART_Receive+0xca>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d104      	bne.n	8005d90 <HAL_UART_Receive+0xc0>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	227f      	movs	r2, #127	@ 0x7f
 8005d8a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d8e:	e008      	b.n	8005da2 <HAL_UART_Receive+0xd2>
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	223f      	movs	r2, #63	@ 0x3f
 8005d94:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005d98:	e003      	b.n	8005da2 <HAL_UART_Receive+0xd2>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005da8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005db2:	d108      	bne.n	8005dc6 <HAL_UART_Receive+0xf6>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d104      	bne.n	8005dc6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	61bb      	str	r3, [r7, #24]
 8005dc4:	e003      	b.n	8005dce <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005dce:	e036      	b.n	8005e3e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	9300      	str	r3, [sp, #0]
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	2120      	movs	r1, #32
 8005dda:	68f8      	ldr	r0, [r7, #12]
 8005ddc:	f000 ffcc 	bl	8006d78 <UART_WaitOnFlagUntilTimeout>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d005      	beq.n	8005df2 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2220      	movs	r2, #32
 8005dea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	e032      	b.n	8005e58 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8005df2:	69fb      	ldr	r3, [r7, #28]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10c      	bne.n	8005e12 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	8a7b      	ldrh	r3, [r7, #18]
 8005e02:	4013      	ands	r3, r2
 8005e04:	b29a      	uxth	r2, r3
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	3302      	adds	r3, #2
 8005e0e:	61bb      	str	r3, [r7, #24]
 8005e10:	e00c      	b.n	8005e2c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e18:	b2da      	uxtb	r2, r3
 8005e1a:	8a7b      	ldrh	r3, [r7, #18]
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	4013      	ands	r3, r2
 8005e20:	b2da      	uxtb	r2, r3
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	3b01      	subs	r3, #1
 8005e36:	b29a      	uxth	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1c2      	bne.n	8005dd0 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2220      	movs	r2, #32
 8005e4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8005e52:	2300      	movs	r3, #0
 8005e54:	e000      	b.n	8005e58 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8005e56:	2302      	movs	r3, #2
  }
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3720      	adds	r7, #32
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b0ba      	sub	sp, #232	@ 0xe8
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	69db      	ldr	r3, [r3, #28]
 8005e6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005e86:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005e8a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005e8e:	4013      	ands	r3, r2
 8005e90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005e94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d11b      	bne.n	8005ed4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005e9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ea0:	f003 0320 	and.w	r3, r3, #32
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d015      	beq.n	8005ed4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005eac:	f003 0320 	and.w	r3, r3, #32
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d105      	bne.n	8005ec0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005eb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005eb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d009      	beq.n	8005ed4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	f000 82e3 	beq.w	8006490 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	4798      	blx	r3
      }
      return;
 8005ed2:	e2dd      	b.n	8006490 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005ed4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f000 8123 	beq.w	8006124 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005ede:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005ee2:	4b8d      	ldr	r3, [pc, #564]	@ (8006118 <HAL_UART_IRQHandler+0x2b8>)
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d106      	bne.n	8005ef8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005eea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005eee:	4b8b      	ldr	r3, [pc, #556]	@ (800611c <HAL_UART_IRQHandler+0x2bc>)
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	f000 8116 	beq.w	8006124 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005ef8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005efc:	f003 0301 	and.w	r3, r3, #1
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d011      	beq.n	8005f28 <HAL_UART_IRQHandler+0xc8>
 8005f04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d00b      	beq.n	8005f28 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2201      	movs	r2, #1
 8005f16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f1e:	f043 0201 	orr.w	r2, r3, #1
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f2c:	f003 0302 	and.w	r3, r3, #2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d011      	beq.n	8005f58 <HAL_UART_IRQHandler+0xf8>
 8005f34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f38:	f003 0301 	and.w	r3, r3, #1
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d00b      	beq.n	8005f58 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2202      	movs	r2, #2
 8005f46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f4e:	f043 0204 	orr.w	r2, r3, #4
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f5c:	f003 0304 	and.w	r3, r3, #4
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d011      	beq.n	8005f88 <HAL_UART_IRQHandler+0x128>
 8005f64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00b      	beq.n	8005f88 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2204      	movs	r2, #4
 8005f76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f7e:	f043 0202 	orr.w	r2, r3, #2
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005f88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f8c:	f003 0308 	and.w	r3, r3, #8
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d017      	beq.n	8005fc4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005f94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f98:	f003 0320 	and.w	r3, r3, #32
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d105      	bne.n	8005fac <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005fa0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005fa4:	4b5c      	ldr	r3, [pc, #368]	@ (8006118 <HAL_UART_IRQHandler+0x2b8>)
 8005fa6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d00b      	beq.n	8005fc4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2208      	movs	r2, #8
 8005fb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fba:	f043 0208 	orr.w	r2, r3, #8
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005fc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d012      	beq.n	8005ff6 <HAL_UART_IRQHandler+0x196>
 8005fd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fd4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d00c      	beq.n	8005ff6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005fe4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fec:	f043 0220 	orr.w	r2, r3, #32
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	f000 8249 	beq.w	8006494 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006006:	f003 0320 	and.w	r3, r3, #32
 800600a:	2b00      	cmp	r3, #0
 800600c:	d013      	beq.n	8006036 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800600e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006012:	f003 0320 	and.w	r3, r3, #32
 8006016:	2b00      	cmp	r3, #0
 8006018:	d105      	bne.n	8006026 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800601a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800601e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d007      	beq.n	8006036 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800602a:	2b00      	cmp	r3, #0
 800602c:	d003      	beq.n	8006036 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800603c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800604a:	2b40      	cmp	r3, #64	@ 0x40
 800604c:	d005      	beq.n	800605a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800604e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006052:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006056:	2b00      	cmp	r3, #0
 8006058:	d054      	beq.n	8006104 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 fef9 	bl	8006e52 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800606a:	2b40      	cmp	r3, #64	@ 0x40
 800606c:	d146      	bne.n	80060fc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	3308      	adds	r3, #8
 8006074:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006078:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800607c:	e853 3f00 	ldrex	r3, [r3]
 8006080:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006084:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006088:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800608c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	3308      	adds	r3, #8
 8006096:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800609a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800609e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80060a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80060aa:	e841 2300 	strex	r3, r2, [r1]
 80060ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80060b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d1d9      	bne.n	800606e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d017      	beq.n	80060f4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060ca:	4a15      	ldr	r2, [pc, #84]	@ (8006120 <HAL_UART_IRQHandler+0x2c0>)
 80060cc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060d4:	4618      	mov	r0, r3
 80060d6:	f7fb fdcf 	bl	8001c78 <HAL_DMA_Abort_IT>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d019      	beq.n	8006114 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80060ee:	4610      	mov	r0, r2
 80060f0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060f2:	e00f      	b.n	8006114 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 f9e1 	bl	80064bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060fa:	e00b      	b.n	8006114 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 f9dd 	bl	80064bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006102:	e007      	b.n	8006114 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f000 f9d9 	bl	80064bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006112:	e1bf      	b.n	8006494 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006114:	bf00      	nop
    return;
 8006116:	e1bd      	b.n	8006494 <HAL_UART_IRQHandler+0x634>
 8006118:	10000001 	.word	0x10000001
 800611c:	04000120 	.word	0x04000120
 8006120:	08006f1f 	.word	0x08006f1f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006128:	2b01      	cmp	r3, #1
 800612a:	f040 8153 	bne.w	80063d4 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800612e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006132:	f003 0310 	and.w	r3, r3, #16
 8006136:	2b00      	cmp	r3, #0
 8006138:	f000 814c 	beq.w	80063d4 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800613c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006140:	f003 0310 	and.w	r3, r3, #16
 8006144:	2b00      	cmp	r3, #0
 8006146:	f000 8145 	beq.w	80063d4 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2210      	movs	r2, #16
 8006150:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800615c:	2b40      	cmp	r3, #64	@ 0x40
 800615e:	f040 80bb 	bne.w	80062d8 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006170:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006174:	2b00      	cmp	r3, #0
 8006176:	f000 818f 	beq.w	8006498 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006180:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006184:	429a      	cmp	r2, r3
 8006186:	f080 8187 	bcs.w	8006498 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006190:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0320 	and.w	r3, r3, #32
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	f040 8087 	bne.w	80062b6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80061b4:	e853 3f00 	ldrex	r3, [r3]
 80061b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80061bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80061c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	461a      	mov	r2, r3
 80061ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80061d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80061d6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80061de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80061e2:	e841 2300 	strex	r3, r2, [r1]
 80061e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80061ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d1da      	bne.n	80061a8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	3308      	adds	r3, #8
 80061f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061fc:	e853 3f00 	ldrex	r3, [r3]
 8006200:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006202:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006204:	f023 0301 	bic.w	r3, r3, #1
 8006208:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	3308      	adds	r3, #8
 8006212:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006216:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800621a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800621c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800621e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006222:	e841 2300 	strex	r3, r2, [r1]
 8006226:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006228:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800622a:	2b00      	cmp	r3, #0
 800622c:	d1e1      	bne.n	80061f2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	3308      	adds	r3, #8
 8006234:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006236:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006238:	e853 3f00 	ldrex	r3, [r3]
 800623c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800623e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006244:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	3308      	adds	r3, #8
 800624e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006252:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006254:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006256:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006258:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800625a:	e841 2300 	strex	r3, r2, [r1]
 800625e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006260:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1e3      	bne.n	800622e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2220      	movs	r2, #32
 800626a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800627a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800627c:	e853 3f00 	ldrex	r3, [r3]
 8006280:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006282:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006284:	f023 0310 	bic.w	r3, r3, #16
 8006288:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	461a      	mov	r2, r3
 8006292:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006296:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006298:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800629c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800629e:	e841 2300 	strex	r3, r2, [r1]
 80062a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80062a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d1e4      	bne.n	8006274 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062b0:	4618      	mov	r0, r3
 80062b2:	f7fb fc88 	bl	8001bc6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2202      	movs	r2, #2
 80062ba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	1ad3      	subs	r3, r2, r3
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	4619      	mov	r1, r3
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 f8fd 	bl	80064d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80062d6:	e0df      	b.n	8006498 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80062f2:	b29b      	uxth	r3, r3
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	f000 80d1 	beq.w	800649c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80062fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80062fe:	2b00      	cmp	r3, #0
 8006300:	f000 80cc 	beq.w	800649c <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800630c:	e853 3f00 	ldrex	r3, [r3]
 8006310:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006314:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006318:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	461a      	mov	r2, r3
 8006322:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006326:	647b      	str	r3, [r7, #68]	@ 0x44
 8006328:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800632c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800632e:	e841 2300 	strex	r3, r2, [r1]
 8006332:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006334:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1e4      	bne.n	8006304 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	3308      	adds	r3, #8
 8006340:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006344:	e853 3f00 	ldrex	r3, [r3]
 8006348:	623b      	str	r3, [r7, #32]
   return(result);
 800634a:	6a3b      	ldr	r3, [r7, #32]
 800634c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006350:	f023 0301 	bic.w	r3, r3, #1
 8006354:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	3308      	adds	r3, #8
 800635e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006362:	633a      	str	r2, [r7, #48]	@ 0x30
 8006364:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006366:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006368:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800636a:	e841 2300 	strex	r3, r2, [r1]
 800636e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1e1      	bne.n	800633a <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2220      	movs	r2, #32
 800637a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	e853 3f00 	ldrex	r3, [r3]
 8006396:	60fb      	str	r3, [r7, #12]
   return(result);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f023 0310 	bic.w	r3, r3, #16
 800639e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	461a      	mov	r2, r3
 80063a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80063ac:	61fb      	str	r3, [r7, #28]
 80063ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b0:	69b9      	ldr	r1, [r7, #24]
 80063b2:	69fa      	ldr	r2, [r7, #28]
 80063b4:	e841 2300 	strex	r3, r2, [r1]
 80063b8:	617b      	str	r3, [r7, #20]
   return(result);
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d1e4      	bne.n	800638a <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2202      	movs	r2, #2
 80063c4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80063ca:	4619      	mov	r1, r3
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 f87f 	bl	80064d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80063d2:	e063      	b.n	800649c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80063d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d00e      	beq.n	80063fe <HAL_UART_IRQHandler+0x59e>
 80063e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d008      	beq.n	80063fe <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80063f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 fdd2 	bl	8006fa0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80063fc:	e051      	b.n	80064a2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80063fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006406:	2b00      	cmp	r3, #0
 8006408:	d014      	beq.n	8006434 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800640a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800640e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006412:	2b00      	cmp	r3, #0
 8006414:	d105      	bne.n	8006422 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006416:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800641a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d008      	beq.n	8006434 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006426:	2b00      	cmp	r3, #0
 8006428:	d03a      	beq.n	80064a0 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	4798      	blx	r3
    }
    return;
 8006432:	e035      	b.n	80064a0 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006434:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006438:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800643c:	2b00      	cmp	r3, #0
 800643e:	d009      	beq.n	8006454 <HAL_UART_IRQHandler+0x5f4>
 8006440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006448:	2b00      	cmp	r3, #0
 800644a:	d003      	beq.n	8006454 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 fd7c 	bl	8006f4a <UART_EndTransmit_IT>
    return;
 8006452:	e026      	b.n	80064a2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006458:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d009      	beq.n	8006474 <HAL_UART_IRQHandler+0x614>
 8006460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006464:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d003      	beq.n	8006474 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 fdab 	bl	8006fc8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006472:	e016      	b.n	80064a2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006478:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800647c:	2b00      	cmp	r3, #0
 800647e:	d010      	beq.n	80064a2 <HAL_UART_IRQHandler+0x642>
 8006480:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006484:	2b00      	cmp	r3, #0
 8006486:	da0c      	bge.n	80064a2 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f000 fd93 	bl	8006fb4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800648e:	e008      	b.n	80064a2 <HAL_UART_IRQHandler+0x642>
      return;
 8006490:	bf00      	nop
 8006492:	e006      	b.n	80064a2 <HAL_UART_IRQHandler+0x642>
    return;
 8006494:	bf00      	nop
 8006496:	e004      	b.n	80064a2 <HAL_UART_IRQHandler+0x642>
      return;
 8006498:	bf00      	nop
 800649a:	e002      	b.n	80064a2 <HAL_UART_IRQHandler+0x642>
      return;
 800649c:	bf00      	nop
 800649e:	e000      	b.n	80064a2 <HAL_UART_IRQHandler+0x642>
    return;
 80064a0:	bf00      	nop
  }
}
 80064a2:	37e8      	adds	r7, #232	@ 0xe8
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b083      	sub	sp, #12
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80064b0:	bf00      	nop
 80064b2:	370c      	adds	r7, #12
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80064c4:	bf00      	nop
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	460b      	mov	r3, r1
 80064da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064ec:	b08c      	sub	sp, #48	@ 0x30
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80064f2:	2300      	movs	r3, #0
 80064f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	689a      	ldr	r2, [r3, #8]
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	691b      	ldr	r3, [r3, #16]
 8006500:	431a      	orrs	r2, r3
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	431a      	orrs	r2, r3
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	69db      	ldr	r3, [r3, #28]
 800650c:	4313      	orrs	r3, r2
 800650e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	4baa      	ldr	r3, [pc, #680]	@ (80067c0 <UART_SetConfig+0x2d8>)
 8006518:	4013      	ands	r3, r2
 800651a:	697a      	ldr	r2, [r7, #20]
 800651c:	6812      	ldr	r2, [r2, #0]
 800651e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006520:	430b      	orrs	r3, r1
 8006522:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	68da      	ldr	r2, [r3, #12]
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	430a      	orrs	r2, r1
 8006538:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	699b      	ldr	r3, [r3, #24]
 800653e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a9f      	ldr	r2, [pc, #636]	@ (80067c4 <UART_SetConfig+0x2dc>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d004      	beq.n	8006554 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	6a1b      	ldr	r3, [r3, #32]
 800654e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006550:	4313      	orrs	r3, r2
 8006552:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800655e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006562:	697a      	ldr	r2, [r7, #20]
 8006564:	6812      	ldr	r2, [r2, #0]
 8006566:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006568:	430b      	orrs	r3, r1
 800656a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006572:	f023 010f 	bic.w	r1, r3, #15
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	430a      	orrs	r2, r1
 8006580:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a90      	ldr	r2, [pc, #576]	@ (80067c8 <UART_SetConfig+0x2e0>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d125      	bne.n	80065d8 <UART_SetConfig+0xf0>
 800658c:	4b8f      	ldr	r3, [pc, #572]	@ (80067cc <UART_SetConfig+0x2e4>)
 800658e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006592:	f003 0303 	and.w	r3, r3, #3
 8006596:	2b03      	cmp	r3, #3
 8006598:	d81a      	bhi.n	80065d0 <UART_SetConfig+0xe8>
 800659a:	a201      	add	r2, pc, #4	@ (adr r2, 80065a0 <UART_SetConfig+0xb8>)
 800659c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a0:	080065b1 	.word	0x080065b1
 80065a4:	080065c1 	.word	0x080065c1
 80065a8:	080065b9 	.word	0x080065b9
 80065ac:	080065c9 	.word	0x080065c9
 80065b0:	2301      	movs	r3, #1
 80065b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065b6:	e116      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80065b8:	2302      	movs	r3, #2
 80065ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065be:	e112      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80065c0:	2304      	movs	r3, #4
 80065c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065c6:	e10e      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80065c8:	2308      	movs	r3, #8
 80065ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ce:	e10a      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80065d0:	2310      	movs	r3, #16
 80065d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065d6:	e106      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a7c      	ldr	r2, [pc, #496]	@ (80067d0 <UART_SetConfig+0x2e8>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d138      	bne.n	8006654 <UART_SetConfig+0x16c>
 80065e2:	4b7a      	ldr	r3, [pc, #488]	@ (80067cc <UART_SetConfig+0x2e4>)
 80065e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065e8:	f003 030c 	and.w	r3, r3, #12
 80065ec:	2b0c      	cmp	r3, #12
 80065ee:	d82d      	bhi.n	800664c <UART_SetConfig+0x164>
 80065f0:	a201      	add	r2, pc, #4	@ (adr r2, 80065f8 <UART_SetConfig+0x110>)
 80065f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f6:	bf00      	nop
 80065f8:	0800662d 	.word	0x0800662d
 80065fc:	0800664d 	.word	0x0800664d
 8006600:	0800664d 	.word	0x0800664d
 8006604:	0800664d 	.word	0x0800664d
 8006608:	0800663d 	.word	0x0800663d
 800660c:	0800664d 	.word	0x0800664d
 8006610:	0800664d 	.word	0x0800664d
 8006614:	0800664d 	.word	0x0800664d
 8006618:	08006635 	.word	0x08006635
 800661c:	0800664d 	.word	0x0800664d
 8006620:	0800664d 	.word	0x0800664d
 8006624:	0800664d 	.word	0x0800664d
 8006628:	08006645 	.word	0x08006645
 800662c:	2300      	movs	r3, #0
 800662e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006632:	e0d8      	b.n	80067e6 <UART_SetConfig+0x2fe>
 8006634:	2302      	movs	r3, #2
 8006636:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800663a:	e0d4      	b.n	80067e6 <UART_SetConfig+0x2fe>
 800663c:	2304      	movs	r3, #4
 800663e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006642:	e0d0      	b.n	80067e6 <UART_SetConfig+0x2fe>
 8006644:	2308      	movs	r3, #8
 8006646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800664a:	e0cc      	b.n	80067e6 <UART_SetConfig+0x2fe>
 800664c:	2310      	movs	r3, #16
 800664e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006652:	e0c8      	b.n	80067e6 <UART_SetConfig+0x2fe>
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a5e      	ldr	r2, [pc, #376]	@ (80067d4 <UART_SetConfig+0x2ec>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d125      	bne.n	80066aa <UART_SetConfig+0x1c2>
 800665e:	4b5b      	ldr	r3, [pc, #364]	@ (80067cc <UART_SetConfig+0x2e4>)
 8006660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006664:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006668:	2b30      	cmp	r3, #48	@ 0x30
 800666a:	d016      	beq.n	800669a <UART_SetConfig+0x1b2>
 800666c:	2b30      	cmp	r3, #48	@ 0x30
 800666e:	d818      	bhi.n	80066a2 <UART_SetConfig+0x1ba>
 8006670:	2b20      	cmp	r3, #32
 8006672:	d00a      	beq.n	800668a <UART_SetConfig+0x1a2>
 8006674:	2b20      	cmp	r3, #32
 8006676:	d814      	bhi.n	80066a2 <UART_SetConfig+0x1ba>
 8006678:	2b00      	cmp	r3, #0
 800667a:	d002      	beq.n	8006682 <UART_SetConfig+0x19a>
 800667c:	2b10      	cmp	r3, #16
 800667e:	d008      	beq.n	8006692 <UART_SetConfig+0x1aa>
 8006680:	e00f      	b.n	80066a2 <UART_SetConfig+0x1ba>
 8006682:	2300      	movs	r3, #0
 8006684:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006688:	e0ad      	b.n	80067e6 <UART_SetConfig+0x2fe>
 800668a:	2302      	movs	r3, #2
 800668c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006690:	e0a9      	b.n	80067e6 <UART_SetConfig+0x2fe>
 8006692:	2304      	movs	r3, #4
 8006694:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006698:	e0a5      	b.n	80067e6 <UART_SetConfig+0x2fe>
 800669a:	2308      	movs	r3, #8
 800669c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066a0:	e0a1      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80066a2:	2310      	movs	r3, #16
 80066a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066a8:	e09d      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a4a      	ldr	r2, [pc, #296]	@ (80067d8 <UART_SetConfig+0x2f0>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d125      	bne.n	8006700 <UART_SetConfig+0x218>
 80066b4:	4b45      	ldr	r3, [pc, #276]	@ (80067cc <UART_SetConfig+0x2e4>)
 80066b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066ba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80066be:	2bc0      	cmp	r3, #192	@ 0xc0
 80066c0:	d016      	beq.n	80066f0 <UART_SetConfig+0x208>
 80066c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80066c4:	d818      	bhi.n	80066f8 <UART_SetConfig+0x210>
 80066c6:	2b80      	cmp	r3, #128	@ 0x80
 80066c8:	d00a      	beq.n	80066e0 <UART_SetConfig+0x1f8>
 80066ca:	2b80      	cmp	r3, #128	@ 0x80
 80066cc:	d814      	bhi.n	80066f8 <UART_SetConfig+0x210>
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d002      	beq.n	80066d8 <UART_SetConfig+0x1f0>
 80066d2:	2b40      	cmp	r3, #64	@ 0x40
 80066d4:	d008      	beq.n	80066e8 <UART_SetConfig+0x200>
 80066d6:	e00f      	b.n	80066f8 <UART_SetConfig+0x210>
 80066d8:	2300      	movs	r3, #0
 80066da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066de:	e082      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80066e0:	2302      	movs	r3, #2
 80066e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066e6:	e07e      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80066e8:	2304      	movs	r3, #4
 80066ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066ee:	e07a      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80066f0:	2308      	movs	r3, #8
 80066f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066f6:	e076      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80066f8:	2310      	movs	r3, #16
 80066fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066fe:	e072      	b.n	80067e6 <UART_SetConfig+0x2fe>
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a35      	ldr	r2, [pc, #212]	@ (80067dc <UART_SetConfig+0x2f4>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d12a      	bne.n	8006760 <UART_SetConfig+0x278>
 800670a:	4b30      	ldr	r3, [pc, #192]	@ (80067cc <UART_SetConfig+0x2e4>)
 800670c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006710:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006714:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006718:	d01a      	beq.n	8006750 <UART_SetConfig+0x268>
 800671a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800671e:	d81b      	bhi.n	8006758 <UART_SetConfig+0x270>
 8006720:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006724:	d00c      	beq.n	8006740 <UART_SetConfig+0x258>
 8006726:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800672a:	d815      	bhi.n	8006758 <UART_SetConfig+0x270>
 800672c:	2b00      	cmp	r3, #0
 800672e:	d003      	beq.n	8006738 <UART_SetConfig+0x250>
 8006730:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006734:	d008      	beq.n	8006748 <UART_SetConfig+0x260>
 8006736:	e00f      	b.n	8006758 <UART_SetConfig+0x270>
 8006738:	2300      	movs	r3, #0
 800673a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800673e:	e052      	b.n	80067e6 <UART_SetConfig+0x2fe>
 8006740:	2302      	movs	r3, #2
 8006742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006746:	e04e      	b.n	80067e6 <UART_SetConfig+0x2fe>
 8006748:	2304      	movs	r3, #4
 800674a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800674e:	e04a      	b.n	80067e6 <UART_SetConfig+0x2fe>
 8006750:	2308      	movs	r3, #8
 8006752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006756:	e046      	b.n	80067e6 <UART_SetConfig+0x2fe>
 8006758:	2310      	movs	r3, #16
 800675a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800675e:	e042      	b.n	80067e6 <UART_SetConfig+0x2fe>
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a17      	ldr	r2, [pc, #92]	@ (80067c4 <UART_SetConfig+0x2dc>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d13a      	bne.n	80067e0 <UART_SetConfig+0x2f8>
 800676a:	4b18      	ldr	r3, [pc, #96]	@ (80067cc <UART_SetConfig+0x2e4>)
 800676c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006770:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006774:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006778:	d01a      	beq.n	80067b0 <UART_SetConfig+0x2c8>
 800677a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800677e:	d81b      	bhi.n	80067b8 <UART_SetConfig+0x2d0>
 8006780:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006784:	d00c      	beq.n	80067a0 <UART_SetConfig+0x2b8>
 8006786:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800678a:	d815      	bhi.n	80067b8 <UART_SetConfig+0x2d0>
 800678c:	2b00      	cmp	r3, #0
 800678e:	d003      	beq.n	8006798 <UART_SetConfig+0x2b0>
 8006790:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006794:	d008      	beq.n	80067a8 <UART_SetConfig+0x2c0>
 8006796:	e00f      	b.n	80067b8 <UART_SetConfig+0x2d0>
 8006798:	2300      	movs	r3, #0
 800679a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800679e:	e022      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80067a0:	2302      	movs	r3, #2
 80067a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067a6:	e01e      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80067a8:	2304      	movs	r3, #4
 80067aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067ae:	e01a      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80067b0:	2308      	movs	r3, #8
 80067b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067b6:	e016      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80067b8:	2310      	movs	r3, #16
 80067ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067be:	e012      	b.n	80067e6 <UART_SetConfig+0x2fe>
 80067c0:	cfff69f3 	.word	0xcfff69f3
 80067c4:	40008000 	.word	0x40008000
 80067c8:	40013800 	.word	0x40013800
 80067cc:	40021000 	.word	0x40021000
 80067d0:	40004400 	.word	0x40004400
 80067d4:	40004800 	.word	0x40004800
 80067d8:	40004c00 	.word	0x40004c00
 80067dc:	40005000 	.word	0x40005000
 80067e0:	2310      	movs	r3, #16
 80067e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4aae      	ldr	r2, [pc, #696]	@ (8006aa4 <UART_SetConfig+0x5bc>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	f040 8097 	bne.w	8006920 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80067f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80067f6:	2b08      	cmp	r3, #8
 80067f8:	d823      	bhi.n	8006842 <UART_SetConfig+0x35a>
 80067fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006800 <UART_SetConfig+0x318>)
 80067fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006800:	08006825 	.word	0x08006825
 8006804:	08006843 	.word	0x08006843
 8006808:	0800682d 	.word	0x0800682d
 800680c:	08006843 	.word	0x08006843
 8006810:	08006833 	.word	0x08006833
 8006814:	08006843 	.word	0x08006843
 8006818:	08006843 	.word	0x08006843
 800681c:	08006843 	.word	0x08006843
 8006820:	0800683b 	.word	0x0800683b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006824:	f7fc f9b2 	bl	8002b8c <HAL_RCC_GetPCLK1Freq>
 8006828:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800682a:	e010      	b.n	800684e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800682c:	4b9e      	ldr	r3, [pc, #632]	@ (8006aa8 <UART_SetConfig+0x5c0>)
 800682e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006830:	e00d      	b.n	800684e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006832:	f7fc f93d 	bl	8002ab0 <HAL_RCC_GetSysClockFreq>
 8006836:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006838:	e009      	b.n	800684e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800683a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800683e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006840:	e005      	b.n	800684e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006842:	2300      	movs	r3, #0
 8006844:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006846:	2301      	movs	r3, #1
 8006848:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800684c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800684e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006850:	2b00      	cmp	r3, #0
 8006852:	f000 8130 	beq.w	8006ab6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800685a:	4a94      	ldr	r2, [pc, #592]	@ (8006aac <UART_SetConfig+0x5c4>)
 800685c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006860:	461a      	mov	r2, r3
 8006862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006864:	fbb3 f3f2 	udiv	r3, r3, r2
 8006868:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	685a      	ldr	r2, [r3, #4]
 800686e:	4613      	mov	r3, r2
 8006870:	005b      	lsls	r3, r3, #1
 8006872:	4413      	add	r3, r2
 8006874:	69ba      	ldr	r2, [r7, #24]
 8006876:	429a      	cmp	r2, r3
 8006878:	d305      	bcc.n	8006886 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006880:	69ba      	ldr	r2, [r7, #24]
 8006882:	429a      	cmp	r2, r3
 8006884:	d903      	bls.n	800688e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800688c:	e113      	b.n	8006ab6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800688e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006890:	2200      	movs	r2, #0
 8006892:	60bb      	str	r3, [r7, #8]
 8006894:	60fa      	str	r2, [r7, #12]
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800689a:	4a84      	ldr	r2, [pc, #528]	@ (8006aac <UART_SetConfig+0x5c4>)
 800689c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	2200      	movs	r2, #0
 80068a4:	603b      	str	r3, [r7, #0]
 80068a6:	607a      	str	r2, [r7, #4]
 80068a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80068b0:	f7f9 fd1e 	bl	80002f0 <__aeabi_uldivmod>
 80068b4:	4602      	mov	r2, r0
 80068b6:	460b      	mov	r3, r1
 80068b8:	4610      	mov	r0, r2
 80068ba:	4619      	mov	r1, r3
 80068bc:	f04f 0200 	mov.w	r2, #0
 80068c0:	f04f 0300 	mov.w	r3, #0
 80068c4:	020b      	lsls	r3, r1, #8
 80068c6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80068ca:	0202      	lsls	r2, r0, #8
 80068cc:	6979      	ldr	r1, [r7, #20]
 80068ce:	6849      	ldr	r1, [r1, #4]
 80068d0:	0849      	lsrs	r1, r1, #1
 80068d2:	2000      	movs	r0, #0
 80068d4:	460c      	mov	r4, r1
 80068d6:	4605      	mov	r5, r0
 80068d8:	eb12 0804 	adds.w	r8, r2, r4
 80068dc:	eb43 0905 	adc.w	r9, r3, r5
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	469a      	mov	sl, r3
 80068e8:	4693      	mov	fp, r2
 80068ea:	4652      	mov	r2, sl
 80068ec:	465b      	mov	r3, fp
 80068ee:	4640      	mov	r0, r8
 80068f0:	4649      	mov	r1, r9
 80068f2:	f7f9 fcfd 	bl	80002f0 <__aeabi_uldivmod>
 80068f6:	4602      	mov	r2, r0
 80068f8:	460b      	mov	r3, r1
 80068fa:	4613      	mov	r3, r2
 80068fc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80068fe:	6a3b      	ldr	r3, [r7, #32]
 8006900:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006904:	d308      	bcc.n	8006918 <UART_SetConfig+0x430>
 8006906:	6a3b      	ldr	r3, [r7, #32]
 8006908:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800690c:	d204      	bcs.n	8006918 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	6a3a      	ldr	r2, [r7, #32]
 8006914:	60da      	str	r2, [r3, #12]
 8006916:	e0ce      	b.n	8006ab6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800691e:	e0ca      	b.n	8006ab6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	69db      	ldr	r3, [r3, #28]
 8006924:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006928:	d166      	bne.n	80069f8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800692a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800692e:	2b08      	cmp	r3, #8
 8006930:	d827      	bhi.n	8006982 <UART_SetConfig+0x49a>
 8006932:	a201      	add	r2, pc, #4	@ (adr r2, 8006938 <UART_SetConfig+0x450>)
 8006934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006938:	0800695d 	.word	0x0800695d
 800693c:	08006965 	.word	0x08006965
 8006940:	0800696d 	.word	0x0800696d
 8006944:	08006983 	.word	0x08006983
 8006948:	08006973 	.word	0x08006973
 800694c:	08006983 	.word	0x08006983
 8006950:	08006983 	.word	0x08006983
 8006954:	08006983 	.word	0x08006983
 8006958:	0800697b 	.word	0x0800697b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800695c:	f7fc f916 	bl	8002b8c <HAL_RCC_GetPCLK1Freq>
 8006960:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006962:	e014      	b.n	800698e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006964:	f7fc f928 	bl	8002bb8 <HAL_RCC_GetPCLK2Freq>
 8006968:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800696a:	e010      	b.n	800698e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800696c:	4b4e      	ldr	r3, [pc, #312]	@ (8006aa8 <UART_SetConfig+0x5c0>)
 800696e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006970:	e00d      	b.n	800698e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006972:	f7fc f89d 	bl	8002ab0 <HAL_RCC_GetSysClockFreq>
 8006976:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006978:	e009      	b.n	800698e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800697a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800697e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006980:	e005      	b.n	800698e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006982:	2300      	movs	r3, #0
 8006984:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800698c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800698e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006990:	2b00      	cmp	r3, #0
 8006992:	f000 8090 	beq.w	8006ab6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800699a:	4a44      	ldr	r2, [pc, #272]	@ (8006aac <UART_SetConfig+0x5c4>)
 800699c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80069a0:	461a      	mov	r2, r3
 80069a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80069a8:	005a      	lsls	r2, r3, #1
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	085b      	lsrs	r3, r3, #1
 80069b0:	441a      	add	r2, r3
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80069ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069bc:	6a3b      	ldr	r3, [r7, #32]
 80069be:	2b0f      	cmp	r3, #15
 80069c0:	d916      	bls.n	80069f0 <UART_SetConfig+0x508>
 80069c2:	6a3b      	ldr	r3, [r7, #32]
 80069c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069c8:	d212      	bcs.n	80069f0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069ca:	6a3b      	ldr	r3, [r7, #32]
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	f023 030f 	bic.w	r3, r3, #15
 80069d2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069d4:	6a3b      	ldr	r3, [r7, #32]
 80069d6:	085b      	lsrs	r3, r3, #1
 80069d8:	b29b      	uxth	r3, r3
 80069da:	f003 0307 	and.w	r3, r3, #7
 80069de:	b29a      	uxth	r2, r3
 80069e0:	8bfb      	ldrh	r3, [r7, #30]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	8bfa      	ldrh	r2, [r7, #30]
 80069ec:	60da      	str	r2, [r3, #12]
 80069ee:	e062      	b.n	8006ab6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80069f6:	e05e      	b.n	8006ab6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069f8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80069fc:	2b08      	cmp	r3, #8
 80069fe:	d828      	bhi.n	8006a52 <UART_SetConfig+0x56a>
 8006a00:	a201      	add	r2, pc, #4	@ (adr r2, 8006a08 <UART_SetConfig+0x520>)
 8006a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a06:	bf00      	nop
 8006a08:	08006a2d 	.word	0x08006a2d
 8006a0c:	08006a35 	.word	0x08006a35
 8006a10:	08006a3d 	.word	0x08006a3d
 8006a14:	08006a53 	.word	0x08006a53
 8006a18:	08006a43 	.word	0x08006a43
 8006a1c:	08006a53 	.word	0x08006a53
 8006a20:	08006a53 	.word	0x08006a53
 8006a24:	08006a53 	.word	0x08006a53
 8006a28:	08006a4b 	.word	0x08006a4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a2c:	f7fc f8ae 	bl	8002b8c <HAL_RCC_GetPCLK1Freq>
 8006a30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a32:	e014      	b.n	8006a5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a34:	f7fc f8c0 	bl	8002bb8 <HAL_RCC_GetPCLK2Freq>
 8006a38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a3a:	e010      	b.n	8006a5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8006aa8 <UART_SetConfig+0x5c0>)
 8006a3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a40:	e00d      	b.n	8006a5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a42:	f7fc f835 	bl	8002ab0 <HAL_RCC_GetSysClockFreq>
 8006a46:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a48:	e009      	b.n	8006a5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a50:	e005      	b.n	8006a5e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006a52:	2300      	movs	r3, #0
 8006a54:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006a5c:	bf00      	nop
    }

    if (pclk != 0U)
 8006a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d028      	beq.n	8006ab6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a68:	4a10      	ldr	r2, [pc, #64]	@ (8006aac <UART_SetConfig+0x5c4>)
 8006a6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a6e:	461a      	mov	r2, r3
 8006a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a72:	fbb3 f2f2 	udiv	r2, r3, r2
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	085b      	lsrs	r3, r3, #1
 8006a7c:	441a      	add	r2, r3
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a86:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a88:	6a3b      	ldr	r3, [r7, #32]
 8006a8a:	2b0f      	cmp	r3, #15
 8006a8c:	d910      	bls.n	8006ab0 <UART_SetConfig+0x5c8>
 8006a8e:	6a3b      	ldr	r3, [r7, #32]
 8006a90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a94:	d20c      	bcs.n	8006ab0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a96:	6a3b      	ldr	r3, [r7, #32]
 8006a98:	b29a      	uxth	r2, r3
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	60da      	str	r2, [r3, #12]
 8006aa0:	e009      	b.n	8006ab6 <UART_SetConfig+0x5ce>
 8006aa2:	bf00      	nop
 8006aa4:	40008000 	.word	0x40008000
 8006aa8:	00f42400 	.word	0x00f42400
 8006aac:	08007f20 	.word	0x08007f20
      }
      else
      {
        ret = HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006ad2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3730      	adds	r7, #48	@ 0x30
 8006ada:	46bd      	mov	sp, r7
 8006adc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006ae0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aec:	f003 0308 	and.w	r3, r3, #8
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d00a      	beq.n	8006b0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	430a      	orrs	r2, r1
 8006b08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b0e:	f003 0301 	and.w	r3, r3, #1
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00a      	beq.n	8006b2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	430a      	orrs	r2, r1
 8006b2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b30:	f003 0302 	and.w	r3, r3, #2
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d00a      	beq.n	8006b4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b52:	f003 0304 	and.w	r3, r3, #4
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00a      	beq.n	8006b70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	430a      	orrs	r2, r1
 8006b6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b74:	f003 0310 	and.w	r3, r3, #16
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00a      	beq.n	8006b92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	430a      	orrs	r2, r1
 8006b90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b96:	f003 0320 	and.w	r3, r3, #32
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d00a      	beq.n	8006bb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	430a      	orrs	r2, r1
 8006bb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d01a      	beq.n	8006bf6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	430a      	orrs	r2, r1
 8006bd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bde:	d10a      	bne.n	8006bf6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	430a      	orrs	r2, r1
 8006bf4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d00a      	beq.n	8006c18 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	430a      	orrs	r2, r1
 8006c16:	605a      	str	r2, [r3, #4]
  }
}
 8006c18:	bf00      	nop
 8006c1a:	370c      	adds	r7, #12
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b098      	sub	sp, #96	@ 0x60
 8006c28:	af02      	add	r7, sp, #8
 8006c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c34:	f7fa fe8a 	bl	800194c <HAL_GetTick>
 8006c38:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f003 0308 	and.w	r3, r3, #8
 8006c44:	2b08      	cmp	r3, #8
 8006c46:	d12f      	bne.n	8006ca8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c4c:	9300      	str	r3, [sp, #0]
 8006c4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c50:	2200      	movs	r2, #0
 8006c52:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 f88e 	bl	8006d78 <UART_WaitOnFlagUntilTimeout>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d022      	beq.n	8006ca8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c6a:	e853 3f00 	ldrex	r3, [r3]
 8006c6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c76:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c80:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c82:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c88:	e841 2300 	strex	r3, r2, [r1]
 8006c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1e6      	bne.n	8006c62 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2220      	movs	r2, #32
 8006c98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ca4:	2303      	movs	r3, #3
 8006ca6:	e063      	b.n	8006d70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0304 	and.w	r3, r3, #4
 8006cb2:	2b04      	cmp	r3, #4
 8006cb4:	d149      	bne.n	8006d4a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006cb6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006cba:	9300      	str	r3, [sp, #0]
 8006cbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 f857 	bl	8006d78 <UART_WaitOnFlagUntilTimeout>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d03c      	beq.n	8006d4a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd8:	e853 3f00 	ldrex	r3, [r3]
 8006cdc:	623b      	str	r3, [r7, #32]
   return(result);
 8006cde:	6a3b      	ldr	r3, [r7, #32]
 8006ce0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ce4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	461a      	mov	r2, r3
 8006cec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cee:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cf0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cf6:	e841 2300 	strex	r3, r2, [r1]
 8006cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d1e6      	bne.n	8006cd0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	3308      	adds	r3, #8
 8006d08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	e853 3f00 	ldrex	r3, [r3]
 8006d10:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f023 0301 	bic.w	r3, r3, #1
 8006d18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	3308      	adds	r3, #8
 8006d20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d22:	61fa      	str	r2, [r7, #28]
 8006d24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d26:	69b9      	ldr	r1, [r7, #24]
 8006d28:	69fa      	ldr	r2, [r7, #28]
 8006d2a:	e841 2300 	strex	r3, r2, [r1]
 8006d2e:	617b      	str	r3, [r7, #20]
   return(result);
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d1e5      	bne.n	8006d02 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2220      	movs	r2, #32
 8006d3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d46:	2303      	movs	r3, #3
 8006d48:	e012      	b.n	8006d70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2220      	movs	r2, #32
 8006d4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2220      	movs	r2, #32
 8006d56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d6e:	2300      	movs	r3, #0
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3758      	adds	r7, #88	@ 0x58
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	60f8      	str	r0, [r7, #12]
 8006d80:	60b9      	str	r1, [r7, #8]
 8006d82:	603b      	str	r3, [r7, #0]
 8006d84:	4613      	mov	r3, r2
 8006d86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d88:	e04f      	b.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d90:	d04b      	beq.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d92:	f7fa fddb 	bl	800194c <HAL_GetTick>
 8006d96:	4602      	mov	r2, r0
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	1ad3      	subs	r3, r2, r3
 8006d9c:	69ba      	ldr	r2, [r7, #24]
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d302      	bcc.n	8006da8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d101      	bne.n	8006dac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	e04e      	b.n	8006e4a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0304 	and.w	r3, r3, #4
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d037      	beq.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	2b80      	cmp	r3, #128	@ 0x80
 8006dbe:	d034      	beq.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	2b40      	cmp	r3, #64	@ 0x40
 8006dc4:	d031      	beq.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	69db      	ldr	r3, [r3, #28]
 8006dcc:	f003 0308 	and.w	r3, r3, #8
 8006dd0:	2b08      	cmp	r3, #8
 8006dd2:	d110      	bne.n	8006df6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	2208      	movs	r2, #8
 8006dda:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ddc:	68f8      	ldr	r0, [r7, #12]
 8006dde:	f000 f838 	bl	8006e52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2208      	movs	r2, #8
 8006de6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e029      	b.n	8006e4a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	69db      	ldr	r3, [r3, #28]
 8006dfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e04:	d111      	bne.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f000 f81e 	bl	8006e52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2220      	movs	r2, #32
 8006e1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006e26:	2303      	movs	r3, #3
 8006e28:	e00f      	b.n	8006e4a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	69da      	ldr	r2, [r3, #28]
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	4013      	ands	r3, r2
 8006e34:	68ba      	ldr	r2, [r7, #8]
 8006e36:	429a      	cmp	r2, r3
 8006e38:	bf0c      	ite	eq
 8006e3a:	2301      	moveq	r3, #1
 8006e3c:	2300      	movne	r3, #0
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	461a      	mov	r2, r3
 8006e42:	79fb      	ldrb	r3, [r7, #7]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d0a0      	beq.n	8006d8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3710      	adds	r7, #16
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}

08006e52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e52:	b480      	push	{r7}
 8006e54:	b095      	sub	sp, #84	@ 0x54
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e62:	e853 3f00 	ldrex	r3, [r3]
 8006e66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	461a      	mov	r2, r3
 8006e76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e78:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e7a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e80:	e841 2300 	strex	r3, r2, [r1]
 8006e84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d1e6      	bne.n	8006e5a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	3308      	adds	r3, #8
 8006e92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e94:	6a3b      	ldr	r3, [r7, #32]
 8006e96:	e853 3f00 	ldrex	r3, [r3]
 8006e9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ea2:	f023 0301 	bic.w	r3, r3, #1
 8006ea6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	3308      	adds	r3, #8
 8006eae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006eb0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006eb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006eb8:	e841 2300 	strex	r3, r2, [r1]
 8006ebc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d1e3      	bne.n	8006e8c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d118      	bne.n	8006efe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	e853 3f00 	ldrex	r3, [r3]
 8006ed8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	f023 0310 	bic.w	r3, r3, #16
 8006ee0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006eea:	61bb      	str	r3, [r7, #24]
 8006eec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eee:	6979      	ldr	r1, [r7, #20]
 8006ef0:	69ba      	ldr	r2, [r7, #24]
 8006ef2:	e841 2300 	strex	r3, r2, [r1]
 8006ef6:	613b      	str	r3, [r7, #16]
   return(result);
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d1e6      	bne.n	8006ecc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2220      	movs	r2, #32
 8006f02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006f12:	bf00      	nop
 8006f14:	3754      	adds	r7, #84	@ 0x54
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr

08006f1e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b084      	sub	sp, #16
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f2a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2200      	movs	r2, #0
 8006f38:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f3c:	68f8      	ldr	r0, [r7, #12]
 8006f3e:	f7ff fabd 	bl	80064bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f42:	bf00      	nop
 8006f44:	3710      	adds	r7, #16
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}

08006f4a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f4a:	b580      	push	{r7, lr}
 8006f4c:	b088      	sub	sp, #32
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	e853 3f00 	ldrex	r3, [r3]
 8006f5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f66:	61fb      	str	r3, [r7, #28]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	61bb      	str	r3, [r7, #24]
 8006f72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f74:	6979      	ldr	r1, [r7, #20]
 8006f76:	69ba      	ldr	r2, [r7, #24]
 8006f78:	e841 2300 	strex	r3, r2, [r1]
 8006f7c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d1e6      	bne.n	8006f52 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2220      	movs	r2, #32
 8006f88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f7ff fa88 	bl	80064a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f98:	bf00      	nop
 8006f9a:	3720      	adds	r7, #32
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006fa8:	bf00      	nop
 8006faa:	370c      	adds	r7, #12
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b083      	sub	sp, #12
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006fbc:	bf00      	nop
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b085      	sub	sp, #20
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d101      	bne.n	8006ff2 <HAL_UARTEx_DisableFifoMode+0x16>
 8006fee:	2302      	movs	r3, #2
 8006ff0:	e027      	b.n	8007042 <HAL_UARTEx_DisableFifoMode+0x66>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2224      	movs	r2, #36	@ 0x24
 8006ffe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f022 0201 	bic.w	r2, r2, #1
 8007018:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007020:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2200      	movs	r2, #0
 8007026:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	68fa      	ldr	r2, [r7, #12]
 800702e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2220      	movs	r2, #32
 8007034:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3714      	adds	r7, #20
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr

0800704e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800704e:	b580      	push	{r7, lr}
 8007050:	b084      	sub	sp, #16
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
 8007056:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800705e:	2b01      	cmp	r3, #1
 8007060:	d101      	bne.n	8007066 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007062:	2302      	movs	r3, #2
 8007064:	e02d      	b.n	80070c2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2201      	movs	r2, #1
 800706a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2224      	movs	r2, #36	@ 0x24
 8007072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f022 0201 	bic.w	r2, r2, #1
 800708c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	683a      	ldr	r2, [r7, #0]
 800709e:	430a      	orrs	r2, r1
 80070a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 f850 	bl	8007148 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	68fa      	ldr	r2, [r7, #12]
 80070ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2220      	movs	r2, #32
 80070b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2200      	movs	r2, #0
 80070bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3710      	adds	r7, #16
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}

080070ca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80070ca:	b580      	push	{r7, lr}
 80070cc:	b084      	sub	sp, #16
 80070ce:	af00      	add	r7, sp, #0
 80070d0:	6078      	str	r0, [r7, #4]
 80070d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d101      	bne.n	80070e2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80070de:	2302      	movs	r3, #2
 80070e0:	e02d      	b.n	800713e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2201      	movs	r2, #1
 80070e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2224      	movs	r2, #36	@ 0x24
 80070ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f022 0201 	bic.w	r2, r2, #1
 8007108:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	683a      	ldr	r2, [r7, #0]
 800711a:	430a      	orrs	r2, r1
 800711c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 f812 	bl	8007148 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	68fa      	ldr	r2, [r7, #12]
 800712a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2220      	movs	r2, #32
 8007130:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800713c:	2300      	movs	r3, #0
}
 800713e:	4618      	mov	r0, r3
 8007140:	3710      	adds	r7, #16
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
	...

08007148 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007148:	b480      	push	{r7}
 800714a:	b085      	sub	sp, #20
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007154:	2b00      	cmp	r3, #0
 8007156:	d108      	bne.n	800716a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007168:	e031      	b.n	80071ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800716a:	2308      	movs	r3, #8
 800716c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800716e:	2308      	movs	r3, #8
 8007170:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	0e5b      	lsrs	r3, r3, #25
 800717a:	b2db      	uxtb	r3, r3
 800717c:	f003 0307 	and.w	r3, r3, #7
 8007180:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	0f5b      	lsrs	r3, r3, #29
 800718a:	b2db      	uxtb	r3, r3
 800718c:	f003 0307 	and.w	r3, r3, #7
 8007190:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007192:	7bbb      	ldrb	r3, [r7, #14]
 8007194:	7b3a      	ldrb	r2, [r7, #12]
 8007196:	4911      	ldr	r1, [pc, #68]	@ (80071dc <UARTEx_SetNbDataToProcess+0x94>)
 8007198:	5c8a      	ldrb	r2, [r1, r2]
 800719a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800719e:	7b3a      	ldrb	r2, [r7, #12]
 80071a0:	490f      	ldr	r1, [pc, #60]	@ (80071e0 <UARTEx_SetNbDataToProcess+0x98>)
 80071a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80071a8:	b29a      	uxth	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071b0:	7bfb      	ldrb	r3, [r7, #15]
 80071b2:	7b7a      	ldrb	r2, [r7, #13]
 80071b4:	4909      	ldr	r1, [pc, #36]	@ (80071dc <UARTEx_SetNbDataToProcess+0x94>)
 80071b6:	5c8a      	ldrb	r2, [r1, r2]
 80071b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80071bc:	7b7a      	ldrb	r2, [r7, #13]
 80071be:	4908      	ldr	r1, [pc, #32]	@ (80071e0 <UARTEx_SetNbDataToProcess+0x98>)
 80071c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80071c6:	b29a      	uxth	r2, r3
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80071ce:	bf00      	nop
 80071d0:	3714      	adds	r7, #20
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop
 80071dc:	08007f38 	.word	0x08007f38
 80071e0:	08007f40 	.word	0x08007f40

080071e4 <malloc>:
 80071e4:	4b02      	ldr	r3, [pc, #8]	@ (80071f0 <malloc+0xc>)
 80071e6:	4601      	mov	r1, r0
 80071e8:	6818      	ldr	r0, [r3, #0]
 80071ea:	f000 b82d 	b.w	8007248 <_malloc_r>
 80071ee:	bf00      	nop
 80071f0:	2000002c 	.word	0x2000002c

080071f4 <free>:
 80071f4:	4b02      	ldr	r3, [pc, #8]	@ (8007200 <free+0xc>)
 80071f6:	4601      	mov	r1, r0
 80071f8:	6818      	ldr	r0, [r3, #0]
 80071fa:	f000 b935 	b.w	8007468 <_free_r>
 80071fe:	bf00      	nop
 8007200:	2000002c 	.word	0x2000002c

08007204 <sbrk_aligned>:
 8007204:	b570      	push	{r4, r5, r6, lr}
 8007206:	4e0f      	ldr	r6, [pc, #60]	@ (8007244 <sbrk_aligned+0x40>)
 8007208:	460c      	mov	r4, r1
 800720a:	6831      	ldr	r1, [r6, #0]
 800720c:	4605      	mov	r5, r0
 800720e:	b911      	cbnz	r1, 8007216 <sbrk_aligned+0x12>
 8007210:	f000 f8ee 	bl	80073f0 <_sbrk_r>
 8007214:	6030      	str	r0, [r6, #0]
 8007216:	4621      	mov	r1, r4
 8007218:	4628      	mov	r0, r5
 800721a:	f000 f8e9 	bl	80073f0 <_sbrk_r>
 800721e:	1c43      	adds	r3, r0, #1
 8007220:	d103      	bne.n	800722a <sbrk_aligned+0x26>
 8007222:	f04f 34ff 	mov.w	r4, #4294967295
 8007226:	4620      	mov	r0, r4
 8007228:	bd70      	pop	{r4, r5, r6, pc}
 800722a:	1cc4      	adds	r4, r0, #3
 800722c:	f024 0403 	bic.w	r4, r4, #3
 8007230:	42a0      	cmp	r0, r4
 8007232:	d0f8      	beq.n	8007226 <sbrk_aligned+0x22>
 8007234:	1a21      	subs	r1, r4, r0
 8007236:	4628      	mov	r0, r5
 8007238:	f000 f8da 	bl	80073f0 <_sbrk_r>
 800723c:	3001      	adds	r0, #1
 800723e:	d1f2      	bne.n	8007226 <sbrk_aligned+0x22>
 8007240:	e7ef      	b.n	8007222 <sbrk_aligned+0x1e>
 8007242:	bf00      	nop
 8007244:	20000358 	.word	0x20000358

08007248 <_malloc_r>:
 8007248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800724c:	1ccd      	adds	r5, r1, #3
 800724e:	f025 0503 	bic.w	r5, r5, #3
 8007252:	3508      	adds	r5, #8
 8007254:	2d0c      	cmp	r5, #12
 8007256:	bf38      	it	cc
 8007258:	250c      	movcc	r5, #12
 800725a:	2d00      	cmp	r5, #0
 800725c:	4606      	mov	r6, r0
 800725e:	db01      	blt.n	8007264 <_malloc_r+0x1c>
 8007260:	42a9      	cmp	r1, r5
 8007262:	d904      	bls.n	800726e <_malloc_r+0x26>
 8007264:	230c      	movs	r3, #12
 8007266:	6033      	str	r3, [r6, #0]
 8007268:	2000      	movs	r0, #0
 800726a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800726e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007344 <_malloc_r+0xfc>
 8007272:	f000 f869 	bl	8007348 <__malloc_lock>
 8007276:	f8d8 3000 	ldr.w	r3, [r8]
 800727a:	461c      	mov	r4, r3
 800727c:	bb44      	cbnz	r4, 80072d0 <_malloc_r+0x88>
 800727e:	4629      	mov	r1, r5
 8007280:	4630      	mov	r0, r6
 8007282:	f7ff ffbf 	bl	8007204 <sbrk_aligned>
 8007286:	1c43      	adds	r3, r0, #1
 8007288:	4604      	mov	r4, r0
 800728a:	d158      	bne.n	800733e <_malloc_r+0xf6>
 800728c:	f8d8 4000 	ldr.w	r4, [r8]
 8007290:	4627      	mov	r7, r4
 8007292:	2f00      	cmp	r7, #0
 8007294:	d143      	bne.n	800731e <_malloc_r+0xd6>
 8007296:	2c00      	cmp	r4, #0
 8007298:	d04b      	beq.n	8007332 <_malloc_r+0xea>
 800729a:	6823      	ldr	r3, [r4, #0]
 800729c:	4639      	mov	r1, r7
 800729e:	4630      	mov	r0, r6
 80072a0:	eb04 0903 	add.w	r9, r4, r3
 80072a4:	f000 f8a4 	bl	80073f0 <_sbrk_r>
 80072a8:	4581      	cmp	r9, r0
 80072aa:	d142      	bne.n	8007332 <_malloc_r+0xea>
 80072ac:	6821      	ldr	r1, [r4, #0]
 80072ae:	1a6d      	subs	r5, r5, r1
 80072b0:	4629      	mov	r1, r5
 80072b2:	4630      	mov	r0, r6
 80072b4:	f7ff ffa6 	bl	8007204 <sbrk_aligned>
 80072b8:	3001      	adds	r0, #1
 80072ba:	d03a      	beq.n	8007332 <_malloc_r+0xea>
 80072bc:	6823      	ldr	r3, [r4, #0]
 80072be:	442b      	add	r3, r5
 80072c0:	6023      	str	r3, [r4, #0]
 80072c2:	f8d8 3000 	ldr.w	r3, [r8]
 80072c6:	685a      	ldr	r2, [r3, #4]
 80072c8:	bb62      	cbnz	r2, 8007324 <_malloc_r+0xdc>
 80072ca:	f8c8 7000 	str.w	r7, [r8]
 80072ce:	e00f      	b.n	80072f0 <_malloc_r+0xa8>
 80072d0:	6822      	ldr	r2, [r4, #0]
 80072d2:	1b52      	subs	r2, r2, r5
 80072d4:	d420      	bmi.n	8007318 <_malloc_r+0xd0>
 80072d6:	2a0b      	cmp	r2, #11
 80072d8:	d917      	bls.n	800730a <_malloc_r+0xc2>
 80072da:	1961      	adds	r1, r4, r5
 80072dc:	42a3      	cmp	r3, r4
 80072de:	6025      	str	r5, [r4, #0]
 80072e0:	bf18      	it	ne
 80072e2:	6059      	strne	r1, [r3, #4]
 80072e4:	6863      	ldr	r3, [r4, #4]
 80072e6:	bf08      	it	eq
 80072e8:	f8c8 1000 	streq.w	r1, [r8]
 80072ec:	5162      	str	r2, [r4, r5]
 80072ee:	604b      	str	r3, [r1, #4]
 80072f0:	4630      	mov	r0, r6
 80072f2:	f000 f82f 	bl	8007354 <__malloc_unlock>
 80072f6:	f104 000b 	add.w	r0, r4, #11
 80072fa:	1d23      	adds	r3, r4, #4
 80072fc:	f020 0007 	bic.w	r0, r0, #7
 8007300:	1ac2      	subs	r2, r0, r3
 8007302:	bf1c      	itt	ne
 8007304:	1a1b      	subne	r3, r3, r0
 8007306:	50a3      	strne	r3, [r4, r2]
 8007308:	e7af      	b.n	800726a <_malloc_r+0x22>
 800730a:	6862      	ldr	r2, [r4, #4]
 800730c:	42a3      	cmp	r3, r4
 800730e:	bf0c      	ite	eq
 8007310:	f8c8 2000 	streq.w	r2, [r8]
 8007314:	605a      	strne	r2, [r3, #4]
 8007316:	e7eb      	b.n	80072f0 <_malloc_r+0xa8>
 8007318:	4623      	mov	r3, r4
 800731a:	6864      	ldr	r4, [r4, #4]
 800731c:	e7ae      	b.n	800727c <_malloc_r+0x34>
 800731e:	463c      	mov	r4, r7
 8007320:	687f      	ldr	r7, [r7, #4]
 8007322:	e7b6      	b.n	8007292 <_malloc_r+0x4a>
 8007324:	461a      	mov	r2, r3
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	42a3      	cmp	r3, r4
 800732a:	d1fb      	bne.n	8007324 <_malloc_r+0xdc>
 800732c:	2300      	movs	r3, #0
 800732e:	6053      	str	r3, [r2, #4]
 8007330:	e7de      	b.n	80072f0 <_malloc_r+0xa8>
 8007332:	230c      	movs	r3, #12
 8007334:	6033      	str	r3, [r6, #0]
 8007336:	4630      	mov	r0, r6
 8007338:	f000 f80c 	bl	8007354 <__malloc_unlock>
 800733c:	e794      	b.n	8007268 <_malloc_r+0x20>
 800733e:	6005      	str	r5, [r0, #0]
 8007340:	e7d6      	b.n	80072f0 <_malloc_r+0xa8>
 8007342:	bf00      	nop
 8007344:	2000035c 	.word	0x2000035c

08007348 <__malloc_lock>:
 8007348:	4801      	ldr	r0, [pc, #4]	@ (8007350 <__malloc_lock+0x8>)
 800734a:	f000 b88b 	b.w	8007464 <__retarget_lock_acquire_recursive>
 800734e:	bf00      	nop
 8007350:	2000049c 	.word	0x2000049c

08007354 <__malloc_unlock>:
 8007354:	4801      	ldr	r0, [pc, #4]	@ (800735c <__malloc_unlock+0x8>)
 8007356:	f000 b886 	b.w	8007466 <__retarget_lock_release_recursive>
 800735a:	bf00      	nop
 800735c:	2000049c 	.word	0x2000049c

08007360 <siscanf>:
 8007360:	b40e      	push	{r1, r2, r3}
 8007362:	b530      	push	{r4, r5, lr}
 8007364:	b09c      	sub	sp, #112	@ 0x70
 8007366:	ac1f      	add	r4, sp, #124	@ 0x7c
 8007368:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800736c:	f854 5b04 	ldr.w	r5, [r4], #4
 8007370:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007374:	9002      	str	r0, [sp, #8]
 8007376:	9006      	str	r0, [sp, #24]
 8007378:	f7f8 ff5c 	bl	8000234 <strlen>
 800737c:	4b0b      	ldr	r3, [pc, #44]	@ (80073ac <siscanf+0x4c>)
 800737e:	9003      	str	r0, [sp, #12]
 8007380:	9007      	str	r0, [sp, #28]
 8007382:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007384:	480a      	ldr	r0, [pc, #40]	@ (80073b0 <siscanf+0x50>)
 8007386:	9401      	str	r4, [sp, #4]
 8007388:	2300      	movs	r3, #0
 800738a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800738c:	9314      	str	r3, [sp, #80]	@ 0x50
 800738e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007392:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007396:	462a      	mov	r2, r5
 8007398:	4623      	mov	r3, r4
 800739a:	a902      	add	r1, sp, #8
 800739c:	6800      	ldr	r0, [r0, #0]
 800739e:	f000 f905 	bl	80075ac <__ssvfiscanf_r>
 80073a2:	b01c      	add	sp, #112	@ 0x70
 80073a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80073a8:	b003      	add	sp, #12
 80073aa:	4770      	bx	lr
 80073ac:	080073b5 	.word	0x080073b5
 80073b0:	2000002c 	.word	0x2000002c

080073b4 <__seofread>:
 80073b4:	2000      	movs	r0, #0
 80073b6:	4770      	bx	lr

080073b8 <memset>:
 80073b8:	4402      	add	r2, r0
 80073ba:	4603      	mov	r3, r0
 80073bc:	4293      	cmp	r3, r2
 80073be:	d100      	bne.n	80073c2 <memset+0xa>
 80073c0:	4770      	bx	lr
 80073c2:	f803 1b01 	strb.w	r1, [r3], #1
 80073c6:	e7f9      	b.n	80073bc <memset+0x4>

080073c8 <strncpy>:
 80073c8:	b510      	push	{r4, lr}
 80073ca:	3901      	subs	r1, #1
 80073cc:	4603      	mov	r3, r0
 80073ce:	b132      	cbz	r2, 80073de <strncpy+0x16>
 80073d0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80073d4:	f803 4b01 	strb.w	r4, [r3], #1
 80073d8:	3a01      	subs	r2, #1
 80073da:	2c00      	cmp	r4, #0
 80073dc:	d1f7      	bne.n	80073ce <strncpy+0x6>
 80073de:	441a      	add	r2, r3
 80073e0:	2100      	movs	r1, #0
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d100      	bne.n	80073e8 <strncpy+0x20>
 80073e6:	bd10      	pop	{r4, pc}
 80073e8:	f803 1b01 	strb.w	r1, [r3], #1
 80073ec:	e7f9      	b.n	80073e2 <strncpy+0x1a>
	...

080073f0 <_sbrk_r>:
 80073f0:	b538      	push	{r3, r4, r5, lr}
 80073f2:	4d06      	ldr	r5, [pc, #24]	@ (800740c <_sbrk_r+0x1c>)
 80073f4:	2300      	movs	r3, #0
 80073f6:	4604      	mov	r4, r0
 80073f8:	4608      	mov	r0, r1
 80073fa:	602b      	str	r3, [r5, #0]
 80073fc:	f7fa f9d0 	bl	80017a0 <_sbrk>
 8007400:	1c43      	adds	r3, r0, #1
 8007402:	d102      	bne.n	800740a <_sbrk_r+0x1a>
 8007404:	682b      	ldr	r3, [r5, #0]
 8007406:	b103      	cbz	r3, 800740a <_sbrk_r+0x1a>
 8007408:	6023      	str	r3, [r4, #0]
 800740a:	bd38      	pop	{r3, r4, r5, pc}
 800740c:	20000498 	.word	0x20000498

08007410 <__errno>:
 8007410:	4b01      	ldr	r3, [pc, #4]	@ (8007418 <__errno+0x8>)
 8007412:	6818      	ldr	r0, [r3, #0]
 8007414:	4770      	bx	lr
 8007416:	bf00      	nop
 8007418:	2000002c 	.word	0x2000002c

0800741c <__libc_init_array>:
 800741c:	b570      	push	{r4, r5, r6, lr}
 800741e:	4d0d      	ldr	r5, [pc, #52]	@ (8007454 <__libc_init_array+0x38>)
 8007420:	4c0d      	ldr	r4, [pc, #52]	@ (8007458 <__libc_init_array+0x3c>)
 8007422:	1b64      	subs	r4, r4, r5
 8007424:	10a4      	asrs	r4, r4, #2
 8007426:	2600      	movs	r6, #0
 8007428:	42a6      	cmp	r6, r4
 800742a:	d109      	bne.n	8007440 <__libc_init_array+0x24>
 800742c:	4d0b      	ldr	r5, [pc, #44]	@ (800745c <__libc_init_array+0x40>)
 800742e:	4c0c      	ldr	r4, [pc, #48]	@ (8007460 <__libc_init_array+0x44>)
 8007430:	f000 fd22 	bl	8007e78 <_init>
 8007434:	1b64      	subs	r4, r4, r5
 8007436:	10a4      	asrs	r4, r4, #2
 8007438:	2600      	movs	r6, #0
 800743a:	42a6      	cmp	r6, r4
 800743c:	d105      	bne.n	800744a <__libc_init_array+0x2e>
 800743e:	bd70      	pop	{r4, r5, r6, pc}
 8007440:	f855 3b04 	ldr.w	r3, [r5], #4
 8007444:	4798      	blx	r3
 8007446:	3601      	adds	r6, #1
 8007448:	e7ee      	b.n	8007428 <__libc_init_array+0xc>
 800744a:	f855 3b04 	ldr.w	r3, [r5], #4
 800744e:	4798      	blx	r3
 8007450:	3601      	adds	r6, #1
 8007452:	e7f2      	b.n	800743a <__libc_init_array+0x1e>
 8007454:	08008070 	.word	0x08008070
 8007458:	08008070 	.word	0x08008070
 800745c:	08008070 	.word	0x08008070
 8007460:	08008074 	.word	0x08008074

08007464 <__retarget_lock_acquire_recursive>:
 8007464:	4770      	bx	lr

08007466 <__retarget_lock_release_recursive>:
 8007466:	4770      	bx	lr

08007468 <_free_r>:
 8007468:	b538      	push	{r3, r4, r5, lr}
 800746a:	4605      	mov	r5, r0
 800746c:	2900      	cmp	r1, #0
 800746e:	d041      	beq.n	80074f4 <_free_r+0x8c>
 8007470:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007474:	1f0c      	subs	r4, r1, #4
 8007476:	2b00      	cmp	r3, #0
 8007478:	bfb8      	it	lt
 800747a:	18e4      	addlt	r4, r4, r3
 800747c:	f7ff ff64 	bl	8007348 <__malloc_lock>
 8007480:	4a1d      	ldr	r2, [pc, #116]	@ (80074f8 <_free_r+0x90>)
 8007482:	6813      	ldr	r3, [r2, #0]
 8007484:	b933      	cbnz	r3, 8007494 <_free_r+0x2c>
 8007486:	6063      	str	r3, [r4, #4]
 8007488:	6014      	str	r4, [r2, #0]
 800748a:	4628      	mov	r0, r5
 800748c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007490:	f7ff bf60 	b.w	8007354 <__malloc_unlock>
 8007494:	42a3      	cmp	r3, r4
 8007496:	d908      	bls.n	80074aa <_free_r+0x42>
 8007498:	6820      	ldr	r0, [r4, #0]
 800749a:	1821      	adds	r1, r4, r0
 800749c:	428b      	cmp	r3, r1
 800749e:	bf01      	itttt	eq
 80074a0:	6819      	ldreq	r1, [r3, #0]
 80074a2:	685b      	ldreq	r3, [r3, #4]
 80074a4:	1809      	addeq	r1, r1, r0
 80074a6:	6021      	streq	r1, [r4, #0]
 80074a8:	e7ed      	b.n	8007486 <_free_r+0x1e>
 80074aa:	461a      	mov	r2, r3
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	b10b      	cbz	r3, 80074b4 <_free_r+0x4c>
 80074b0:	42a3      	cmp	r3, r4
 80074b2:	d9fa      	bls.n	80074aa <_free_r+0x42>
 80074b4:	6811      	ldr	r1, [r2, #0]
 80074b6:	1850      	adds	r0, r2, r1
 80074b8:	42a0      	cmp	r0, r4
 80074ba:	d10b      	bne.n	80074d4 <_free_r+0x6c>
 80074bc:	6820      	ldr	r0, [r4, #0]
 80074be:	4401      	add	r1, r0
 80074c0:	1850      	adds	r0, r2, r1
 80074c2:	4283      	cmp	r3, r0
 80074c4:	6011      	str	r1, [r2, #0]
 80074c6:	d1e0      	bne.n	800748a <_free_r+0x22>
 80074c8:	6818      	ldr	r0, [r3, #0]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	6053      	str	r3, [r2, #4]
 80074ce:	4408      	add	r0, r1
 80074d0:	6010      	str	r0, [r2, #0]
 80074d2:	e7da      	b.n	800748a <_free_r+0x22>
 80074d4:	d902      	bls.n	80074dc <_free_r+0x74>
 80074d6:	230c      	movs	r3, #12
 80074d8:	602b      	str	r3, [r5, #0]
 80074da:	e7d6      	b.n	800748a <_free_r+0x22>
 80074dc:	6820      	ldr	r0, [r4, #0]
 80074de:	1821      	adds	r1, r4, r0
 80074e0:	428b      	cmp	r3, r1
 80074e2:	bf04      	itt	eq
 80074e4:	6819      	ldreq	r1, [r3, #0]
 80074e6:	685b      	ldreq	r3, [r3, #4]
 80074e8:	6063      	str	r3, [r4, #4]
 80074ea:	bf04      	itt	eq
 80074ec:	1809      	addeq	r1, r1, r0
 80074ee:	6021      	streq	r1, [r4, #0]
 80074f0:	6054      	str	r4, [r2, #4]
 80074f2:	e7ca      	b.n	800748a <_free_r+0x22>
 80074f4:	bd38      	pop	{r3, r4, r5, pc}
 80074f6:	bf00      	nop
 80074f8:	2000035c 	.word	0x2000035c

080074fc <_sungetc_r>:
 80074fc:	b538      	push	{r3, r4, r5, lr}
 80074fe:	1c4b      	adds	r3, r1, #1
 8007500:	4614      	mov	r4, r2
 8007502:	d103      	bne.n	800750c <_sungetc_r+0x10>
 8007504:	f04f 35ff 	mov.w	r5, #4294967295
 8007508:	4628      	mov	r0, r5
 800750a:	bd38      	pop	{r3, r4, r5, pc}
 800750c:	8993      	ldrh	r3, [r2, #12]
 800750e:	f023 0320 	bic.w	r3, r3, #32
 8007512:	8193      	strh	r3, [r2, #12]
 8007514:	6853      	ldr	r3, [r2, #4]
 8007516:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007518:	b2cd      	uxtb	r5, r1
 800751a:	b18a      	cbz	r2, 8007540 <_sungetc_r+0x44>
 800751c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800751e:	429a      	cmp	r2, r3
 8007520:	dd08      	ble.n	8007534 <_sungetc_r+0x38>
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	1e5a      	subs	r2, r3, #1
 8007526:	6022      	str	r2, [r4, #0]
 8007528:	f803 5c01 	strb.w	r5, [r3, #-1]
 800752c:	6863      	ldr	r3, [r4, #4]
 800752e:	3301      	adds	r3, #1
 8007530:	6063      	str	r3, [r4, #4]
 8007532:	e7e9      	b.n	8007508 <_sungetc_r+0xc>
 8007534:	4621      	mov	r1, r4
 8007536:	f000 fb34 	bl	8007ba2 <__submore>
 800753a:	2800      	cmp	r0, #0
 800753c:	d0f1      	beq.n	8007522 <_sungetc_r+0x26>
 800753e:	e7e1      	b.n	8007504 <_sungetc_r+0x8>
 8007540:	6921      	ldr	r1, [r4, #16]
 8007542:	6822      	ldr	r2, [r4, #0]
 8007544:	b141      	cbz	r1, 8007558 <_sungetc_r+0x5c>
 8007546:	4291      	cmp	r1, r2
 8007548:	d206      	bcs.n	8007558 <_sungetc_r+0x5c>
 800754a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800754e:	42a9      	cmp	r1, r5
 8007550:	d102      	bne.n	8007558 <_sungetc_r+0x5c>
 8007552:	3a01      	subs	r2, #1
 8007554:	6022      	str	r2, [r4, #0]
 8007556:	e7ea      	b.n	800752e <_sungetc_r+0x32>
 8007558:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800755c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007560:	6363      	str	r3, [r4, #52]	@ 0x34
 8007562:	2303      	movs	r3, #3
 8007564:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007566:	4623      	mov	r3, r4
 8007568:	f803 5f46 	strb.w	r5, [r3, #70]!
 800756c:	6023      	str	r3, [r4, #0]
 800756e:	2301      	movs	r3, #1
 8007570:	e7de      	b.n	8007530 <_sungetc_r+0x34>

08007572 <__ssrefill_r>:
 8007572:	b510      	push	{r4, lr}
 8007574:	460c      	mov	r4, r1
 8007576:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007578:	b169      	cbz	r1, 8007596 <__ssrefill_r+0x24>
 800757a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800757e:	4299      	cmp	r1, r3
 8007580:	d001      	beq.n	8007586 <__ssrefill_r+0x14>
 8007582:	f7ff ff71 	bl	8007468 <_free_r>
 8007586:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007588:	6063      	str	r3, [r4, #4]
 800758a:	2000      	movs	r0, #0
 800758c:	6360      	str	r0, [r4, #52]	@ 0x34
 800758e:	b113      	cbz	r3, 8007596 <__ssrefill_r+0x24>
 8007590:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007592:	6023      	str	r3, [r4, #0]
 8007594:	bd10      	pop	{r4, pc}
 8007596:	6923      	ldr	r3, [r4, #16]
 8007598:	6023      	str	r3, [r4, #0]
 800759a:	2300      	movs	r3, #0
 800759c:	6063      	str	r3, [r4, #4]
 800759e:	89a3      	ldrh	r3, [r4, #12]
 80075a0:	f043 0320 	orr.w	r3, r3, #32
 80075a4:	81a3      	strh	r3, [r4, #12]
 80075a6:	f04f 30ff 	mov.w	r0, #4294967295
 80075aa:	e7f3      	b.n	8007594 <__ssrefill_r+0x22>

080075ac <__ssvfiscanf_r>:
 80075ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075b0:	460c      	mov	r4, r1
 80075b2:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80075b6:	2100      	movs	r1, #0
 80075b8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80075bc:	49a5      	ldr	r1, [pc, #660]	@ (8007854 <__ssvfiscanf_r+0x2a8>)
 80075be:	91a0      	str	r1, [sp, #640]	@ 0x280
 80075c0:	f10d 0804 	add.w	r8, sp, #4
 80075c4:	49a4      	ldr	r1, [pc, #656]	@ (8007858 <__ssvfiscanf_r+0x2ac>)
 80075c6:	4fa5      	ldr	r7, [pc, #660]	@ (800785c <__ssvfiscanf_r+0x2b0>)
 80075c8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80075cc:	4606      	mov	r6, r0
 80075ce:	91a1      	str	r1, [sp, #644]	@ 0x284
 80075d0:	9300      	str	r3, [sp, #0]
 80075d2:	7813      	ldrb	r3, [r2, #0]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f000 8158 	beq.w	800788a <__ssvfiscanf_r+0x2de>
 80075da:	5cf9      	ldrb	r1, [r7, r3]
 80075dc:	f011 0108 	ands.w	r1, r1, #8
 80075e0:	f102 0501 	add.w	r5, r2, #1
 80075e4:	d019      	beq.n	800761a <__ssvfiscanf_r+0x6e>
 80075e6:	6863      	ldr	r3, [r4, #4]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	dd0f      	ble.n	800760c <__ssvfiscanf_r+0x60>
 80075ec:	6823      	ldr	r3, [r4, #0]
 80075ee:	781a      	ldrb	r2, [r3, #0]
 80075f0:	5cba      	ldrb	r2, [r7, r2]
 80075f2:	0712      	lsls	r2, r2, #28
 80075f4:	d401      	bmi.n	80075fa <__ssvfiscanf_r+0x4e>
 80075f6:	462a      	mov	r2, r5
 80075f8:	e7eb      	b.n	80075d2 <__ssvfiscanf_r+0x26>
 80075fa:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80075fc:	3201      	adds	r2, #1
 80075fe:	9245      	str	r2, [sp, #276]	@ 0x114
 8007600:	6862      	ldr	r2, [r4, #4]
 8007602:	3301      	adds	r3, #1
 8007604:	3a01      	subs	r2, #1
 8007606:	6062      	str	r2, [r4, #4]
 8007608:	6023      	str	r3, [r4, #0]
 800760a:	e7ec      	b.n	80075e6 <__ssvfiscanf_r+0x3a>
 800760c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800760e:	4621      	mov	r1, r4
 8007610:	4630      	mov	r0, r6
 8007612:	4798      	blx	r3
 8007614:	2800      	cmp	r0, #0
 8007616:	d0e9      	beq.n	80075ec <__ssvfiscanf_r+0x40>
 8007618:	e7ed      	b.n	80075f6 <__ssvfiscanf_r+0x4a>
 800761a:	2b25      	cmp	r3, #37	@ 0x25
 800761c:	d012      	beq.n	8007644 <__ssvfiscanf_r+0x98>
 800761e:	4699      	mov	r9, r3
 8007620:	6863      	ldr	r3, [r4, #4]
 8007622:	2b00      	cmp	r3, #0
 8007624:	f340 8093 	ble.w	800774e <__ssvfiscanf_r+0x1a2>
 8007628:	6822      	ldr	r2, [r4, #0]
 800762a:	7813      	ldrb	r3, [r2, #0]
 800762c:	454b      	cmp	r3, r9
 800762e:	f040 812c 	bne.w	800788a <__ssvfiscanf_r+0x2de>
 8007632:	6863      	ldr	r3, [r4, #4]
 8007634:	3b01      	subs	r3, #1
 8007636:	6063      	str	r3, [r4, #4]
 8007638:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800763a:	3201      	adds	r2, #1
 800763c:	3301      	adds	r3, #1
 800763e:	6022      	str	r2, [r4, #0]
 8007640:	9345      	str	r3, [sp, #276]	@ 0x114
 8007642:	e7d8      	b.n	80075f6 <__ssvfiscanf_r+0x4a>
 8007644:	9141      	str	r1, [sp, #260]	@ 0x104
 8007646:	9143      	str	r1, [sp, #268]	@ 0x10c
 8007648:	7853      	ldrb	r3, [r2, #1]
 800764a:	2b2a      	cmp	r3, #42	@ 0x2a
 800764c:	bf02      	ittt	eq
 800764e:	2310      	moveq	r3, #16
 8007650:	1c95      	addeq	r5, r2, #2
 8007652:	9341      	streq	r3, [sp, #260]	@ 0x104
 8007654:	220a      	movs	r2, #10
 8007656:	46a9      	mov	r9, r5
 8007658:	f819 1b01 	ldrb.w	r1, [r9], #1
 800765c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8007660:	2b09      	cmp	r3, #9
 8007662:	d91e      	bls.n	80076a2 <__ssvfiscanf_r+0xf6>
 8007664:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8007860 <__ssvfiscanf_r+0x2b4>
 8007668:	2203      	movs	r2, #3
 800766a:	4650      	mov	r0, sl
 800766c:	f7f8 fdf0 	bl	8000250 <memchr>
 8007670:	b138      	cbz	r0, 8007682 <__ssvfiscanf_r+0xd6>
 8007672:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007674:	eba0 000a 	sub.w	r0, r0, sl
 8007678:	2301      	movs	r3, #1
 800767a:	4083      	lsls	r3, r0
 800767c:	4313      	orrs	r3, r2
 800767e:	9341      	str	r3, [sp, #260]	@ 0x104
 8007680:	464d      	mov	r5, r9
 8007682:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007686:	2b78      	cmp	r3, #120	@ 0x78
 8007688:	d806      	bhi.n	8007698 <__ssvfiscanf_r+0xec>
 800768a:	2b57      	cmp	r3, #87	@ 0x57
 800768c:	d810      	bhi.n	80076b0 <__ssvfiscanf_r+0x104>
 800768e:	2b25      	cmp	r3, #37	@ 0x25
 8007690:	d0c5      	beq.n	800761e <__ssvfiscanf_r+0x72>
 8007692:	d857      	bhi.n	8007744 <__ssvfiscanf_r+0x198>
 8007694:	2b00      	cmp	r3, #0
 8007696:	d065      	beq.n	8007764 <__ssvfiscanf_r+0x1b8>
 8007698:	2303      	movs	r3, #3
 800769a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800769c:	230a      	movs	r3, #10
 800769e:	9342      	str	r3, [sp, #264]	@ 0x108
 80076a0:	e078      	b.n	8007794 <__ssvfiscanf_r+0x1e8>
 80076a2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80076a4:	fb02 1103 	mla	r1, r2, r3, r1
 80076a8:	3930      	subs	r1, #48	@ 0x30
 80076aa:	9143      	str	r1, [sp, #268]	@ 0x10c
 80076ac:	464d      	mov	r5, r9
 80076ae:	e7d2      	b.n	8007656 <__ssvfiscanf_r+0xaa>
 80076b0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80076b4:	2a20      	cmp	r2, #32
 80076b6:	d8ef      	bhi.n	8007698 <__ssvfiscanf_r+0xec>
 80076b8:	a101      	add	r1, pc, #4	@ (adr r1, 80076c0 <__ssvfiscanf_r+0x114>)
 80076ba:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80076be:	bf00      	nop
 80076c0:	08007773 	.word	0x08007773
 80076c4:	08007699 	.word	0x08007699
 80076c8:	08007699 	.word	0x08007699
 80076cc:	080077cd 	.word	0x080077cd
 80076d0:	08007699 	.word	0x08007699
 80076d4:	08007699 	.word	0x08007699
 80076d8:	08007699 	.word	0x08007699
 80076dc:	08007699 	.word	0x08007699
 80076e0:	08007699 	.word	0x08007699
 80076e4:	08007699 	.word	0x08007699
 80076e8:	08007699 	.word	0x08007699
 80076ec:	080077e3 	.word	0x080077e3
 80076f0:	080077c9 	.word	0x080077c9
 80076f4:	0800774b 	.word	0x0800774b
 80076f8:	0800774b 	.word	0x0800774b
 80076fc:	0800774b 	.word	0x0800774b
 8007700:	08007699 	.word	0x08007699
 8007704:	08007785 	.word	0x08007785
 8007708:	08007699 	.word	0x08007699
 800770c:	08007699 	.word	0x08007699
 8007710:	08007699 	.word	0x08007699
 8007714:	08007699 	.word	0x08007699
 8007718:	080077f3 	.word	0x080077f3
 800771c:	0800778d 	.word	0x0800778d
 8007720:	0800776b 	.word	0x0800776b
 8007724:	08007699 	.word	0x08007699
 8007728:	08007699 	.word	0x08007699
 800772c:	080077ef 	.word	0x080077ef
 8007730:	08007699 	.word	0x08007699
 8007734:	080077c9 	.word	0x080077c9
 8007738:	08007699 	.word	0x08007699
 800773c:	08007699 	.word	0x08007699
 8007740:	08007773 	.word	0x08007773
 8007744:	3b45      	subs	r3, #69	@ 0x45
 8007746:	2b02      	cmp	r3, #2
 8007748:	d8a6      	bhi.n	8007698 <__ssvfiscanf_r+0xec>
 800774a:	2305      	movs	r3, #5
 800774c:	e021      	b.n	8007792 <__ssvfiscanf_r+0x1e6>
 800774e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007750:	4621      	mov	r1, r4
 8007752:	4630      	mov	r0, r6
 8007754:	4798      	blx	r3
 8007756:	2800      	cmp	r0, #0
 8007758:	f43f af66 	beq.w	8007628 <__ssvfiscanf_r+0x7c>
 800775c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800775e:	2800      	cmp	r0, #0
 8007760:	f040 808b 	bne.w	800787a <__ssvfiscanf_r+0x2ce>
 8007764:	f04f 30ff 	mov.w	r0, #4294967295
 8007768:	e08b      	b.n	8007882 <__ssvfiscanf_r+0x2d6>
 800776a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800776c:	f042 0220 	orr.w	r2, r2, #32
 8007770:	9241      	str	r2, [sp, #260]	@ 0x104
 8007772:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007774:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007778:	9241      	str	r2, [sp, #260]	@ 0x104
 800777a:	2210      	movs	r2, #16
 800777c:	2b6e      	cmp	r3, #110	@ 0x6e
 800777e:	9242      	str	r2, [sp, #264]	@ 0x108
 8007780:	d902      	bls.n	8007788 <__ssvfiscanf_r+0x1dc>
 8007782:	e005      	b.n	8007790 <__ssvfiscanf_r+0x1e4>
 8007784:	2300      	movs	r3, #0
 8007786:	9342      	str	r3, [sp, #264]	@ 0x108
 8007788:	2303      	movs	r3, #3
 800778a:	e002      	b.n	8007792 <__ssvfiscanf_r+0x1e6>
 800778c:	2308      	movs	r3, #8
 800778e:	9342      	str	r3, [sp, #264]	@ 0x108
 8007790:	2304      	movs	r3, #4
 8007792:	9347      	str	r3, [sp, #284]	@ 0x11c
 8007794:	6863      	ldr	r3, [r4, #4]
 8007796:	2b00      	cmp	r3, #0
 8007798:	dd39      	ble.n	800780e <__ssvfiscanf_r+0x262>
 800779a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800779c:	0659      	lsls	r1, r3, #25
 800779e:	d404      	bmi.n	80077aa <__ssvfiscanf_r+0x1fe>
 80077a0:	6823      	ldr	r3, [r4, #0]
 80077a2:	781a      	ldrb	r2, [r3, #0]
 80077a4:	5cba      	ldrb	r2, [r7, r2]
 80077a6:	0712      	lsls	r2, r2, #28
 80077a8:	d438      	bmi.n	800781c <__ssvfiscanf_r+0x270>
 80077aa:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80077ac:	2b02      	cmp	r3, #2
 80077ae:	dc47      	bgt.n	8007840 <__ssvfiscanf_r+0x294>
 80077b0:	466b      	mov	r3, sp
 80077b2:	4622      	mov	r2, r4
 80077b4:	a941      	add	r1, sp, #260	@ 0x104
 80077b6:	4630      	mov	r0, r6
 80077b8:	f000 f86c 	bl	8007894 <_scanf_chars>
 80077bc:	2801      	cmp	r0, #1
 80077be:	d064      	beq.n	800788a <__ssvfiscanf_r+0x2de>
 80077c0:	2802      	cmp	r0, #2
 80077c2:	f47f af18 	bne.w	80075f6 <__ssvfiscanf_r+0x4a>
 80077c6:	e7c9      	b.n	800775c <__ssvfiscanf_r+0x1b0>
 80077c8:	220a      	movs	r2, #10
 80077ca:	e7d7      	b.n	800777c <__ssvfiscanf_r+0x1d0>
 80077cc:	4629      	mov	r1, r5
 80077ce:	4640      	mov	r0, r8
 80077d0:	f000 f9ae 	bl	8007b30 <__sccl>
 80077d4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80077d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077da:	9341      	str	r3, [sp, #260]	@ 0x104
 80077dc:	4605      	mov	r5, r0
 80077de:	2301      	movs	r3, #1
 80077e0:	e7d7      	b.n	8007792 <__ssvfiscanf_r+0x1e6>
 80077e2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80077e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077e8:	9341      	str	r3, [sp, #260]	@ 0x104
 80077ea:	2300      	movs	r3, #0
 80077ec:	e7d1      	b.n	8007792 <__ssvfiscanf_r+0x1e6>
 80077ee:	2302      	movs	r3, #2
 80077f0:	e7cf      	b.n	8007792 <__ssvfiscanf_r+0x1e6>
 80077f2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80077f4:	06c3      	lsls	r3, r0, #27
 80077f6:	f53f aefe 	bmi.w	80075f6 <__ssvfiscanf_r+0x4a>
 80077fa:	9b00      	ldr	r3, [sp, #0]
 80077fc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80077fe:	1d19      	adds	r1, r3, #4
 8007800:	9100      	str	r1, [sp, #0]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	07c0      	lsls	r0, r0, #31
 8007806:	bf4c      	ite	mi
 8007808:	801a      	strhmi	r2, [r3, #0]
 800780a:	601a      	strpl	r2, [r3, #0]
 800780c:	e6f3      	b.n	80075f6 <__ssvfiscanf_r+0x4a>
 800780e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007810:	4621      	mov	r1, r4
 8007812:	4630      	mov	r0, r6
 8007814:	4798      	blx	r3
 8007816:	2800      	cmp	r0, #0
 8007818:	d0bf      	beq.n	800779a <__ssvfiscanf_r+0x1ee>
 800781a:	e79f      	b.n	800775c <__ssvfiscanf_r+0x1b0>
 800781c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800781e:	3201      	adds	r2, #1
 8007820:	9245      	str	r2, [sp, #276]	@ 0x114
 8007822:	6862      	ldr	r2, [r4, #4]
 8007824:	3a01      	subs	r2, #1
 8007826:	2a00      	cmp	r2, #0
 8007828:	6062      	str	r2, [r4, #4]
 800782a:	dd02      	ble.n	8007832 <__ssvfiscanf_r+0x286>
 800782c:	3301      	adds	r3, #1
 800782e:	6023      	str	r3, [r4, #0]
 8007830:	e7b6      	b.n	80077a0 <__ssvfiscanf_r+0x1f4>
 8007832:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007834:	4621      	mov	r1, r4
 8007836:	4630      	mov	r0, r6
 8007838:	4798      	blx	r3
 800783a:	2800      	cmp	r0, #0
 800783c:	d0b0      	beq.n	80077a0 <__ssvfiscanf_r+0x1f4>
 800783e:	e78d      	b.n	800775c <__ssvfiscanf_r+0x1b0>
 8007840:	2b04      	cmp	r3, #4
 8007842:	dc0f      	bgt.n	8007864 <__ssvfiscanf_r+0x2b8>
 8007844:	466b      	mov	r3, sp
 8007846:	4622      	mov	r2, r4
 8007848:	a941      	add	r1, sp, #260	@ 0x104
 800784a:	4630      	mov	r0, r6
 800784c:	f000 f87c 	bl	8007948 <_scanf_i>
 8007850:	e7b4      	b.n	80077bc <__ssvfiscanf_r+0x210>
 8007852:	bf00      	nop
 8007854:	080074fd 	.word	0x080074fd
 8007858:	08007573 	.word	0x08007573
 800785c:	08007f68 	.word	0x08007f68
 8007860:	08007f48 	.word	0x08007f48
 8007864:	4b0a      	ldr	r3, [pc, #40]	@ (8007890 <__ssvfiscanf_r+0x2e4>)
 8007866:	2b00      	cmp	r3, #0
 8007868:	f43f aec5 	beq.w	80075f6 <__ssvfiscanf_r+0x4a>
 800786c:	466b      	mov	r3, sp
 800786e:	4622      	mov	r2, r4
 8007870:	a941      	add	r1, sp, #260	@ 0x104
 8007872:	4630      	mov	r0, r6
 8007874:	f3af 8000 	nop.w
 8007878:	e7a0      	b.n	80077bc <__ssvfiscanf_r+0x210>
 800787a:	89a3      	ldrh	r3, [r4, #12]
 800787c:	065b      	lsls	r3, r3, #25
 800787e:	f53f af71 	bmi.w	8007764 <__ssvfiscanf_r+0x1b8>
 8007882:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8007886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800788a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800788c:	e7f9      	b.n	8007882 <__ssvfiscanf_r+0x2d6>
 800788e:	bf00      	nop
 8007890:	00000000 	.word	0x00000000

08007894 <_scanf_chars>:
 8007894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007898:	4615      	mov	r5, r2
 800789a:	688a      	ldr	r2, [r1, #8]
 800789c:	4680      	mov	r8, r0
 800789e:	460c      	mov	r4, r1
 80078a0:	b932      	cbnz	r2, 80078b0 <_scanf_chars+0x1c>
 80078a2:	698a      	ldr	r2, [r1, #24]
 80078a4:	2a00      	cmp	r2, #0
 80078a6:	bf14      	ite	ne
 80078a8:	f04f 32ff 	movne.w	r2, #4294967295
 80078ac:	2201      	moveq	r2, #1
 80078ae:	608a      	str	r2, [r1, #8]
 80078b0:	6822      	ldr	r2, [r4, #0]
 80078b2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8007944 <_scanf_chars+0xb0>
 80078b6:	06d1      	lsls	r1, r2, #27
 80078b8:	bf5f      	itttt	pl
 80078ba:	681a      	ldrpl	r2, [r3, #0]
 80078bc:	1d11      	addpl	r1, r2, #4
 80078be:	6019      	strpl	r1, [r3, #0]
 80078c0:	6816      	ldrpl	r6, [r2, #0]
 80078c2:	2700      	movs	r7, #0
 80078c4:	69a0      	ldr	r0, [r4, #24]
 80078c6:	b188      	cbz	r0, 80078ec <_scanf_chars+0x58>
 80078c8:	2801      	cmp	r0, #1
 80078ca:	d107      	bne.n	80078dc <_scanf_chars+0x48>
 80078cc:	682b      	ldr	r3, [r5, #0]
 80078ce:	781a      	ldrb	r2, [r3, #0]
 80078d0:	6963      	ldr	r3, [r4, #20]
 80078d2:	5c9b      	ldrb	r3, [r3, r2]
 80078d4:	b953      	cbnz	r3, 80078ec <_scanf_chars+0x58>
 80078d6:	2f00      	cmp	r7, #0
 80078d8:	d031      	beq.n	800793e <_scanf_chars+0xaa>
 80078da:	e022      	b.n	8007922 <_scanf_chars+0x8e>
 80078dc:	2802      	cmp	r0, #2
 80078de:	d120      	bne.n	8007922 <_scanf_chars+0x8e>
 80078e0:	682b      	ldr	r3, [r5, #0]
 80078e2:	781b      	ldrb	r3, [r3, #0]
 80078e4:	f819 3003 	ldrb.w	r3, [r9, r3]
 80078e8:	071b      	lsls	r3, r3, #28
 80078ea:	d41a      	bmi.n	8007922 <_scanf_chars+0x8e>
 80078ec:	6823      	ldr	r3, [r4, #0]
 80078ee:	06da      	lsls	r2, r3, #27
 80078f0:	bf5e      	ittt	pl
 80078f2:	682b      	ldrpl	r3, [r5, #0]
 80078f4:	781b      	ldrbpl	r3, [r3, #0]
 80078f6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80078fa:	682a      	ldr	r2, [r5, #0]
 80078fc:	686b      	ldr	r3, [r5, #4]
 80078fe:	3201      	adds	r2, #1
 8007900:	602a      	str	r2, [r5, #0]
 8007902:	68a2      	ldr	r2, [r4, #8]
 8007904:	3b01      	subs	r3, #1
 8007906:	3a01      	subs	r2, #1
 8007908:	606b      	str	r3, [r5, #4]
 800790a:	3701      	adds	r7, #1
 800790c:	60a2      	str	r2, [r4, #8]
 800790e:	b142      	cbz	r2, 8007922 <_scanf_chars+0x8e>
 8007910:	2b00      	cmp	r3, #0
 8007912:	dcd7      	bgt.n	80078c4 <_scanf_chars+0x30>
 8007914:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007918:	4629      	mov	r1, r5
 800791a:	4640      	mov	r0, r8
 800791c:	4798      	blx	r3
 800791e:	2800      	cmp	r0, #0
 8007920:	d0d0      	beq.n	80078c4 <_scanf_chars+0x30>
 8007922:	6823      	ldr	r3, [r4, #0]
 8007924:	f013 0310 	ands.w	r3, r3, #16
 8007928:	d105      	bne.n	8007936 <_scanf_chars+0xa2>
 800792a:	68e2      	ldr	r2, [r4, #12]
 800792c:	3201      	adds	r2, #1
 800792e:	60e2      	str	r2, [r4, #12]
 8007930:	69a2      	ldr	r2, [r4, #24]
 8007932:	b102      	cbz	r2, 8007936 <_scanf_chars+0xa2>
 8007934:	7033      	strb	r3, [r6, #0]
 8007936:	6923      	ldr	r3, [r4, #16]
 8007938:	443b      	add	r3, r7
 800793a:	6123      	str	r3, [r4, #16]
 800793c:	2000      	movs	r0, #0
 800793e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007942:	bf00      	nop
 8007944:	08007f68 	.word	0x08007f68

08007948 <_scanf_i>:
 8007948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800794c:	4698      	mov	r8, r3
 800794e:	4b74      	ldr	r3, [pc, #464]	@ (8007b20 <_scanf_i+0x1d8>)
 8007950:	460c      	mov	r4, r1
 8007952:	4682      	mov	sl, r0
 8007954:	4616      	mov	r6, r2
 8007956:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800795a:	b087      	sub	sp, #28
 800795c:	ab03      	add	r3, sp, #12
 800795e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007962:	4b70      	ldr	r3, [pc, #448]	@ (8007b24 <_scanf_i+0x1dc>)
 8007964:	69a1      	ldr	r1, [r4, #24]
 8007966:	4a70      	ldr	r2, [pc, #448]	@ (8007b28 <_scanf_i+0x1e0>)
 8007968:	2903      	cmp	r1, #3
 800796a:	bf08      	it	eq
 800796c:	461a      	moveq	r2, r3
 800796e:	68a3      	ldr	r3, [r4, #8]
 8007970:	9201      	str	r2, [sp, #4]
 8007972:	1e5a      	subs	r2, r3, #1
 8007974:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007978:	bf88      	it	hi
 800797a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800797e:	4627      	mov	r7, r4
 8007980:	bf82      	ittt	hi
 8007982:	eb03 0905 	addhi.w	r9, r3, r5
 8007986:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800798a:	60a3      	strhi	r3, [r4, #8]
 800798c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007990:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8007994:	bf98      	it	ls
 8007996:	f04f 0900 	movls.w	r9, #0
 800799a:	6023      	str	r3, [r4, #0]
 800799c:	463d      	mov	r5, r7
 800799e:	f04f 0b00 	mov.w	fp, #0
 80079a2:	6831      	ldr	r1, [r6, #0]
 80079a4:	ab03      	add	r3, sp, #12
 80079a6:	7809      	ldrb	r1, [r1, #0]
 80079a8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80079ac:	2202      	movs	r2, #2
 80079ae:	f7f8 fc4f 	bl	8000250 <memchr>
 80079b2:	b328      	cbz	r0, 8007a00 <_scanf_i+0xb8>
 80079b4:	f1bb 0f01 	cmp.w	fp, #1
 80079b8:	d159      	bne.n	8007a6e <_scanf_i+0x126>
 80079ba:	6862      	ldr	r2, [r4, #4]
 80079bc:	b92a      	cbnz	r2, 80079ca <_scanf_i+0x82>
 80079be:	6822      	ldr	r2, [r4, #0]
 80079c0:	2108      	movs	r1, #8
 80079c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079c6:	6061      	str	r1, [r4, #4]
 80079c8:	6022      	str	r2, [r4, #0]
 80079ca:	6822      	ldr	r2, [r4, #0]
 80079cc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80079d0:	6022      	str	r2, [r4, #0]
 80079d2:	68a2      	ldr	r2, [r4, #8]
 80079d4:	1e51      	subs	r1, r2, #1
 80079d6:	60a1      	str	r1, [r4, #8]
 80079d8:	b192      	cbz	r2, 8007a00 <_scanf_i+0xb8>
 80079da:	6832      	ldr	r2, [r6, #0]
 80079dc:	1c51      	adds	r1, r2, #1
 80079de:	6031      	str	r1, [r6, #0]
 80079e0:	7812      	ldrb	r2, [r2, #0]
 80079e2:	f805 2b01 	strb.w	r2, [r5], #1
 80079e6:	6872      	ldr	r2, [r6, #4]
 80079e8:	3a01      	subs	r2, #1
 80079ea:	2a00      	cmp	r2, #0
 80079ec:	6072      	str	r2, [r6, #4]
 80079ee:	dc07      	bgt.n	8007a00 <_scanf_i+0xb8>
 80079f0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80079f4:	4631      	mov	r1, r6
 80079f6:	4650      	mov	r0, sl
 80079f8:	4790      	blx	r2
 80079fa:	2800      	cmp	r0, #0
 80079fc:	f040 8085 	bne.w	8007b0a <_scanf_i+0x1c2>
 8007a00:	f10b 0b01 	add.w	fp, fp, #1
 8007a04:	f1bb 0f03 	cmp.w	fp, #3
 8007a08:	d1cb      	bne.n	80079a2 <_scanf_i+0x5a>
 8007a0a:	6863      	ldr	r3, [r4, #4]
 8007a0c:	b90b      	cbnz	r3, 8007a12 <_scanf_i+0xca>
 8007a0e:	230a      	movs	r3, #10
 8007a10:	6063      	str	r3, [r4, #4]
 8007a12:	6863      	ldr	r3, [r4, #4]
 8007a14:	4945      	ldr	r1, [pc, #276]	@ (8007b2c <_scanf_i+0x1e4>)
 8007a16:	6960      	ldr	r0, [r4, #20]
 8007a18:	1ac9      	subs	r1, r1, r3
 8007a1a:	f000 f889 	bl	8007b30 <__sccl>
 8007a1e:	f04f 0b00 	mov.w	fp, #0
 8007a22:	68a3      	ldr	r3, [r4, #8]
 8007a24:	6822      	ldr	r2, [r4, #0]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d03d      	beq.n	8007aa6 <_scanf_i+0x15e>
 8007a2a:	6831      	ldr	r1, [r6, #0]
 8007a2c:	6960      	ldr	r0, [r4, #20]
 8007a2e:	f891 c000 	ldrb.w	ip, [r1]
 8007a32:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007a36:	2800      	cmp	r0, #0
 8007a38:	d035      	beq.n	8007aa6 <_scanf_i+0x15e>
 8007a3a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8007a3e:	d124      	bne.n	8007a8a <_scanf_i+0x142>
 8007a40:	0510      	lsls	r0, r2, #20
 8007a42:	d522      	bpl.n	8007a8a <_scanf_i+0x142>
 8007a44:	f10b 0b01 	add.w	fp, fp, #1
 8007a48:	f1b9 0f00 	cmp.w	r9, #0
 8007a4c:	d003      	beq.n	8007a56 <_scanf_i+0x10e>
 8007a4e:	3301      	adds	r3, #1
 8007a50:	f109 39ff 	add.w	r9, r9, #4294967295
 8007a54:	60a3      	str	r3, [r4, #8]
 8007a56:	6873      	ldr	r3, [r6, #4]
 8007a58:	3b01      	subs	r3, #1
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	6073      	str	r3, [r6, #4]
 8007a5e:	dd1b      	ble.n	8007a98 <_scanf_i+0x150>
 8007a60:	6833      	ldr	r3, [r6, #0]
 8007a62:	3301      	adds	r3, #1
 8007a64:	6033      	str	r3, [r6, #0]
 8007a66:	68a3      	ldr	r3, [r4, #8]
 8007a68:	3b01      	subs	r3, #1
 8007a6a:	60a3      	str	r3, [r4, #8]
 8007a6c:	e7d9      	b.n	8007a22 <_scanf_i+0xda>
 8007a6e:	f1bb 0f02 	cmp.w	fp, #2
 8007a72:	d1ae      	bne.n	80079d2 <_scanf_i+0x8a>
 8007a74:	6822      	ldr	r2, [r4, #0]
 8007a76:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8007a7a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007a7e:	d1bf      	bne.n	8007a00 <_scanf_i+0xb8>
 8007a80:	2110      	movs	r1, #16
 8007a82:	6061      	str	r1, [r4, #4]
 8007a84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a88:	e7a2      	b.n	80079d0 <_scanf_i+0x88>
 8007a8a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8007a8e:	6022      	str	r2, [r4, #0]
 8007a90:	780b      	ldrb	r3, [r1, #0]
 8007a92:	f805 3b01 	strb.w	r3, [r5], #1
 8007a96:	e7de      	b.n	8007a56 <_scanf_i+0x10e>
 8007a98:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007a9c:	4631      	mov	r1, r6
 8007a9e:	4650      	mov	r0, sl
 8007aa0:	4798      	blx	r3
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d0df      	beq.n	8007a66 <_scanf_i+0x11e>
 8007aa6:	6823      	ldr	r3, [r4, #0]
 8007aa8:	05d9      	lsls	r1, r3, #23
 8007aaa:	d50d      	bpl.n	8007ac8 <_scanf_i+0x180>
 8007aac:	42bd      	cmp	r5, r7
 8007aae:	d909      	bls.n	8007ac4 <_scanf_i+0x17c>
 8007ab0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007ab4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007ab8:	4632      	mov	r2, r6
 8007aba:	4650      	mov	r0, sl
 8007abc:	4798      	blx	r3
 8007abe:	f105 39ff 	add.w	r9, r5, #4294967295
 8007ac2:	464d      	mov	r5, r9
 8007ac4:	42bd      	cmp	r5, r7
 8007ac6:	d028      	beq.n	8007b1a <_scanf_i+0x1d2>
 8007ac8:	6822      	ldr	r2, [r4, #0]
 8007aca:	f012 0210 	ands.w	r2, r2, #16
 8007ace:	d113      	bne.n	8007af8 <_scanf_i+0x1b0>
 8007ad0:	702a      	strb	r2, [r5, #0]
 8007ad2:	6863      	ldr	r3, [r4, #4]
 8007ad4:	9e01      	ldr	r6, [sp, #4]
 8007ad6:	4639      	mov	r1, r7
 8007ad8:	4650      	mov	r0, sl
 8007ada:	47b0      	blx	r6
 8007adc:	f8d8 3000 	ldr.w	r3, [r8]
 8007ae0:	6821      	ldr	r1, [r4, #0]
 8007ae2:	1d1a      	adds	r2, r3, #4
 8007ae4:	f8c8 2000 	str.w	r2, [r8]
 8007ae8:	f011 0f20 	tst.w	r1, #32
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	d00f      	beq.n	8007b10 <_scanf_i+0x1c8>
 8007af0:	6018      	str	r0, [r3, #0]
 8007af2:	68e3      	ldr	r3, [r4, #12]
 8007af4:	3301      	adds	r3, #1
 8007af6:	60e3      	str	r3, [r4, #12]
 8007af8:	6923      	ldr	r3, [r4, #16]
 8007afa:	1bed      	subs	r5, r5, r7
 8007afc:	445d      	add	r5, fp
 8007afe:	442b      	add	r3, r5
 8007b00:	6123      	str	r3, [r4, #16]
 8007b02:	2000      	movs	r0, #0
 8007b04:	b007      	add	sp, #28
 8007b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b0a:	f04f 0b00 	mov.w	fp, #0
 8007b0e:	e7ca      	b.n	8007aa6 <_scanf_i+0x15e>
 8007b10:	07ca      	lsls	r2, r1, #31
 8007b12:	bf4c      	ite	mi
 8007b14:	8018      	strhmi	r0, [r3, #0]
 8007b16:	6018      	strpl	r0, [r3, #0]
 8007b18:	e7eb      	b.n	8007af2 <_scanf_i+0x1aa>
 8007b1a:	2001      	movs	r0, #1
 8007b1c:	e7f2      	b.n	8007b04 <_scanf_i+0x1bc>
 8007b1e:	bf00      	nop
 8007b20:	08007efc 	.word	0x08007efc
 8007b24:	08007d85 	.word	0x08007d85
 8007b28:	08007e65 	.word	0x08007e65
 8007b2c:	08007f5c 	.word	0x08007f5c

08007b30 <__sccl>:
 8007b30:	b570      	push	{r4, r5, r6, lr}
 8007b32:	780b      	ldrb	r3, [r1, #0]
 8007b34:	4604      	mov	r4, r0
 8007b36:	2b5e      	cmp	r3, #94	@ 0x5e
 8007b38:	bf0b      	itete	eq
 8007b3a:	784b      	ldrbeq	r3, [r1, #1]
 8007b3c:	1c4a      	addne	r2, r1, #1
 8007b3e:	1c8a      	addeq	r2, r1, #2
 8007b40:	2100      	movne	r1, #0
 8007b42:	bf08      	it	eq
 8007b44:	2101      	moveq	r1, #1
 8007b46:	3801      	subs	r0, #1
 8007b48:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007b4c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007b50:	42a8      	cmp	r0, r5
 8007b52:	d1fb      	bne.n	8007b4c <__sccl+0x1c>
 8007b54:	b90b      	cbnz	r3, 8007b5a <__sccl+0x2a>
 8007b56:	1e50      	subs	r0, r2, #1
 8007b58:	bd70      	pop	{r4, r5, r6, pc}
 8007b5a:	f081 0101 	eor.w	r1, r1, #1
 8007b5e:	54e1      	strb	r1, [r4, r3]
 8007b60:	4610      	mov	r0, r2
 8007b62:	4602      	mov	r2, r0
 8007b64:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007b68:	2d2d      	cmp	r5, #45	@ 0x2d
 8007b6a:	d005      	beq.n	8007b78 <__sccl+0x48>
 8007b6c:	2d5d      	cmp	r5, #93	@ 0x5d
 8007b6e:	d016      	beq.n	8007b9e <__sccl+0x6e>
 8007b70:	2d00      	cmp	r5, #0
 8007b72:	d0f1      	beq.n	8007b58 <__sccl+0x28>
 8007b74:	462b      	mov	r3, r5
 8007b76:	e7f2      	b.n	8007b5e <__sccl+0x2e>
 8007b78:	7846      	ldrb	r6, [r0, #1]
 8007b7a:	2e5d      	cmp	r6, #93	@ 0x5d
 8007b7c:	d0fa      	beq.n	8007b74 <__sccl+0x44>
 8007b7e:	42b3      	cmp	r3, r6
 8007b80:	dcf8      	bgt.n	8007b74 <__sccl+0x44>
 8007b82:	3002      	adds	r0, #2
 8007b84:	461a      	mov	r2, r3
 8007b86:	3201      	adds	r2, #1
 8007b88:	4296      	cmp	r6, r2
 8007b8a:	54a1      	strb	r1, [r4, r2]
 8007b8c:	dcfb      	bgt.n	8007b86 <__sccl+0x56>
 8007b8e:	1af2      	subs	r2, r6, r3
 8007b90:	3a01      	subs	r2, #1
 8007b92:	1c5d      	adds	r5, r3, #1
 8007b94:	42b3      	cmp	r3, r6
 8007b96:	bfa8      	it	ge
 8007b98:	2200      	movge	r2, #0
 8007b9a:	18ab      	adds	r3, r5, r2
 8007b9c:	e7e1      	b.n	8007b62 <__sccl+0x32>
 8007b9e:	4610      	mov	r0, r2
 8007ba0:	e7da      	b.n	8007b58 <__sccl+0x28>

08007ba2 <__submore>:
 8007ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ba6:	460c      	mov	r4, r1
 8007ba8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007baa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007bae:	4299      	cmp	r1, r3
 8007bb0:	d11d      	bne.n	8007bee <__submore+0x4c>
 8007bb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007bb6:	f7ff fb47 	bl	8007248 <_malloc_r>
 8007bba:	b918      	cbnz	r0, 8007bc4 <__submore+0x22>
 8007bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bc8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007bca:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8007bce:	6360      	str	r0, [r4, #52]	@ 0x34
 8007bd0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8007bd4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007bd8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8007bdc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007be0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8007be4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8007be8:	6020      	str	r0, [r4, #0]
 8007bea:	2000      	movs	r0, #0
 8007bec:	e7e8      	b.n	8007bc0 <__submore+0x1e>
 8007bee:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8007bf0:	0077      	lsls	r7, r6, #1
 8007bf2:	463a      	mov	r2, r7
 8007bf4:	f000 f81d 	bl	8007c32 <_realloc_r>
 8007bf8:	4605      	mov	r5, r0
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	d0de      	beq.n	8007bbc <__submore+0x1a>
 8007bfe:	eb00 0806 	add.w	r8, r0, r6
 8007c02:	4601      	mov	r1, r0
 8007c04:	4632      	mov	r2, r6
 8007c06:	4640      	mov	r0, r8
 8007c08:	f000 f805 	bl	8007c16 <memcpy>
 8007c0c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007c10:	f8c4 8000 	str.w	r8, [r4]
 8007c14:	e7e9      	b.n	8007bea <__submore+0x48>

08007c16 <memcpy>:
 8007c16:	440a      	add	r2, r1
 8007c18:	4291      	cmp	r1, r2
 8007c1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c1e:	d100      	bne.n	8007c22 <memcpy+0xc>
 8007c20:	4770      	bx	lr
 8007c22:	b510      	push	{r4, lr}
 8007c24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c2c:	4291      	cmp	r1, r2
 8007c2e:	d1f9      	bne.n	8007c24 <memcpy+0xe>
 8007c30:	bd10      	pop	{r4, pc}

08007c32 <_realloc_r>:
 8007c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c36:	4680      	mov	r8, r0
 8007c38:	4615      	mov	r5, r2
 8007c3a:	460c      	mov	r4, r1
 8007c3c:	b921      	cbnz	r1, 8007c48 <_realloc_r+0x16>
 8007c3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c42:	4611      	mov	r1, r2
 8007c44:	f7ff bb00 	b.w	8007248 <_malloc_r>
 8007c48:	b92a      	cbnz	r2, 8007c56 <_realloc_r+0x24>
 8007c4a:	f7ff fc0d 	bl	8007468 <_free_r>
 8007c4e:	2400      	movs	r4, #0
 8007c50:	4620      	mov	r0, r4
 8007c52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c56:	f000 f907 	bl	8007e68 <_malloc_usable_size_r>
 8007c5a:	4285      	cmp	r5, r0
 8007c5c:	4606      	mov	r6, r0
 8007c5e:	d802      	bhi.n	8007c66 <_realloc_r+0x34>
 8007c60:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007c64:	d8f4      	bhi.n	8007c50 <_realloc_r+0x1e>
 8007c66:	4629      	mov	r1, r5
 8007c68:	4640      	mov	r0, r8
 8007c6a:	f7ff faed 	bl	8007248 <_malloc_r>
 8007c6e:	4607      	mov	r7, r0
 8007c70:	2800      	cmp	r0, #0
 8007c72:	d0ec      	beq.n	8007c4e <_realloc_r+0x1c>
 8007c74:	42b5      	cmp	r5, r6
 8007c76:	462a      	mov	r2, r5
 8007c78:	4621      	mov	r1, r4
 8007c7a:	bf28      	it	cs
 8007c7c:	4632      	movcs	r2, r6
 8007c7e:	f7ff ffca 	bl	8007c16 <memcpy>
 8007c82:	4621      	mov	r1, r4
 8007c84:	4640      	mov	r0, r8
 8007c86:	f7ff fbef 	bl	8007468 <_free_r>
 8007c8a:	463c      	mov	r4, r7
 8007c8c:	e7e0      	b.n	8007c50 <_realloc_r+0x1e>
	...

08007c90 <_strtol_l.constprop.0>:
 8007c90:	2b24      	cmp	r3, #36	@ 0x24
 8007c92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c96:	4686      	mov	lr, r0
 8007c98:	4690      	mov	r8, r2
 8007c9a:	d801      	bhi.n	8007ca0 <_strtol_l.constprop.0+0x10>
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d106      	bne.n	8007cae <_strtol_l.constprop.0+0x1e>
 8007ca0:	f7ff fbb6 	bl	8007410 <__errno>
 8007ca4:	2316      	movs	r3, #22
 8007ca6:	6003      	str	r3, [r0, #0]
 8007ca8:	2000      	movs	r0, #0
 8007caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cae:	4834      	ldr	r0, [pc, #208]	@ (8007d80 <_strtol_l.constprop.0+0xf0>)
 8007cb0:	460d      	mov	r5, r1
 8007cb2:	462a      	mov	r2, r5
 8007cb4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007cb8:	5d06      	ldrb	r6, [r0, r4]
 8007cba:	f016 0608 	ands.w	r6, r6, #8
 8007cbe:	d1f8      	bne.n	8007cb2 <_strtol_l.constprop.0+0x22>
 8007cc0:	2c2d      	cmp	r4, #45	@ 0x2d
 8007cc2:	d12d      	bne.n	8007d20 <_strtol_l.constprop.0+0x90>
 8007cc4:	782c      	ldrb	r4, [r5, #0]
 8007cc6:	2601      	movs	r6, #1
 8007cc8:	1c95      	adds	r5, r2, #2
 8007cca:	f033 0210 	bics.w	r2, r3, #16
 8007cce:	d109      	bne.n	8007ce4 <_strtol_l.constprop.0+0x54>
 8007cd0:	2c30      	cmp	r4, #48	@ 0x30
 8007cd2:	d12a      	bne.n	8007d2a <_strtol_l.constprop.0+0x9a>
 8007cd4:	782a      	ldrb	r2, [r5, #0]
 8007cd6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007cda:	2a58      	cmp	r2, #88	@ 0x58
 8007cdc:	d125      	bne.n	8007d2a <_strtol_l.constprop.0+0x9a>
 8007cde:	786c      	ldrb	r4, [r5, #1]
 8007ce0:	2310      	movs	r3, #16
 8007ce2:	3502      	adds	r5, #2
 8007ce4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007ce8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007cec:	2200      	movs	r2, #0
 8007cee:	fbbc f9f3 	udiv	r9, ip, r3
 8007cf2:	4610      	mov	r0, r2
 8007cf4:	fb03 ca19 	mls	sl, r3, r9, ip
 8007cf8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007cfc:	2f09      	cmp	r7, #9
 8007cfe:	d81b      	bhi.n	8007d38 <_strtol_l.constprop.0+0xa8>
 8007d00:	463c      	mov	r4, r7
 8007d02:	42a3      	cmp	r3, r4
 8007d04:	dd27      	ble.n	8007d56 <_strtol_l.constprop.0+0xc6>
 8007d06:	1c57      	adds	r7, r2, #1
 8007d08:	d007      	beq.n	8007d1a <_strtol_l.constprop.0+0x8a>
 8007d0a:	4581      	cmp	r9, r0
 8007d0c:	d320      	bcc.n	8007d50 <_strtol_l.constprop.0+0xc0>
 8007d0e:	d101      	bne.n	8007d14 <_strtol_l.constprop.0+0x84>
 8007d10:	45a2      	cmp	sl, r4
 8007d12:	db1d      	blt.n	8007d50 <_strtol_l.constprop.0+0xc0>
 8007d14:	fb00 4003 	mla	r0, r0, r3, r4
 8007d18:	2201      	movs	r2, #1
 8007d1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d1e:	e7eb      	b.n	8007cf8 <_strtol_l.constprop.0+0x68>
 8007d20:	2c2b      	cmp	r4, #43	@ 0x2b
 8007d22:	bf04      	itt	eq
 8007d24:	782c      	ldrbeq	r4, [r5, #0]
 8007d26:	1c95      	addeq	r5, r2, #2
 8007d28:	e7cf      	b.n	8007cca <_strtol_l.constprop.0+0x3a>
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d1da      	bne.n	8007ce4 <_strtol_l.constprop.0+0x54>
 8007d2e:	2c30      	cmp	r4, #48	@ 0x30
 8007d30:	bf0c      	ite	eq
 8007d32:	2308      	moveq	r3, #8
 8007d34:	230a      	movne	r3, #10
 8007d36:	e7d5      	b.n	8007ce4 <_strtol_l.constprop.0+0x54>
 8007d38:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007d3c:	2f19      	cmp	r7, #25
 8007d3e:	d801      	bhi.n	8007d44 <_strtol_l.constprop.0+0xb4>
 8007d40:	3c37      	subs	r4, #55	@ 0x37
 8007d42:	e7de      	b.n	8007d02 <_strtol_l.constprop.0+0x72>
 8007d44:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007d48:	2f19      	cmp	r7, #25
 8007d4a:	d804      	bhi.n	8007d56 <_strtol_l.constprop.0+0xc6>
 8007d4c:	3c57      	subs	r4, #87	@ 0x57
 8007d4e:	e7d8      	b.n	8007d02 <_strtol_l.constprop.0+0x72>
 8007d50:	f04f 32ff 	mov.w	r2, #4294967295
 8007d54:	e7e1      	b.n	8007d1a <_strtol_l.constprop.0+0x8a>
 8007d56:	1c53      	adds	r3, r2, #1
 8007d58:	d108      	bne.n	8007d6c <_strtol_l.constprop.0+0xdc>
 8007d5a:	2322      	movs	r3, #34	@ 0x22
 8007d5c:	f8ce 3000 	str.w	r3, [lr]
 8007d60:	4660      	mov	r0, ip
 8007d62:	f1b8 0f00 	cmp.w	r8, #0
 8007d66:	d0a0      	beq.n	8007caa <_strtol_l.constprop.0+0x1a>
 8007d68:	1e69      	subs	r1, r5, #1
 8007d6a:	e006      	b.n	8007d7a <_strtol_l.constprop.0+0xea>
 8007d6c:	b106      	cbz	r6, 8007d70 <_strtol_l.constprop.0+0xe0>
 8007d6e:	4240      	negs	r0, r0
 8007d70:	f1b8 0f00 	cmp.w	r8, #0
 8007d74:	d099      	beq.n	8007caa <_strtol_l.constprop.0+0x1a>
 8007d76:	2a00      	cmp	r2, #0
 8007d78:	d1f6      	bne.n	8007d68 <_strtol_l.constprop.0+0xd8>
 8007d7a:	f8c8 1000 	str.w	r1, [r8]
 8007d7e:	e794      	b.n	8007caa <_strtol_l.constprop.0+0x1a>
 8007d80:	08007f68 	.word	0x08007f68

08007d84 <_strtol_r>:
 8007d84:	f7ff bf84 	b.w	8007c90 <_strtol_l.constprop.0>

08007d88 <_strtoul_l.constprop.0>:
 8007d88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007d8c:	4e34      	ldr	r6, [pc, #208]	@ (8007e60 <_strtoul_l.constprop.0+0xd8>)
 8007d8e:	4686      	mov	lr, r0
 8007d90:	460d      	mov	r5, r1
 8007d92:	4628      	mov	r0, r5
 8007d94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d98:	5d37      	ldrb	r7, [r6, r4]
 8007d9a:	f017 0708 	ands.w	r7, r7, #8
 8007d9e:	d1f8      	bne.n	8007d92 <_strtoul_l.constprop.0+0xa>
 8007da0:	2c2d      	cmp	r4, #45	@ 0x2d
 8007da2:	d12f      	bne.n	8007e04 <_strtoul_l.constprop.0+0x7c>
 8007da4:	782c      	ldrb	r4, [r5, #0]
 8007da6:	2701      	movs	r7, #1
 8007da8:	1c85      	adds	r5, r0, #2
 8007daa:	f033 0010 	bics.w	r0, r3, #16
 8007dae:	d109      	bne.n	8007dc4 <_strtoul_l.constprop.0+0x3c>
 8007db0:	2c30      	cmp	r4, #48	@ 0x30
 8007db2:	d12c      	bne.n	8007e0e <_strtoul_l.constprop.0+0x86>
 8007db4:	7828      	ldrb	r0, [r5, #0]
 8007db6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007dba:	2858      	cmp	r0, #88	@ 0x58
 8007dbc:	d127      	bne.n	8007e0e <_strtoul_l.constprop.0+0x86>
 8007dbe:	786c      	ldrb	r4, [r5, #1]
 8007dc0:	2310      	movs	r3, #16
 8007dc2:	3502      	adds	r5, #2
 8007dc4:	f04f 38ff 	mov.w	r8, #4294967295
 8007dc8:	2600      	movs	r6, #0
 8007dca:	fbb8 f8f3 	udiv	r8, r8, r3
 8007dce:	fb03 f908 	mul.w	r9, r3, r8
 8007dd2:	ea6f 0909 	mvn.w	r9, r9
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007ddc:	f1bc 0f09 	cmp.w	ip, #9
 8007de0:	d81c      	bhi.n	8007e1c <_strtoul_l.constprop.0+0x94>
 8007de2:	4664      	mov	r4, ip
 8007de4:	42a3      	cmp	r3, r4
 8007de6:	dd2a      	ble.n	8007e3e <_strtoul_l.constprop.0+0xb6>
 8007de8:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007dec:	d007      	beq.n	8007dfe <_strtoul_l.constprop.0+0x76>
 8007dee:	4580      	cmp	r8, r0
 8007df0:	d322      	bcc.n	8007e38 <_strtoul_l.constprop.0+0xb0>
 8007df2:	d101      	bne.n	8007df8 <_strtoul_l.constprop.0+0x70>
 8007df4:	45a1      	cmp	r9, r4
 8007df6:	db1f      	blt.n	8007e38 <_strtoul_l.constprop.0+0xb0>
 8007df8:	fb00 4003 	mla	r0, r0, r3, r4
 8007dfc:	2601      	movs	r6, #1
 8007dfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e02:	e7e9      	b.n	8007dd8 <_strtoul_l.constprop.0+0x50>
 8007e04:	2c2b      	cmp	r4, #43	@ 0x2b
 8007e06:	bf04      	itt	eq
 8007e08:	782c      	ldrbeq	r4, [r5, #0]
 8007e0a:	1c85      	addeq	r5, r0, #2
 8007e0c:	e7cd      	b.n	8007daa <_strtoul_l.constprop.0+0x22>
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d1d8      	bne.n	8007dc4 <_strtoul_l.constprop.0+0x3c>
 8007e12:	2c30      	cmp	r4, #48	@ 0x30
 8007e14:	bf0c      	ite	eq
 8007e16:	2308      	moveq	r3, #8
 8007e18:	230a      	movne	r3, #10
 8007e1a:	e7d3      	b.n	8007dc4 <_strtoul_l.constprop.0+0x3c>
 8007e1c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007e20:	f1bc 0f19 	cmp.w	ip, #25
 8007e24:	d801      	bhi.n	8007e2a <_strtoul_l.constprop.0+0xa2>
 8007e26:	3c37      	subs	r4, #55	@ 0x37
 8007e28:	e7dc      	b.n	8007de4 <_strtoul_l.constprop.0+0x5c>
 8007e2a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007e2e:	f1bc 0f19 	cmp.w	ip, #25
 8007e32:	d804      	bhi.n	8007e3e <_strtoul_l.constprop.0+0xb6>
 8007e34:	3c57      	subs	r4, #87	@ 0x57
 8007e36:	e7d5      	b.n	8007de4 <_strtoul_l.constprop.0+0x5c>
 8007e38:	f04f 36ff 	mov.w	r6, #4294967295
 8007e3c:	e7df      	b.n	8007dfe <_strtoul_l.constprop.0+0x76>
 8007e3e:	1c73      	adds	r3, r6, #1
 8007e40:	d106      	bne.n	8007e50 <_strtoul_l.constprop.0+0xc8>
 8007e42:	2322      	movs	r3, #34	@ 0x22
 8007e44:	f8ce 3000 	str.w	r3, [lr]
 8007e48:	4630      	mov	r0, r6
 8007e4a:	b932      	cbnz	r2, 8007e5a <_strtoul_l.constprop.0+0xd2>
 8007e4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e50:	b107      	cbz	r7, 8007e54 <_strtoul_l.constprop.0+0xcc>
 8007e52:	4240      	negs	r0, r0
 8007e54:	2a00      	cmp	r2, #0
 8007e56:	d0f9      	beq.n	8007e4c <_strtoul_l.constprop.0+0xc4>
 8007e58:	b106      	cbz	r6, 8007e5c <_strtoul_l.constprop.0+0xd4>
 8007e5a:	1e69      	subs	r1, r5, #1
 8007e5c:	6011      	str	r1, [r2, #0]
 8007e5e:	e7f5      	b.n	8007e4c <_strtoul_l.constprop.0+0xc4>
 8007e60:	08007f68 	.word	0x08007f68

08007e64 <_strtoul_r>:
 8007e64:	f7ff bf90 	b.w	8007d88 <_strtoul_l.constprop.0>

08007e68 <_malloc_usable_size_r>:
 8007e68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e6c:	1f18      	subs	r0, r3, #4
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	bfbc      	itt	lt
 8007e72:	580b      	ldrlt	r3, [r1, r0]
 8007e74:	18c0      	addlt	r0, r0, r3
 8007e76:	4770      	bx	lr

08007e78 <_init>:
 8007e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7a:	bf00      	nop
 8007e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7e:	bc08      	pop	{r3}
 8007e80:	469e      	mov	lr, r3
 8007e82:	4770      	bx	lr

08007e84 <_fini>:
 8007e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e86:	bf00      	nop
 8007e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e8a:	bc08      	pop	{r3}
 8007e8c:	469e      	mov	lr, r3
 8007e8e:	4770      	bx	lr
