Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DataPath -c DataPath --vector_source="C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/Waveform6.vwf" --testbench_file="C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim/LDAI.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Jun 25 17:36:29 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DataPath -c DataPath --vector_source=C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/Waveform6.vwf --testbench_file=C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim/LDAI.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim/" DataPath -c DataPath

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Jun 25 17:36:30 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim/ DataPath -c DataPath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file DataPath_7_1200mv_85c_slow.vo in folder "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file DataPath_7_1200mv_0c_slow.vo in folder "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file DataPath_min_1200mv_0c_fast.vo in folder "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file DataPath.vo in folder "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file DataPath_7_1200mv_85c_v_slow.sdo in folder "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file DataPath_7_1200mv_0c_v_slow.sdo in folder "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file DataPath_min_1200mv_0c_v_fast.sdo in folder "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file DataPath_v.sdo in folder "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4662 megabytes
    Info: Processing ended: Wed Jun 25 17:36:32 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim/DataPath.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.1/modelsim_ase/win32aloem//vsim -c -do DataPath.do

Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do DataPath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:32 on Jun 25,2025
# vlog -work work DataPath.vo 

# -- Compiling module data_path
# -- Compiling module hard_block
# 
# Top level modules:
# 	data_path
# End time: 17:36:32 on Jun 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:32 on Jun 25,2025
# vlog -work work LDAI.vwf.vt 
# -- Compiling module data_path_vlg_vec_tst
# 
# Top level modules:
# 	data_path_vlg_vec_tst
# End time: 17:36:32 on Jun 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.data_path_vlg_vec_tst 
# Start time: 17:36:32 on Jun 25,2025
# Loading work.data_path_vlg_vec_tst
# Loading work.data_path
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from DataPath_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from DataPath_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /data_path_vlg_vec_tst File: LDAI.vwf.vt
# after#26
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2700 ps, d:2706 ps, 222 ps );
#    Time: 2706 ps  Iteration: 1  Instance: /data_path_vlg_vec_tst/i1/\datamemory|M_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2700 ps, d:2718 ps, 222 ps );
#    Time: 2718 ps  Iteration: 0  Instance: /data_path_vlg_vec_tst/i1/\datamemory|M_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2700 ps, d:2743 ps, 222 ps );
#    Time: 2743 ps  Iteration: 0  Instance: /data_path_vlg_vec_tst/i1/\datamemory|M_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2700 ps, d:2806 ps, 222 ps );
#    Time: 2806 ps  Iteration: 0  Instance: /data_path_vlg_vec_tst/i1/\datamemory|M_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2700 ps, d:2843 ps, 222 ps );
#    Time: 2843 ps  Iteration: 0  Instance: /data_path_vlg_vec_tst/i1/\datamemory|M_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Note: $stop    : LDAI.vwf.vt(110)
#    Time: 1 us  Iteration: 0  Instance: /data_path_vlg_vec_tst

# Break in Module data_path_vlg_vec_tst at LDAI.vwf.vt line 110
# Stopped at LDAI.vwf.vt line 110

# End time: 17:36:33 on Jun 25,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/Waveform6.vwf...

Reading C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim/DataPath.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/simulation/qsim/DataPath_20250625173633.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.