ARM GAS  /tmp/ccEv6eEy.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_PWM_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_TIM_PWM_MspInit:
  27              	.LVL0:
  28              	.LFB135:
  29              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM5 init function */
ARM GAS  /tmp/ccEv6eEy.s 			page 2


  30:Core/Src/tim.c **** void MX_TIM5_Init(void)
  31:Core/Src/tim.c **** {
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
  43:Core/Src/tim.c ****   htim5.Instance = TIM5;
  44:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
  45:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  46:Core/Src/tim.c ****   htim5.Init.Period = 65535;
  47:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  48:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  49:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  54:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  60:Core/Src/tim.c ****   sConfigOC.Pulse = 10000;
  61:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  62:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
  70:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim5);
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** }
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
  75:Core/Src/tim.c **** {
  30              		.loc 1 75 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM5)
  34              		.loc 1 77 3 view .LVU1
  35              		.loc 1 77 19 is_stmt 0 view .LVU2
  36 0000 0268     		ldr	r2, [r0]
  37              		.loc 1 77 5 view .LVU3
  38 0002 0E4B     		ldr	r3, .L8
ARM GAS  /tmp/ccEv6eEy.s 			page 3


  39 0004 9A42     		cmp	r2, r3
  40 0006 00D0     		beq	.L7
  41 0008 7047     		bx	lr
  42              	.L7:
  75:Core/Src/tim.c **** 
  43              		.loc 1 75 1 view .LVU4
  44 000a 00B5     		push	{lr}
  45              	.LCFI0:
  46              		.cfi_def_cfa_offset 4
  47              		.cfi_offset 14, -4
  48 000c 83B0     		sub	sp, sp, #12
  49              	.LCFI1:
  50              		.cfi_def_cfa_offset 16
  78:Core/Src/tim.c ****   {
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
  82:Core/Src/tim.c ****     /* TIM5 clock enable */
  83:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
  51              		.loc 1 83 5 is_stmt 1 view .LVU5
  52              	.LBB2:
  53              		.loc 1 83 5 view .LVU6
  54 000e 0021     		movs	r1, #0
  55 0010 0191     		str	r1, [sp, #4]
  56              		.loc 1 83 5 view .LVU7
  57 0012 03F50B33 		add	r3, r3, #142336
  58 0016 1A6C     		ldr	r2, [r3, #64]
  59 0018 42F00802 		orr	r2, r2, #8
  60 001c 1A64     		str	r2, [r3, #64]
  61              		.loc 1 83 5 view .LVU8
  62 001e 1B6C     		ldr	r3, [r3, #64]
  63 0020 03F00803 		and	r3, r3, #8
  64 0024 0193     		str	r3, [sp, #4]
  65              		.loc 1 83 5 view .LVU9
  66 0026 019B     		ldr	r3, [sp, #4]
  67              	.LBE2:
  68              		.loc 1 83 5 view .LVU10
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****     /* TIM5 interrupt Init */
  86:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
  69              		.loc 1 86 5 view .LVU11
  70 0028 0A46     		mov	r2, r1
  71 002a 3220     		movs	r0, #50
  72              	.LVL1:
  73              		.loc 1 86 5 is_stmt 0 view .LVU12
  74 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  75              	.LVL2:
  87:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
  76              		.loc 1 87 5 is_stmt 1 view .LVU13
  77 0030 3220     		movs	r0, #50
  78 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  79              	.LVL3:
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
  91:Core/Src/tim.c ****   }
  92:Core/Src/tim.c **** }
ARM GAS  /tmp/ccEv6eEy.s 			page 4


  80              		.loc 1 92 1 is_stmt 0 view .LVU14
  81 0036 03B0     		add	sp, sp, #12
  82              	.LCFI2:
  83              		.cfi_def_cfa_offset 4
  84              		@ sp needed
  85 0038 5DF804FB 		ldr	pc, [sp], #4
  86              	.L9:
  87              		.align	2
  88              	.L8:
  89 003c 000C0040 		.word	1073744896
  90              		.cfi_endproc
  91              	.LFE135:
  93              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_TIM_MspPostInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
 101              	HAL_TIM_MspPostInit:
 102              	.LVL4:
 103              	.LFB136:
  93:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
  94:Core/Src/tim.c **** {
 104              		.loc 1 94 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 24
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 94 1 is_stmt 0 view .LVU16
 109 0000 00B5     		push	{lr}
 110              	.LCFI3:
 111              		.cfi_def_cfa_offset 4
 112              		.cfi_offset 14, -4
 113 0002 87B0     		sub	sp, sp, #28
 114              	.LCFI4:
 115              		.cfi_def_cfa_offset 32
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 116              		.loc 1 96 3 is_stmt 1 view .LVU17
 117              		.loc 1 96 20 is_stmt 0 view .LVU18
 118 0004 0023     		movs	r3, #0
 119 0006 0193     		str	r3, [sp, #4]
 120 0008 0293     		str	r3, [sp, #8]
 121 000a 0393     		str	r3, [sp, #12]
 122 000c 0493     		str	r3, [sp, #16]
 123 000e 0593     		str	r3, [sp, #20]
  97:Core/Src/tim.c ****   if(timHandle->Instance==TIM5)
 124              		.loc 1 97 3 is_stmt 1 view .LVU19
 125              		.loc 1 97 15 is_stmt 0 view .LVU20
 126 0010 0268     		ldr	r2, [r0]
 127              		.loc 1 97 5 view .LVU21
 128 0012 0E4B     		ldr	r3, .L14
 129 0014 9A42     		cmp	r2, r3
 130 0016 02D0     		beq	.L13
 131              	.LVL5:
 132              	.L10:
  98:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccEv6eEy.s 			page 5


  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 104:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 105:Core/Src/tim.c ****     PH10     ------> TIM5_CH1
 106:Core/Src/tim.c ****     */
 107:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 108:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 109:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 111:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 112:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 117:Core/Src/tim.c ****   }
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c **** }
 133              		.loc 1 119 1 view .LVU22
 134 0018 07B0     		add	sp, sp, #28
 135              	.LCFI5:
 136              		.cfi_remember_state
 137              		.cfi_def_cfa_offset 4
 138              		@ sp needed
 139 001a 5DF804FB 		ldr	pc, [sp], #4
 140              	.LVL6:
 141              	.L13:
 142              	.LCFI6:
 143              		.cfi_restore_state
 103:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 144              		.loc 1 103 5 is_stmt 1 view .LVU23
 145              	.LBB3:
 103:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 146              		.loc 1 103 5 view .LVU24
 147 001e 0023     		movs	r3, #0
 148 0020 0093     		str	r3, [sp]
 103:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 149              		.loc 1 103 5 view .LVU25
 150 0022 0B4B     		ldr	r3, .L14+4
 151 0024 1A6B     		ldr	r2, [r3, #48]
 152 0026 42F08002 		orr	r2, r2, #128
 153 002a 1A63     		str	r2, [r3, #48]
 103:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 154              		.loc 1 103 5 view .LVU26
 155 002c 1B6B     		ldr	r3, [r3, #48]
 156 002e 03F08003 		and	r3, r3, #128
 157 0032 0093     		str	r3, [sp]
 103:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 158              		.loc 1 103 5 view .LVU27
 159 0034 009B     		ldr	r3, [sp]
 160              	.LBE3:
 103:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 161              		.loc 1 103 5 view .LVU28
 107:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccEv6eEy.s 			page 6


 162              		.loc 1 107 5 view .LVU29
 107:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 163              		.loc 1 107 25 is_stmt 0 view .LVU30
 164 0036 4FF48063 		mov	r3, #1024
 165 003a 0193     		str	r3, [sp, #4]
 108:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 166              		.loc 1 108 5 is_stmt 1 view .LVU31
 108:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 108 26 is_stmt 0 view .LVU32
 168 003c 0223     		movs	r3, #2
 169 003e 0293     		str	r3, [sp, #8]
 109:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 170              		.loc 1 109 5 is_stmt 1 view .LVU33
 110:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 171              		.loc 1 110 5 view .LVU34
 111:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 172              		.loc 1 111 5 view .LVU35
 111:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 173              		.loc 1 111 31 is_stmt 0 view .LVU36
 174 0040 0593     		str	r3, [sp, #20]
 112:Core/Src/tim.c **** 
 175              		.loc 1 112 5 is_stmt 1 view .LVU37
 176 0042 01A9     		add	r1, sp, #4
 177 0044 0348     		ldr	r0, .L14+8
 178              	.LVL7:
 112:Core/Src/tim.c **** 
 179              		.loc 1 112 5 is_stmt 0 view .LVU38
 180 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL8:
 182              		.loc 1 119 1 view .LVU39
 183 004a E5E7     		b	.L10
 184              	.L15:
 185              		.align	2
 186              	.L14:
 187 004c 000C0040 		.word	1073744896
 188 0050 00380240 		.word	1073887232
 189 0054 001C0240 		.word	1073880064
 190              		.cfi_endproc
 191              	.LFE136:
 193              		.section	.text.MX_TIM5_Init,"ax",%progbits
 194              		.align	1
 195              		.global	MX_TIM5_Init
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu fpv4-sp-d16
 201              	MX_TIM5_Init:
 202              	.LFB134:
  31:Core/Src/tim.c **** 
 203              		.loc 1 31 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 40
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207 0000 00B5     		push	{lr}
 208              	.LCFI7:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 14, -4
ARM GAS  /tmp/ccEv6eEy.s 			page 7


 211 0002 8BB0     		sub	sp, sp, #44
 212              	.LCFI8:
 213              		.cfi_def_cfa_offset 48
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 214              		.loc 1 37 3 view .LVU41
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 215              		.loc 1 37 27 is_stmt 0 view .LVU42
 216 0004 0023     		movs	r3, #0
 217 0006 0893     		str	r3, [sp, #32]
 218 0008 0993     		str	r3, [sp, #36]
  38:Core/Src/tim.c **** 
 219              		.loc 1 38 3 is_stmt 1 view .LVU43
  38:Core/Src/tim.c **** 
 220              		.loc 1 38 22 is_stmt 0 view .LVU44
 221 000a 0193     		str	r3, [sp, #4]
 222 000c 0293     		str	r3, [sp, #8]
 223 000e 0393     		str	r3, [sp, #12]
 224 0010 0493     		str	r3, [sp, #16]
 225 0012 0593     		str	r3, [sp, #20]
 226 0014 0693     		str	r3, [sp, #24]
 227 0016 0793     		str	r3, [sp, #28]
  43:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 228              		.loc 1 43 3 is_stmt 1 view .LVU45
  43:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 229              		.loc 1 43 18 is_stmt 0 view .LVU46
 230 0018 1848     		ldr	r0, .L24
 231 001a 194A     		ldr	r2, .L24+4
 232 001c 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 233              		.loc 1 44 3 is_stmt 1 view .LVU47
  44:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 234              		.loc 1 44 24 is_stmt 0 view .LVU48
 235 001e 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 236              		.loc 1 45 3 is_stmt 1 view .LVU49
  45:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 237              		.loc 1 45 26 is_stmt 0 view .LVU50
 238 0020 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 239              		.loc 1 46 3 is_stmt 1 view .LVU51
  46:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 240              		.loc 1 46 21 is_stmt 0 view .LVU52
 241 0022 4FF6FF72 		movw	r2, #65535
 242 0026 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 243              		.loc 1 47 3 is_stmt 1 view .LVU53
  47:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 244              		.loc 1 47 28 is_stmt 0 view .LVU54
 245 0028 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 246              		.loc 1 48 3 is_stmt 1 view .LVU55
  48:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 247              		.loc 1 48 32 is_stmt 0 view .LVU56
 248 002a 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   {
 249              		.loc 1 49 3 is_stmt 1 view .LVU57
  49:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccEv6eEy.s 			page 8


 250              		.loc 1 49 7 is_stmt 0 view .LVU58
 251 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 252              	.LVL9:
  49:Core/Src/tim.c ****   {
 253              		.loc 1 49 6 view .LVU59
 254 0030 D0B9     		cbnz	r0, .L21
 255              	.L17:
  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 256              		.loc 1 53 3 is_stmt 1 view .LVU60
  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 257              		.loc 1 53 37 is_stmt 0 view .LVU61
 258 0032 0023     		movs	r3, #0
 259 0034 0893     		str	r3, [sp, #32]
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 260              		.loc 1 54 3 is_stmt 1 view .LVU62
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 261              		.loc 1 54 33 is_stmt 0 view .LVU63
 262 0036 0993     		str	r3, [sp, #36]
  55:Core/Src/tim.c ****   {
 263              		.loc 1 55 3 is_stmt 1 view .LVU64
  55:Core/Src/tim.c ****   {
 264              		.loc 1 55 7 is_stmt 0 view .LVU65
 265 0038 08A9     		add	r1, sp, #32
 266 003a 1048     		ldr	r0, .L24
 267 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 268              	.LVL10:
  55:Core/Src/tim.c ****   {
 269              		.loc 1 55 6 view .LVU66
 270 0040 A8B9     		cbnz	r0, .L22
 271              	.L18:
  59:Core/Src/tim.c ****   sConfigOC.Pulse = 10000;
 272              		.loc 1 59 3 is_stmt 1 view .LVU67
  59:Core/Src/tim.c ****   sConfigOC.Pulse = 10000;
 273              		.loc 1 59 20 is_stmt 0 view .LVU68
 274 0042 6023     		movs	r3, #96
 275 0044 0193     		str	r3, [sp, #4]
  60:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 276              		.loc 1 60 3 is_stmt 1 view .LVU69
  60:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 277              		.loc 1 60 19 is_stmt 0 view .LVU70
 278 0046 42F21073 		movw	r3, #10000
 279 004a 0293     		str	r3, [sp, #8]
  61:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 280              		.loc 1 61 3 is_stmt 1 view .LVU71
  61:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 281              		.loc 1 61 24 is_stmt 0 view .LVU72
 282 004c 0022     		movs	r2, #0
 283 004e 0392     		str	r2, [sp, #12]
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 284              		.loc 1 62 3 is_stmt 1 view .LVU73
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 285              		.loc 1 62 24 is_stmt 0 view .LVU74
 286 0050 0592     		str	r2, [sp, #20]
  63:Core/Src/tim.c ****   {
 287              		.loc 1 63 3 is_stmt 1 view .LVU75
  63:Core/Src/tim.c ****   {
 288              		.loc 1 63 7 is_stmt 0 view .LVU76
ARM GAS  /tmp/ccEv6eEy.s 			page 9


 289 0052 01A9     		add	r1, sp, #4
 290 0054 0948     		ldr	r0, .L24
 291 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 292              	.LVL11:
  63:Core/Src/tim.c ****   {
 293              		.loc 1 63 6 view .LVU77
 294 005a 58B9     		cbnz	r0, .L23
 295              	.L19:
  70:Core/Src/tim.c **** 
 296              		.loc 1 70 3 is_stmt 1 view .LVU78
 297 005c 0748     		ldr	r0, .L24
 298 005e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 299              	.LVL12:
  72:Core/Src/tim.c **** 
 300              		.loc 1 72 1 is_stmt 0 view .LVU79
 301 0062 0BB0     		add	sp, sp, #44
 302              	.LCFI9:
 303              		.cfi_remember_state
 304              		.cfi_def_cfa_offset 4
 305              		@ sp needed
 306 0064 5DF804FB 		ldr	pc, [sp], #4
 307              	.L21:
 308              	.LCFI10:
 309              		.cfi_restore_state
  51:Core/Src/tim.c ****   }
 310              		.loc 1 51 5 is_stmt 1 view .LVU80
 311 0068 FFF7FEFF 		bl	Error_Handler
 312              	.LVL13:
 313 006c E1E7     		b	.L17
 314              	.L22:
  57:Core/Src/tim.c ****   }
 315              		.loc 1 57 5 view .LVU81
 316 006e FFF7FEFF 		bl	Error_Handler
 317              	.LVL14:
 318 0072 E6E7     		b	.L18
 319              	.L23:
  65:Core/Src/tim.c ****   }
 320              		.loc 1 65 5 view .LVU82
 321 0074 FFF7FEFF 		bl	Error_Handler
 322              	.LVL15:
 323 0078 F0E7     		b	.L19
 324              	.L25:
 325 007a 00BF     		.align	2
 326              	.L24:
 327 007c 00000000 		.word	.LANCHOR0
 328 0080 000C0040 		.word	1073744896
 329              		.cfi_endproc
 330              	.LFE134:
 332              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 333              		.align	1
 334              		.global	HAL_TIM_PWM_MspDeInit
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 338              		.fpu fpv4-sp-d16
 340              	HAL_TIM_PWM_MspDeInit:
 341              	.LVL16:
ARM GAS  /tmp/ccEv6eEy.s 			page 10


 342              	.LFB137:
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 122:Core/Src/tim.c **** {
 343              		.loc 1 122 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347              		.loc 1 122 1 is_stmt 0 view .LVU84
 348 0000 08B5     		push	{r3, lr}
 349              	.LCFI11:
 350              		.cfi_def_cfa_offset 8
 351              		.cfi_offset 3, -8
 352              		.cfi_offset 14, -4
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM5)
 353              		.loc 1 124 3 is_stmt 1 view .LVU85
 354              		.loc 1 124 19 is_stmt 0 view .LVU86
 355 0002 0268     		ldr	r2, [r0]
 356              		.loc 1 124 5 view .LVU87
 357 0004 064B     		ldr	r3, .L30
 358 0006 9A42     		cmp	r2, r3
 359 0008 00D0     		beq	.L29
 360              	.LVL17:
 361              	.L26:
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 129:Core/Src/tim.c ****     /* Peripheral clock disable */
 130:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****     /* TIM5 interrupt Deinit */
 133:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 134:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c **** }
 362              		.loc 1 138 1 view .LVU88
 363 000a 08BD     		pop	{r3, pc}
 364              	.LVL18:
 365              	.L29:
 130:Core/Src/tim.c **** 
 366              		.loc 1 130 5 is_stmt 1 view .LVU89
 367 000c 054A     		ldr	r2, .L30+4
 368 000e 136C     		ldr	r3, [r2, #64]
 369 0010 23F00803 		bic	r3, r3, #8
 370 0014 1364     		str	r3, [r2, #64]
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 371              		.loc 1 133 5 view .LVU90
 372 0016 3220     		movs	r0, #50
 373              	.LVL19:
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 374              		.loc 1 133 5 is_stmt 0 view .LVU91
 375 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 376              	.LVL20:
ARM GAS  /tmp/ccEv6eEy.s 			page 11


 377              		.loc 1 138 1 view .LVU92
 378 001c F5E7     		b	.L26
 379              	.L31:
 380 001e 00BF     		.align	2
 381              	.L30:
 382 0020 000C0040 		.word	1073744896
 383 0024 00380240 		.word	1073887232
 384              		.cfi_endproc
 385              	.LFE137:
 387              		.global	htim5
 388              		.section	.bss.htim5,"aw",%nobits
 389              		.align	2
 390              		.set	.LANCHOR0,. + 0
 393              	htim5:
 394 0000 00000000 		.space	72
 394      00000000 
 394      00000000 
 394      00000000 
 394      00000000 
 395              		.text
 396              	.Letext0:
 397              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 398              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f427xx.h"
 399              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 400              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 401              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 402              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 403              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 404              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 405              		.file 10 "Core/Inc/main.h"
 406              		.file 11 "Core/Inc/tim.h"
ARM GAS  /tmp/ccEv6eEy.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccEv6eEy.s:18     .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccEv6eEy.s:26     .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccEv6eEy.s:89     .text.HAL_TIM_PWM_MspInit:000000000000003c $d
     /tmp/ccEv6eEy.s:94     .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccEv6eEy.s:101    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccEv6eEy.s:187    .text.HAL_TIM_MspPostInit:000000000000004c $d
     /tmp/ccEv6eEy.s:194    .text.MX_TIM5_Init:0000000000000000 $t
     /tmp/ccEv6eEy.s:201    .text.MX_TIM5_Init:0000000000000000 MX_TIM5_Init
     /tmp/ccEv6eEy.s:327    .text.MX_TIM5_Init:000000000000007c $d
     /tmp/ccEv6eEy.s:333    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccEv6eEy.s:340    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccEv6eEy.s:382    .text.HAL_TIM_PWM_MspDeInit:0000000000000020 $d
     /tmp/ccEv6eEy.s:393    .bss.htim5:0000000000000000 htim5
     /tmp/ccEv6eEy.s:389    .bss.htim5:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
HAL_NVIC_DisableIRQ
