{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669068879065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669068879068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 17:14:38 2022 " "Processing started: Mon Nov 21 17:14:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669068879068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068879068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dldFinal -c dldFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off dldFinal -c dldFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068879068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669068880111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669068880111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFF0 " "Found entity 1: TFF0" {  } { { "TFlipflop.v" "" { Text "D:/dldFinalQuartus/TFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068885935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onedisplayc6.v 1 1 " "Found 1 design units, including 1 entities, in source file onedisplayc6.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneDisplayC6 " "Found entity 1: oneDisplayC6" {  } { { "oneDisplayC6.v" "" { Text "D:/dldFinalQuartus/oneDisplayC6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068885936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod6count.v 2 2 " "Found 2 design units, including 2 entities, in source file mod6count.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod6Count " "Found entity 1: mod6Count" {  } { { "mod6Count.v" "" { Text "D:/dldFinalQuartus/mod6Count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885937 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourByDFF2 " "Found entity 2: fourByDFF2" {  } { { "mod6Count.v" "" { Text "D:/dldFinalQuartus/mod6Count.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068885937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c1 C1 finalOutput.v(17) " "Verilog HDL Declaration information at finalOutput.v(17): object \"c1\" differs only in case from object \"C1\" in the same scope" {  } { { "finalOutput.v" "" { Text "D:/dldFinalQuartus/finalOutput.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669068885941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finaloutput.v 1 1 " "Found 1 design units, including 1 entities, in source file finaloutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalOutput " "Found entity 1: finalOutput" {  } { { "finalOutput.v" "" { Text "D:/dldFinalQuartus/finalOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068885952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF0 " "Found entity 1: DFF0" {  } { { "DFlipflop.v" "" { Text "D:/dldFinalQuartus/DFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068885955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "Clk_divider.v" "" { Text "D:/dldFinalQuartus/Clk_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068885957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onedisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file onedisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneDisplay " "Found entity 1: oneDisplay" {  } { { "oneDisplay.v" "" { Text "D:/dldFinalQuartus/oneDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068885958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a BCDtoSevenSegment.v(3) " "Verilog HDL Declaration information at BCDtoSevenSegment.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "BCDtoSevenSegment.v" "" { Text "D:/dldFinalQuartus/BCDtoSevenSegment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669068885959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b BCDtoSevenSegment.v(3) " "Verilog HDL Declaration information at BCDtoSevenSegment.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "BCDtoSevenSegment.v" "" { Text "D:/dldFinalQuartus/BCDtoSevenSegment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669068885959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c BCDtoSevenSegment.v(3) " "Verilog HDL Declaration information at BCDtoSevenSegment.v(3): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "BCDtoSevenSegment.v" "" { Text "D:/dldFinalQuartus/BCDtoSevenSegment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669068885959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d BCDtoSevenSegment.v(3) " "Verilog HDL Declaration information at BCDtoSevenSegment.v(3): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "BCDtoSevenSegment.v" "" { Text "D:/dldFinalQuartus/BCDtoSevenSegment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669068885959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "BCDtoSevenSegment.v" "" { Text "D:/dldFinalQuartus/BCDtoSevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068885964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "D:/dldFinalQuartus/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068885965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitripplecarry.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitripplecarry.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitRippleCarry " "Found entity 1: fourBitRippleCarry" {  } { { "fourBitRippleCarry.v" "" { Text "D:/dldFinalQuartus/fourBitRippleCarry.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068885966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod10count.v 2 2 " "Found 2 design units, including 2 entities, in source file mod10count.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod10Count " "Found entity 1: mod10Count" {  } { { "mod10Count.v" "" { Text "D:/dldFinalQuartus/mod10Count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885967 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourByDFF1 " "Found entity 2: fourByDFF1" {  } { { "mod10Count.v" "" { Text "D:/dldFinalQuartus/mod10Count.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669068885967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068885967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalOutput " "Elaborating entity \"finalOutput\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669068886087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:c1 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:c1\"" {  } { { "finalOutput.v" "c1" { Text "D:/dldFinalQuartus/finalOutput.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF0 clk_divider:c1\|DFF0:dff_inst0 " "Elaborating entity \"DFF0\" for hierarchy \"clk_divider:c1\|DFF0:dff_inst0\"" {  } { { "Clk_divider.v" "dff_inst0" { Text "D:/dldFinalQuartus/Clk_divider.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFF0 TFF0:T1 " "Elaborating entity \"TFF0\" for hierarchy \"TFF0:T1\"" {  } { { "finalOutput.v" "T1" { Text "D:/dldFinalQuartus/finalOutput.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneDisplay oneDisplay:D1 " "Elaborating entity \"oneDisplay\" for hierarchy \"oneDisplay:D1\"" {  } { { "finalOutput.v" "D1" { Text "D:/dldFinalQuartus/finalOutput.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod10Count oneDisplay:D1\|mod10Count:G2 " "Elaborating entity \"mod10Count\" for hierarchy \"oneDisplay:D1\|mod10Count:G2\"" {  } { { "oneDisplay.v" "G2" { Text "D:/dldFinalQuartus/oneDisplay.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mod10Count.v(17) " "Verilog HDL assignment warning at mod10Count.v(17): truncated value with size 32 to match size of target (1)" {  } { { "mod10Count.v" "" { Text "D:/dldFinalQuartus/mod10Count.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669068886099 "|finalOutput|oneDisplay:D1|mod10Count:G2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourByDFF1 oneDisplay:D1\|mod10Count:G2\|fourByDFF1:m101 " "Elaborating entity \"fourByDFF1\" for hierarchy \"oneDisplay:D1\|mod10Count:G2\|fourByDFF1:m101\"" {  } { { "mod10Count.v" "m101" { Text "D:/dldFinalQuartus/mod10Count.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitRippleCarry oneDisplay:D1\|mod10Count:G2\|fourBitRippleCarry:G2 " "Elaborating entity \"fourBitRippleCarry\" for hierarchy \"oneDisplay:D1\|mod10Count:G2\|fourBitRippleCarry:G2\"" {  } { { "mod10Count.v" "G2" { Text "D:/dldFinalQuartus/mod10Count.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder oneDisplay:D1\|mod10Count:G2\|fourBitRippleCarry:G2\|half_adder:g1 " "Elaborating entity \"half_adder\" for hierarchy \"oneDisplay:D1\|mod10Count:G2\|fourBitRippleCarry:G2\|half_adder:g1\"" {  } { { "fourBitRippleCarry.v" "g1" { Text "D:/dldFinalQuartus/fourBitRippleCarry.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment oneDisplay:D1\|BCDtoSevenSegment:G3 " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"oneDisplay:D1\|BCDtoSevenSegment:G3\"" {  } { { "oneDisplay.v" "G3" { Text "D:/dldFinalQuartus/oneDisplay.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneDisplayC6 oneDisplayC6:A1 " "Elaborating entity \"oneDisplayC6\" for hierarchy \"oneDisplayC6:A1\"" {  } { { "finalOutput.v" "A1" { Text "D:/dldFinalQuartus/finalOutput.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod6Count oneDisplayC6:A1\|mod6Count:G2 " "Elaborating entity \"mod6Count\" for hierarchy \"oneDisplayC6:A1\|mod6Count:G2\"" {  } { { "oneDisplayC6.v" "G2" { Text "D:/dldFinalQuartus/oneDisplayC6.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mod6Count.v(17) " "Verilog HDL assignment warning at mod6Count.v(17): truncated value with size 32 to match size of target (1)" {  } { { "mod6Count.v" "" { Text "D:/dldFinalQuartus/mod6Count.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669068886108 "|finalOutput|oneDisplayC6:A1|mod6Count:G2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourByDFF2 oneDisplayC6:A1\|mod6Count:G2\|fourByDFF2:m61 " "Elaborating entity \"fourByDFF2\" for hierarchy \"oneDisplayC6:A1\|mod6Count:G2\|fourByDFF2:m61\"" {  } { { "mod6Count.v" "m61" { Text "D:/dldFinalQuartus/mod6Count.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068886109 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669068887830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669068888174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/dldFinalQuartus/output_files/dldFinal.map.smsg " "Generated suppressed messages file D:/dldFinalQuartus/output_files/dldFinal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068888529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669068889987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669068889987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669068891004 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669068891004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669068891004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669068891004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669068891600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 17:14:51 2022 " "Processing ended: Mon Nov 21 17:14:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669068891600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669068891600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669068891600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669068891600 ""}
