set SynModuleInfo {
  {SRCNAME simpleALU MODELNAME simpleALU RTLNAME simpleALU IS_TOP 1
    SUBMODULES {
      {MODELNAME simpleALU_sdiv_32s_32s_32_36_seq_1 RTLNAME simpleALU_sdiv_32s_32s_32_36_seq_1 BINDTYPE op TYPE sdiv IMPL auto_seq LATENCY 35 ALLOW_PRAGMA 1}
      {MODELNAME simpleALU_mul_32s_32s_32_1_1 RTLNAME simpleALU_mul_32s_32s_32_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
    }
  }
}
