<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/vector/AMD64VectorUnary.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../../style.css" />
  </head>
  <body>
    <pre>
  1 /*
  2  * Copyright (c) 2013, 2018, Oracle and/or its affiliates. All rights reserved.
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  */
 23 
 24 
 25 package org.graalvm.compiler.lir.amd64.vector;
 26 
 27 import static jdk.vm.ci.code.ValueUtil.asRegister;
 28 import static jdk.vm.ci.code.ValueUtil.isRegister;
 29 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.COMPOSITE;
 30 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.CONST;
 31 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;
 32 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.STACK;
 33 import static org.graalvm.compiler.lir.LIRValueUtil.asConstant;
 34 import static org.graalvm.compiler.lir.LIRValueUtil.isConstantValue;
 35 
 36 import org.graalvm.compiler.asm.amd64.AMD64Address;
 37 import org.graalvm.compiler.asm.amd64.AMD64Assembler.VexRMOp;
 38 import org.graalvm.compiler.asm.amd64.AMD64Assembler.VexRVMOp;
 39 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
 40 import org.graalvm.compiler.asm.amd64.AVXKind;
 41 import org.graalvm.compiler.lir.LIRFrameState;
 42 import org.graalvm.compiler.lir.LIRInstructionClass;
 43 import org.graalvm.compiler.lir.Opcode;
 44 import org.graalvm.compiler.lir.amd64.AMD64AddressValue;
 45 import org.graalvm.compiler.lir.amd64.AMD64LIRInstruction;
 46 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
 47 
 48 import jdk.vm.ci.meta.AllocatableValue;
 49 import jdk.vm.ci.meta.Value;
 50 
 51 public class AMD64VectorUnary {
 52 
 53     public static final class AVXUnaryOp extends AMD64LIRInstruction {
 54         public static final LIRInstructionClass&lt;AVXUnaryOp&gt; TYPE = LIRInstructionClass.create(AVXUnaryOp.class);
 55 
 56         @Opcode private final VexRMOp opcode;
 57         private final AVXKind.AVXSize size;
 58 
 59         @Def({REG}) protected AllocatableValue result;
 60         @Use({REG, STACK}) protected AllocatableValue input;
 61 
 62         public AVXUnaryOp(VexRMOp opcode, AVXKind.AVXSize size, AllocatableValue result, AllocatableValue input) {
 63             super(TYPE);
 64             this.opcode = opcode;
 65             this.size = size;
 66             this.result = result;
 67             this.input = input;
 68         }
 69 
 70         @Override
 71         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
 72             if (isRegister(input)) {
 73                 opcode.emit(masm, size, asRegister(result), asRegister(input));
 74             } else {
 75                 opcode.emit(masm, size, asRegister(result), (AMD64Address) crb.asAddress(input));
 76             }
 77         }
 78     }
 79 
 80     public static final class AVXUnaryMemoryOp extends AMD64LIRInstruction {
 81         public static final LIRInstructionClass&lt;AVXUnaryMemoryOp&gt; TYPE = LIRInstructionClass.create(AVXUnaryMemoryOp.class);
 82 
 83         @Opcode private final VexRMOp opcode;
 84         private final AVXKind.AVXSize size;
 85 
 86         @Def({REG}) protected AllocatableValue result;
 87         @Use({COMPOSITE}) protected AMD64AddressValue input;
 88         @State protected LIRFrameState state;
 89 
 90         public AVXUnaryMemoryOp(VexRMOp opcode, AVXKind.AVXSize size, AllocatableValue result, AMD64AddressValue input, LIRFrameState state) {
 91             super(TYPE);
 92             this.opcode = opcode;
 93             this.size = size;
 94             this.result = result;
 95             this.input = input;
 96             this.state = state;
 97         }
 98 
 99         @Override
100         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
101             if (state != null) {
102                 crb.recordImplicitException(masm.position(), state);
103             }
104             opcode.emit(masm, size, asRegister(result), input.toAddress());
105         }
106     }
107 
108     public static final class AVXBroadcastOp extends AMD64LIRInstruction {
109         public static final LIRInstructionClass&lt;AVXBroadcastOp&gt; TYPE = LIRInstructionClass.create(AVXBroadcastOp.class);
110 
111         @Opcode private final VexRMOp opcode;
112         private final AVXKind.AVXSize size;
113 
114         @Def({REG}) protected AllocatableValue result;
115         @Use({REG, STACK, CONST}) protected Value input;
116 
117         public AVXBroadcastOp(VexRMOp opcode, AVXKind.AVXSize size, AllocatableValue result, Value input) {
118             super(TYPE);
119             this.opcode = opcode;
120             this.size = size;
121             this.result = result;
122             this.input = input;
123         }
124 
125         @Override
126         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
127             if (isRegister(input)) {
128                 opcode.emit(masm, size, asRegister(result), asRegister(input));
129             } else if (isConstantValue(input)) {
130                 int align = input.getPlatformKind().getSizeInBytes();
131                 AMD64Address address = (AMD64Address) crb.recordDataReferenceInCode(asConstant(input), align);
132                 opcode.emit(masm, size, asRegister(result), address);
133             } else {
134                 opcode.emit(masm, size, asRegister(result), (AMD64Address) crb.asAddress(input));
135             }
136         }
137     }
138 
139     public static final class AVXConvertMemoryOp extends AMD64LIRInstruction {
140         public static final LIRInstructionClass&lt;AVXConvertMemoryOp&gt; TYPE = LIRInstructionClass.create(AVXConvertMemoryOp.class);
141 
142         @Opcode private final VexRVMOp opcode;
143         private final AVXKind.AVXSize size;
144 
145         @Def({REG}) protected AllocatableValue result;
146         @Use({COMPOSITE}) protected AMD64AddressValue input;
147         @State protected LIRFrameState state;
148 
149         public AVXConvertMemoryOp(VexRVMOp opcode, AVXKind.AVXSize size, AllocatableValue result, AMD64AddressValue input, LIRFrameState state) {
150             super(TYPE);
151             this.opcode = opcode;
152             this.size = size;
153             this.result = result;
154             this.input = input;
155             this.state = state;
156         }
157 
158         @Override
159         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
160             if (state != null) {
161                 crb.recordImplicitException(masm.position(), state);
162             }
163             opcode.emit(masm, size, asRegister(result), asRegister(result), input.toAddress());
164         }
165     }
166 
167     public static final class AVXConvertOp extends AMD64LIRInstruction {
168         public static final LIRInstructionClass&lt;AVXConvertOp&gt; TYPE = LIRInstructionClass.create(AVXConvertOp.class);
169 
170         @Opcode private final VexRVMOp opcode;
171         @Def({REG}) protected AllocatableValue result;
172         @Use({REG, STACK}) protected AllocatableValue input;
173 
174         public AVXConvertOp(VexRVMOp opcode, AllocatableValue result, AllocatableValue input) {
175             super(TYPE);
176             this.opcode = opcode;
177             this.result = result;
178             this.input = input;
179         }
180 
181         @Override
182         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
183             if (isRegister(input)) {
184                 if (!asRegister(input).equals(asRegister(result))) {
185                     // clear result register to avoid unnecessary dependency
186                     VexRVMOp.VXORPD.emit(masm, AVXKind.AVXSize.XMM, asRegister(result), asRegister(result), asRegister(result));
187                 }
188                 opcode.emit(masm, AVXKind.AVXSize.XMM, asRegister(result), asRegister(result), asRegister(input));
189             } else {
190                 VexRVMOp.VXORPD.emit(masm, AVXKind.AVXSize.XMM, asRegister(result), asRegister(result), asRegister(result));
191                 opcode.emit(masm, AVXKind.AVXSize.XMM, asRegister(result), asRegister(result), (AMD64Address) crb.asAddress(input));
192             }
193         }
194     }
195 }
    </pre>
  </body>
</html>