
// Library name: myLib
// Cell name: inv
// View name: schematic
subckt inv GND IN OUT VDD
    NM0 (OUT IN GND GND) n_12_hsl130e w=1u l=130.0n as=3.4e-13 ad=3.4e-13 \
        ps=2.68u pd=2.68u m=(1)*(1) nf=1 mis_flag=1 mf=(1)*(1)
    PM0 (OUT IN VDD VDD) p_12_hsl130e w=3.1u l=130.0n as=1.054e-12 \
        ad=1.054e-12 ps=6.88u pd=6.88u m=(1)*(1) nf=1 mis_flag=1 \
        mf=(1)*(1)
ends inv
// End of subcircuit definition.

// Library name: myLib_sim
// Cell name: inv_test
// View name: schematic
I0 (0 in out net02) inv
V1 (net02 0) vsource dc=1.2 type=dc
V0 (in 0) vsource type=pulse val0=0 val1=1.2 period=8n delay=2n rise=10p \
        fall=10p width=4n
C0 (out 0) capacitor c=100.0f
