#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Dec 12 12:38:28 2020
# Process ID: 3090
# Current directory: /home/jota/Documents/HW/HDL_projects/ORCs/ORC_R32I/build/Vivado/Vivado.runs/synth_1
# Command line: vivado -log ORC_R32I.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ORC_R32I.tcl
# Log file: /home/jota/Documents/HW/HDL_projects/ORCs/ORC_R32I/build/Vivado/Vivado.runs/synth_1/ORC_R32I.vds
# Journal file: /home/jota/Documents/HW/HDL_projects/ORCs/ORC_R32I/build/Vivado/Vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ORC_R32I.tcl -notrace
Command: synth_design -top ORC_R32I -part xc7s25csga324-1IL
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-1IL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3109
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 11023 ; free virtual = 14692
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ORC_R32I' [/home/jota/Documents/HW/HDL_projects/ORCs/ORC_R32I/source/ORC_R32I.v:49]
	Parameter P_FETCH_COUNTER_RESET bound to: 0 - type: integer 
	Parameter L_RII bound to: 7'b0010011 
	Parameter L_RRO bound to: 7'b0110011 
	Parameter L_LUI bound to: 7'b0110111 
	Parameter L_AUIPC bound to: 7'b0010111 
	Parameter L_JAL bound to: 7'b1101111 
	Parameter L_JALR bound to: 7'b1100111 
	Parameter L_BCC bound to: 7'b1100011 
	Parameter L_LCC bound to: 7'b0000011 
	Parameter L_SCC bound to: 7'b0100011 
	Parameter S_WAKEUP bound to: 3'b000 
	Parameter S_WAIT_FOR_ACK bound to: 3'b001 
	Parameter S_WAIT_FOR_DECODER bound to: 3'b010 
	Parameter S_WAIT_FOR_READ bound to: 3'b011 
	Parameter S_WAIT_FOR_WRITE bound to: 3'b100 
	Parameter L_ALL_ZERO bound to: 0 - type: integer 
	Parameter L_ALL_ONES bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ORC_R32I' (1#1) [/home/jota/Documents/HW/HDL_projects/ORCs/ORC_R32I/source/ORC_R32I.v:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 11117 ; free virtual = 14787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 11114 ; free virtual = 14784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 11114 ; free virtual = 14784
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2097.859 ; gain = 0.000 ; free physical = 11107 ; free virtual = 14777
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jota/Documents/HW/HDL_projects/ORCs/ORC_R32I/build/Vivado/Vivado.srcs/constrs_1/new/clock_contraints.xdc]
Finished Parsing XDC File [/home/jota/Documents/HW/HDL_projects/ORCs/ORC_R32I/build/Vivado/Vivado.srcs/constrs_1/new/clock_contraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2173.609 ; gain = 0.000 ; free physical = 11024 ; free virtual = 14694
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2173.609 ; gain = 0.000 ; free physical = 11024 ; free virtual = 14694
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2173.609 ; gain = 75.750 ; free physical = 11082 ; free virtual = 14753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1IL
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2173.609 ; gain = 75.750 ; free physical = 11082 ; free virtual = 14753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2173.609 ; gain = 75.750 ; free physical = 11082 ; free virtual = 14753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2173.609 ; gain = 75.750 ; free physical = 11072 ; free virtual = 14743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 21    
	   4 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2173.609 ; gain = 75.750 ; free physical = 11051 ; free virtual = 14726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|ORC_R32I    | general_registers1_reg | Implied   | 32 x 32              | RAM32M x 18	 | 
|ORC_R32I    | general_registers2_reg | Implied   | 32 x 32              | RAM32M x 18	 | 
+------------+------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2173.609 ; gain = 75.750 ; free physical = 10934 ; free virtual = 14609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2180.602 ; gain = 82.742 ; free physical = 10804 ; free virtual = 14546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|ORC_R32I    | general_registers1_reg | Implied   | 32 x 32              | RAM32M x 18	 | 
|ORC_R32I    | general_registers2_reg | Implied   | 32 x 32              | RAM32M x 18	 | 
+------------+------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2180.602 ; gain = 82.742 ; free physical = 10541 ; free virtual = 14347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2180.602 ; gain = 82.742 ; free physical = 10271 ; free virtual = 14134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2180.602 ; gain = 82.742 ; free physical = 10270 ; free virtual = 14134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2180.602 ; gain = 82.742 ; free physical = 10255 ; free virtual = 14119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2180.602 ; gain = 82.742 ; free physical = 10255 ; free virtual = 14119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2180.602 ; gain = 82.742 ; free physical = 10251 ; free virtual = 14115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2180.602 ; gain = 82.742 ; free physical = 10248 ; free virtual = 14112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    84|
|3     |LUT1   |     5|
|4     |LUT2   |   129|
|5     |LUT3   |    80|
|6     |LUT4   |   149|
|7     |LUT5   |   320|
|8     |LUT6   |   543|
|9     |MUXF7  |     2|
|10    |RAM32M |    34|
|11    |FDRE   |   179|
|12    |FDSE   |     1|
|13    |IBUF   |    69|
|14    |OBUF   |   135|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2180.602 ; gain = 82.742 ; free physical = 10248 ; free virtual = 14112
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2180.602 ; gain = 6.992 ; free physical = 10296 ; free virtual = 14161
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2180.609 ; gain = 82.742 ; free physical = 10297 ; free virtual = 14161
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2180.609 ; gain = 0.000 ; free physical = 10368 ; free virtual = 14234
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ORC_R32I' is not ideal for floorplanning, since the cellview 'ORC_R32I' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.617 ; gain = 0.000 ; free physical = 10316 ; free virtual = 14184
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2212.617 ; gain = 114.945 ; free physical = 10471 ; free virtual = 14338
INFO: [Common 17-1381] The checkpoint '/home/jota/Documents/HW/HDL_projects/ORCs/ORC_R32I/build/Vivado/Vivado.runs/synth_1/ORC_R32I.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ORC_R32I_utilization_synth.rpt -pb ORC_R32I_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 12:39:13 2020...
