<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>C55XX CSL 3.06.00 Examples: C:/c55_lp/git/c55_csl/c55xx_csl/ccs_v6.x_examples/programmer/include/sysctrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">C55XX CSL 3.06.00 Examples
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9bec7083027963d9f9ceae2cc7474de5.html">git</a></li><li class="navelem"><a class="el" href="dir_b939d78dbffbfe7544f76cce0512290d.html">c55_csl</a></li><li class="navelem"><a class="el" href="dir_0b9cbc4d9ead0ca0e71abd729070d16d.html">c55xx_csl</a></li><li class="navelem"><a class="el" href="dir_e9ea15cd39a126421ac4b41739582c90.html">ccs_v6.x_examples</a></li><li class="navelem"><a class="el" href="dir_be5b3017573808eb239db7489fd3f2fb.html">programmer</a></li><li class="navelem"><a class="el" href="dir_da2b30ea719ec7d2488b6962f23d63e5.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sysctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ============================================================================</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2008-2012 Texas Instruments Incorporated.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without </span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions </span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the   </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS </span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT </span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT </span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, </span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT </span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT </span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE </span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">*    sysctrl.h</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef SYSCTRL_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SYSCTRL_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">* Bit-field definitions for System Control registers...</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Peripheral (External) Bus Selection Bit Field Definitions */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define PERIPH_BUS_S0_MMCSD0             (0&lt;&lt;8)   // MMC/SD0 module routed to Serial Port 0 pins</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define PERIPH_BUS_S0_I2S0               (1&lt;&lt;8)   // I2S0 routed to Serial Port 0 pins</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define PERIPH_BUS_S0_GPIO               (2&lt;&lt;8)   // Serial Port 0 pins configured as GPIO</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define PERIPH_BUS_S1_MMCSD1             (0&lt;&lt;10)  // MMC/SD1 module routed to Serial Port 1 pins</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define PERIPH_BUS_S1_I2S1               (1&lt;&lt;10)  // I2S1 routed to Serial Port 1 pins</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define PERIPH_BUS_S1_GPIO               (2&lt;&lt;10)  // Serial Port 1 pins configured as GPIO</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define PERIPH_BUS_PP_LCD                (0&lt;&lt;12)  // 21 Parallel port pins configured as 16-bit LCD</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define PERIPH_BUS_PP_GPIO_SPI_UART_I2S2 (1&lt;&lt;12)  // 6:GPIO + 7:SPI(CS-0,1,2,3) + 4:UART + 4:I2S2</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define PERIPH_BUS_PP_LCD_GPI0           (2&lt;&lt;12)  // 10:8-bit LCD + 8:GPIO</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define PERIPH_BUS_PP_LCD_SPI_I2S3       (3&lt;&lt;12)  // 10:8-bit LCD + 4:SPI(CS-0) + 4:I2S2</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define PERIPH_BUS_PP_LCD_UART_I2S2      (4&lt;&lt;12)  // 10:8-bit LCD + 4:UART + 4:I2S2</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define PERIPH_BUS_PP_LCD_UART_SPI       (5&lt;&lt;12)  // 10:8-bit LCD + 4:UART + 4:SPI(CS-0)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define PERIPH_BUS_PP_GPIO_SPI_I2S2_3    (6&lt;&lt;12)  // 6:GPIO + 7:SPI(CS-0,1,2,3) + 4:I2S2 + 4:I2S3</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Peripheral Clock Gating Bit Field Definitions */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define PERIPH_CLK_IIS3              (1UL&lt;&lt;0)   // IIS3 Idle Control Bit</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define PERIPH_CLK_SPI               (1UL&lt;&lt;1)   // SPI Idle Control Bit</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define PERIPH_CLK_UART              (1UL&lt;&lt;2)   // UART Control Bit</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define PERIPH_CLK_DMA0              (1UL&lt;&lt;3)   // DMA0 Idle Control Bit</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define PERIPH_CLK_MMCSD0            (1UL&lt;&lt;4)   // MMCSD0 Idle Control Bit</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define PERIPH_CLK_COPROC            (1UL&lt;&lt;5)   // CoProcessor Idle Control Bit</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define PERIPH_CLK_I2C               (1UL&lt;&lt;6)   // I2C Idle Control Bit</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define PERIPH_CLK_MMCSD1            (1UL&lt;&lt;7)   // MMCSD1 Idle Control Bit</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define PERIPH_CLK_IIS0              (1UL&lt;&lt;8)   // I2S0 Idle Control Bit</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define PERIPH_CLK_IIS1              (1UL&lt;&lt;9)   // I2S1 Idle Control Bit</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define PERIPH_CLK_TIMER0            (1UL&lt;&lt;10)  // Timer 0 Idle Control Bit</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define PERIPH_CLK_EMIF              (1UL&lt;&lt;11)  // EMIF Idle Control Bit</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define PERIPH_CLK_TIMER1            (1UL&lt;&lt;12)  // Timer 1 Module Clock off</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define PERIPH_CLK_TIMER2            (1UL&lt;&lt;13)  // Timer 2 Module Clock off</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define PERIPH_CLK_IIS2              (1UL&lt;&lt;14)  // IIS2 Idle Control Bit</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define PERIPH_CLK_MASTER_CLK        (1UL&lt;&lt;15)  // Disables clock to ALL domains (can only wake via: RTC alarms, WAKEUP, INT0, INT1, &amp; RESET)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define PERIPH_CLK_LCD               (1UL&lt;&lt;16)   // LCD Idle Control Bit</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define PERIPH_CLK_SARADC            (1UL&lt;&lt;17)   // SAR A/D Idle Control Bit</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define PERIPH_CLK_USB               (1UL&lt;&lt;18)   // USB Idle Control Bit</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define PERIPH_CLK_DMA1              (1UL&lt;&lt;19)   // DMA1 Idle Control Bit</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define PERIPH_CLK_DMA2              (1UL&lt;&lt;20)   // DMA2 Idle Control Bit</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define PERIPH_CLK_DMA3              (1UL&lt;&lt;21)   // DMA3 Idle Control Bit</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define PERIPH_CLK_ANAREG            (1UL&lt;&lt;22)   // ANAREG Idle Control Bit</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* Peripheral Reset Bit Field Definitions */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define PERIPH_RESET_I2C                      (1&lt;&lt;0)   // I2C Reset Bit</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define PERIPH_RESET_EMIF_TIMERS_RTC          (1&lt;&lt;1)   // EMIF_TIMERS_RTC Reset Bit</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define PERIPH_RESET_SAR                      (1&lt;&lt;2)   // SAR Reset Bit</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define PERIPH_RESET_USB                      (1&lt;&lt;3)   // USB Reset Bit</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define PERIPH_RESET_DMA                      (1&lt;&lt;4)   // DMA Reset Bit</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define PERIPH_RESET_MMCSD0_MMCSD1_IIS0_IIS1  (1&lt;&lt;5)   // MMCSD0_MMCSD1_IIS0_IIS1 Reset Bit</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define PERIPH_RESET_FFTCOP                   (1&lt;&lt;6)   // FFT CoProcessor Reset Bit</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define PERIPH_RESET_LCD_IIS2_IIS3_UART_SPI   (1&lt;&lt;7)   // LCD_IIS2_IIS3_UART_SPI Reset Bit</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">* Function prototypes...</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/*******************************************************************</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">* PeripheralPinMapping</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">* - Serial0 = Serial-Port-0 pin mapping (PERIPH_BUS_S0_*)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">* - Serial1 = Serial-Port-1 pin mapping (PERIPH_BUS_S1_*)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">* - Parallel = Parallel-Port pin mapping (PERIPH_BUS_PP_*)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">* This function sets the pin-mapping for each peripheral bus.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">********************************************************************/</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keywordtype">void</span> PeripheralPinMapping(<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> Serial0, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> Serial1, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> Parallel);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/*******************************************************************</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">* PeripheralReset</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">* - PeripheralResets = Peripherals to reset (PERIPH_RESET_*)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">* - ResetHoldCycles = # sys-clk cycles to hold reset signal low</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">* - DelayCycles = # of delay cycles to wait for peripheral-ready</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">* This function resets the specified peripheral(s).</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">********************************************************************/</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keywordtype">void</span> PeripheralReset(<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> PeripheralResets, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> ResetHoldCycles, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> DelayCycles);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/*******************************************************************</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">* PeripheralClkEnableOnly</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">* - PeripheralClks = PeripheralClks to enable (PERIPH_CLK_*)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">* This function enables the specified peripheral-clks ONLY.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">* (all other peripheral-clks are disabled).</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">********************************************************************/</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keywordtype">void</span> PeripheralClkEnableOnly(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> PeripheralClks);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/*******************************************************************</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">* PeripheralClkEnable</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">* - PeripheralClks = PeripheralClks to enable (PERIPH_CLK_*)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">* This function enables the specified peripheral-clks.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">* (all other peripheral-clks are unchanged).</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">********************************************************************/</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keywordtype">void</span> PeripheralClkEnable(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> PeripheralClks);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#endif // SYSCTRL_H</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
