Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Feb 26 18:37:09 2020
| Host         : c125m-5.EECS.Berkeley.EDU running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_methodology -file z1top_fifo_display_bd_wrapper_methodology_drc_routed.rpt -pb z1top_fifo_display_bd_wrapper_methodology_drc_routed.pb -rpx z1top_fifo_display_bd_wrapper_methodology_drc_routed.rpx
| Design       : z1top_fifo_display_bd_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+---------+----------+---------------------------------------------+------------+
| Rule    | Severity | Description                                 | Violations |
+---------+----------+---------------------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert                | 1          |
| XDCB-5  | Warning  | Runtime inefficient way to find pin objects | 1          |
+---------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost0, with 2 or more inputs, drives asynchronous preset/clear pin(s) z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE, z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '2' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_rgb2dvi_0_0/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>


