<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4016" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4016{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4016{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4016{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4016{left:69px;bottom:1084px;}
#t5_4016{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_4016{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_4016{left:69px;bottom:1045px;}
#t8_4016{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_4016{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-1.38px;}
#ta_4016{left:95px;bottom:1014px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tb_4016{left:69px;bottom:988px;}
#tc_4016{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_4016{left:95px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#te_4016{left:69px;bottom:948px;}
#tf_4016{left:95px;bottom:952px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tg_4016{left:95px;bottom:935px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#th_4016{left:712px;bottom:942px;}
#ti_4016{left:69px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_4016{left:69px;bottom:894px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tk_4016{left:69px;bottom:877px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tl_4016{left:69px;bottom:860px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_4016{left:69px;bottom:836px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tn_4016{left:69px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_4016{left:69px;bottom:769px;letter-spacing:-0.1px;}
#tp_4016{left:154px;bottom:769px;letter-spacing:-0.1px;}
#tq_4016{left:69px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_4016{left:69px;bottom:728px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#ts_4016{left:170px;bottom:735px;}
#tt_4016{left:182px;bottom:728px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tu_4016{left:69px;bottom:711px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#tv_4016{left:69px;bottom:694px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tw_4016{left:265px;bottom:701px;}
#tx_4016{left:280px;bottom:694px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ty_4016{left:69px;bottom:670px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tz_4016{left:152px;bottom:670px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#t10_4016{left:69px;bottom:653px;letter-spacing:-0.21px;}
#t11_4016{left:95px;bottom:653px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t12_4016{left:555px;bottom:653px;letter-spacing:-0.13px;word-spacing:-1.08px;}
#t13_4016{left:69px;bottom:636px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t14_4016{left:69px;bottom:612px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_4016{left:69px;bottom:595px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t16_4016{left:69px;bottom:578px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t17_4016{left:69px;bottom:520px;letter-spacing:0.13px;}
#t18_4016{left:151px;bottom:520px;letter-spacing:0.15px;word-spacing:0.01px;}
#t19_4016{left:69px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_4016{left:69px;bottom:479px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t1b_4016{left:69px;bottom:462px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1c_4016{left:69px;bottom:445px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1d_4016{left:69px;bottom:377px;letter-spacing:0.16px;}
#t1e_4016{left:150px;bottom:377px;letter-spacing:0.2px;word-spacing:0.03px;}
#t1f_4016{left:69px;bottom:352px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1g_4016{left:762px;bottom:352px;letter-spacing:-0.16px;}
#t1h_4016{left:839px;bottom:352px;letter-spacing:-0.05px;}
#t1i_4016{left:69px;bottom:335px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1j_4016{left:69px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_4016{left:69px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1l_4016{left:69px;bottom:188px;letter-spacing:-0.1px;}
#t1m_4016{left:91px;bottom:188px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t1n_4016{left:91px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_4016{left:69px;bottom:149px;letter-spacing:-0.16px;}
#t1p_4016{left:91px;bottom:149px;letter-spacing:-0.12px;}
#t1q_4016{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t1r_4016{left:91px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_4016{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4016{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4016{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4016{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4016{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4016{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4016{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4016{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4016{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.sa_4016{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4016" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4016Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4016" style="-webkit-user-select: none;"><object width="935" height="1210" data="4016/4016.svg" type="image/svg+xml" id="pdf4016" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4016" class="t s1_4016">27-22 </span><span id="t2_4016" class="t s1_4016">Vol. 3C </span>
<span id="t3_4016" class="t s2_4016">VM ENTRIES </span>
<span id="t4_4016" class="t s3_4016">• </span><span id="t5_4016" class="t s4_4016">If event delivery encounters a nested exception, a VM exit may occur depending on the contents of the </span>
<span id="t6_4016" class="t s4_4016">exception bitmap (see Section 26.2). </span>
<span id="t7_4016" class="t s3_4016">• </span><span id="t8_4016" class="t s4_4016">If event delivery generates a double-fault exception (due to a nested exception); the logical processor </span>
<span id="t9_4016" class="t s4_4016">encounters another nested exception while attempting to call the double-fault handler; and that exception does </span>
<span id="ta_4016" class="t s4_4016">not cause a VM exit due to the exception bitmap; then a VM exit occurs due to triple fault (see Section 26.2). </span>
<span id="tb_4016" class="t s3_4016">• </span><span id="tc_4016" class="t s4_4016">If event delivery injects a double-fault exception and encounters a nested exception that does not cause a </span>
<span id="td_4016" class="t s4_4016">VM exit due to the exception bitmap, then a VM exit occurs due to triple fault (see Section 26.2). </span>
<span id="te_4016" class="t s3_4016">• </span><span id="tf_4016" class="t s4_4016">If the “virtualize APIC accesses” VM-execution control is 1 and event delivery generates an access to the APIC- </span>
<span id="tg_4016" class="t s4_4016">access page, that access is treated as described in Section 30.4 and may cause a VM exit. </span>
<span id="th_4016" class="t s5_4016">1 </span>
<span id="ti_4016" class="t s4_4016">If the event-delivery process does cause a VM exit, the processor state before the VM exit is determined just as it </span>
<span id="tj_4016" class="t s4_4016">would be had the injected event occurred during normal execution in VMX non-root operation. If the injected event </span>
<span id="tk_4016" class="t s4_4016">directly accesses a task gate that cause a VM exit or if the first nested exception encountered causes a VM exit, </span>
<span id="tl_4016" class="t s4_4016">information about the injected event is saved in the IDT-vectoring information field (see Section 28.2.4). </span>
<span id="tm_4016" class="t s4_4016">The material in this section applies also if injection of an external interrupt results in user-interrupt notification </span>
<span id="tn_4016" class="t s4_4016">processing instead of event delivery (see Section 27.6.1 earlier). </span>
<span id="to_4016" class="t s6_4016">27.6.1.3 </span><span id="tp_4016" class="t s6_4016">Event Injection for VM Entries to Real-Address Mode </span>
<span id="tq_4016" class="t s4_4016">If VM entry is loading CR0.PE with 0, any injected vectored event is delivered as would normally be done in real- </span>
<span id="tr_4016" class="t s4_4016">address mode. </span>
<span id="ts_4016" class="t s5_4016">2 </span>
<span id="tt_4016" class="t s4_4016">Specifically, VM entry uses the vector provided in the VM-entry interruption-information field to </span>
<span id="tu_4016" class="t s4_4016">select a 4-byte entry from an interrupt-vector table at the linear address in IDTR.base. Further details are provided </span>
<span id="tv_4016" class="t s4_4016">in Section 15.1.4 in the Intel </span>
<span id="tw_4016" class="t s5_4016">® </span>
<span id="tx_4016" class="t s4_4016">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="ty_4016" class="t s4_4016">Because bit </span><span id="tz_4016" class="t s4_4016">11 (deliver error code) in the VM-entry interruption-information field must be 0 if CR0.PE will be 0 after </span>
<span id="t10_4016" class="t s4_4016">VM </span><span id="t11_4016" class="t s4_4016">entry (see Section 27.2.1.3), vectored events injected with CR0.PE </span><span id="t12_4016" class="t s4_4016">= 0 do not push an error code on the stack. </span>
<span id="t13_4016" class="t s4_4016">This is consistent with event delivery in real-address mode. </span>
<span id="t14_4016" class="t s4_4016">If event delivery encounters a fault (due to a violation of IDTR.limit or of SS.limit), the fault is treated as if it had </span>
<span id="t15_4016" class="t s4_4016">occurred during event delivery in VMX non-root operation. Such a fault may lead to a VM exit as discussed in </span>
<span id="t16_4016" class="t s4_4016">Section 27.6.1.2. </span>
<span id="t17_4016" class="t s7_4016">27.6.2 </span><span id="t18_4016" class="t s7_4016">Injection of Pending MTF VM Exits </span>
<span id="t19_4016" class="t s4_4016">If the interruption type in the VM-entry interruption-information field is 7 (other event) and the vector field is 0, </span>
<span id="t1a_4016" class="t s4_4016">VM entry causes an MTF VM exit to be pending on the instruction boundary following VM entry. This is the case </span>
<span id="t1b_4016" class="t s4_4016">even if the “monitor trap flag” VM-execution control is 0. See Section 26.5.2 for the treatment of pending MTF </span>
<span id="t1c_4016" class="t s4_4016">VM exits. </span>
<span id="t1d_4016" class="t s8_4016">27.7 </span><span id="t1e_4016" class="t s8_4016">SPECIAL FEATURES OF VM ENTRY </span>
<span id="t1f_4016" class="t s4_4016">This section details a variety of features of VM entry. It uses the following terminology: a VM entry is </span><span id="t1g_4016" class="t s9_4016">vectoring </span><span id="t1h_4016" class="t s4_4016">if </span>
<span id="t1i_4016" class="t s4_4016">the valid bit (bit 31) of the VM-entry interruption information field is 1 and the interruption type in the field is 0 </span>
<span id="t1j_4016" class="t s4_4016">(external interrupt), 2 (non-maskable interrupt); 3 (hardware exception), 4 (software interrupt), 5 (privileged </span>
<span id="t1k_4016" class="t s4_4016">software exception), or 6 (software exception). </span>
<span id="t1l_4016" class="t sa_4016">1. </span><span id="t1m_4016" class="t sa_4016">“Virtualize APIC accesses” is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execu- </span>
<span id="t1n_4016" class="t sa_4016">tion controls is 0, VM entry functions as if the “virtualize APIC accesses” VM-execution control were 0. See Section 25.6.2. </span>
<span id="t1o_4016" class="t sa_4016">2. </span><span id="t1p_4016" class="t sa_4016">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PE must be 1 in VMX operation, VM entry must be loading CR0.PE </span>
<span id="t1q_4016" class="t sa_4016">with 1 unless the “unrestricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution controls are </span>
<span id="t1r_4016" class="t sa_4016">both 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
