// Seed: 2393758557
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output uwire sample,
    output wor id_3,
    output tri1 module_0,
    output wand id_5,
    input wor id_6,
    output wand id_7
    , id_37,
    input uwire id_8,
    input tri1 id_9,
    input wire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri id_13,
    output tri1 id_14,
    output wor id_15,
    output tri id_16,
    output wor id_17,
    output uwire id_18,
    input tri id_19,
    input wire id_20,
    output wand id_21,
    input wor id_22,
    input wire id_23,
    output supply1 id_24,
    input tri1 id_25,
    input wor id_26,
    output supply0 id_27,
    output wire id_28,
    output uwire id_29,
    output tri0 id_30,
    input wor id_31,
    input wire id_32,
    output wor id_33,
    output wand id_34,
    output tri id_35
);
  wire id_38;
  static logic id_39;
  wire id_40, id_41, id_42, id_43;
  wire id_44;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    output uwire id_3
    , id_16,
    input wor id_4,
    output wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    input wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output tri0 id_12,
    output tri0 id_13,
    output uwire id_14
);
  wire id_17 = 1'h0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_5,
      id_13,
      id_5,
      id_8,
      id_12,
      id_2,
      id_7,
      id_9,
      id_9,
      id_10,
      id_0,
      id_14,
      id_12,
      id_3,
      id_5,
      id_5,
      id_4,
      id_2,
      id_3,
      id_4,
      id_0,
      id_3,
      id_0,
      id_11,
      id_6,
      id_13,
      id_5,
      id_14,
      id_4,
      id_2,
      id_6,
      id_6,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
