// Seed: 3399507663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd55,
    parameter id_2 = 32'd41,
    parameter id_3 = 32'd20
) (
    input  wor  _id_0,
    input  wire id_1,
    output wand _id_2,
    output wand _id_3
);
  logic [id_2 : id_0  .  id_3] id_5, id_6;
  wire [1 'b0 : -1] id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6
  );
  assign id_7 = id_1;
  logic id_8;
  assign id_5 = id_6;
endmodule
