[Library]
others = $MODEL_TECH/../modelsim.ini
igloo = C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/igloo
<<<<<<< HEAD
presynth = presynth
syncad_vhdl_lib = C:\Microsemi\Libero_SoC_v11.9\Designer/lib/actel/syncad_vhdl_lib

=======
syncad_vhdl_lib = C:\Microsemi\Libero_SoC_v11.9\Designer/lib/actel/syncad_vhdl_lib

presynth = presynth
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
