description: 'TODO: Confirm clock latency (EFG paths) meet requirement for timing
  budget. Put the delay from DESKEW PLL to slice register CK(E) and pad_mem* (F+G)
  to comment collomn (target SS corner delay < 800ps).'
requirements:
  value: N/A
  pattern_items: []
input_files: []
waivers:
  value: N/A
  waive_items: []
