#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Mon Oct 31 13:34:24 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Mon Oct 31 13:34:52 2022
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              2699           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      49.388 MHz         20.000         20.248         -0.248
 jtag_TCK_Inferred            1.000 MHz     127.943 MHz       1000.000          7.816        496.092
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.248      -0.709              6          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.092       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.309       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.256       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     11.097       0.000              0           1660
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.853       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.994       0.000              0           2699
 jtag_TCK_Inferred                                 499.255       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      2.936       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.837       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.294       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.294       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.227       0.000              0           1660
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.865       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.383       0.000              0           2699
 jtag_TCK_Inferred                                 499.537       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.727
  Launch Clock Delay      :  4.419
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.855       4.419         ntclkbufg_1      
 CLMA_78_224/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_78_224/Q0                    tco                   0.261       4.680 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.442       5.122         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_78_229/Y3                    td                    0.169       5.291 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.301       5.592         u_tinyriscv_core/ex_csr_we_o
 CLMA_78_232/Y3                    td                    0.169       5.761 r       u_tinyriscv_core/u_csr_reg/N83_2/gateop_perm/Z
                                   net (fanout=2)        0.339       6.100         u_tinyriscv_core/u_csr_reg/_N13965
 CLMA_70_237/Y3                    td                    0.169       6.269 r       u_tinyriscv_core/u_csr_reg/N83_4/gateop_perm/Z
                                   net (fanout=18)       0.603       6.872         u_tinyriscv_core/u_csr_reg/_N13973
 CLMA_70_220/Y3                    td                    0.276       7.148 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.874       8.022         u_tinyriscv_core/u_csr_reg/N100
 CLMA_82_213/Y3                    td                    0.169       8.191 r       u_tinyriscv_core/u_csr_reg/N65_or[26]_2_2/gateop/Z
                                   net (fanout=1)        0.260       8.451         u_tinyriscv_core/u_csr_reg/_N15440
 CLMA_82_213/Y2                    td                    0.284       8.735 r       u_tinyriscv_core/u_csr_reg/N65_or[26]_2_6/gateop/F
                                   net (fanout=1)        0.332       9.067         u_tinyriscv_core/u_csr_reg/_N15444
 CLMA_86_212/Y2                    td                    0.165       9.232 r       u_tinyriscv_core/u_csr_reg/N65_or[26]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.432       9.664         u_tinyriscv_core/csr_ex_data_o [26]
 CLMS_86_205/Y2                    td                    0.165       9.829 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_106_5/gateop_perm/Z
                                   net (fanout=6)        1.230      11.059         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [42]
                                                         0.238      11.297 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_12/gateop_A2/Cout
                                                         0.000      11.297         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [26]
 CLMA_58_200/Y3                    td                    0.340      11.637 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_14/gateop_A2/Y1
                                   net (fanout=2)        0.678      12.315         _N6              
 CLMA_30_196/Y3                    td                    0.276      12.591 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[0]/gateop/F
                                   net (fanout=1)        0.261      12.852         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8342
 CLMA_30_196/Y0                    td                    0.214      13.066 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[0]/gateop_perm/Z
                                   net (fanout=2)        0.291      13.357         u_tinyriscv_core/u_exu/_N3728
 CLMA_30_193/Y0                    td                    0.211      13.568 r       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]_muxf6/Y0
                                   net (fanout=1)        0.821      14.389         u_tinyriscv_core/u_exu/u_exu_mem/_N0
 CLMA_42_189/Y1                    td                    0.207      14.596 r       u_tinyriscv_core/u_clint/N29_6[0]_2/gateop/F
                                   net (fanout=7)        0.324      14.920         _N9969           
 CLMA_42_177/Y1                    td                    0.169      15.089 r       u_tinyriscv_core/u_ifu/N44_8/gateop_perm/Z
                                   net (fanout=18)       0.628      15.717         u_tinyriscv_core/u_ifu/N44
 CLMA_58_165/Y1                    td                    0.276      15.993 r       u_rib/N74_29_7/gateop_perm/Z
                                   net (fanout=7)        0.518      16.511         u_rib/mux_m_addr [29]
 CLMA_66_172/Y1                    td                    0.377      16.888 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.819      17.707         u_rib/slave_sel [0]
 CLMA_66_172/Y2                    td                    0.284      17.991 r       u_rib/N127_14/gateop/F
                                   net (fanout=1)        0.790      18.781         u_rib/N127 [14]  
 CLMA_70_144/Y2                    td                    0.216      18.997 r       u_rib/N169_46_4/gateop_perm/Z
                                   net (fanout=1)        0.261      19.258         u_rib/_N15737    
 CLMA_70_144/Y0                    td                    0.164      19.422 r       u_rib/N169_46_5/gateop_perm/Z
                                   net (fanout=7)        0.266      19.688         u_rib/mux_s_data [14]
 CLMA_70_144/Y1                    td                    0.169      19.857 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[6]/gateop_perm/Z
                                   net (fanout=2)        0.264      20.121         u_tinyriscv_core/u_exu/u_exu_mem/_N2729
 CLMA_70_145/Y6AB                  td                    0.377      20.498 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[6]_muxf6/F
                                   net (fanout=6)        0.872      21.370         _N2985           
 CLMA_54_120/Y1                    td                    0.209      21.579 r       u_rib/N219_50/gateop/F
                                   net (fanout=16)       2.782      24.361         s0_data_o[6]     
 DRM_122_20/DA0[6]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                  24.361         Logic Levels: 22 
                                                                                   Logic: 5.554ns(27.851%), Route: 14.388ns(72.149%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.535      23.727         ntclkbufg_1      
 DRM_122_20/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.099                          
 clock uncertainty                                      -0.050      24.049                          

 Setup time                                              0.064      24.113                          

 Data required time                                                 24.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.113                          
 Data arrival time                                                 -24.361                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.730
  Launch Clock Delay      :  4.419
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.855       4.419         ntclkbufg_1      
 CLMA_78_224/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_78_224/Q0                    tco                   0.261       4.680 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.442       5.122         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_78_229/Y3                    td                    0.169       5.291 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.301       5.592         u_tinyriscv_core/ex_csr_we_o
 CLMA_78_232/Y3                    td                    0.169       5.761 r       u_tinyriscv_core/u_csr_reg/N83_2/gateop_perm/Z
                                   net (fanout=2)        0.339       6.100         u_tinyriscv_core/u_csr_reg/_N13965
 CLMA_70_237/Y3                    td                    0.169       6.269 r       u_tinyriscv_core/u_csr_reg/N83_4/gateop_perm/Z
                                   net (fanout=18)       0.603       6.872         u_tinyriscv_core/u_csr_reg/_N13973
 CLMA_70_220/Y3                    td                    0.276       7.148 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.874       8.022         u_tinyriscv_core/u_csr_reg/N100
 CLMA_82_213/Y3                    td                    0.169       8.191 r       u_tinyriscv_core/u_csr_reg/N65_or[26]_2_2/gateop/Z
                                   net (fanout=1)        0.260       8.451         u_tinyriscv_core/u_csr_reg/_N15440
 CLMA_82_213/Y2                    td                    0.284       8.735 r       u_tinyriscv_core/u_csr_reg/N65_or[26]_2_6/gateop/F
                                   net (fanout=1)        0.332       9.067         u_tinyriscv_core/u_csr_reg/_N15444
 CLMA_86_212/Y2                    td                    0.165       9.232 r       u_tinyriscv_core/u_csr_reg/N65_or[26]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.432       9.664         u_tinyriscv_core/csr_ex_data_o [26]
 CLMS_86_205/Y2                    td                    0.165       9.829 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_106_5/gateop_perm/Z
                                   net (fanout=6)        1.230      11.059         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [42]
                                                         0.238      11.297 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_12/gateop_A2/Cout
                                                         0.000      11.297         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [26]
 CLMA_58_200/Y3                    td                    0.340      11.637 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_14/gateop_A2/Y1
                                   net (fanout=2)        0.678      12.315         _N6              
 CLMA_30_196/Y3                    td                    0.276      12.591 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[0]/gateop/F
                                   net (fanout=1)        0.261      12.852         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8342
 CLMA_30_196/Y0                    td                    0.214      13.066 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[0]/gateop_perm/Z
                                   net (fanout=2)        0.291      13.357         u_tinyriscv_core/u_exu/_N3728
 CLMA_30_193/Y0                    td                    0.211      13.568 r       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]_muxf6/Y0
                                   net (fanout=1)        0.821      14.389         u_tinyriscv_core/u_exu/u_exu_mem/_N0
 CLMA_42_189/Y1                    td                    0.207      14.596 r       u_tinyriscv_core/u_clint/N29_6[0]_2/gateop/F
                                   net (fanout=7)        0.324      14.920         _N9969           
 CLMA_42_177/Y1                    td                    0.169      15.089 r       u_tinyriscv_core/u_ifu/N44_8/gateop_perm/Z
                                   net (fanout=18)       0.628      15.717         u_tinyriscv_core/u_ifu/N44
 CLMA_58_165/Y1                    td                    0.276      15.993 r       u_rib/N74_29_7/gateop_perm/Z
                                   net (fanout=7)        0.518      16.511         u_rib/mux_m_addr [29]
 CLMA_66_172/Y1                    td                    0.377      16.888 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.819      17.707         u_rib/slave_sel [0]
 CLMS_66_173/Y0                    td                    0.282      17.989 r       u_rib/N127_2/gateop/F
                                   net (fanout=1)        1.338      19.327         u_rib/N127 [2]   
 CLMA_82_113/Y0                    td                    0.282      19.609 r       u_rib/N169_34_4/gateop_perm/Z
                                   net (fanout=1)        0.262      19.871         u_rib/_N15283    
 CLMA_82_113/Y2                    td                    0.216      20.087 r       u_rib/N169_34_5/gateop_perm/Z
                                   net (fanout=4)        0.264      20.351         u_rib/mux_s_data [2]
 CLMA_82_113/Y3                    td                    0.169      20.520 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[2]/gateop_perm/Z
                                   net (fanout=1)        0.506      21.026         u_tinyriscv_core/u_exu/u_exu_mem/_N2757
 CLMA_90_121/Y6CD                  td                    0.211      21.237 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[2]_muxf6/F
                                   net (fanout=7)        0.436      21.673         _N2981           
 CLMA_90_117/Y2                    td                    0.165      21.838 r       u_rib/N219_38/gateop_perm/Z
                                   net (fanout=16)       2.394      24.232         s0_data_o[2]     
 DRM_34_20/DA0[2]                                                          r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                  24.232         Logic Levels: 22 
                                                                                   Logic: 5.460ns(27.558%), Route: 14.353ns(72.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.538      23.730         ntclkbufg_1      
 DRM_34_20/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.102                          
 clock uncertainty                                      -0.050      24.052                          

 Setup time                                              0.064      24.116                          

 Data required time                                                 24.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.116                          
 Data arrival time                                                 -24.232                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.752
  Launch Clock Delay      :  4.419
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.855       4.419         ntclkbufg_1      
 CLMA_78_224/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_78_224/Q0                    tco                   0.261       4.680 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.442       5.122         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_78_229/Y3                    td                    0.169       5.291 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.301       5.592         u_tinyriscv_core/ex_csr_we_o
 CLMA_78_232/Y3                    td                    0.169       5.761 r       u_tinyriscv_core/u_csr_reg/N83_2/gateop_perm/Z
                                   net (fanout=2)        0.339       6.100         u_tinyriscv_core/u_csr_reg/_N13965
 CLMA_70_237/Y3                    td                    0.169       6.269 r       u_tinyriscv_core/u_csr_reg/N83_4/gateop_perm/Z
                                   net (fanout=18)       0.603       6.872         u_tinyriscv_core/u_csr_reg/_N13973
 CLMA_70_220/Y3                    td                    0.276       7.148 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.874       8.022         u_tinyriscv_core/u_csr_reg/N100
 CLMA_82_213/Y3                    td                    0.169       8.191 r       u_tinyriscv_core/u_csr_reg/N65_or[26]_2_2/gateop/Z
                                   net (fanout=1)        0.260       8.451         u_tinyriscv_core/u_csr_reg/_N15440
 CLMA_82_213/Y2                    td                    0.284       8.735 r       u_tinyriscv_core/u_csr_reg/N65_or[26]_2_6/gateop/F
                                   net (fanout=1)        0.332       9.067         u_tinyriscv_core/u_csr_reg/_N15444
 CLMA_86_212/Y2                    td                    0.165       9.232 r       u_tinyriscv_core/u_csr_reg/N65_or[26]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.432       9.664         u_tinyriscv_core/csr_ex_data_o [26]
 CLMS_86_205/Y2                    td                    0.165       9.829 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_106_5/gateop_perm/Z
                                   net (fanout=6)        1.230      11.059         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [42]
                                                         0.238      11.297 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_12/gateop_A2/Cout
                                                         0.000      11.297         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.co [26]
 CLMA_58_200/Y3                    td                    0.340      11.637 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N17.slt_14/gateop_A2/Y1
                                   net (fanout=2)        0.678      12.315         _N6              
 CLMA_30_196/Y3                    td                    0.276      12.591 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[0]/gateop/F
                                   net (fanout=1)        0.261      12.852         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8342
 CLMA_30_196/Y0                    td                    0.214      13.066 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[0]/gateop_perm/Z
                                   net (fanout=2)        0.291      13.357         u_tinyriscv_core/u_exu/_N3728
 CLMA_30_193/Y0                    td                    0.211      13.568 r       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]_muxf6/Y0
                                   net (fanout=1)        0.821      14.389         u_tinyriscv_core/u_exu/u_exu_mem/_N0
 CLMA_42_189/Y1                    td                    0.207      14.596 r       u_tinyriscv_core/u_clint/N29_6[0]_2/gateop/F
                                   net (fanout=7)        0.324      14.920         _N9969           
 CLMA_42_177/Y1                    td                    0.169      15.089 r       u_tinyriscv_core/u_ifu/N44_8/gateop_perm/Z
                                   net (fanout=18)       0.628      15.717         u_tinyriscv_core/u_ifu/N44
 CLMA_58_165/Y1                    td                    0.276      15.993 r       u_rib/N74_29_7/gateop_perm/Z
                                   net (fanout=7)        0.484      16.477         u_rib/mux_m_addr [29]
 CLMA_66_164/Y2                    td                    0.384      16.861 r       u_rib/N356_2/gateop_perm/Z
                                   net (fanout=44)       0.840      17.701         u_rib/slave_sel [4]
 CLMA_58_173/Y1                    td                    0.276      17.977 r       u_rib/N169_61_3/gateop_perm/Z
                                   net (fanout=1)        0.262      18.239         u_rib/_N15800    
 CLMA_58_173/Y0                    td                    0.164      18.403 r       u_rib/N169_61_5/gateop_perm/Z
                                   net (fanout=7)        1.275      19.678         u_rib/mux_s_data [29]
 CLMA_70_132/Y3                    td                    0.381      20.059 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[5]/gateop_perm/Z
                                   net (fanout=3)        0.265      20.324         u_tinyriscv_core/u_exu/u_exu_mem/_N2728
 CLMA_70_132/Y0                    td                    0.164      20.488 r       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_2[13]/gateop_perm/Z
                                   net (fanout=5)        0.590      21.078         _N8800           
 CLMA_70_125/Y2                    td                    0.213      21.291 r       u_rib/N219_13/gateop/F
                                   net (fanout=16)       2.947      24.238         s0_data_o[13]    
 DRM_122_0/DA0[14]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]

 Data arrival time                                                  24.238         Logic Levels: 21 
                                                                                   Logic: 5.340ns(26.944%), Route: 14.479ns(73.056%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.560      23.752         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.124                          
 clock uncertainty                                      -0.050      24.074                          

 Setup time                                              0.064      24.138                          

 Data required time                                                 24.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.138                          
 Data arrival time                                                 -24.238                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[10]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.394
  Launch Clock Delay      :  3.750
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.558       3.750         ntclkbufg_1      
 CLMS_78_297/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[10]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_297/Q0                    tco                   0.223       3.973 f       u_jtag_top/u_jtag_dm/rx/recv_data[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.391       4.364         u_jtag_top/u_jtag_dm/rx_data [10]
 CLMA_90_296/AD                                                            f       u_jtag_top/u_jtag_dm/rx_data_r[10]/opit_0/D

 Data arrival time                                                   4.364         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.319%), Route: 0.391ns(63.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.830       4.394         ntclkbufg_1      
 CLMA_90_296/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[10]/opit_0/CLK
 clock pessimism                                        -0.372       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                  -4.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_csr_reg/mtvec[1]/opit_0/CLK
Endpoint    : u_tinyriscv_core/u_ifu/pc[1]/opit_0_L6Q_perm/B0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.463
  Launch Clock Delay      :  3.784
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.592       3.784         ntclkbufg_1      
 CLMA_78_236/CLK                                                           r       u_tinyriscv_core/u_csr_reg/mtvec[1]/opit_0/CLK

 CLMA_78_236/Q0                    tco                   0.223       4.007 f       u_tinyriscv_core/u_csr_reg/mtvec[1]/opit_0/Q
                                   net (fanout=2)        0.220       4.227         u_tinyriscv_core/csr_mtvec_o [1]
 CLMS_78_249/B0                                                            f       u_tinyriscv_core/u_ifu/pc[1]/opit_0_L6Q_perm/B0

 Data arrival time                                                   4.227         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.899       4.463         ntclkbufg_1      
 CLMS_78_249/CLK                                                           r       u_tinyriscv_core/u_ifu/pc[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.372       4.091                          
 clock uncertainty                                       0.000       4.091                          

 Hold time                                              -0.174       3.917                          

 Data required time                                                  3.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.917                          
 Data arrival time                                                  -4.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_csr_reg/mcause[19]/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  3.774
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.582       3.774         ntclkbufg_1      
 CLMS_78_229/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMS_78_229/Q0                    tco                   0.223       3.997 f       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.146       4.143         u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_86_228/A3                                                            f       u_tinyriscv_core/u_csr_reg/mcause[19]/opit_0_L5Q_perm/L3

 Data arrival time                                                   4.143         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.434%), Route: 0.146ns(39.566%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.854       4.418         ntclkbufg_1      
 CLMA_86_228/CLK                                                           r       u_tinyriscv_core/u_csr_reg/mcause[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.046                          
 clock uncertainty                                       0.000       4.046                          

 Hold time                                              -0.236       3.810                          

 Data required time                                                  3.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.810                          
 Data arrival time                                                  -4.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.753
  Clock Pessimism Removal :  0.592

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.569     503.969         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.969 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.784     505.753         ntclkbufg_0      
 CLMA_114_292/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_114_292/Y0                   tco                   0.325     506.078 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.263     506.341         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_114_292/Y3                   td                    0.377     506.718 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.837     507.555         u_jtag_top/u_jtag_driver/N229
 CLMA_106_292/Y1                   td                    0.377     507.932 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.164     509.096         u_jtag_top/u_jtag_driver/N233
 CLMA_66_296/CE                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CE

 Data arrival time                                                 509.096         Logic Levels: 2  
                                                                                   Logic: 1.079ns(32.276%), Route: 2.264ns(67.724%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.260    1003.377         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.546    1004.923         ntclkbufg_0      
 CLMA_66_296/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CLK
 clock pessimism                                         0.592    1005.515                          
 clock uncertainty                                      -0.050    1005.465                          

 Setup time                                             -0.277    1005.188                          

 Data required time                                               1005.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.188                          
 Data arrival time                                                -509.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.753
  Clock Pessimism Removal :  0.592

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.569     503.969         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.969 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.784     505.753         ntclkbufg_0      
 CLMA_114_292/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_114_292/Y0                   tco                   0.325     506.078 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.263     506.341         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_114_292/Y3                   td                    0.377     506.718 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.837     507.555         u_jtag_top/u_jtag_driver/N229
 CLMA_106_292/Y1                   td                    0.377     507.932 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.164     509.096         u_jtag_top/u_jtag_driver/N233
 CLMA_66_296/CE                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CE

 Data arrival time                                                 509.096         Logic Levels: 2  
                                                                                   Logic: 1.079ns(32.276%), Route: 2.264ns(67.724%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.260    1003.377         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.546    1004.923         ntclkbufg_0      
 CLMA_66_296/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CLK
 clock pessimism                                         0.592    1005.515                          
 clock uncertainty                                      -0.050    1005.465                          

 Setup time                                             -0.277    1005.188                          

 Data required time                                               1005.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.188                          
 Data arrival time                                                -509.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.753
  Clock Pessimism Removal :  0.592

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.569     503.969         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.969 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.784     505.753         ntclkbufg_0      
 CLMA_114_292/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_114_292/Y0                   tco                   0.325     506.078 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.263     506.341         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_114_292/Y3                   td                    0.377     506.718 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.837     507.555         u_jtag_top/u_jtag_driver/N229
 CLMA_106_292/Y1                   td                    0.377     507.932 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.164     509.096         u_jtag_top/u_jtag_driver/N233
 CLMA_66_296/CE                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CE

 Data arrival time                                                 509.096         Logic Levels: 2  
                                                                                   Logic: 1.079ns(32.276%), Route: 2.264ns(67.724%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.260    1003.377         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.546    1004.923         ntclkbufg_0      
 CLMA_66_296/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CLK
 clock pessimism                                         0.592    1005.515                          
 clock uncertainty                                      -0.050    1005.465                          

 Setup time                                             -0.277    1005.188                          

 Data required time                                               1005.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.188                          
 Data arrival time                                                -509.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  4.947
  Clock Pessimism Removal :  -0.684

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.260       3.377         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.570       4.947         ntclkbufg_0      
 CLMA_82_284/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_284/Q0                    tco                   0.223       5.170 f       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.290       5.460         u_jtag_top/u_jtag_driver/rx_data [33]
 CLMA_86_288/M2                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/D

 Data arrival time                                                   5.460         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.762       4.061         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.061 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.843       5.904         ntclkbufg_0      
 CLMA_86_288/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/CLK
 clock pessimism                                        -0.684       5.220                          
 clock uncertainty                                       0.000       5.220                          

 Hold time                                              -0.016       5.204                          

 Data required time                                                  5.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.204                          
 Data arrival time                                                  -5.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[7]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.260  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.886
  Launch Clock Delay      :  4.942
  Clock Pessimism Removal :  -0.684

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.260       3.377         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.565       4.942         ntclkbufg_0      
 CLMA_82_289/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/CLK

 CLMA_82_289/Q1                    tco                   0.223       5.165 f       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.365       5.530         u_jtag_top/u_jtag_driver/shift_reg [7]
 CLMA_90_301/AD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[7]/opit_0_inv/D

 Data arrival time                                                   5.530         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.925%), Route: 0.365ns(62.075%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.762       4.061         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.061 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.825       5.886         ntclkbufg_0      
 CLMA_90_301/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.684       5.202                          
 clock uncertainty                                       0.000       5.202                          

 Hold time                                               0.033       5.235                          

 Data required time                                                  5.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.235                          
 Data arrival time                                                  -5.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[20]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.889
  Launch Clock Delay      :  4.919
  Clock Pessimism Removal :  -0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.260       3.377         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.542       4.919         ntclkbufg_0      
 CLMA_54_292/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_292/Q2                    tco                   0.223       5.142 f       u_jtag_top/u_jtag_driver/rx/recv_data[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.188       5.330         u_jtag_top/u_jtag_driver/rx_data [20]
 CLMS_54_289/CD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[20]/opit_0_inv/D

 Data arrival time                                                   5.330         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.762       4.061         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.061 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.828       5.889         ntclkbufg_0      
 CLMS_54_289/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[20]/opit_0_inv/CLK
 clock pessimism                                        -0.932       4.957                          
 clock uncertainty                                       0.000       4.957                          

 Hold time                                               0.033       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                  -5.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.752
  Launch Clock Delay      :  4.418
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.854       4.418         ntclkbufg_1      
 CLMA_130_117/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_117/Q0                   tco                   0.261       4.679 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=281)      3.489       8.168         jtag_rst_n       
 CLMA_42_253/Y0                    td                    0.282       8.450 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=481)      4.635      13.085         gpio_0/N9        
 DRM_122_0/RSTA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  13.085         Logic Levels: 1  
                                                                                   Logic: 0.543ns(6.265%), Route: 8.124ns(93.735%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.560      23.752         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.598      24.350                          
 clock uncertainty                                      -0.050      24.300                          

 Recovery time                                          -0.118      24.182                          

 Data required time                                                 24.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.182                          
 Data arrival time                                                 -13.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.757
  Launch Clock Delay      :  4.418
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.854       4.418         ntclkbufg_1      
 CLMA_130_117/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_117/Q0                   tco                   0.261       4.679 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=281)      3.489       8.168         jtag_rst_n       
 CLMA_42_253/Y0                    td                    0.282       8.450 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=481)      4.520      12.970         gpio_0/N9        
 DRM_122_0/RSTB[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  12.970         Logic Levels: 1  
                                                                                   Logic: 0.543ns(6.349%), Route: 8.009ns(93.651%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.565      23.757         ntclkbufg_1      
 DRM_122_0/CLKB[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598      24.355                          
 clock uncertainty                                      -0.050      24.305                          

 Recovery time                                          -0.122      24.183                          

 Data required time                                                 24.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.183                          
 Data arrival time                                                 -12.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.727
  Launch Clock Delay      :  4.418
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.854       4.418         ntclkbufg_1      
 CLMA_130_117/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_117/Q0                   tco                   0.261       4.679 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=281)      3.489       8.168         jtag_rst_n       
 CLMA_42_253/Y0                    td                    0.282       8.450 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=481)      4.316      12.766         gpio_0/N9        
 DRM_122_20/RSTA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  12.766         Logic Levels: 1  
                                                                                   Logic: 0.543ns(6.505%), Route: 7.805ns(93.495%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.535      23.727         ntclkbufg_1      
 DRM_122_20/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.598      24.325                          
 clock uncertainty                                      -0.050      24.275                          

 Recovery time                                          -0.118      24.157                          

 Data required time                                                 24.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.157                          
 Data arrival time                                                 -12.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : gpio_0/u_vld_rdy/vld_dff/qout_r[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.414
  Launch Clock Delay      :  3.760
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.568       3.760         ntclkbufg_1      
 CLMA_42_264/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_42_264/Y0                    tco                   0.281       4.041 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.217       4.258         u_rst_ctrl/jtag_rst_r [4]
 CLMA_42_253/Y0                    td                    0.152       4.410 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=481)      0.274       4.684         gpio_0/N9        
 CLMA_42_245/RS                                                            f       gpio_0/u_vld_rdy/vld_dff/qout_r[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.684         Logic Levels: 1  
                                                                                   Logic: 0.433ns(46.861%), Route: 0.491ns(53.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.850       4.414         ntclkbufg_1      
 CLMA_42_245/CLK                                                           r       gpio_0/u_vld_rdy/vld_dff/qout_r[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.042                          
 clock uncertainty                                       0.000       4.042                          

 Removal time                                           -0.211       3.831                          

 Data required time                                                  3.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.831                          
 Data arrival time                                                  -4.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_mem_wdata[2]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.429
  Launch Clock Delay      :  3.768
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.576       3.768         ntclkbufg_1      
 CLMA_130_117/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_117/Q0                   tco                   0.223       3.991 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=281)      0.722       4.713         jtag_rst_n       
 CLMA_98_124/RS                                                            f       u_jtag_top/u_jtag_dm/dm_mem_wdata[2]/opit_0_inv/RS

 Data arrival time                                                   4.713         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.598%), Route: 0.722ns(76.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.865       4.429         ntclkbufg_1      
 CLMA_98_124/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_mem_wdata[2]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.057                          
 clock uncertainty                                       0.000       4.057                          

 Removal time                                           -0.211       3.846                          

 Data required time                                                  3.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.846                          
 Data arrival time                                                  -4.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_mem_wdata[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.768
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.576       3.768         ntclkbufg_1      
 CLMA_130_117/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_117/Q0                   tco                   0.223       3.991 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=281)      0.732       4.723         jtag_rst_n       
 CLMS_102_129/RS                                                           f       u_jtag_top/u_jtag_dm/dm_mem_wdata[0]/opit_0_inv/RS

 Data arrival time                                                   4.723         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.351%), Route: 0.732ns(76.649%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.857       4.421         ntclkbufg_1      
 CLMS_102_129/CLK                                                          r       u_jtag_top/u_jtag_dm/dm_mem_wdata[0]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Removal time                                           -0.211       3.838                          

 Data required time                                                  3.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.838                          
 Data arrival time                                                  -4.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.885                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.867       4.431         ntclkbufg_1      
 CLMA_94_264/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_94_264/Q1                    tco                   0.261       4.692 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       2.001       6.693         jtag_halt_req_o  
 CLMA_30_232/Y1                    td                    0.179       6.872 f       N4/gateop_perm/Z 
                                   net (fanout=1)        3.143      10.015         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122      10.137 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.137         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      12.925 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      13.086         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  13.086         Logic Levels: 3  
                                                                                   Logic: 3.350ns(38.706%), Route: 5.305ns(61.294%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200       1.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112       1.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.569       3.969         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.969 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.789       5.758         ntclkbufg_0      
 CLMS_114_289/CLK                                                          f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_114_289/Q0                   tco                   0.239       5.997 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.532       9.529         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.122       9.651 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.651         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.788      12.439 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      12.499         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  12.499         Logic Levels: 2  
                                                                                   Logic: 3.149ns(46.714%), Route: 3.592ns(53.286%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[3]/opit_0_MUX4TO1Q/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.840       4.404         ntclkbufg_1      
 CLMA_98_144/CLK                                                           r       gpio_0/gpio_ctrl[3]/opit_0_MUX4TO1Q/CLK

 CLMA_98_144/Q3                    tco                   0.261       4.665 r       gpio_0/gpio_ctrl[3]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        1.263       5.928         gpio_ctrl[3]     
 CLMA_106_116/Y2                   td                    0.384       6.312 r       N103inv/gateop_perm/Z
                                   net (fanout=1)        1.383       7.695         N103_inv         
 IOL_151_161/TO                    td                    0.129       7.824 r       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       7.824         gpio_tri[1]/ntT  
 IOBS_152_161/PAD                  tse                   2.788      10.612 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.055      10.667         nt_gpio[1]       
 L12                                                                       f       gpio[1] (port)   

 Data arrival time                                                  10.667         Logic Levels: 3  
                                                                                   Logic: 3.562ns(56.874%), Route: 2.701ns(43.126%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.431       1.605         nt_rst_ext_i     
 CLMA_130_117/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.605         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.112%), Route: 0.576ns(35.888%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.431       1.605         nt_rst_ext_i     
 CLMA_130_117/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.605         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.112%), Route: 0.576ns(35.888%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[0] (port)
Endpoint    : gpio_0/gpio_data[0]/opit_0_L5Q/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 r       gpio[0] (port)   
                                   net (fanout=1)        0.164       0.164         nt_gpio[0]       
 IOBS_152_101/DIN                  td                    0.935       1.099 r       gpio_tri[0]/opit_0/O
                                   net (fanout=1)        0.000       1.099         gpio_tri[0]/ntI  
 IOL_151_101/RX_DATA_DD            td                    0.094       1.193 r       gpio_tri[0]/opit_1/OUT
                                   net (fanout=1)        0.858       2.051         _N0              
 CLMA_106_108/Y1                   td                    0.288       2.339 f       gpio_0/gpio_data[0]_ce_mux[0]_2/gateop/F
                                   net (fanout=1)        0.145       2.484         gpio_0/_N16104   
 CLMA_106_108/A0                                                           f       gpio_0/gpio_data[0]/opit_0_L5Q/L0

 Data arrival time                                                   2.484         Logic Levels: 3  
                                                                                   Logic: 1.317ns(53.019%), Route: 1.167ns(46.981%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.580
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.580         ntclkbufg_1      
 CLMA_78_224/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_78_224/Q0                    tco                   0.209       3.789 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.380       4.169         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_78_229/Y3                    td                    0.135       4.304 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.257       4.561         u_tinyriscv_core/ex_csr_we_o
 CLMA_78_228/Y2                    td                    0.132       4.693 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.242       4.935         u_tinyriscv_core/u_csr_reg/_N15698
 CLMS_78_229/Y1                    td                    0.135       5.070 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.288       5.358         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_70_224/Y1                    td                    0.135       5.493 r       u_tinyriscv_core/u_csr_reg/N101_10/gateop_perm/Z
                                   net (fanout=32)       0.370       5.863         u_tinyriscv_core/u_csr_reg/N101
 CLMA_70_216/Y1                    td                    0.167       6.030 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.242       6.272         u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_216/Y3                    td                    0.135       6.407 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/gateop/Z
                                   net (fanout=1)        0.240       6.647         u_tinyriscv_core/u_csr_reg/_N15825
 CLMA_70_216/Y0                    td                    0.131       6.778 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop/Z
                                   net (fanout=3)        0.553       7.331         u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_54_204/Y0                    td                    0.131       7.462 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=99)       0.259       7.721         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_54_196/Y0                    td                    0.131       7.852 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        0.524       8.376         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.190       8.566 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.566         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_66_192/COUT                  td                    0.083       8.649 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.649         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       8.704 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       8.704         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_66_196/Y3                    td                    0.305       9.009 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.358       9.367         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [8]
 CLMA_70_192/Y3                    td                    0.135       9.502 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[8]/gateop_perm/Z
                                   net (fanout=1)        0.532      10.034         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [8]
                                                         0.267      10.301 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/gateop_A2/Cout
                                                         0.000      10.301         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
 CLMA_78_180/COUT                  td                    0.083      10.384 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.384         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.055      10.439 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.439         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_78_188/COUT                  td                    0.083      10.522 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.522         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.577 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.577         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_78_192/COUT                  td                    0.083      10.660 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.660         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      10.715 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      10.715         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_78_196/COUT                  td                    0.083      10.798 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.798         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      10.853 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      10.853         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_78_200/COUT                  td                    0.083      10.936 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.936         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
 CLMA_78_204/Y1                    td                    0.305      11.241 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Y1
                                   net (fanout=1)        0.990      12.231         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [29]
 CLMA_58_164/Y2                    td                    0.173      12.404 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[29]/gateop/F
                                   net (fanout=1)        0.241      12.645         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3661
 CLMA_58_164/Y1                    td                    0.135      12.780 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[29]/gateop_perm/Z
                                   net (fanout=2)        0.242      13.022         _N3789           
 CLMA_58_165/Y1                    td                    0.135      13.157 r       u_rib/N74_29_7/gateop_perm/Z
                                   net (fanout=7)        0.408      13.565         u_rib/mux_m_addr [29]
 CLMA_66_164/Y2                    td                    0.308      13.873 r       u_rib/N356_2/gateop_perm/Z
                                   net (fanout=44)       0.666      14.539         u_rib/slave_sel [4]
 CLMA_58_173/Y1                    td                    0.221      14.760 r       u_rib/N169_61_3/gateop_perm/Z
                                   net (fanout=1)        0.241      15.001         u_rib/_N15800    
 CLMA_58_173/Y0                    td                    0.139      15.140 f       u_rib/N169_61_5/gateop_perm/Z
                                   net (fanout=7)        1.024      16.164         u_rib/mux_s_data [29]
 CLMA_70_132/Y3                    td                    0.305      16.469 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[5]/gateop_perm/Z
                                   net (fanout=3)        0.244      16.713         u_tinyriscv_core/u_exu/u_exu_mem/_N2728
 CLMA_70_132/Y0                    td                    0.131      16.844 r       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_2[13]/gateop_perm/Z
                                   net (fanout=5)        0.478      17.322         _N8800           
 CLMA_70_125/Y2                    td                    0.189      17.511 f       u_rib/N219_13/gateop/F
                                   net (fanout=16)       2.883      20.394         s0_data_o[13]    
 DRM_122_0/DA0[14]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]

 Data arrival time                                                  20.394         Logic Levels: 27 
                                                                                   Logic: 5.152ns(30.641%), Route: 11.662ns(69.359%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294      23.103         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.361                          
 clock uncertainty                                      -0.050      23.311                          

 Setup time                                              0.019      23.330                          

 Data required time                                                 23.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.330                          
 Data arrival time                                                 -20.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.080
  Launch Clock Delay      :  3.580
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.580         ntclkbufg_1      
 CLMA_78_224/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_78_224/Q0                    tco                   0.209       3.789 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.380       4.169         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_78_229/Y3                    td                    0.135       4.304 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.257       4.561         u_tinyriscv_core/ex_csr_we_o
 CLMA_78_228/Y2                    td                    0.132       4.693 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.242       4.935         u_tinyriscv_core/u_csr_reg/_N15698
 CLMS_78_229/Y1                    td                    0.135       5.070 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.288       5.358         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_70_224/Y1                    td                    0.135       5.493 r       u_tinyriscv_core/u_csr_reg/N101_10/gateop_perm/Z
                                   net (fanout=32)       0.370       5.863         u_tinyriscv_core/u_csr_reg/N101
 CLMA_70_216/Y1                    td                    0.167       6.030 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.242       6.272         u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_216/Y3                    td                    0.135       6.407 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/gateop/Z
                                   net (fanout=1)        0.240       6.647         u_tinyriscv_core/u_csr_reg/_N15825
 CLMA_70_216/Y0                    td                    0.131       6.778 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop/Z
                                   net (fanout=3)        0.553       7.331         u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_54_204/Y0                    td                    0.131       7.462 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=99)       0.259       7.721         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_54_196/Y0                    td                    0.131       7.852 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        0.524       8.376         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.190       8.566 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.566         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_66_192/COUT                  td                    0.083       8.649 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.649         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       8.704 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       8.704         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_66_196/Y3                    td                    0.305       9.009 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.358       9.367         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [8]
 CLMA_70_192/Y3                    td                    0.135       9.502 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[8]/gateop_perm/Z
                                   net (fanout=1)        0.532      10.034         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [8]
                                                         0.267      10.301 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/gateop_A2/Cout
                                                         0.000      10.301         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
 CLMA_78_180/COUT                  td                    0.083      10.384 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.384         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.055      10.439 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.439         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_78_188/COUT                  td                    0.083      10.522 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.522         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.577 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.577         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_78_192/COUT                  td                    0.083      10.660 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.660         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      10.715 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      10.715         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_78_196/COUT                  td                    0.083      10.798 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.798         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      10.853 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      10.853         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_78_200/COUT                  td                    0.083      10.936 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.936         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
 CLMA_78_204/Y1                    td                    0.305      11.241 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Y1
                                   net (fanout=1)        0.990      12.231         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [29]
 CLMA_58_164/Y2                    td                    0.173      12.404 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[29]/gateop/F
                                   net (fanout=1)        0.241      12.645         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3661
 CLMA_58_164/Y1                    td                    0.135      12.780 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[29]/gateop_perm/Z
                                   net (fanout=2)        0.242      13.022         _N3789           
 CLMA_58_165/Y1                    td                    0.135      13.157 r       u_rib/N74_29_7/gateop_perm/Z
                                   net (fanout=7)        0.408      13.565         u_rib/mux_m_addr [29]
 CLMA_66_172/Y1                    td                    0.302      13.867 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.636      14.503         u_rib/slave_sel [0]
 CLMA_66_172/Y2                    td                    0.227      14.730 r       u_rib/N127_14/gateop/F
                                   net (fanout=1)        0.602      15.332         u_rib/N127 [14]  
 CLMA_70_144/Y2                    td                    0.173      15.505 r       u_rib/N169_46_4/gateop_perm/Z
                                   net (fanout=1)        0.240      15.745         u_rib/_N15737    
 CLMA_70_144/Y0                    td                    0.131      15.876 r       u_rib/N169_46_5/gateop_perm/Z
                                   net (fanout=7)        0.246      16.122         u_rib/mux_s_data [14]
 CLMA_70_144/Y1                    td                    0.135      16.257 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[6]/gateop_perm/Z
                                   net (fanout=2)        0.245      16.502         u_tinyriscv_core/u_exu/u_exu_mem/_N2729
 CLMA_70_145/Y6AB                  td                    0.302      16.804 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[6]_muxf6/F
                                   net (fanout=6)        0.695      17.499         _N2985           
 CLMA_54_120/Y1                    td                    0.185      17.684 f       u_rib/N219_50/gateop/F
                                   net (fanout=16)       2.500      20.184         s0_data_o[6]     
 DRM_122_20/DA0[6]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                  20.184         Logic Levels: 28 
                                                                                   Logic: 5.314ns(32.004%), Route: 11.290ns(67.996%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.271      23.080         ntclkbufg_1      
 DRM_122_20/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.338                          
 clock uncertainty                                      -0.050      23.288                          

 Setup time                                              0.019      23.307                          

 Data required time                                                 23.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.307                          
 Data arrival time                                                 -20.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.580
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.580         ntclkbufg_1      
 CLMA_78_224/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_78_224/Q0                    tco                   0.209       3.789 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.380       4.169         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_78_229/Y3                    td                    0.135       4.304 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.257       4.561         u_tinyriscv_core/ex_csr_we_o
 CLMA_78_228/Y2                    td                    0.132       4.693 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.242       4.935         u_tinyriscv_core/u_csr_reg/_N15698
 CLMS_78_229/Y1                    td                    0.135       5.070 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.288       5.358         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_70_224/Y1                    td                    0.135       5.493 r       u_tinyriscv_core/u_csr_reg/N101_10/gateop_perm/Z
                                   net (fanout=32)       0.370       5.863         u_tinyriscv_core/u_csr_reg/N101
 CLMA_70_216/Y1                    td                    0.167       6.030 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.242       6.272         u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_216/Y3                    td                    0.135       6.407 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/gateop/Z
                                   net (fanout=1)        0.240       6.647         u_tinyriscv_core/u_csr_reg/_N15825
 CLMA_70_216/Y0                    td                    0.131       6.778 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop/Z
                                   net (fanout=3)        0.553       7.331         u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_54_204/Y0                    td                    0.131       7.462 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=99)       0.259       7.721         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_54_196/Y0                    td                    0.131       7.852 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        0.524       8.376         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.190       8.566 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.566         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_66_192/COUT                  td                    0.083       8.649 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.649         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       8.704 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       8.704         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_66_196/Y3                    td                    0.305       9.009 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.358       9.367         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [8]
 CLMA_70_192/Y3                    td                    0.135       9.502 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[8]/gateop_perm/Z
                                   net (fanout=1)        0.532      10.034         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [8]
                                                         0.267      10.301 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/gateop_A2/Cout
                                                         0.000      10.301         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
 CLMA_78_180/COUT                  td                    0.083      10.384 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.384         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.055      10.439 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.439         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_78_188/COUT                  td                    0.083      10.522 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.522         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.577 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.577         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_78_192/COUT                  td                    0.083      10.660 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.660         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      10.715 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      10.715         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_78_196/COUT                  td                    0.083      10.798 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.798         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      10.853 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      10.853         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_78_200/COUT                  td                    0.083      10.936 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.936         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
 CLMA_78_204/Y1                    td                    0.305      11.241 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Y1
                                   net (fanout=1)        0.990      12.231         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [29]
 CLMA_58_164/Y2                    td                    0.173      12.404 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[29]/gateop/F
                                   net (fanout=1)        0.241      12.645         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3661
 CLMA_58_164/Y1                    td                    0.135      12.780 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[29]/gateop_perm/Z
                                   net (fanout=2)        0.242      13.022         _N3789           
 CLMA_58_165/Y1                    td                    0.135      13.157 r       u_rib/N74_29_7/gateop_perm/Z
                                   net (fanout=7)        0.408      13.565         u_rib/mux_m_addr [29]
 CLMA_66_172/Y1                    td                    0.302      13.867 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.636      14.503         u_rib/slave_sel [0]
 CLMA_66_172/Y2                    td                    0.227      14.730 r       u_rib/N127_14/gateop/F
                                   net (fanout=1)        0.602      15.332         u_rib/N127 [14]  
 CLMA_70_144/Y2                    td                    0.173      15.505 r       u_rib/N169_46_4/gateop_perm/Z
                                   net (fanout=1)        0.240      15.745         u_rib/_N15737    
 CLMA_70_144/Y0                    td                    0.131      15.876 r       u_rib/N169_46_5/gateop_perm/Z
                                   net (fanout=7)        0.246      16.122         u_rib/mux_s_data [14]
 CLMA_70_144/Y1                    td                    0.135      16.257 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[6]/gateop_perm/Z
                                   net (fanout=2)        0.245      16.502         u_tinyriscv_core/u_exu/u_exu_mem/_N2729
 CLMA_70_145/Y6AB                  td                    0.302      16.804 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[6]_muxf6/F
                                   net (fanout=6)        0.695      17.499         _N2985           
 CLMA_54_120/Y1                    td                    0.185      17.684 f       u_rib/N219_50/gateop/F
                                   net (fanout=16)       2.385      20.069         s0_data_o[6]     
 DRM_122_0/DA0[6]                                                          f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                  20.069         Logic Levels: 28 
                                                                                   Logic: 5.314ns(32.228%), Route: 11.175ns(67.772%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294      23.103         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.361                          
 clock uncertainty                                      -0.050      23.311                          

 Setup time                                              0.019      23.330                          

 Data required time                                                 23.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.330                          
 Data arrival time                                                 -20.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_csr_reg/mtvec[1]/opit_0/CLK
Endpoint    : u_tinyriscv_core/u_ifu/pc[1]/opit_0_L6Q_perm/B0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.628
  Launch Clock Delay      :  3.139
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.330       3.139         ntclkbufg_1      
 CLMA_78_236/CLK                                                           r       u_tinyriscv_core/u_csr_reg/mtvec[1]/opit_0/CLK

 CLMA_78_236/Q0                    tco                   0.197       3.336 f       u_tinyriscv_core/u_csr_reg/mtvec[1]/opit_0/Q
                                   net (fanout=2)        0.210       3.546         u_tinyriscv_core/csr_mtvec_o [1]
 CLMS_78_249/B0                                                            f       u_tinyriscv_core/u_ifu/pc[1]/opit_0_L6Q_perm/B0

 Data arrival time                                                   3.546         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.403%), Route: 0.210ns(51.597%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.561       3.628         ntclkbufg_1      
 CLMS_78_249/CLK                                                           r       u_tinyriscv_core/u_ifu/pc[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.258       3.370                          
 clock uncertainty                                       0.000       3.370                          

 Hold time                                              -0.118       3.252                          

 Data required time                                                  3.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.252                          
 Data arrival time                                                  -3.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[3]/opit_0/CLK
Endpoint    : u_rst_ctrl/jtag_rst_r[4]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.308       3.117         ntclkbufg_1      
 CLMA_42_264/CLK                                                           r       u_rst_ctrl/jtag_rst_r[3]/opit_0/CLK

 CLMA_42_264/Q0                    tco                   0.197       3.314 f       u_rst_ctrl/jtag_rst_r[3]/opit_0/Q
                                   net (fanout=1)        0.139       3.453         u_rst_ctrl/jtag_rst_r [3]
 CLMA_42_264/AD                                                            f       u_rst_ctrl/jtag_rst_r[4]/opit_0/D

 Data arrival time                                                   3.453         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.508       3.575         ntclkbufg_1      
 CLMA_42_264/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
 clock pessimism                                        -0.458       3.117                          
 clock uncertainty                                       0.000       3.117                          

 Hold time                                               0.028       3.145                          

 Data required time                                                  3.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.145                          
 Data arrival time                                                  -3.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[29]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.301       3.110         ntclkbufg_1      
 CLMS_78_301/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[29]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_301/Q1                    tco                   0.198       3.308 r       u_jtag_top/u_jtag_dm/rx/recv_data[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       3.447         u_jtag_top/u_jtag_dm/rx_data [29]
 CLMA_78_300/M1                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[29]/opit_0/D

 Data arrival time                                                   3.447         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.501       3.568         ntclkbufg_1      
 CLMA_78_300/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[29]/opit_0/CLK
 clock pessimism                                        -0.431       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Hold time                                              -0.003       3.134                          

 Data required time                                                  3.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.134                          
 Data arrival time                                                  -3.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.310     503.438         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.438 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.442     504.880         ntclkbufg_0      
 CLMA_114_292/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_114_292/Y0                   tco                   0.261     505.141 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.242     505.383         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_114_292/Y3                   td                    0.302     505.685 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.663     506.348         u_jtag_top/u_jtag_driver/N229
 CLMA_106_292/Y1                   td                    0.302     506.650 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       0.970     507.620         u_jtag_top/u_jtag_driver/N233
 CLMA_66_296/CE                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE

 Data arrival time                                                 507.620         Logic Levels: 2  
                                                                                   Logic: 0.865ns(31.569%), Route: 1.875ns(68.431%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.892    1002.832         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.832 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.292    1004.124         ntclkbufg_0      
 CLMA_66_296/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CLK
 clock pessimism                                         0.606    1004.730                          
 clock uncertainty                                      -0.050    1004.680                          

 Setup time                                             -0.223    1004.457                          

 Data required time                                               1004.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.457                          
 Data arrival time                                                -507.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.310     503.438         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.438 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.442     504.880         ntclkbufg_0      
 CLMA_114_292/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_114_292/Y0                   tco                   0.261     505.141 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.242     505.383         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_114_292/Y3                   td                    0.302     505.685 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.663     506.348         u_jtag_top/u_jtag_driver/N229
 CLMA_106_292/Y1                   td                    0.302     506.650 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       0.970     507.620         u_jtag_top/u_jtag_driver/N233
 CLMA_66_296/CE                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE

 Data arrival time                                                 507.620         Logic Levels: 2  
                                                                                   Logic: 0.865ns(31.569%), Route: 1.875ns(68.431%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.892    1002.832         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.832 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.292    1004.124         ntclkbufg_0      
 CLMA_66_296/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CLK
 clock pessimism                                         0.606    1004.730                          
 clock uncertainty                                      -0.050    1004.680                          

 Setup time                                             -0.223    1004.457                          

 Data required time                                               1004.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.457                          
 Data arrival time                                                -507.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.310     503.438         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.438 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.442     504.880         ntclkbufg_0      
 CLMA_114_292/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_114_292/Y0                   tco                   0.261     505.141 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.242     505.383         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_114_292/Y3                   td                    0.302     505.685 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.663     506.348         u_jtag_top/u_jtag_driver/N229
 CLMA_106_292/Y1                   td                    0.302     506.650 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       0.970     507.620         u_jtag_top/u_jtag_driver/N233
 CLMA_66_296/CE                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CE

 Data arrival time                                                 507.620         Logic Levels: 2  
                                                                                   Logic: 0.865ns(31.569%), Route: 1.875ns(68.431%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.892    1002.832         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.832 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.292    1004.124         ntclkbufg_0      
 CLMA_66_296/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CLK
 clock pessimism                                         0.606    1004.730                          
 clock uncertainty                                      -0.050    1004.680                          

 Setup time                                             -0.223    1004.457                          

 Data required time                                               1004.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.457                          
 Data arrival time                                                -507.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.747
  Launch Clock Delay      :  4.148
  Clock Pessimism Removal :  -0.407

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.892       2.832         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.832 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.316       4.148         ntclkbufg_0      
 CLMA_82_284/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_284/Q0                    tco                   0.198       4.346 r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.285       4.631         u_jtag_top/u_jtag_driver/rx_data [33]
 CLMA_86_288/M2                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/D

 Data arrival time                                                   4.631         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.994%), Route: 0.285ns(59.006%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.172       3.239         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.239 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.508       4.747         ntclkbufg_0      
 CLMA_86_288/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/CLK
 clock pessimism                                        -0.407       4.340                          
 clock uncertainty                                       0.000       4.340                          

 Hold time                                              -0.003       4.337                          

 Data required time                                                  4.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.337                          
 Data arrival time                                                  -4.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.737
  Launch Clock Delay      :  4.126
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.892       2.832         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.832 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.294       4.126         ntclkbufg_0      
 CLMA_102_288/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_288/Q2                   tco                   0.198       4.324 r       u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.149       4.473         u_jtag_top/u_jtag_driver/rx_data [4]
 CLMA_98_289/M1                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/D

 Data arrival time                                                   4.473         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.061%), Route: 0.149ns(42.939%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.172       3.239         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.239 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.498       4.737         ntclkbufg_0      
 CLMA_98_289/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.569       4.168                          
 clock uncertainty                                       0.000       4.168                          

 Hold time                                              -0.003       4.165                          

 Data required time                                                  4.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.165                          
 Data arrival time                                                  -4.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[29]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  4.129
  Clock Pessimism Removal :  -0.580

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.892       2.832         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.832 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.297       4.129         ntclkbufg_0      
 CLMA_78_304/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/CLK

 CLMA_78_304/Q0                    tco                   0.198       4.327 r       u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.141       4.468         u_jtag_top/u_jtag_driver/shift_reg [29]
 CLMS_78_305/M0                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[29]/opit_0_inv/D

 Data arrival time                                                   4.468         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.172       3.239         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.239 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.497       4.736         ntclkbufg_0      
 CLMS_78_305/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[29]/opit_0_inv/CLK
 clock pessimism                                        -0.580       4.156                          
 clock uncertainty                                       0.000       4.156                          

 Hold time                                              -0.003       4.153                          

 Data required time                                                  4.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.153                          
 Data arrival time                                                  -4.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.574
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.507       3.574         ntclkbufg_1      
 CLMA_130_117/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_117/Q0                   tco                   0.206       3.780 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=281)      3.150       6.930         jtag_rst_n       
 CLMA_42_253/Y0                    td                    0.225       7.155 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=481)      4.029      11.184         gpio_0/N9        
 DRM_122_0/RSTA[0]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.184         Logic Levels: 1  
                                                                                   Logic: 0.431ns(5.664%), Route: 7.179ns(94.336%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294      23.103         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.416      23.519                          
 clock uncertainty                                      -0.050      23.469                          

 Recovery time                                          -0.058      23.411                          

 Data required time                                                 23.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.411                          
 Data arrival time                                                 -11.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.057
  Launch Clock Delay      :  3.574
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.507       3.574         ntclkbufg_1      
 CLMA_130_117/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_117/Q0                   tco                   0.206       3.780 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=281)      3.150       6.930         jtag_rst_n       
 CLMA_42_253/Y0                    td                    0.225       7.155 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=481)      3.926      11.081         gpio_0/N9        
 DRM_122_40/RSTA[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.081         Logic Levels: 1  
                                                                                   Logic: 0.431ns(5.741%), Route: 7.076ns(94.259%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.248      23.057         ntclkbufg_1      
 DRM_122_40/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.416      23.473                          
 clock uncertainty                                      -0.050      23.423                          

 Recovery time                                          -0.058      23.365                          

 Data required time                                                 23.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.365                          
 Data arrival time                                                 -11.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.062
  Launch Clock Delay      :  3.574
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.507       3.574         ntclkbufg_1      
 CLMA_130_117/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_117/Q0                   tco                   0.206       3.780 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=281)      3.150       6.930         jtag_rst_n       
 CLMA_42_253/Y0                    td                    0.225       7.155 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=481)      3.928      11.083         gpio_0/N9        
 DRM_122_40/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.083         Logic Levels: 1  
                                                                                   Logic: 0.431ns(5.740%), Route: 7.078ns(94.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.253      23.062         ntclkbufg_1      
 DRM_122_40/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416      23.478                          
 clock uncertainty                                      -0.050      23.428                          

 Recovery time                                          -0.035      23.393                          

 Data required time                                                 23.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.393                          
 Data arrival time                                                 -11.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.591
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  -0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.308       3.117         ntclkbufg_1      
 CLMA_42_264/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_42_264/Y0                    tco                   0.281       3.398 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.208       3.606         u_rst_ctrl/jtag_rst_r [4]
 CLMA_42_253/Y0                    td                    0.134       3.740 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=481)      0.293       4.033         gpio_0/N9        
 DRM_34_248/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.033         Logic Levels: 1  
                                                                                   Logic: 0.415ns(45.306%), Route: 0.501ns(54.694%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.524       3.591         ntclkbufg_1      
 DRM_34_248/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.420       3.171                          
 clock uncertainty                                       0.000       3.171                          

 Removal time                                           -0.003       3.168                          

 Data required time                                                  3.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.168                          
 Data arrival time                                                  -4.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_mem_wdata[2]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.310       3.119         ntclkbufg_1      
 CLMA_130_117/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_117/Q0                   tco                   0.198       3.317 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=281)      0.688       4.005         jtag_rst_n       
 CLMA_98_124/RS                                                            r       u_jtag_top/u_jtag_dm/dm_mem_wdata[2]/opit_0_inv/RS

 Data arrival time                                                   4.005         Logic Levels: 0  
                                                                                   Logic: 0.198ns(22.348%), Route: 0.688ns(77.652%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.519       3.586         ntclkbufg_1      
 CLMA_98_124/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_mem_wdata[2]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.328                          
 clock uncertainty                                       0.000       3.328                          

 Removal time                                           -0.195       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                  -4.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_mem_wdata[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.310       3.119         ntclkbufg_1      
 CLMA_130_117/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_117/Q0                   tco                   0.198       3.317 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=281)      0.683       4.000         jtag_rst_n       
 CLMS_102_129/RS                                                           r       u_jtag_top/u_jtag_dm/dm_mem_wdata[0]/opit_0_inv/RS

 Data arrival time                                                   4.000         Logic Levels: 0  
                                                                                   Logic: 0.198ns(22.474%), Route: 0.683ns(77.526%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.511       3.578         ntclkbufg_1      
 CLMS_102_129/CLK                                                          r       u_jtag_top/u_jtag_dm/dm_mem_wdata[0]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.320                          
 clock uncertainty                                       0.000       3.320                          

 Removal time                                           -0.195       3.125                          

 Data required time                                                  3.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.125                          
 Data arrival time                                                  -4.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.875                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.529       3.596         ntclkbufg_1      
 CLMA_94_264/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_94_264/Q1                    tco                   0.206       3.802 f       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.597       5.399         jtag_halt_req_o  
 CLMA_30_232/Y1                    td                    0.143       5.542 f       N4/gateop_perm/Z 
                                   net (fanout=1)        3.061       8.603         nt_halted_ind    
 IOL_151_114/DO                    td                    0.081       8.684 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.684         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.049      10.733 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      10.894         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  10.894         Logic Levels: 3  
                                                                                   Logic: 2.479ns(33.968%), Route: 4.819ns(66.032%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.310       3.438         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.438 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.446       4.884         ntclkbufg_0      
 CLMS_114_289/CLK                                                          f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_114_289/Q0                   tco                   0.192       5.076 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.283       8.359         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       8.440 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.440         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049      10.489 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      10.549         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  10.549         Logic Levels: 2  
                                                                                   Logic: 2.322ns(40.989%), Route: 3.343ns(59.011%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[3]/opit_0_MUX4TO1Q/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.496       3.563         ntclkbufg_1      
 CLMA_98_144/CLK                                                           r       gpio_0/gpio_ctrl[3]/opit_0_MUX4TO1Q/CLK

 CLMA_98_144/Q3                    tco                   0.206       3.769 f       gpio_0/gpio_ctrl[3]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        1.129       4.898         gpio_ctrl[3]     
 CLMA_106_116/Y2                   td                    0.308       5.206 r       N103inv/gateop_perm/Z
                                   net (fanout=1)        1.099       6.305         N103_inv         
 IOL_151_161/TO                    td                    0.085       6.390 r       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       6.390         gpio_tri[1]/ntT  
 IOBS_152_161/PAD                  tse                   2.049       8.439 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.055       8.494         nt_gpio[1]       
 L12                                                                       f       gpio[1] (port)   

 Data arrival time                                                   8.494         Logic Levels: 3  
                                                                                   Logic: 2.648ns(53.701%), Route: 2.283ns(46.299%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.387       1.384         nt_rst_ext_i     
 CLMA_130_117/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.384         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.561%), Route: 0.532ns(38.439%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.387       1.384         nt_rst_ext_i     
 CLMA_130_117/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.384         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.561%), Route: 0.532ns(38.439%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[0] (port)
Endpoint    : gpio_0/gpio_data[0]/opit_0_L5Q/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 r       gpio[0] (port)   
                                   net (fanout=1)        0.164       0.164         nt_gpio[0]       
 IOBS_152_101/DIN                  td                    0.781       0.945 r       gpio_tri[0]/opit_0/O
                                   net (fanout=1)        0.000       0.945         gpio_tri[0]/ntI  
 IOL_151_101/RX_DATA_DD            td                    0.071       1.016 r       gpio_tri[0]/opit_1/OUT
                                   net (fanout=1)        0.732       1.748         _N0              
 CLMA_106_108/Y1                   td                    0.255       2.003 f       gpio_0/gpio_data[0]_ce_mux[0]_2/gateop/F
                                   net (fanout=1)        0.139       2.142         gpio_0/_N16104   
 CLMA_106_108/A0                                                           f       gpio_0/gpio_data[0]/opit_0_L5Q/L0

 Data arrival time                                                   2.142         Logic Levels: 3  
                                                                                   Logic: 1.107ns(51.681%), Route: 1.035ns(48.319%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 31.000 sec
Action report_timing: CPU time elapsed is 12.234 sec
Current time: Mon Oct 31 13:34:52 2022
Action report_timing: Peak memory pool usage is 517,603,328 bytes
Report timing is finished successfully.
