Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Tue Jan 18 22:15:23 2022
| Host             : michal-Lenovo-ideapad-700-17ISK running 64-bit Ubuntu 20.04.3 LTS
| Command          : report_power -file LittleNetAccAxi_power_routed.rpt -pb LittleNetAccAxi_power_summary_routed.pb -rpx LittleNetAccAxi_power_routed.rpx
| Design           : LittleNetAccAxi
| Device           : xczu3eg-sbva484-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 12.626       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 12.297       |
| Device Static (W)        | 0.329        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 65.5         |
| Junction Temperature (C) | 59.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| CLB Logic               |     2.114 |    10653 |       --- |             --- |
|   LUT as Logic          |     1.564 |     1577 |     70560 |            2.23 |
|   Register              |     0.272 |     6274 |    141120 |            4.45 |
|   CARRY8                |     0.148 |      131 |      8820 |            1.49 |
|   LUT as Shift Register |     0.128 |      536 |     28800 |            1.86 |
|   BUFG                  |     0.002 |        3 |        24 |           12.50 |
|   Others                |     0.000 |      810 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |      140 |     70560 |            0.20 |
| Signals                 |     3.491 |     8582 |       --- |             --- |
| Block RAM               |     0.763 |       36 |       216 |           16.67 |
| DSPs                    |     0.249 |       34 |       360 |            9.44 |
| I/O                     |     5.681 |       45 |        82 |           54.88 |
| Static Power            |     0.329 |          |           |                 |
| Total                   |    12.626 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     7.925 |       7.763 |      0.162 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.306 |       0.273 |      0.033 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.023 |       0.021 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.045 |       0.000 |      0.045 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.691 |       0.666 |      0.025 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     2.361 |       2.361 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.013 |       0.000 |      0.013 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------+-----------+
| Name                                              | Power (W) |
+---------------------------------------------------+-----------+
| LittleNetAccAxi                                   |    12.297 |
|   clk_IBUF_inst                                   |     0.006 |
|   ln                                              |     6.283 |
|     layer_11_pw                                   |     0.145 |
|       genblk1[15].pw_unit                         |     0.145 |
|     layer_14_pw                                   |     0.003 |
|       mwu                                         |     0.003 |
|     layer_17_pw                                   |     3.180 |
|       data_point_streamer                         |     0.013 |
|       delay_of_in_data_by_cyclic_streamer_latency |     0.009 |
|       genblk1[0].pw_unit                          |     0.025 |
|       genblk1[10].pw_unit                         |     0.025 |
|       genblk1[11].pw_unit                         |     0.026 |
|       genblk1[12].pw_unit                         |     0.027 |
|       genblk1[13].pw_unit                         |     0.026 |
|       genblk1[14].pw_unit                         |     0.029 |
|       genblk1[15].pw_unit                         |     0.027 |
|       genblk1[16].pw_unit                         |     0.024 |
|       genblk1[17].pw_unit                         |     0.033 |
|       genblk1[1].pw_unit                          |     0.025 |
|       genblk1[2].pw_unit                          |     0.026 |
|       genblk1[3].pw_unit                          |     0.024 |
|       genblk1[4].pw_unit                          |     0.026 |
|       genblk1[5].pw_unit                          |     0.025 |
|       genblk1[6].pw_unit                          |     0.024 |
|       genblk1[7].pw_unit                          |     0.026 |
|       genblk1[8].pw_unit                          |     0.025 |
|       genblk1[9].pw_unit                          |     0.024 |
|       genblk3[4].grouping                         |     0.002 |
|       mwu                                         |     2.144 |
|       weight_cyclic_streamer                      |     0.540 |
|     layer_18_dw                                   |     0.116 |
|       LWU                                         |     0.027 |
|       SW_unit                                     |     0.001 |
|       dsp_bn                                      |     0.006 |
|       genblk1[0].dsp_first_no_bias                |     0.007 |
|       genblk1[1].dsp_intermediate                 |     0.006 |
|       genblk1[2].dsp_intermediate                 |     0.006 |
|       genblk1[3].dsp_intermediate                 |     0.006 |
|       genblk1[4].dsp_intermediate                 |     0.006 |
|       genblk1[5].dsp_intermediate                 |     0.006 |
|       genblk1[6].dsp_intermediate                 |     0.006 |
|       genblk1[7].dsp_intermediate                 |     0.006 |
|       genblk1[8].dsp_last                         |     0.006 |
|       mwu                                         |     0.019 |
|     layer_19_pw                                   |     0.643 |
|       data_point_streamer                         |     0.130 |
|       delay_of_in_data_by_cyclic_streamer_latency |     0.033 |
|       genblk1[0].pw_unit                          |     0.043 |
|       genblk1[1].pw_unit                          |     0.050 |
|       genblk1[2].pw_unit                          |     0.047 |
|       genblk1[3].pw_unit                          |     0.039 |
|       genblk1[4].pw_unit                          |     0.045 |
|       genblk3[0].grouping                         |     0.003 |
|       mfu                                         |     0.052 |
|       weight_cyclic_streamer                      |     0.196 |
|     layer_1_dw                                    |     0.067 |
|       LWU                                         |     0.006 |
|       SW_unit                                     |     0.003 |
|       delay_line_of_is_finished                   |     0.002 |
|       mwu                                         |     0.017 |
|     layer_2_pw                                    |     0.166 |
|       data_point_streamer                         |     0.035 |
|       delay_of_all_in_stream                      |     0.001 |
|       delay_of_in_data_by_cyclic_streamer_latency |     0.008 |
|       mp2d                                        |     0.008 |
|       mwu                                         |     0.077 |
|       weight_cyclic_streamer                      |     0.035 |
|     layer_3_dw                                    |     0.034 |
|       LWU                                         |     0.008 |
|       SW_unit                                     |     0.002 |
|       delay_line_of_is_finished                   |     0.002 |
|       mwu                                         |     0.014 |
|     nolabel_line43                                |     0.072 |
|       delay_of_finish                             |     0.023 |
|       gu                                          |     0.009 |
|       mwu                                         |     0.040 |
|     output_registers                              |     0.063 |
|     ram_5_0                                       |     0.216 |
|       xpm_memory_sdpram_inst                      |     0.216 |
|     ram_5_1                                       |     0.196 |
|       xpm_memory_sdpram_inst                      |     0.196 |
|     reader_selector_ram_5_1                       |     0.061 |
|     rom_layer_17_pw                               |     0.480 |
|       inside_ROM_blk                              |     0.480 |
|     rom_layer_18_dw                               |     0.026 |
|       inside_ROM_blk                              |     0.026 |
|     rom_layer_19_pw                               |     0.051 |
|       inside_ROM_blk                              |     0.051 |
|     writer_selector_ram_5_0                       |     0.421 |
|     writer_selector_ram_5_1                       |     0.008 |
|   m_axis_clk_IBUF_inst                            |     0.006 |
|   m_axis_tready_IBUF_inst                         |     0.010 |
|   receiver                                        |     0.058 |
|   s_axis_clk_IBUF_inst                            |     0.006 |
|   s_axis_tvalid_IBUF_inst                         |     0.011 |
|   sender                                          |     0.045 |
+---------------------------------------------------+-----------+


