
SHIFT_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e0ec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000081c  0800e280  0800e280  0000f280  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea9c  0800ea9c  000101e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ea9c  0800ea9c  0000fa9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eaa4  0800eaa4  000101e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eaa4  0800eaa4  0000faa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eaa8  0800eaa8  0000faa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800eaac  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101e8  2**0
                  CONTENTS
 10 .bss          00004ca0  200001e8  200001e8  000101e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004e88  20004e88  000101e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d9b2  00000000  00000000  00010218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000405f  00000000  00000000  0002dbca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001920  00000000  00000000  00031c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000139c  00000000  00000000  00033550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024516  00000000  00000000  000348ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cf3b  00000000  00000000  00058e02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000daa60  00000000  00000000  00075d3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015079d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000801c  00000000  00000000  001507e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000049  00000000  00000000  001587fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e264 	.word	0x0800e264

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800e264 	.word	0x0800e264

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <AHT21_Write>:
uint32_t i2c_RETRY_TIME   = 100;

static I2C_HandleTypeDef *aht21_hi2c = NULL;

static HAL_StatusTypeDef AHT21_Write(uint8_t *data, uint16_t len)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af02      	add	r7, sp, #8
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	807b      	strh	r3, [r7, #2]
    if (aht21_hi2c == NULL) return HAL_ERROR;
 800102c:	4b0b      	ldr	r3, [pc, #44]	@ (800105c <AHT21_Write+0x3c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d101      	bne.n	8001038 <AHT21_Write+0x18>
 8001034:	2301      	movs	r3, #1
 8001036:	e00d      	b.n	8001054 <AHT21_Write+0x34>
    return HAL_I2C_Master_Transmit(aht21_hi2c, AHT_21_ADDR, data, len, i2c_RETRY_TIME);
 8001038:	4b08      	ldr	r3, [pc, #32]	@ (800105c <AHT21_Write+0x3c>)
 800103a:	6818      	ldr	r0, [r3, #0]
 800103c:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <AHT21_Write+0x40>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	4619      	mov	r1, r3
 8001042:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <AHT21_Write+0x44>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	887a      	ldrh	r2, [r7, #2]
 8001048:	9300      	str	r3, [sp, #0]
 800104a:	4613      	mov	r3, r2
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	f001 ff0b 	bl	8002e68 <HAL_I2C_Master_Transmit>
 8001052:	4603      	mov	r3, r0
}
 8001054:	4618      	mov	r0, r3
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000204 	.word	0x20000204
 8001060:	20000000 	.word	0x20000000
 8001064:	20000004 	.word	0x20000004

08001068 <AHT21_Read>:

static HAL_StatusTypeDef AHT21_Read(uint8_t *data, uint16_t len)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af02      	add	r7, sp, #8
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	460b      	mov	r3, r1
 8001072:	807b      	strh	r3, [r7, #2]
    if (aht21_hi2c == NULL) return HAL_ERROR;
 8001074:	4b0b      	ldr	r3, [pc, #44]	@ (80010a4 <AHT21_Read+0x3c>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d101      	bne.n	8001080 <AHT21_Read+0x18>
 800107c:	2301      	movs	r3, #1
 800107e:	e00d      	b.n	800109c <AHT21_Read+0x34>
    return HAL_I2C_Master_Receive(aht21_hi2c, AHT_21_ADDR, data, len, i2c_RETRY_TIME);
 8001080:	4b08      	ldr	r3, [pc, #32]	@ (80010a4 <AHT21_Read+0x3c>)
 8001082:	6818      	ldr	r0, [r3, #0]
 8001084:	4b08      	ldr	r3, [pc, #32]	@ (80010a8 <AHT21_Read+0x40>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	4619      	mov	r1, r3
 800108a:	4b08      	ldr	r3, [pc, #32]	@ (80010ac <AHT21_Read+0x44>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	887a      	ldrh	r2, [r7, #2]
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	4613      	mov	r3, r2
 8001094:	687a      	ldr	r2, [r7, #4]
 8001096:	f001 ffe5 	bl	8003064 <HAL_I2C_Master_Receive>
 800109a:	4603      	mov	r3, r0
}
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000204 	.word	0x20000204
 80010a8:	20000000 	.word	0x20000000
 80010ac:	20000004 	.word	0x20000004

080010b0 <AHT21_Init>:

HAL_StatusTypeDef AHT21_Init(I2C_HandleTypeDef *hi2c)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;
    uint8_t buff[1];

    aht21_hi2c = hi2c;
 80010b8:	4a1d      	ldr	r2, [pc, #116]	@ (8001130 <AHT21_Init+0x80>)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6013      	str	r3, [r2, #0]

    // Check device presence
    ret = HAL_I2C_IsDeviceReady(aht21_hi2c, AHT_21_ADDR, 2, i2c_RETRY_TIME);
 80010be:	4b1c      	ldr	r3, [pc, #112]	@ (8001130 <AHT21_Init+0x80>)
 80010c0:	6818      	ldr	r0, [r3, #0]
 80010c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001134 <AHT21_Init+0x84>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	4619      	mov	r1, r3
 80010c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001138 <AHT21_Init+0x88>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2202      	movs	r2, #2
 80010ce:	f002 fd27 	bl	8003b20 <HAL_I2C_IsDeviceReady>
 80010d2:	4603      	mov	r3, r0
 80010d4:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return HAL_ERROR;
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <AHT21_Init+0x30>
 80010dc:	2301      	movs	r3, #1
 80010de:	e023      	b.n	8001128 <AHT21_Init+0x78>

    // Read status byte (0x71)
    buff[0] = 0x71;
 80010e0:	2371      	movs	r3, #113	@ 0x71
 80010e2:	733b      	strb	r3, [r7, #12]
    ret = AHT21_Write(buff, 1);
 80010e4:	f107 030c 	add.w	r3, r7, #12
 80010e8:	2101      	movs	r1, #1
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff ff98 	bl	8001020 <AHT21_Write>
 80010f0:	4603      	mov	r3, r0
 80010f2:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return HAL_ERROR;
 80010f4:	7bfb      	ldrb	r3, [r7, #15]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <AHT21_Init+0x4e>
 80010fa:	2301      	movs	r3, #1
 80010fc:	e014      	b.n	8001128 <AHT21_Init+0x78>

    ret = AHT21_Read(buff, 1);
 80010fe:	f107 030c 	add.w	r3, r7, #12
 8001102:	2101      	movs	r1, #1
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff ffaf 	bl	8001068 <AHT21_Read>
 800110a:	4603      	mov	r3, r0
 800110c:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return HAL_ERROR;
 800110e:	7bfb      	ldrb	r3, [r7, #15]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <AHT21_Init+0x68>
 8001114:	2301      	movs	r3, #1
 8001116:	e007      	b.n	8001128 <AHT21_Init+0x78>

    // Check calibration bits (typical check used in many AHT2x drivers)
    if ( (buff[0] & 0x18) != 0x18 )
 8001118:	7b3b      	ldrb	r3, [r7, #12]
 800111a:	f003 0318 	and.w	r3, r3, #24
 800111e:	2b18      	cmp	r3, #24
 8001120:	d001      	beq.n	8001126 <AHT21_Init+0x76>
        return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e000      	b.n	8001128 <AHT21_Init+0x78>

    return HAL_OK;
 8001126:	2300      	movs	r3, #0
}
 8001128:	4618      	mov	r0, r3
 800112a:	3710      	adds	r7, #16
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20000204 	.word	0x20000204
 8001134:	20000000 	.word	0x20000000
 8001138:	20000004 	.word	0x20000004

0800113c <AHT21_TriggerMeasurement>:

// -----------------------------------------------------------------------------
// AHT21 measurement (humidity + temperature share same command)
// -----------------------------------------------------------------------------
static HAL_StatusTypeDef AHT21_TriggerMeasurement(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
    uint8_t cmd[3] = { 0xAC, 0x33, 0x00 };
 8001142:	4a09      	ldr	r2, [pc, #36]	@ (8001168 <AHT21_TriggerMeasurement+0x2c>)
 8001144:	1d3b      	adds	r3, r7, #4
 8001146:	6812      	ldr	r2, [r2, #0]
 8001148:	4611      	mov	r1, r2
 800114a:	8019      	strh	r1, [r3, #0]
 800114c:	3302      	adds	r3, #2
 800114e:	0c12      	lsrs	r2, r2, #16
 8001150:	701a      	strb	r2, [r3, #0]
    return AHT21_Write(cmd, 3);
 8001152:	1d3b      	adds	r3, r7, #4
 8001154:	2103      	movs	r1, #3
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff ff62 	bl	8001020 <AHT21_Write>
 800115c:	4603      	mov	r3, r0
}
 800115e:	4618      	mov	r0, r3
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	0800e280 	.word	0x0800e280

0800116c <AHT21_Read6>:

static HAL_StatusTypeDef AHT21_Read6(uint8_t buff[6])
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
    return AHT21_Read(buff, 6);
 8001174:	2106      	movs	r1, #6
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f7ff ff76 	bl	8001068 <AHT21_Read>
 800117c:	4603      	mov	r3, r0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <AHT21_Read_Humidity>:


uint32_t AHT21_Read_Humidity(void)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b086      	sub	sp, #24
 800118a:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef ret;
    uint8_t buff[6];
    uint32_t humidity_raw;
    uint32_t humidity_pct;

    ret = AHT21_TriggerMeasurement();
 800118c:	f7ff ffd6 	bl	800113c <AHT21_TriggerMeasurement>
 8001190:	4603      	mov	r3, r0
 8001192:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return 0xFFFFFFFF;
 8001194:	7dfb      	ldrb	r3, [r7, #23]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d002      	beq.n	80011a0 <AHT21_Read_Humidity+0x1a>
 800119a:	f04f 33ff 	mov.w	r3, #4294967295
 800119e:	e01f      	b.n	80011e0 <AHT21_Read_Humidity+0x5a>

    HAL_Delay(100);
 80011a0:	2064      	movs	r0, #100	@ 0x64
 80011a2:	f001 f991 	bl	80024c8 <HAL_Delay>

    ret = AHT21_Read6(buff);
 80011a6:	1d3b      	adds	r3, r7, #4
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff ffdf 	bl	800116c <AHT21_Read6>
 80011ae:	4603      	mov	r3, r0
 80011b0:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return 0xFFFFFFFF;
 80011b2:	7dfb      	ldrb	r3, [r7, #23]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d002      	beq.n	80011be <AHT21_Read_Humidity+0x38>
 80011b8:	f04f 33ff 	mov.w	r3, #4294967295
 80011bc:	e010      	b.n	80011e0 <AHT21_Read_Humidity+0x5a>

    // Humidity is 20-bit: buff[1..3]
    humidity_raw = ((uint32_t)buff[1] << 12) | ((uint32_t)buff[2] << 4) | ((uint32_t)buff[3] >> 4);
 80011be:	797b      	ldrb	r3, [r7, #5]
 80011c0:	031a      	lsls	r2, r3, #12
 80011c2:	79bb      	ldrb	r3, [r7, #6]
 80011c4:	011b      	lsls	r3, r3, #4
 80011c6:	4313      	orrs	r3, r2
 80011c8:	79fa      	ldrb	r2, [r7, #7]
 80011ca:	0912      	lsrs	r2, r2, #4
 80011cc:	b2d2      	uxtb	r2, r2
 80011ce:	4313      	orrs	r3, r2
 80011d0:	613b      	str	r3, [r7, #16]

    // %RH = raw * 100 / 2^20
    humidity_pct = (humidity_raw * 100U) / 0x100000U;
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	2264      	movs	r2, #100	@ 0x64
 80011d6:	fb02 f303 	mul.w	r3, r2, r3
 80011da:	0d1b      	lsrs	r3, r3, #20
 80011dc:	60fb      	str	r3, [r7, #12]

    return humidity_pct;
 80011de:	68fb      	ldr	r3, [r7, #12]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <AHT21_Read_Temperature>:

int32_t AHT21_Read_Temperature(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef ret;
    uint8_t buff[6];
    uint32_t temp_raw;
    int32_t temp_c;

    ret = AHT21_TriggerMeasurement();
 80011ee:	f7ff ffa5 	bl	800113c <AHT21_TriggerMeasurement>
 80011f2:	4603      	mov	r3, r0
 80011f4:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return (int32_t)0x80000000; // INT32_MIN-ish sentinel
 80011f6:	7dfb      	ldrb	r3, [r7, #23]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d002      	beq.n	8001202 <AHT21_Read_Temperature+0x1a>
 80011fc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001200:	e020      	b.n	8001244 <AHT21_Read_Temperature+0x5c>

    HAL_Delay(100);
 8001202:	2064      	movs	r0, #100	@ 0x64
 8001204:	f001 f960 	bl	80024c8 <HAL_Delay>

    ret = AHT21_Read6(buff);
 8001208:	1d3b      	adds	r3, r7, #4
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff ffae 	bl	800116c <AHT21_Read6>
 8001210:	4603      	mov	r3, r0
 8001212:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return (int32_t)0x80000000;
 8001214:	7dfb      	ldrb	r3, [r7, #23]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d002      	beq.n	8001220 <AHT21_Read_Temperature+0x38>
 800121a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800121e:	e011      	b.n	8001244 <AHT21_Read_Temperature+0x5c>

    // Temperature is 20-bit: buff[3..5] (lower nibble of buff[3])
    temp_raw = (((uint32_t)(buff[3] & 0x0F)) << 16) | ((uint32_t)buff[4] << 8) | (uint32_t)buff[5];
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	041b      	lsls	r3, r3, #16
 8001224:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001228:	7a3b      	ldrb	r3, [r7, #8]
 800122a:	021b      	lsls	r3, r3, #8
 800122c:	4313      	orrs	r3, r2
 800122e:	7a7a      	ldrb	r2, [r7, #9]
 8001230:	4313      	orrs	r3, r2
 8001232:	613b      	str	r3, [r7, #16]

    // T(C) = raw * 200 / 2^20 - 50
    temp_c = (int32_t)((temp_raw * 200U) / 0x100000U) - 50;
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	22c8      	movs	r2, #200	@ 0xc8
 8001238:	fb02 f303 	mul.w	r3, r2, r3
 800123c:	0d1b      	lsrs	r3, r3, #20
 800123e:	3b32      	subs	r3, #50	@ 0x32
 8001240:	60fb      	str	r3, [r7, #12]

    return temp_c;
 8001242:	68fb      	ldr	r3, [r7, #12]
}
 8001244:	4618      	mov	r0, r3
 8001246:	3718      	adds	r7, #24
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <MPU6050_WriteReg>:

/* -----------------------------
 *  Low-level I2C helpers
 * ----------------------------- */
static HAL_StatusTypeDef MPU6050_WriteReg(uint8_t reg_addr, uint8_t val)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af04      	add	r7, sp, #16
 8001252:	4603      	mov	r3, r0
 8001254:	460a      	mov	r2, r1
 8001256:	71fb      	strb	r3, [r7, #7]
 8001258:	4613      	mov	r3, r2
 800125a:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Write(&hi2c1,
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	b29a      	uxth	r2, r3
 8001260:	f04f 33ff 	mov.w	r3, #4294967295
 8001264:	9302      	str	r3, [sp, #8]
 8001266:	2301      	movs	r3, #1
 8001268:	9301      	str	r3, [sp, #4]
 800126a:	1dbb      	adds	r3, r7, #6
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2301      	movs	r3, #1
 8001270:	21d0      	movs	r1, #208	@ 0xd0
 8001272:	4804      	ldr	r0, [pc, #16]	@ (8001284 <MPU6050_WriteReg+0x38>)
 8001274:	f002 f928 	bl	80034c8 <HAL_I2C_Mem_Write>
 8001278:	4603      	mov	r3, r0
                             reg_addr,
                             I2C_MEMADD_SIZE_8BIT,
                             &val,
                             1,
                             MPU6050_I2C_TIMEOUT_MS);
}
 800127a:	4618      	mov	r0, r3
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000208 	.word	0x20000208

08001288 <MPU6050_ReadReg>:
                             len,
                             MPU6050_I2C_TIMEOUT_MS);
}

static HAL_StatusTypeDef MPU6050_ReadReg(uint8_t reg_addr, uint8_t *val)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af04      	add	r7, sp, #16
 800128e:	4603      	mov	r3, r0
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	71fb      	strb	r3, [r7, #7]
    return HAL_I2C_Mem_Read(&hi2c1,
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	b29a      	uxth	r2, r3
 8001298:	f04f 33ff 	mov.w	r3, #4294967295
 800129c:	9302      	str	r3, [sp, #8]
 800129e:	2301      	movs	r3, #1
 80012a0:	9301      	str	r3, [sp, #4]
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2301      	movs	r3, #1
 80012a8:	21d0      	movs	r1, #208	@ 0xd0
 80012aa:	4804      	ldr	r0, [pc, #16]	@ (80012bc <MPU6050_ReadReg+0x34>)
 80012ac:	f002 fa06 	bl	80036bc <HAL_I2C_Mem_Read>
 80012b0:	4603      	mov	r3, r0
                            reg_addr,
                            I2C_MEMADD_SIZE_8BIT,
                            val,
                            1,
                            MPU6050_I2C_TIMEOUT_MS);
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000208 	.word	0x20000208

080012c0 <MPU6050_ReadRegs>:

static HAL_StatusTypeDef MPU6050_ReadRegs(uint8_t reg_addr, uint8_t *data, uint8_t len)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af04      	add	r7, sp, #16
 80012c6:	4603      	mov	r3, r0
 80012c8:	6039      	str	r1, [r7, #0]
 80012ca:	71fb      	strb	r3, [r7, #7]
 80012cc:	4613      	mov	r3, r2
 80012ce:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Read(&hi2c1,
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	79bb      	ldrb	r3, [r7, #6]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	f04f 31ff 	mov.w	r1, #4294967295
 80012dc:	9102      	str	r1, [sp, #8]
 80012de:	9301      	str	r3, [sp, #4]
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	9300      	str	r3, [sp, #0]
 80012e4:	2301      	movs	r3, #1
 80012e6:	21d0      	movs	r1, #208	@ 0xd0
 80012e8:	4803      	ldr	r0, [pc, #12]	@ (80012f8 <MPU6050_ReadRegs+0x38>)
 80012ea:	f002 f9e7 	bl	80036bc <HAL_I2C_Mem_Read>
 80012ee:	4603      	mov	r3, r0
                            reg_addr,
                            I2C_MEMADD_SIZE_8BIT,
                            data,
                            len,
                            MPU6050_I2C_TIMEOUT_MS);
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000208 	.word	0x20000208

080012fc <MPU6050_Initialization>:

/* -----------------------------
 *  Initialization / bring-up
 * ----------------------------- */
HAL_StatusTypeDef MPU6050_Initialization(void)
{
 80012fc:	b5b0      	push	{r4, r5, r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status;
    uint8_t who_am_i = 0;
 8001302:	2300      	movs	r3, #0
 8001304:	707b      	strb	r3, [r7, #1]

    HAL_Delay(MPU6050_STARTUP_DELAY_MS);
 8001306:	2032      	movs	r0, #50	@ 0x32
 8001308:	f001 f8de 	bl	80024c8 <HAL_Delay>

    status = MPU6050_ReadReg(MPU6050_WHO_AM_I, &who_am_i);
 800130c:	1c7b      	adds	r3, r7, #1
 800130e:	4619      	mov	r1, r3
 8001310:	2075      	movs	r0, #117	@ 0x75
 8001312:	f7ff ffb9 	bl	8001288 <MPU6050_ReadReg>
 8001316:	4603      	mov	r3, r0
 8001318:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d006      	beq.n	800132e <MPU6050_Initialization+0x32>
    {
        printf("ERROR: I2C read WHO_AM_I failed (status=%d)\n", (int)status);
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	4619      	mov	r1, r3
 8001324:	486f      	ldr	r0, [pc, #444]	@ (80014e4 <MPU6050_Initialization+0x1e8>)
 8001326:	f009 fa8d 	bl	800a844 <iprintf>
        return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e0d6      	b.n	80014dc <MPU6050_Initialization+0x1e0>
    }

    if (who_am_i != 0x68U)
 800132e:	787b      	ldrb	r3, [r7, #1]
 8001330:	2b68      	cmp	r3, #104	@ 0x68
 8001332:	d006      	beq.n	8001342 <MPU6050_Initialization+0x46>
    {
        printf("ERROR: MPU6050 WHO_AM_I = 0x%02X (expected 0x68)\n", who_am_i);
 8001334:	787b      	ldrb	r3, [r7, #1]
 8001336:	4619      	mov	r1, r3
 8001338:	486b      	ldr	r0, [pc, #428]	@ (80014e8 <MPU6050_Initialization+0x1ec>)
 800133a:	f009 fa83 	bl	800a844 <iprintf>
        return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e0cc      	b.n	80014dc <MPU6050_Initialization+0x1e0>
    }
    printf("MPU6050 WHO_AM_I = 0x%02X ... OK\n", who_am_i);
 8001342:	787b      	ldrb	r3, [r7, #1]
 8001344:	4619      	mov	r1, r3
 8001346:	4869      	ldr	r0, [pc, #420]	@ (80014ec <MPU6050_Initialization+0x1f0>)
 8001348:	f009 fa7c 	bl	800a844 <iprintf>

    /* Reset device */
    status = MPU6050_WriteReg(MPU6050_PWR_MGMT_1, (1U << 7));
 800134c:	2180      	movs	r1, #128	@ 0x80
 800134e:	206b      	movs	r0, #107	@ 0x6b
 8001350:	f7ff ff7c 	bl	800124c <MPU6050_WriteReg>
 8001354:	4603      	mov	r3, r0
 8001356:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) { printf("ERROR: reset failed\n"); return HAL_ERROR; }
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d004      	beq.n	8001368 <MPU6050_Initialization+0x6c>
 800135e:	4864      	ldr	r0, [pc, #400]	@ (80014f0 <MPU6050_Initialization+0x1f4>)
 8001360:	f009 fad8 	bl	800a914 <puts>
 8001364:	2301      	movs	r3, #1
 8001366:	e0b9      	b.n	80014dc <MPU6050_Initialization+0x1e0>
    HAL_Delay(100);
 8001368:	2064      	movs	r0, #100	@ 0x64
 800136a:	f001 f8ad 	bl	80024c8 <HAL_Delay>

    /* Wake up (clear sleep), select internal clock */
    status = MPU6050_WriteReg(MPU6050_PWR_MGMT_1, 0x00);
 800136e:	2100      	movs	r1, #0
 8001370:	206b      	movs	r0, #107	@ 0x6b
 8001372:	f7ff ff6b 	bl	800124c <MPU6050_WriteReg>
 8001376:	4603      	mov	r3, r0
 8001378:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) { printf("ERROR: wake failed\n"); return HAL_ERROR; }
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d004      	beq.n	800138a <MPU6050_Initialization+0x8e>
 8001380:	485c      	ldr	r0, [pc, #368]	@ (80014f4 <MPU6050_Initialization+0x1f8>)
 8001382:	f009 fac7 	bl	800a914 <puts>
 8001386:	2301      	movs	r3, #1
 8001388:	e0a8      	b.n	80014dc <MPU6050_Initialization+0x1e0>
    HAL_Delay(50);
 800138a:	2032      	movs	r0, #50	@ 0x32
 800138c:	f001 f89c 	bl	80024c8 <HAL_Delay>

    /* Sample rate divider:
     * Sample Rate = Gyro Output Rate / (1 + SMPRT_DIV)
     * (Gyro output rate is 8 kHz when DLPF disabled, else 1 kHz)
     */
    status = MPU6050_WriteReg(MPU6050_SMPRT_DIV, 39); /* ~200 Hz when base is 8 kHz */
 8001390:	2127      	movs	r1, #39	@ 0x27
 8001392:	2019      	movs	r0, #25
 8001394:	f7ff ff5a 	bl	800124c <MPU6050_WriteReg>
 8001398:	4603      	mov	r3, r0
 800139a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) { printf("ERROR: SMPRT_DIV write failed\n"); return HAL_ERROR; }
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d004      	beq.n	80013ac <MPU6050_Initialization+0xb0>
 80013a2:	4855      	ldr	r0, [pc, #340]	@ (80014f8 <MPU6050_Initialization+0x1fc>)
 80013a4:	f009 fab6 	bl	800a914 <puts>
 80013a8:	2301      	movs	r3, #1
 80013aa:	e097      	b.n	80014dc <MPU6050_Initialization+0x1e0>
    HAL_Delay(10);
 80013ac:	200a      	movs	r0, #10
 80013ae:	f001 f88b 	bl	80024c8 <HAL_Delay>

    /* DLPF / FSYNC config (0x00 = DLPF disabled / cfg=0) */
    status = MPU6050_WriteReg(MPU6050_CONFIG, 0x00);
 80013b2:	2100      	movs	r1, #0
 80013b4:	201a      	movs	r0, #26
 80013b6:	f7ff ff49 	bl	800124c <MPU6050_WriteReg>
 80013ba:	4603      	mov	r3, r0
 80013bc:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) { printf("ERROR: CONFIG write failed\n"); return HAL_ERROR; }
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d004      	beq.n	80013ce <MPU6050_Initialization+0xd2>
 80013c4:	484d      	ldr	r0, [pc, #308]	@ (80014fc <MPU6050_Initialization+0x200>)
 80013c6:	f009 faa5 	bl	800a914 <puts>
 80013ca:	2301      	movs	r3, #1
 80013cc:	e086      	b.n	80014dc <MPU6050_Initialization+0x1e0>
    HAL_Delay(10);
 80013ce:	200a      	movs	r0, #10
 80013d0:	f001 f87a 	bl	80024c8 <HAL_Delay>

    /* Gyro full scale:
     * 0: +/-250 dps, 1: +/-500 dps, 2: +/-1000 dps, 3: +/-2000 dps
     */
    {
        uint8_t FS_SCALE_GYRO = 0x0;
 80013d4:	2300      	movs	r3, #0
 80013d6:	71bb      	strb	r3, [r7, #6]
        status = MPU6050_WriteReg(MPU6050_GYRO_CONFIG, (uint8_t)(FS_SCALE_GYRO << 3));
 80013d8:	79bb      	ldrb	r3, [r7, #6]
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	4619      	mov	r1, r3
 80013e0:	201b      	movs	r0, #27
 80013e2:	f7ff ff33 	bl	800124c <MPU6050_WriteReg>
 80013e6:	4603      	mov	r3, r0
 80013e8:	71fb      	strb	r3, [r7, #7]
        if (status != HAL_OK) { printf("ERROR: GYRO_CONFIG write failed\n"); return HAL_ERROR; }
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d004      	beq.n	80013fa <MPU6050_Initialization+0xfe>
 80013f0:	4843      	ldr	r0, [pc, #268]	@ (8001500 <MPU6050_Initialization+0x204>)
 80013f2:	f009 fa8f 	bl	800a914 <puts>
 80013f6:	2301      	movs	r3, #1
 80013f8:	e070      	b.n	80014dc <MPU6050_Initialization+0x1e0>
        HAL_Delay(10);
 80013fa:	200a      	movs	r0, #10
 80013fc:	f001 f864 	bl	80024c8 <HAL_Delay>

        /* Accel full scale:
         * 0: +/-2g, 1: +/-4g, 2: +/-8g, 3: +/-16g
         */
        uint8_t FS_SCALE_ACC = 0x0;
 8001400:	2300      	movs	r3, #0
 8001402:	717b      	strb	r3, [r7, #5]
        status = MPU6050_WriteReg(MPU6050_ACCEL_CONFIG, (uint8_t)(FS_SCALE_ACC << 3));
 8001404:	797b      	ldrb	r3, [r7, #5]
 8001406:	00db      	lsls	r3, r3, #3
 8001408:	b2db      	uxtb	r3, r3
 800140a:	4619      	mov	r1, r3
 800140c:	201c      	movs	r0, #28
 800140e:	f7ff ff1d 	bl	800124c <MPU6050_WriteReg>
 8001412:	4603      	mov	r3, r0
 8001414:	71fb      	strb	r3, [r7, #7]
        if (status != HAL_OK) { printf("ERROR: ACCEL_CONFIG write failed\n"); return HAL_ERROR; }
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d004      	beq.n	8001426 <MPU6050_Initialization+0x12a>
 800141c:	4839      	ldr	r0, [pc, #228]	@ (8001504 <MPU6050_Initialization+0x208>)
 800141e:	f009 fa79 	bl	800a914 <puts>
 8001422:	2301      	movs	r3, #1
 8001424:	e05a      	b.n	80014dc <MPU6050_Initialization+0x1e0>
        HAL_Delay(10);
 8001426:	200a      	movs	r0, #10
 8001428:	f001 f84e 	bl	80024c8 <HAL_Delay>

        MPU6050_Get_LSB_Sensitivity(FS_SCALE_GYRO, FS_SCALE_ACC);
 800142c:	797a      	ldrb	r2, [r7, #5]
 800142e:	79bb      	ldrb	r3, [r7, #6]
 8001430:	4611      	mov	r1, r2
 8001432:	4618      	mov	r0, r3
 8001434:	f000 f8ce 	bl	80015d4 <MPU6050_Get_LSB_Sensitivity>
        printf("LSB_Sensitivity_GYRO: %f, LSB_Sensitivity_ACC: %f\n", LSB_Sensitivity_GYRO, LSB_Sensitivity_ACC);
 8001438:	4b33      	ldr	r3, [pc, #204]	@ (8001508 <MPU6050_Initialization+0x20c>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff f883 	bl	8000548 <__aeabi_f2d>
 8001442:	4604      	mov	r4, r0
 8001444:	460d      	mov	r5, r1
 8001446:	4b31      	ldr	r3, [pc, #196]	@ (800150c <MPU6050_Initialization+0x210>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff f87c 	bl	8000548 <__aeabi_f2d>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	e9cd 2300 	strd	r2, r3, [sp]
 8001458:	4622      	mov	r2, r4
 800145a:	462b      	mov	r3, r5
 800145c:	482c      	ldr	r0, [pc, #176]	@ (8001510 <MPU6050_Initialization+0x214>)
 800145e:	f009 f9f1 	bl	800a844 <iprintf>
    }

    /* Interrupt pin config */
    {
        uint8_t INT_LEVEL    = 0x0; /* 0: active high, 1: active low */
 8001462:	2300      	movs	r3, #0
 8001464:	713b      	strb	r3, [r7, #4]
        uint8_t LATCH_INT_EN = 0x0; /* 0: 50us pulse, 1: latch until cleared */
 8001466:	2300      	movs	r3, #0
 8001468:	70fb      	strb	r3, [r7, #3]
        uint8_t INT_RD_CLEAR = 0x1; /* 1: cleared by any read */
 800146a:	2301      	movs	r3, #1
 800146c:	70bb      	strb	r3, [r7, #2]

        status = MPU6050_WriteReg(MPU6050_INT_PIN_CFG,
                                  (uint8_t)((INT_LEVEL << 7) |
 800146e:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001472:	01db      	lsls	r3, r3, #7
 8001474:	b25a      	sxtb	r2, r3
 8001476:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800147a:	015b      	lsls	r3, r3, #5
 800147c:	b25b      	sxtb	r3, r3
 800147e:	4313      	orrs	r3, r2
 8001480:	b25a      	sxtb	r2, r3
                                            (LATCH_INT_EN << 5) |
 8001482:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001486:	011b      	lsls	r3, r3, #4
 8001488:	b25b      	sxtb	r3, r3
 800148a:	4313      	orrs	r3, r2
 800148c:	b25b      	sxtb	r3, r3
        status = MPU6050_WriteReg(MPU6050_INT_PIN_CFG,
 800148e:	b2db      	uxtb	r3, r3
 8001490:	4619      	mov	r1, r3
 8001492:	2037      	movs	r0, #55	@ 0x37
 8001494:	f7ff feda 	bl	800124c <MPU6050_WriteReg>
 8001498:	4603      	mov	r3, r0
 800149a:	71fb      	strb	r3, [r7, #7]
                                            (INT_RD_CLEAR << 4)));
        if (status != HAL_OK) { printf("ERROR: INT_PIN_CFG write failed\n"); return HAL_ERROR; }
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d004      	beq.n	80014ac <MPU6050_Initialization+0x1b0>
 80014a2:	481c      	ldr	r0, [pc, #112]	@ (8001514 <MPU6050_Initialization+0x218>)
 80014a4:	f009 fa36 	bl	800a914 <puts>
 80014a8:	2301      	movs	r3, #1
 80014aa:	e017      	b.n	80014dc <MPU6050_Initialization+0x1e0>
        HAL_Delay(10);
 80014ac:	200a      	movs	r0, #10
 80014ae:	f001 f80b 	bl	80024c8 <HAL_Delay>

        /* Enable Data Ready interrupt */
        status = MPU6050_WriteReg(MPU6050_INT_ENABLE, 0x01);
 80014b2:	2101      	movs	r1, #1
 80014b4:	2038      	movs	r0, #56	@ 0x38
 80014b6:	f7ff fec9 	bl	800124c <MPU6050_WriteReg>
 80014ba:	4603      	mov	r3, r0
 80014bc:	71fb      	strb	r3, [r7, #7]
        if (status != HAL_OK) { printf("ERROR: INT_ENABLE write failed\n"); return HAL_ERROR; }
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d004      	beq.n	80014ce <MPU6050_Initialization+0x1d2>
 80014c4:	4814      	ldr	r0, [pc, #80]	@ (8001518 <MPU6050_Initialization+0x21c>)
 80014c6:	f009 fa25 	bl	800a914 <puts>
 80014ca:	2301      	movs	r3, #1
 80014cc:	e006      	b.n	80014dc <MPU6050_Initialization+0x1e0>
        HAL_Delay(10);
 80014ce:	200a      	movs	r0, #10
 80014d0:	f000 fffa 	bl	80024c8 <HAL_Delay>
    }

    printf("MPU6050 initialization finished\n");
 80014d4:	4811      	ldr	r0, [pc, #68]	@ (800151c <MPU6050_Initialization+0x220>)
 80014d6:	f009 fa1d 	bl	800a914 <puts>
    return HAL_OK;
 80014da:	2300      	movs	r3, #0
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bdb0      	pop	{r4, r5, r7, pc}
 80014e4:	0800e284 	.word	0x0800e284
 80014e8:	0800e2b4 	.word	0x0800e2b4
 80014ec:	0800e2e8 	.word	0x0800e2e8
 80014f0:	0800e30c 	.word	0x0800e30c
 80014f4:	0800e320 	.word	0x0800e320
 80014f8:	0800e334 	.word	0x0800e334
 80014fc:	0800e354 	.word	0x0800e354
 8001500:	0800e370 	.word	0x0800e370
 8001504:	0800e390 	.word	0x0800e390
 8001508:	2000000c 	.word	0x2000000c
 800150c:	20000008 	.word	0x20000008
 8001510:	0800e3b4 	.word	0x0800e3b4
 8001514:	0800e3e8 	.word	0x0800e3e8
 8001518:	0800e408 	.word	0x0800e408
 800151c:	0800e428 	.word	0x0800e428

08001520 <MPU6050_Get6AxisRawData>:
 *  Data read + convert
 * ----------------------------- */

/* Read raw accel/gyro/temp registers into the provided struct */
void MPU6050_Get6AxisRawData(Struct_MPU6050 *mpu6050)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
    uint8_t data[14];

    if (MPU6050_ReadRegs(MPU6050_ACCEL_XOUT_H, data, sizeof(data)) != HAL_OK)
 8001528:	f107 0308 	add.w	r3, r7, #8
 800152c:	220e      	movs	r2, #14
 800152e:	4619      	mov	r1, r3
 8001530:	203b      	movs	r0, #59	@ 0x3b
 8001532:	f7ff fec5 	bl	80012c0 <MPU6050_ReadRegs>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d146      	bne.n	80015ca <MPU6050_Get6AxisRawData+0xaa>
        return;

    mpu6050->acc_x_raw       = (int16_t)((data[0] << 8) | data[1]);
 800153c:	7a3b      	ldrb	r3, [r7, #8]
 800153e:	b21b      	sxth	r3, r3
 8001540:	021b      	lsls	r3, r3, #8
 8001542:	b21a      	sxth	r2, r3
 8001544:	7a7b      	ldrb	r3, [r7, #9]
 8001546:	b21b      	sxth	r3, r3
 8001548:	4313      	orrs	r3, r2
 800154a:	b21a      	sxth	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	801a      	strh	r2, [r3, #0]
    mpu6050->acc_y_raw       = (int16_t)((data[2] << 8) | data[3]);
 8001550:	7abb      	ldrb	r3, [r7, #10]
 8001552:	b21b      	sxth	r3, r3
 8001554:	021b      	lsls	r3, r3, #8
 8001556:	b21a      	sxth	r2, r3
 8001558:	7afb      	ldrb	r3, [r7, #11]
 800155a:	b21b      	sxth	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	b21a      	sxth	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	805a      	strh	r2, [r3, #2]
    mpu6050->acc_z_raw       = (int16_t)((data[4] << 8) | data[5]);
 8001564:	7b3b      	ldrb	r3, [r7, #12]
 8001566:	b21b      	sxth	r3, r3
 8001568:	021b      	lsls	r3, r3, #8
 800156a:	b21a      	sxth	r2, r3
 800156c:	7b7b      	ldrb	r3, [r7, #13]
 800156e:	b21b      	sxth	r3, r3
 8001570:	4313      	orrs	r3, r2
 8001572:	b21a      	sxth	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	809a      	strh	r2, [r3, #4]
    mpu6050->temperature_raw = (int16_t)((data[6] << 8) | data[7]);
 8001578:	7bbb      	ldrb	r3, [r7, #14]
 800157a:	b21b      	sxth	r3, r3
 800157c:	021b      	lsls	r3, r3, #8
 800157e:	b21a      	sxth	r2, r3
 8001580:	7bfb      	ldrb	r3, [r7, #15]
 8001582:	b21b      	sxth	r3, r3
 8001584:	4313      	orrs	r3, r2
 8001586:	b21a      	sxth	r2, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	80da      	strh	r2, [r3, #6]
    mpu6050->gyro_x_raw      = (int16_t)((data[8] << 8) | data[9]);
 800158c:	7c3b      	ldrb	r3, [r7, #16]
 800158e:	b21b      	sxth	r3, r3
 8001590:	021b      	lsls	r3, r3, #8
 8001592:	b21a      	sxth	r2, r3
 8001594:	7c7b      	ldrb	r3, [r7, #17]
 8001596:	b21b      	sxth	r3, r3
 8001598:	4313      	orrs	r3, r2
 800159a:	b21a      	sxth	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	811a      	strh	r2, [r3, #8]
    mpu6050->gyro_y_raw      = (int16_t)((data[10] << 8) | data[11]);
 80015a0:	7cbb      	ldrb	r3, [r7, #18]
 80015a2:	b21b      	sxth	r3, r3
 80015a4:	021b      	lsls	r3, r3, #8
 80015a6:	b21a      	sxth	r2, r3
 80015a8:	7cfb      	ldrb	r3, [r7, #19]
 80015aa:	b21b      	sxth	r3, r3
 80015ac:	4313      	orrs	r3, r2
 80015ae:	b21a      	sxth	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	815a      	strh	r2, [r3, #10]
    mpu6050->gyro_z_raw      = (int16_t)((data[12] << 8) | data[13]);
 80015b4:	7d3b      	ldrb	r3, [r7, #20]
 80015b6:	b21b      	sxth	r3, r3
 80015b8:	021b      	lsls	r3, r3, #8
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	7d7b      	ldrb	r3, [r7, #21]
 80015be:	b21b      	sxth	r3, r3
 80015c0:	4313      	orrs	r3, r2
 80015c2:	b21a      	sxth	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	819a      	strh	r2, [r3, #12]
 80015c8:	e000      	b.n	80015cc <MPU6050_Get6AxisRawData+0xac>
        return;
 80015ca:	bf00      	nop
}
 80015cc:	3718      	adds	r7, #24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <MPU6050_Get_LSB_Sensitivity>:

void MPU6050_Get_LSB_Sensitivity(uint8_t FS_SCALE_GYRO, uint8_t FS_SCALE_ACC)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	460a      	mov	r2, r1
 80015de:	71fb      	strb	r3, [r7, #7]
 80015e0:	4613      	mov	r3, r2
 80015e2:	71bb      	strb	r3, [r7, #6]
    switch (FS_SCALE_GYRO)
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	2b03      	cmp	r3, #3
 80015e8:	d81a      	bhi.n	8001620 <MPU6050_Get_LSB_Sensitivity+0x4c>
 80015ea:	a201      	add	r2, pc, #4	@ (adr r2, 80015f0 <MPU6050_Get_LSB_Sensitivity+0x1c>)
 80015ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f0:	08001601 	.word	0x08001601
 80015f4:	08001609 	.word	0x08001609
 80015f8:	08001611 	.word	0x08001611
 80015fc:	08001619 	.word	0x08001619
    {
        case 0: LSB_Sensitivity_GYRO = 131.0f; break;
 8001600:	4b20      	ldr	r3, [pc, #128]	@ (8001684 <MPU6050_Get_LSB_Sensitivity+0xb0>)
 8001602:	4a21      	ldr	r2, [pc, #132]	@ (8001688 <MPU6050_Get_LSB_Sensitivity+0xb4>)
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	e00f      	b.n	8001628 <MPU6050_Get_LSB_Sensitivity+0x54>
        case 1: LSB_Sensitivity_GYRO = 65.5f;  break;
 8001608:	4b1e      	ldr	r3, [pc, #120]	@ (8001684 <MPU6050_Get_LSB_Sensitivity+0xb0>)
 800160a:	4a20      	ldr	r2, [pc, #128]	@ (800168c <MPU6050_Get_LSB_Sensitivity+0xb8>)
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	e00b      	b.n	8001628 <MPU6050_Get_LSB_Sensitivity+0x54>
        case 2: LSB_Sensitivity_GYRO = 32.8f;  break;
 8001610:	4b1c      	ldr	r3, [pc, #112]	@ (8001684 <MPU6050_Get_LSB_Sensitivity+0xb0>)
 8001612:	4a1f      	ldr	r2, [pc, #124]	@ (8001690 <MPU6050_Get_LSB_Sensitivity+0xbc>)
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	e007      	b.n	8001628 <MPU6050_Get_LSB_Sensitivity+0x54>
        case 3: LSB_Sensitivity_GYRO = 16.4f;  break;
 8001618:	4b1a      	ldr	r3, [pc, #104]	@ (8001684 <MPU6050_Get_LSB_Sensitivity+0xb0>)
 800161a:	4a1e      	ldr	r2, [pc, #120]	@ (8001694 <MPU6050_Get_LSB_Sensitivity+0xc0>)
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	e003      	b.n	8001628 <MPU6050_Get_LSB_Sensitivity+0x54>
        default: LSB_Sensitivity_GYRO = 131.0f; break;
 8001620:	4b18      	ldr	r3, [pc, #96]	@ (8001684 <MPU6050_Get_LSB_Sensitivity+0xb0>)
 8001622:	4a19      	ldr	r2, [pc, #100]	@ (8001688 <MPU6050_Get_LSB_Sensitivity+0xb4>)
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	bf00      	nop
    }

    switch (FS_SCALE_ACC)
 8001628:	79bb      	ldrb	r3, [r7, #6]
 800162a:	2b03      	cmp	r3, #3
 800162c:	d81e      	bhi.n	800166c <MPU6050_Get_LSB_Sensitivity+0x98>
 800162e:	a201      	add	r2, pc, #4	@ (adr r2, 8001634 <MPU6050_Get_LSB_Sensitivity+0x60>)
 8001630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001634:	08001645 	.word	0x08001645
 8001638:	0800164f 	.word	0x0800164f
 800163c:	08001659 	.word	0x08001659
 8001640:	08001663 	.word	0x08001663
    {
        case 0: LSB_Sensitivity_ACC = 16384.0f; break;
 8001644:	4b14      	ldr	r3, [pc, #80]	@ (8001698 <MPU6050_Get_LSB_Sensitivity+0xc4>)
 8001646:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	e013      	b.n	8001676 <MPU6050_Get_LSB_Sensitivity+0xa2>
        case 1: LSB_Sensitivity_ACC = 8192.0f;  break;
 800164e:	4b12      	ldr	r3, [pc, #72]	@ (8001698 <MPU6050_Get_LSB_Sensitivity+0xc4>)
 8001650:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	e00e      	b.n	8001676 <MPU6050_Get_LSB_Sensitivity+0xa2>
        case 2: LSB_Sensitivity_ACC = 4096.0f;  break;
 8001658:	4b0f      	ldr	r3, [pc, #60]	@ (8001698 <MPU6050_Get_LSB_Sensitivity+0xc4>)
 800165a:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	e009      	b.n	8001676 <MPU6050_Get_LSB_Sensitivity+0xa2>
        case 3: LSB_Sensitivity_ACC = 2048.0f;  break;
 8001662:	4b0d      	ldr	r3, [pc, #52]	@ (8001698 <MPU6050_Get_LSB_Sensitivity+0xc4>)
 8001664:	f04f 428a 	mov.w	r2, #1157627904	@ 0x45000000
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	e004      	b.n	8001676 <MPU6050_Get_LSB_Sensitivity+0xa2>
        default: LSB_Sensitivity_ACC = 16384.0f; break;
 800166c:	4b0a      	ldr	r3, [pc, #40]	@ (8001698 <MPU6050_Get_LSB_Sensitivity+0xc4>)
 800166e:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	bf00      	nop
    }
}
 8001676:	bf00      	nop
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	2000000c 	.word	0x2000000c
 8001688:	43030000 	.word	0x43030000
 800168c:	42830000 	.word	0x42830000
 8001690:	42033333 	.word	0x42033333
 8001694:	41833333 	.word	0x41833333
 8001698:	20000008 	.word	0x20000008

0800169c <MPU6050_DataConvert>:

/* Convert raw -> engineering units: accel in g, gyro in dps, temp in degC */
void MPU6050_DataConvert(Struct_MPU6050 *mpu6050)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
    mpu6050->acc_x = (float)mpu6050->acc_x_raw / LSB_Sensitivity_ACC;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016aa:	ee07 3a90 	vmov	s15, r3
 80016ae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016b2:	4b35      	ldr	r3, [pc, #212]	@ (8001788 <MPU6050_DataConvert+0xec>)
 80016b4:	ed93 7a00 	vldr	s14, [r3]
 80016b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	edc3 7a04 	vstr	s15, [r3, #16]
    mpu6050->acc_y = (float)mpu6050->acc_y_raw / LSB_Sensitivity_ACC;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016c8:	ee07 3a90 	vmov	s15, r3
 80016cc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001788 <MPU6050_DataConvert+0xec>)
 80016d2:	ed93 7a00 	vldr	s14, [r3]
 80016d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	edc3 7a05 	vstr	s15, [r3, #20]
    mpu6050->acc_z = (float)mpu6050->acc_z_raw / LSB_Sensitivity_ACC;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016e6:	ee07 3a90 	vmov	s15, r3
 80016ea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016ee:	4b26      	ldr	r3, [pc, #152]	@ (8001788 <MPU6050_DataConvert+0xec>)
 80016f0:	ed93 7a00 	vldr	s14, [r3]
 80016f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	edc3 7a06 	vstr	s15, [r3, #24]

    mpu6050->temperature = ((float)mpu6050->temperature_raw / 340.0f) + 36.53f;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001704:	ee07 3a90 	vmov	s15, r3
 8001708:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800170c:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800178c <MPU6050_DataConvert+0xf0>
 8001710:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001714:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001790 <MPU6050_DataConvert+0xf4>
 8001718:	ee77 7a87 	vadd.f32	s15, s15, s14
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	edc3 7a07 	vstr	s15, [r3, #28]

    mpu6050->gyro_x = (float)mpu6050->gyro_x_raw / LSB_Sensitivity_GYRO;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001728:	ee07 3a90 	vmov	s15, r3
 800172c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001730:	4b18      	ldr	r3, [pc, #96]	@ (8001794 <MPU6050_DataConvert+0xf8>)
 8001732:	ed93 7a00 	vldr	s14, [r3]
 8001736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	edc3 7a08 	vstr	s15, [r3, #32]
    mpu6050->gyro_y = (float)mpu6050->gyro_y_raw / LSB_Sensitivity_GYRO;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001746:	ee07 3a90 	vmov	s15, r3
 800174a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800174e:	4b11      	ldr	r3, [pc, #68]	@ (8001794 <MPU6050_DataConvert+0xf8>)
 8001750:	ed93 7a00 	vldr	s14, [r3]
 8001754:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    mpu6050->gyro_z = (float)mpu6050->gyro_z_raw / LSB_Sensitivity_GYRO;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001764:	ee07 3a90 	vmov	s15, r3
 8001768:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800176c:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <MPU6050_DataConvert+0xf8>)
 800176e:	ed93 7a00 	vldr	s14, [r3]
 8001772:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	20000008 	.word	0x20000008
 800178c:	43aa0000 	.word	0x43aa0000
 8001790:	42121eb8 	.word	0x42121eb8
 8001794:	2000000c 	.word	0x2000000c

08001798 <MPU6050_ProcessData>:
}
*/

/* One-call helper: read raw + convert */
void MPU6050_ProcessData(Struct_MPU6050 *mpu6050)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
    MPU6050_Get6AxisRawData(mpu6050);
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff febd 	bl	8001520 <MPU6050_Get6AxisRawData>
    MPU6050_DataConvert(mpu6050);
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7ff ff78 	bl	800169c <MPU6050_DataConvert>
}
 80017ac:	bf00      	nop
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80017bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80017c0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80017c4:	f003 0301 	and.w	r3, r3, #1
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d013      	beq.n	80017f4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80017cc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80017d0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80017d4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d00b      	beq.n	80017f4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80017dc:	e000      	b.n	80017e0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80017de:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80017e0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d0f9      	beq.n	80017de <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80017ea:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80017f4:	687b      	ldr	r3, [r7, #4]
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <_write>:
  ITM_SendChar(ch);
  return ch;
}

int _write(int file, char *ptr, int len)
{
 8001802:	b580      	push	{r7, lr}
 8001804:	b086      	sub	sp, #24
 8001806:	af00      	add	r7, sp, #0
 8001808:	60f8      	str	r0, [r7, #12]
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	607a      	str	r2, [r7, #4]
  int i;
  for (i = 0; i < len; i++) {
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
 8001812:	e009      	b.n	8001828 <_write+0x26>
    ITM_SendChar((*ptr++));
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	1c5a      	adds	r2, r3, #1
 8001818:	60ba      	str	r2, [r7, #8]
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ffc9 	bl	80017b4 <ITM_SendChar>
  for (i = 0; i < len; i++) {
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	3301      	adds	r3, #1
 8001826:	617b      	str	r3, [r7, #20]
 8001828:	697a      	ldr	r2, [r7, #20]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	429a      	cmp	r2, r3
 800182e:	dbf1      	blt.n	8001814 <_write+0x12>
  }
  return len;
 8001830:	687b      	ldr	r3, [r7, #4]
}
 8001832:	4618      	mov	r0, r3
 8001834:	3718      	adds	r7, #24
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
	...

0800183c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001840:	f000 fe00 	bl	8002444 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001844:	f000 f892 	bl	800196c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001848:	f000 f952 	bl	8001af0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800184c:	f000 f8f8 	bl	8001a40 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001850:	f000 f924 	bl	8001a9c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("SWO Debug Start...\r\n");
 8001854:	482e      	ldr	r0, [pc, #184]	@ (8001910 <main+0xd4>)
 8001856:	f009 f85d 	bl	800a914 <puts>
  if (MAX30102_Init(&hi2c1) != HAL_OK) {
 800185a:	482e      	ldr	r0, [pc, #184]	@ (8001914 <main+0xd8>)
 800185c:	f000 fb22 	bl	8001ea4 <MAX30102_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d003      	beq.n	800186e <main+0x32>
    printf("MAX30102 Init FAIL\r\n");
 8001866:	482c      	ldr	r0, [pc, #176]	@ (8001918 <main+0xdc>)
 8001868:	f009 f854 	bl	800a914 <puts>
 800186c:	e002      	b.n	8001874 <main+0x38>
  } else {
    printf("MAX30102 Init OK\r\n");
 800186e:	482b      	ldr	r0, [pc, #172]	@ (800191c <main+0xe0>)
 8001870:	f009 f850 	bl	800a914 <puts>
  }

  if (AHT21_Init(&hi2c1) != HAL_OK){
 8001874:	4827      	ldr	r0, [pc, #156]	@ (8001914 <main+0xd8>)
 8001876:	f7ff fc1b 	bl	80010b0 <AHT21_Init>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d003      	beq.n	8001888 <main+0x4c>
  	printf("AHT21 Init FAIL\r\n");
 8001880:	4827      	ldr	r0, [pc, #156]	@ (8001920 <main+0xe4>)
 8001882:	f009 f847 	bl	800a914 <puts>
 8001886:	e002      	b.n	800188e <main+0x52>
  }	else {
  	printf("AHT21 Init OK\r\n");
 8001888:	4826      	ldr	r0, [pc, #152]	@ (8001924 <main+0xe8>)
 800188a:	f009 f843 	bl	800a914 <puts>
  }

  if (MPU6050_Initialization() != HAL_OK) {
 800188e:	f7ff fd35 	bl	80012fc <MPU6050_Initialization>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d003      	beq.n	80018a0 <main+0x64>
    printf("MPU6050 Init FAIL\r\n");
 8001898:	4823      	ldr	r0, [pc, #140]	@ (8001928 <main+0xec>)
 800189a:	f009 f83b 	bl	800a914 <puts>
 800189e:	e002      	b.n	80018a6 <main+0x6a>
  } else {
    printf("MPU6050 Init OK\r\n");
 80018a0:	4822      	ldr	r0, [pc, #136]	@ (800192c <main+0xf0>)
 80018a2:	f009 f837 	bl	800a914 <puts>
  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80018a6:	f004 fe49 	bl	800653c <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  i2cMutexHandle = osMutexNew(NULL);
 80018aa:	2000      	movs	r0, #0
 80018ac:	f004 ff3d 	bl	800672a <osMutexNew>
 80018b0:	4603      	mov	r3, r0
 80018b2:	4a1f      	ldr	r2, [pc, #124]	@ (8001930 <main+0xf4>)
 80018b4:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of queue_data2Pi */
  queue_data2PiHandle = osMessageQueueNew (16, sizeof(uint16_t), &queue_data2Pi_attributes);
 80018b6:	4a1f      	ldr	r2, [pc, #124]	@ (8001934 <main+0xf8>)
 80018b8:	2102      	movs	r1, #2
 80018ba:	2010      	movs	r0, #16
 80018bc:	f005 f843 	bl	8006946 <osMessageQueueNew>
 80018c0:	4603      	mov	r3, r0
 80018c2:	4a1d      	ldr	r2, [pc, #116]	@ (8001938 <main+0xfc>)
 80018c4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of task_MPU6050 */
  task_MPU6050Handle = osThreadNew(StartDefaultTask, NULL, &task_MPU6050_attributes);
 80018c6:	4a1d      	ldr	r2, [pc, #116]	@ (800193c <main+0x100>)
 80018c8:	2100      	movs	r1, #0
 80018ca:	481d      	ldr	r0, [pc, #116]	@ (8001940 <main+0x104>)
 80018cc:	f004 fe80 	bl	80065d0 <osThreadNew>
 80018d0:	4603      	mov	r3, r0
 80018d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001944 <main+0x108>)
 80018d4:	6013      	str	r3, [r2, #0]

  /* creation of task_MAX30102 */
  task_MAX30102Handle = osThreadNew(StartTask02, NULL, &task_MAX30102_attributes);
 80018d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001948 <main+0x10c>)
 80018d8:	2100      	movs	r1, #0
 80018da:	481c      	ldr	r0, [pc, #112]	@ (800194c <main+0x110>)
 80018dc:	f004 fe78 	bl	80065d0 <osThreadNew>
 80018e0:	4603      	mov	r3, r0
 80018e2:	4a1b      	ldr	r2, [pc, #108]	@ (8001950 <main+0x114>)
 80018e4:	6013      	str	r3, [r2, #0]

  /* creation of task_AHT21 */
  task_AHT21Handle = osThreadNew(StartTask03, NULL, &task_AHT21_attributes);
 80018e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001954 <main+0x118>)
 80018e8:	2100      	movs	r1, #0
 80018ea:	481b      	ldr	r0, [pc, #108]	@ (8001958 <main+0x11c>)
 80018ec:	f004 fe70 	bl	80065d0 <osThreadNew>
 80018f0:	4603      	mov	r3, r0
 80018f2:	4a1a      	ldr	r2, [pc, #104]	@ (800195c <main+0x120>)
 80018f4:	6013      	str	r3, [r2, #0]

  /* creation of task_PiComm */
  task_PiCommHandle = osThreadNew(StartTask04, NULL, &task_PiComm_attributes);
 80018f6:	4a1a      	ldr	r2, [pc, #104]	@ (8001960 <main+0x124>)
 80018f8:	2100      	movs	r1, #0
 80018fa:	481a      	ldr	r0, [pc, #104]	@ (8001964 <main+0x128>)
 80018fc:	f004 fe68 	bl	80065d0 <osThreadNew>
 8001900:	4603      	mov	r3, r0
 8001902:	4a19      	ldr	r2, [pc, #100]	@ (8001968 <main+0x12c>)
 8001904:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001906:	f004 fe3d 	bl	8006584 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800190a:	bf00      	nop
 800190c:	e7fd      	b.n	800190a <main+0xce>
 800190e:	bf00      	nop
 8001910:	0800e490 	.word	0x0800e490
 8001914:	20000208 	.word	0x20000208
 8001918:	0800e4a4 	.word	0x0800e4a4
 800191c:	0800e4b8 	.word	0x0800e4b8
 8001920:	0800e4cc 	.word	0x0800e4cc
 8001924:	0800e4e0 	.word	0x0800e4e0
 8001928:	0800e4f0 	.word	0x0800e4f0
 800192c:	0800e504 	.word	0x0800e504
 8001930:	200002b8 	.word	0x200002b8
 8001934:	0800e640 	.word	0x0800e640
 8001938:	200002b4 	.word	0x200002b4
 800193c:	0800e5b0 	.word	0x0800e5b0
 8001940:	08001be1 	.word	0x08001be1
 8001944:	200002a4 	.word	0x200002a4
 8001948:	0800e5d4 	.word	0x0800e5d4
 800194c:	08001cb9 	.word	0x08001cb9
 8001950:	200002a8 	.word	0x200002a8
 8001954:	0800e5f8 	.word	0x0800e5f8
 8001958:	08001d31 	.word	0x08001d31
 800195c:	200002ac 	.word	0x200002ac
 8001960:	0800e61c 	.word	0x0800e61c
 8001964:	08001dc5 	.word	0x08001dc5
 8001968:	200002b0 	.word	0x200002b0

0800196c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b094      	sub	sp, #80	@ 0x50
 8001970:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001972:	f107 0320 	add.w	r3, r7, #32
 8001976:	2230      	movs	r2, #48	@ 0x30
 8001978:	2100      	movs	r1, #0
 800197a:	4618      	mov	r0, r3
 800197c:	f009 f8cc 	bl	800ab18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001980:	f107 030c 	add.w	r3, r7, #12
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	60da      	str	r2, [r3, #12]
 800198e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001990:	2300      	movs	r3, #0
 8001992:	60bb      	str	r3, [r7, #8]
 8001994:	4b28      	ldr	r3, [pc, #160]	@ (8001a38 <SystemClock_Config+0xcc>)
 8001996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001998:	4a27      	ldr	r2, [pc, #156]	@ (8001a38 <SystemClock_Config+0xcc>)
 800199a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800199e:	6413      	str	r3, [r2, #64]	@ 0x40
 80019a0:	4b25      	ldr	r3, [pc, #148]	@ (8001a38 <SystemClock_Config+0xcc>)
 80019a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019ac:	2300      	movs	r3, #0
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	4b22      	ldr	r3, [pc, #136]	@ (8001a3c <SystemClock_Config+0xd0>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a21      	ldr	r2, [pc, #132]	@ (8001a3c <SystemClock_Config+0xd0>)
 80019b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019ba:	6013      	str	r3, [r2, #0]
 80019bc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a3c <SystemClock_Config+0xd0>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019c4:	607b      	str	r3, [r7, #4]
 80019c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019c8:	2301      	movs	r3, #1
 80019ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019d0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019d2:	2302      	movs	r3, #2
 80019d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019d6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019dc:	2308      	movs	r3, #8
 80019de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019e0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80019e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019e6:	2302      	movs	r3, #2
 80019e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019ea:	2304      	movs	r3, #4
 80019ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019ee:	f107 0320 	add.w	r3, r7, #32
 80019f2:	4618      	mov	r0, r3
 80019f4:	f002 fec6 	bl	8004784 <HAL_RCC_OscConfig>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80019fe:	f000 fa05 	bl	8001e0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a02:	230f      	movs	r3, #15
 8001a04:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a06:	2302      	movs	r3, #2
 8001a08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a0e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001a12:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a18:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a1a:	f107 030c 	add.w	r3, r7, #12
 8001a1e:	2105      	movs	r1, #5
 8001a20:	4618      	mov	r0, r3
 8001a22:	f003 f927 	bl	8004c74 <HAL_RCC_ClockConfig>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001a2c:	f000 f9ee 	bl	8001e0c <Error_Handler>
  }
}
 8001a30:	bf00      	nop
 8001a32:	3750      	adds	r7, #80	@ 0x50
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	40007000 	.word	0x40007000

08001a40 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a44:	4b12      	ldr	r3, [pc, #72]	@ (8001a90 <MX_I2C1_Init+0x50>)
 8001a46:	4a13      	ldr	r2, [pc, #76]	@ (8001a94 <MX_I2C1_Init+0x54>)
 8001a48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a4a:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <MX_I2C1_Init+0x50>)
 8001a4c:	4a12      	ldr	r2, [pc, #72]	@ (8001a98 <MX_I2C1_Init+0x58>)
 8001a4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a50:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <MX_I2C1_Init+0x50>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a56:	4b0e      	ldr	r3, [pc, #56]	@ (8001a90 <MX_I2C1_Init+0x50>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <MX_I2C1_Init+0x50>)
 8001a5e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a62:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a64:	4b0a      	ldr	r3, [pc, #40]	@ (8001a90 <MX_I2C1_Init+0x50>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a6a:	4b09      	ldr	r3, [pc, #36]	@ (8001a90 <MX_I2C1_Init+0x50>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a70:	4b07      	ldr	r3, [pc, #28]	@ (8001a90 <MX_I2C1_Init+0x50>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a76:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <MX_I2C1_Init+0x50>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a7c:	4804      	ldr	r0, [pc, #16]	@ (8001a90 <MX_I2C1_Init+0x50>)
 8001a7e:	f001 f8af 	bl	8002be0 <HAL_I2C_Init>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a88:	f000 f9c0 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a8c:	bf00      	nop
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000208 	.word	0x20000208
 8001a94:	40005400 	.word	0x40005400
 8001a98:	000186a0 	.word	0x000186a0

08001a9c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001aa0:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001aa2:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <MX_USART2_UART_Init+0x50>)
 8001aa4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001aa6:	4b10      	ldr	r3, [pc, #64]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001aa8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001aac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001aae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001aba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ac0:	4b09      	ldr	r3, [pc, #36]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ac2:	220c      	movs	r2, #12
 8001ac4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ac6:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001acc:	4b06      	ldr	r3, [pc, #24]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ad2:	4805      	ldr	r0, [pc, #20]	@ (8001ae8 <MX_USART2_UART_Init+0x4c>)
 8001ad4:	f003 fdbc 	bl	8005650 <HAL_UART_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ade:	f000 f995 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	2000025c 	.word	0x2000025c
 8001aec:	40004400 	.word	0x40004400

08001af0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08a      	sub	sp, #40	@ 0x28
 8001af4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af6:	f107 0314 	add.w	r3, r7, #20
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	605a      	str	r2, [r3, #4]
 8001b00:	609a      	str	r2, [r3, #8]
 8001b02:	60da      	str	r2, [r3, #12]
 8001b04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	613b      	str	r3, [r7, #16]
 8001b0a:	4b32      	ldr	r3, [pc, #200]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0e:	4a31      	ldr	r2, [pc, #196]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b16:	4b2f      	ldr	r3, [pc, #188]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b1e:	613b      	str	r3, [r7, #16]
 8001b20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	4b2b      	ldr	r3, [pc, #172]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	4a2a      	ldr	r2, [pc, #168]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b32:	4b28      	ldr	r3, [pc, #160]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	4b24      	ldr	r3, [pc, #144]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	4a23      	ldr	r2, [pc, #140]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b48:	f043 0308 	orr.w	r3, r3, #8
 8001b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4e:	4b21      	ldr	r3, [pc, #132]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	f003 0308 	and.w	r3, r3, #8
 8001b56:	60bb      	str	r3, [r7, #8]
 8001b58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
 8001b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	4a1c      	ldr	r2, [pc, #112]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b64:	f043 0302 	orr.w	r3, r3, #2
 8001b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd4 <MX_GPIO_Init+0xe4>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8001b76:	2200      	movs	r2, #0
 8001b78:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b7c:	4816      	ldr	r0, [pc, #88]	@ (8001bd8 <MX_GPIO_Init+0xe8>)
 8001b7e:	f000 ffd7 	bl	8002b30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b82:	2302      	movs	r3, #2
 8001b84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b86:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001b8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	4619      	mov	r1, r3
 8001b96:	4811      	ldr	r0, [pc, #68]	@ (8001bdc <MX_GPIO_Init+0xec>)
 8001b98:	f000 fe2e 	bl	80027f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001b9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001baa:	2300      	movs	r3, #0
 8001bac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4808      	ldr	r0, [pc, #32]	@ (8001bd8 <MX_GPIO_Init+0xe8>)
 8001bb6:	f000 fe1f 	bl	80027f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2105      	movs	r1, #5
 8001bbe:	2007      	movs	r0, #7
 8001bc0:	f000 fd5e 	bl	8002680 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001bc4:	2007      	movs	r0, #7
 8001bc6:	f000 fd77 	bl	80026b8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001bca:	bf00      	nop
 8001bcc:	3728      	adds	r7, #40	@ 0x28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	40020c00 	.word	0x40020c00
 8001bdc:	40020000 	.word	0x40020000

08001be0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001be0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001be4:	b094      	sub	sp, #80	@ 0x50
 8001be6:	af0c      	add	r7, sp, #48	@ 0x30
 8001be8:	61f8      	str	r0, [r7, #28]
  /* USER CODE BEGIN 5 */
  for (;;)
  {
    if (i2cMutexHandle != NULL && osMutexAcquire(i2cMutexHandle, osWaitForever) == osOK)
 8001bea:	4b30      	ldr	r3, [pc, #192]	@ (8001cac <StartDefaultTask+0xcc>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d057      	beq.n	8001ca2 <StartDefaultTask+0xc2>
 8001bf2:	4b2e      	ldr	r3, [pc, #184]	@ (8001cac <StartDefaultTask+0xcc>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f04f 31ff 	mov.w	r1, #4294967295
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f004 fe1b 	bl	8006836 <osMutexAcquire>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d14d      	bne.n	8001ca2 <StartDefaultTask+0xc2>
    {
      MPU6050_ProcessData(&MPU6050_Data);
 8001c06:	482a      	ldr	r0, [pc, #168]	@ (8001cb0 <StartDefaultTask+0xd0>)
 8001c08:	f7ff fdc6 	bl	8001798 <MPU6050_ProcessData>
      printf("A(g): X=%.3f Y=%.3f Z=%.3f | G(dps): X=%.3f Y=%.3f Z=%.3f | T=%.1fC\r\n",
             MPU6050_Data.acc_x, MPU6050_Data.acc_y, MPU6050_Data.acc_z,
 8001c0c:	4b28      	ldr	r3, [pc, #160]	@ (8001cb0 <StartDefaultTask+0xd0>)
 8001c0e:	691b      	ldr	r3, [r3, #16]
      printf("A(g): X=%.3f Y=%.3f Z=%.3f | G(dps): X=%.3f Y=%.3f Z=%.3f | T=%.1fC\r\n",
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe fc99 	bl	8000548 <__aeabi_f2d>
 8001c16:	e9c7 0104 	strd	r0, r1, [r7, #16]
             MPU6050_Data.acc_x, MPU6050_Data.acc_y, MPU6050_Data.acc_z,
 8001c1a:	4b25      	ldr	r3, [pc, #148]	@ (8001cb0 <StartDefaultTask+0xd0>)
 8001c1c:	695b      	ldr	r3, [r3, #20]
      printf("A(g): X=%.3f Y=%.3f Z=%.3f | G(dps): X=%.3f Y=%.3f Z=%.3f | T=%.1fC\r\n",
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7fe fc92 	bl	8000548 <__aeabi_f2d>
 8001c24:	4680      	mov	r8, r0
 8001c26:	4689      	mov	r9, r1
             MPU6050_Data.acc_x, MPU6050_Data.acc_y, MPU6050_Data.acc_z,
 8001c28:	4b21      	ldr	r3, [pc, #132]	@ (8001cb0 <StartDefaultTask+0xd0>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
      printf("A(g): X=%.3f Y=%.3f Z=%.3f | G(dps): X=%.3f Y=%.3f Z=%.3f | T=%.1fC\r\n",
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7fe fc8b 	bl	8000548 <__aeabi_f2d>
 8001c32:	4682      	mov	sl, r0
 8001c34:	468b      	mov	fp, r1
             MPU6050_Data.gyro_x, MPU6050_Data.gyro_y, MPU6050_Data.gyro_z,
 8001c36:	4b1e      	ldr	r3, [pc, #120]	@ (8001cb0 <StartDefaultTask+0xd0>)
 8001c38:	6a1b      	ldr	r3, [r3, #32]
      printf("A(g): X=%.3f Y=%.3f Z=%.3f | G(dps): X=%.3f Y=%.3f Z=%.3f | T=%.1fC\r\n",
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7fe fc84 	bl	8000548 <__aeabi_f2d>
 8001c40:	e9c7 0102 	strd	r0, r1, [r7, #8]
             MPU6050_Data.gyro_x, MPU6050_Data.gyro_y, MPU6050_Data.gyro_z,
 8001c44:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb0 <StartDefaultTask+0xd0>)
 8001c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      printf("A(g): X=%.3f Y=%.3f Z=%.3f | G(dps): X=%.3f Y=%.3f Z=%.3f | T=%.1fC\r\n",
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7fe fc7d 	bl	8000548 <__aeabi_f2d>
 8001c4e:	e9c7 0100 	strd	r0, r1, [r7]
             MPU6050_Data.gyro_x, MPU6050_Data.gyro_y, MPU6050_Data.gyro_z,
 8001c52:	4b17      	ldr	r3, [pc, #92]	@ (8001cb0 <StartDefaultTask+0xd0>)
 8001c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      printf("A(g): X=%.3f Y=%.3f Z=%.3f | G(dps): X=%.3f Y=%.3f Z=%.3f | T=%.1fC\r\n",
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7fe fc76 	bl	8000548 <__aeabi_f2d>
 8001c5c:	4604      	mov	r4, r0
 8001c5e:	460d      	mov	r5, r1
             MPU6050_Data.temperature);
 8001c60:	4b13      	ldr	r3, [pc, #76]	@ (8001cb0 <StartDefaultTask+0xd0>)
 8001c62:	69db      	ldr	r3, [r3, #28]
      printf("A(g): X=%.3f Y=%.3f Z=%.3f | G(dps): X=%.3f Y=%.3f Z=%.3f | T=%.1fC\r\n",
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe fc6f 	bl	8000548 <__aeabi_f2d>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8001c72:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8001c76:	ed97 7b00 	vldr	d7, [r7]
 8001c7a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001c7e:	ed97 7b02 	vldr	d7, [r7, #8]
 8001c82:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001c86:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8001c8a:	e9cd 8900 	strd	r8, r9, [sp]
 8001c8e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c92:	4808      	ldr	r0, [pc, #32]	@ (8001cb4 <StartDefaultTask+0xd4>)
 8001c94:	f008 fdd6 	bl	800a844 <iprintf>
      osMutexRelease(i2cMutexHandle);
 8001c98:	4b04      	ldr	r3, [pc, #16]	@ (8001cac <StartDefaultTask+0xcc>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f004 fe15 	bl	80068cc <osMutexRelease>
    }
    osDelay(1000);  /* 1 second */
 8001ca2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ca6:	f004 fd25 	bl	80066f4 <osDelay>
    if (i2cMutexHandle != NULL && osMutexAcquire(i2cMutexHandle, osWaitForever) == osOK)
 8001caa:	e79e      	b.n	8001bea <StartDefaultTask+0xa>
 8001cac:	200002b8 	.word	0x200002b8
 8001cb0:	200002d4 	.word	0x200002d4
 8001cb4:	0800e518 	.word	0x0800e518

08001cb8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  for (;;)
  {
    if (i2cMutexHandle != NULL && osMutexAcquire(i2cMutexHandle, osWaitForever) == osOK)
 8001cc0:	4b16      	ldr	r3, [pc, #88]	@ (8001d1c <StartTask02+0x64>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d024      	beq.n	8001d12 <StartTask02+0x5a>
 8001cc8:	4b14      	ldr	r3, [pc, #80]	@ (8001d1c <StartTask02+0x64>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f004 fdb0 	bl	8006836 <osMutexAcquire>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d11a      	bne.n	8001d12 <StartTask02+0x5a>
    {
      max30102_ok = (MAX30102_ReadFIFO_OneSample(&max30102_red, &max30102_ir) == HAL_OK) ? 1 : 0;
 8001cdc:	4910      	ldr	r1, [pc, #64]	@ (8001d20 <StartTask02+0x68>)
 8001cde:	4811      	ldr	r0, [pc, #68]	@ (8001d24 <StartTask02+0x6c>)
 8001ce0:	f000 f934 	bl	8001f4c <MAX30102_ReadFIFO_OneSample>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	bf0c      	ite	eq
 8001cea:	2301      	moveq	r3, #1
 8001cec:	2300      	movne	r3, #0
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8001d28 <StartTask02+0x70>)
 8001cf4:	701a      	strb	r2, [r3, #0]
      printf("RED=%lu IR=%lu OK=%u\r\n", (unsigned long)max30102_red, (unsigned long)max30102_ir, max30102_ok);
 8001cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d24 <StartTask02+0x6c>)
 8001cf8:	6819      	ldr	r1, [r3, #0]
 8001cfa:	4b09      	ldr	r3, [pc, #36]	@ (8001d20 <StartTask02+0x68>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001d28 <StartTask02+0x70>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	480a      	ldr	r0, [pc, #40]	@ (8001d2c <StartTask02+0x74>)
 8001d04:	f008 fd9e 	bl	800a844 <iprintf>
      osMutexRelease(i2cMutexHandle);
 8001d08:	4b04      	ldr	r3, [pc, #16]	@ (8001d1c <StartTask02+0x64>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f004 fddd 	bl	80068cc <osMutexRelease>
    }
    osDelay(1000);  /* 1 second */
 8001d12:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d16:	f004 fced 	bl	80066f4 <osDelay>
    if (i2cMutexHandle != NULL && osMutexAcquire(i2cMutexHandle, osWaitForever) == osOK)
 8001d1a:	e7d1      	b.n	8001cc0 <StartTask02+0x8>
 8001d1c:	200002b8 	.word	0x200002b8
 8001d20:	200002c0 	.word	0x200002c0
 8001d24:	200002bc 	.word	0x200002bc
 8001d28:	200002c4 	.word	0x200002c4
 8001d2c:	0800e560 	.word	0x0800e560

08001d30 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  for (;;)
  {
    if (i2cMutexHandle != NULL && osMutexAcquire(i2cMutexHandle, osWaitForever) == osOK)
 8001d38:	4b1d      	ldr	r3, [pc, #116]	@ (8001db0 <StartTask03+0x80>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d031      	beq.n	8001da4 <StartTask03+0x74>
 8001d40:	4b1b      	ldr	r3, [pc, #108]	@ (8001db0 <StartTask03+0x80>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f04f 31ff 	mov.w	r1, #4294967295
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f004 fd74 	bl	8006836 <osMutexAcquire>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d127      	bne.n	8001da4 <StartTask03+0x74>
    {
      aht21_humidity = AHT21_Read_Humidity();
 8001d54:	f7ff fa17 	bl	8001186 <AHT21_Read_Humidity>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	4a16      	ldr	r2, [pc, #88]	@ (8001db4 <StartTask03+0x84>)
 8001d5c:	6013      	str	r3, [r2, #0]
      aht21_temperature = AHT21_Read_Temperature();
 8001d5e:	f7ff fa43 	bl	80011e8 <AHT21_Read_Temperature>
 8001d62:	4603      	mov	r3, r0
 8001d64:	4a14      	ldr	r2, [pc, #80]	@ (8001db8 <StartTask03+0x88>)
 8001d66:	6013      	str	r3, [r2, #0]
      aht21_ok = (aht21_humidity != 0xFFFFFFFFU && aht21_temperature != (int32_t)0x80000000);
 8001d68:	4b12      	ldr	r3, [pc, #72]	@ (8001db4 <StartTask03+0x84>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d70:	d006      	beq.n	8001d80 <StartTask03+0x50>
 8001d72:	4b11      	ldr	r3, [pc, #68]	@ (8001db8 <StartTask03+0x88>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001d7a:	d001      	beq.n	8001d80 <StartTask03+0x50>
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e000      	b.n	8001d82 <StartTask03+0x52>
 8001d80:	2300      	movs	r3, #0
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	4b0d      	ldr	r3, [pc, #52]	@ (8001dbc <StartTask03+0x8c>)
 8001d86:	701a      	strb	r2, [r3, #0]
      printf("AHT21: T=%ld H=%lu%% OK=%u\r\n", (long)aht21_temperature, (unsigned long)aht21_humidity, aht21_ok);
 8001d88:	4b0b      	ldr	r3, [pc, #44]	@ (8001db8 <StartTask03+0x88>)
 8001d8a:	6819      	ldr	r1, [r3, #0]
 8001d8c:	4b09      	ldr	r3, [pc, #36]	@ (8001db4 <StartTask03+0x84>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4b0a      	ldr	r3, [pc, #40]	@ (8001dbc <StartTask03+0x8c>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	480a      	ldr	r0, [pc, #40]	@ (8001dc0 <StartTask03+0x90>)
 8001d96:	f008 fd55 	bl	800a844 <iprintf>
      osMutexRelease(i2cMutexHandle);
 8001d9a:	4b05      	ldr	r3, [pc, #20]	@ (8001db0 <StartTask03+0x80>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f004 fd94 	bl	80068cc <osMutexRelease>
    }
    osDelay(1000);  /* 1 second */
 8001da4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001da8:	f004 fca4 	bl	80066f4 <osDelay>
    if (i2cMutexHandle != NULL && osMutexAcquire(i2cMutexHandle, osWaitForever) == osOK)
 8001dac:	e7c4      	b.n	8001d38 <StartTask03+0x8>
 8001dae:	bf00      	nop
 8001db0:	200002b8 	.word	0x200002b8
 8001db4:	200002c8 	.word	0x200002c8
 8001db8:	200002cc 	.word	0x200002cc
 8001dbc:	200002d0 	.word	0x200002d0
 8001dc0:	0800e578 	.word	0x0800e578

08001dc4 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  for (;;)
  {
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8001dcc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001dd0:	4804      	ldr	r0, [pc, #16]	@ (8001de4 <StartTask04+0x20>)
 8001dd2:	f000 fec6 	bl	8002b62 <HAL_GPIO_TogglePin>
    osDelay(1000);  /* 1 second */
 8001dd6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001dda:	f004 fc8b 	bl	80066f4 <osDelay>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8001dde:	bf00      	nop
 8001de0:	e7f4      	b.n	8001dcc <StartTask04+0x8>
 8001de2:	bf00      	nop
 8001de4:	40020c00 	.word	0x40020c00

08001de8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a04      	ldr	r2, [pc, #16]	@ (8001e08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d101      	bne.n	8001dfe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001dfa:	f000 fb45 	bl	8002488 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40010000 	.word	0x40010000

08001e0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e10:	b672      	cpsid	i
}
 8001e12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e14:	bf00      	nop
 8001e16:	e7fd      	b.n	8001e14 <Error_Handler+0x8>

08001e18 <MAX30102_WriteReg>:
#include "max30102.h"

I2C_HandleTypeDef *max30102_hi2c = NULL;

static HAL_StatusTypeDef MAX30102_WriteReg(uint8_t reg, uint8_t value)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af02      	add	r7, sp, #8
 8001e1e:	4603      	mov	r3, r0
 8001e20:	460a      	mov	r2, r1
 8001e22:	71fb      	strb	r3, [r7, #7]
 8001e24:	4613      	mov	r3, r2
 8001e26:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2] = { reg, value };
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	733b      	strb	r3, [r7, #12]
 8001e2c:	79bb      	ldrb	r3, [r7, #6]
 8001e2e:	737b      	strb	r3, [r7, #13]
    return HAL_I2C_Master_Transmit(max30102_hi2c, MAX30102_I2C_ADDR, buf, 2, HAL_MAX_DELAY);
 8001e30:	4b07      	ldr	r3, [pc, #28]	@ (8001e50 <MAX30102_WriteReg+0x38>)
 8001e32:	6818      	ldr	r0, [r3, #0]
 8001e34:	f107 020c 	add.w	r2, r7, #12
 8001e38:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	2302      	movs	r3, #2
 8001e40:	21ae      	movs	r1, #174	@ 0xae
 8001e42:	f001 f811 	bl	8002e68 <HAL_I2C_Master_Transmit>
 8001e46:	4603      	mov	r3, r0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	20000300 	.word	0x20000300

08001e54 <MAX30102_ReadRegs>:
        return HAL_ERROR;
    return HAL_I2C_Master_Receive(max30102_hi2c, MAX30102_I2C_ADDR, value, 1, HAL_MAX_DELAY);
}

static HAL_StatusTypeDef MAX30102_ReadRegs(uint8_t reg, uint8_t *data, uint16_t len) // read multiple bytes
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af02      	add	r7, sp, #8
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	6039      	str	r1, [r7, #0]
 8001e5e:	71fb      	strb	r3, [r7, #7]
 8001e60:	4613      	mov	r3, r2
 8001e62:	80bb      	strh	r3, [r7, #4]
    if (HAL_I2C_Master_Transmit(max30102_hi2c, MAX30102_I2C_ADDR, &reg, 1, HAL_MAX_DELAY) != HAL_OK)
 8001e64:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea0 <MAX30102_ReadRegs+0x4c>)
 8001e66:	6818      	ldr	r0, [r3, #0]
 8001e68:	1dfa      	adds	r2, r7, #7
 8001e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	2301      	movs	r3, #1
 8001e72:	21ae      	movs	r1, #174	@ 0xae
 8001e74:	f000 fff8 	bl	8002e68 <HAL_I2C_Master_Transmit>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <MAX30102_ReadRegs+0x2e>
        return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e00a      	b.n	8001e98 <MAX30102_ReadRegs+0x44>
    return HAL_I2C_Master_Receive(max30102_hi2c, MAX30102_I2C_ADDR, data, len, HAL_MAX_DELAY);
 8001e82:	4b07      	ldr	r3, [pc, #28]	@ (8001ea0 <MAX30102_ReadRegs+0x4c>)
 8001e84:	6818      	ldr	r0, [r3, #0]
 8001e86:	88bb      	ldrh	r3, [r7, #4]
 8001e88:	f04f 32ff 	mov.w	r2, #4294967295
 8001e8c:	9200      	str	r2, [sp, #0]
 8001e8e:	683a      	ldr	r2, [r7, #0]
 8001e90:	21ae      	movs	r1, #174	@ 0xae
 8001e92:	f001 f8e7 	bl	8003064 <HAL_I2C_Master_Receive>
 8001e96:	4603      	mov	r3, r0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20000300 	.word	0x20000300

08001ea4 <MAX30102_Init>:

HAL_StatusTypeDef MAX30102_Init(I2C_HandleTypeDef *hi2c)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
    max30102_hi2c = hi2c;
 8001eac:	4a26      	ldr	r2, [pc, #152]	@ (8001f48 <MAX30102_Init+0xa4>)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6013      	str	r3, [r2, #0]
    HAL_StatusTypeDef status;

    status = MAX30102_WriteReg(REG_MODE_CONFIG, (1U << MODE_RESET_BIT));
 8001eb2:	2140      	movs	r1, #64	@ 0x40
 8001eb4:	2009      	movs	r0, #9
 8001eb6:	f7ff ffaf 	bl	8001e18 <MAX30102_WriteReg>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MAX30102_Init+0x24>
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	e03a      	b.n	8001f3e <MAX30102_Init+0x9a>

    HAL_Delay(10);
 8001ec8:	200a      	movs	r0, #10
 8001eca:	f000 fafd 	bl	80024c8 <HAL_Delay>

    status = MAX30102_WriteReg(REG_MODE_CONFIG, MODE_SPO2);
 8001ece:	2103      	movs	r1, #3
 8001ed0:	2009      	movs	r0, #9
 8001ed2:	f7ff ffa1 	bl	8001e18 <MAX30102_WriteReg>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MAX30102_Init+0x40>
 8001ee0:	7bfb      	ldrb	r3, [r7, #15]
 8001ee2:	e02c      	b.n	8001f3e <MAX30102_Init+0x9a>

    status = MAX30102_WriteReg(REG_SPO2_CONFIG,
 8001ee4:	2107      	movs	r1, #7
 8001ee6:	200a      	movs	r0, #10
 8001ee8:	f7ff ff96 	bl	8001e18 <MAX30102_WriteReg>
 8001eec:	4603      	mov	r3, r0
 8001eee:	73fb      	strb	r3, [r7, #15]
        (SPO2_ADC_RGE_VAL << 5) | (SPO2_SR_100HZ << 2) | (LED_PW_411US << 0));
    if (status != HAL_OK) return status;
 8001ef0:	7bfb      	ldrb	r3, [r7, #15]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MAX30102_Init+0x56>
 8001ef6:	7bfb      	ldrb	r3, [r7, #15]
 8001ef8:	e021      	b.n	8001f3e <MAX30102_Init+0x9a>

    status = MAX30102_WriteReg(REG_FIFO_CONFIG, 0x4FU);
 8001efa:	214f      	movs	r1, #79	@ 0x4f
 8001efc:	2008      	movs	r0, #8
 8001efe:	f7ff ff8b 	bl	8001e18 <MAX30102_WriteReg>
 8001f02:	4603      	mov	r3, r0
 8001f04:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MAX30102_Init+0x6c>
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
 8001f0e:	e016      	b.n	8001f3e <MAX30102_Init+0x9a>

    status = MAX30102_WriteReg(REG_LED1_PA, 0x24U);
 8001f10:	2124      	movs	r1, #36	@ 0x24
 8001f12:	200c      	movs	r0, #12
 8001f14:	f7ff ff80 	bl	8001e18 <MAX30102_WriteReg>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MAX30102_Init+0x82>
 8001f22:	7bfb      	ldrb	r3, [r7, #15]
 8001f24:	e00b      	b.n	8001f3e <MAX30102_Init+0x9a>

    status = MAX30102_WriteReg(REG_LED2_PA, 0x24U);
 8001f26:	2124      	movs	r1, #36	@ 0x24
 8001f28:	200d      	movs	r0, #13
 8001f2a:	f7ff ff75 	bl	8001e18 <MAX30102_WriteReg>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MAX30102_Init+0x98>
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
 8001f3a:	e000      	b.n	8001f3e <MAX30102_Init+0x9a>

    return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000300 	.word	0x20000300

08001f4c <MAX30102_ReadFIFO_OneSample>:
    *rd_ptr = r;
    return HAL_OK;
}

HAL_StatusTypeDef MAX30102_ReadFIFO_OneSample(uint32_t *red, uint32_t *ir)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
    uint8_t buf[FIFO_SAMPLE_BYTES];
    if (MAX30102_ReadRegs(REG_FIFO_DATA, buf, FIFO_SAMPLE_BYTES) != HAL_OK)
 8001f56:	f107 0308 	add.w	r3, r7, #8
 8001f5a:	2206      	movs	r2, #6
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	2007      	movs	r0, #7
 8001f60:	f7ff ff78 	bl	8001e54 <MAX30102_ReadRegs>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MAX30102_ReadFIFO_OneSample+0x22>
        return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e012      	b.n	8001f94 <MAX30102_ReadFIFO_OneSample+0x48>

    *red = (uint32_t)buf[0] << 16 | (uint32_t)buf[1] << 8 | buf[2];
 8001f6e:	7a3b      	ldrb	r3, [r7, #8]
 8001f70:	041a      	lsls	r2, r3, #16
 8001f72:	7a7b      	ldrb	r3, [r7, #9]
 8001f74:	021b      	lsls	r3, r3, #8
 8001f76:	4313      	orrs	r3, r2
 8001f78:	7aba      	ldrb	r2, [r7, #10]
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	601a      	str	r2, [r3, #0]
    *ir  = (uint32_t)buf[3] << 16 | (uint32_t)buf[4] << 8 | buf[5];
 8001f80:	7afb      	ldrb	r3, [r7, #11]
 8001f82:	041a      	lsls	r2, r3, #16
 8001f84:	7b3b      	ldrb	r3, [r7, #12]
 8001f86:	021b      	lsls	r3, r3, #8
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	7b7a      	ldrb	r2, [r7, #13]
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	607b      	str	r3, [r7, #4]
 8001fa6:	4b12      	ldr	r3, [pc, #72]	@ (8001ff0 <HAL_MspInit+0x54>)
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001faa:	4a11      	ldr	r2, [pc, #68]	@ (8001ff0 <HAL_MspInit+0x54>)
 8001fac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ff0 <HAL_MspInit+0x54>)
 8001fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fba:	607b      	str	r3, [r7, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	603b      	str	r3, [r7, #0]
 8001fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff0 <HAL_MspInit+0x54>)
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff0 <HAL_MspInit+0x54>)
 8001fc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fce:	4b08      	ldr	r3, [pc, #32]	@ (8001ff0 <HAL_MspInit+0x54>)
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd6:	603b      	str	r3, [r7, #0]
 8001fd8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	210f      	movs	r1, #15
 8001fde:	f06f 0001 	mvn.w	r0, #1
 8001fe2:	f000 fb4d 	bl	8002680 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40023800 	.word	0x40023800

08001ff4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b08a      	sub	sp, #40	@ 0x28
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffc:	f107 0314 	add.w	r3, r7, #20
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
 800200a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a19      	ldr	r2, [pc, #100]	@ (8002078 <HAL_I2C_MspInit+0x84>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d12b      	bne.n	800206e <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	4b18      	ldr	r3, [pc, #96]	@ (800207c <HAL_I2C_MspInit+0x88>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	4a17      	ldr	r2, [pc, #92]	@ (800207c <HAL_I2C_MspInit+0x88>)
 8002020:	f043 0302 	orr.w	r3, r3, #2
 8002024:	6313      	str	r3, [r2, #48]	@ 0x30
 8002026:	4b15      	ldr	r3, [pc, #84]	@ (800207c <HAL_I2C_MspInit+0x88>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	613b      	str	r3, [r7, #16]
 8002030:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002032:	23c0      	movs	r3, #192	@ 0xc0
 8002034:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002036:	2312      	movs	r3, #18
 8002038:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203a:	2300      	movs	r3, #0
 800203c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800203e:	2303      	movs	r3, #3
 8002040:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002042:	2304      	movs	r3, #4
 8002044:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002046:	f107 0314 	add.w	r3, r7, #20
 800204a:	4619      	mov	r1, r3
 800204c:	480c      	ldr	r0, [pc, #48]	@ (8002080 <HAL_I2C_MspInit+0x8c>)
 800204e:	f000 fbd3 	bl	80027f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	4b09      	ldr	r3, [pc, #36]	@ (800207c <HAL_I2C_MspInit+0x88>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205a:	4a08      	ldr	r2, [pc, #32]	@ (800207c <HAL_I2C_MspInit+0x88>)
 800205c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002060:	6413      	str	r3, [r2, #64]	@ 0x40
 8002062:	4b06      	ldr	r3, [pc, #24]	@ (800207c <HAL_I2C_MspInit+0x88>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002066:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800206e:	bf00      	nop
 8002070:	3728      	adds	r7, #40	@ 0x28
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40005400 	.word	0x40005400
 800207c:	40023800 	.word	0x40023800
 8002080:	40020400 	.word	0x40020400

08002084 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b08a      	sub	sp, #40	@ 0x28
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208c:	f107 0314 	add.w	r3, r7, #20
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	60da      	str	r2, [r3, #12]
 800209a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002118 <HAL_UART_MspInit+0x94>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d133      	bne.n	800210e <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	613b      	str	r3, [r7, #16]
 80020aa:	4b1c      	ldr	r3, [pc, #112]	@ (800211c <HAL_UART_MspInit+0x98>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	4a1b      	ldr	r2, [pc, #108]	@ (800211c <HAL_UART_MspInit+0x98>)
 80020b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020b6:	4b19      	ldr	r3, [pc, #100]	@ (800211c <HAL_UART_MspInit+0x98>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020be:	613b      	str	r3, [r7, #16]
 80020c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	4b15      	ldr	r3, [pc, #84]	@ (800211c <HAL_UART_MspInit+0x98>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ca:	4a14      	ldr	r2, [pc, #80]	@ (800211c <HAL_UART_MspInit+0x98>)
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d2:	4b12      	ldr	r3, [pc, #72]	@ (800211c <HAL_UART_MspInit+0x98>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020de:	230c      	movs	r3, #12
 80020e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e2:	2302      	movs	r3, #2
 80020e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ea:	2303      	movs	r3, #3
 80020ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ee:	2307      	movs	r3, #7
 80020f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f2:	f107 0314 	add.w	r3, r7, #20
 80020f6:	4619      	mov	r1, r3
 80020f8:	4809      	ldr	r0, [pc, #36]	@ (8002120 <HAL_UART_MspInit+0x9c>)
 80020fa:	f000 fb7d 	bl	80027f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80020fe:	2200      	movs	r2, #0
 8002100:	2105      	movs	r1, #5
 8002102:	2026      	movs	r0, #38	@ 0x26
 8002104:	f000 fabc 	bl	8002680 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002108:	2026      	movs	r0, #38	@ 0x26
 800210a:	f000 fad5 	bl	80026b8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800210e:	bf00      	nop
 8002110:	3728      	adds	r7, #40	@ 0x28
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40004400 	.word	0x40004400
 800211c:	40023800 	.word	0x40023800
 8002120:	40020000 	.word	0x40020000

08002124 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08c      	sub	sp, #48	@ 0x30
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800212c:	2300      	movs	r3, #0
 800212e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002130:	2300      	movs	r3, #0
 8002132:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002134:	2300      	movs	r3, #0
 8002136:	60bb      	str	r3, [r7, #8]
 8002138:	4b2f      	ldr	r3, [pc, #188]	@ (80021f8 <HAL_InitTick+0xd4>)
 800213a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213c:	4a2e      	ldr	r2, [pc, #184]	@ (80021f8 <HAL_InitTick+0xd4>)
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	6453      	str	r3, [r2, #68]	@ 0x44
 8002144:	4b2c      	ldr	r3, [pc, #176]	@ (80021f8 <HAL_InitTick+0xd4>)
 8002146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002148:	f003 0301 	and.w	r3, r3, #1
 800214c:	60bb      	str	r3, [r7, #8]
 800214e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002150:	f107 020c 	add.w	r2, r7, #12
 8002154:	f107 0310 	add.w	r3, r7, #16
 8002158:	4611      	mov	r1, r2
 800215a:	4618      	mov	r0, r3
 800215c:	f002 ffaa 	bl	80050b4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002160:	f002 ff94 	bl	800508c <HAL_RCC_GetPCLK2Freq>
 8002164:	4603      	mov	r3, r0
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800216a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800216c:	4a23      	ldr	r2, [pc, #140]	@ (80021fc <HAL_InitTick+0xd8>)
 800216e:	fba2 2303 	umull	r2, r3, r2, r3
 8002172:	0c9b      	lsrs	r3, r3, #18
 8002174:	3b01      	subs	r3, #1
 8002176:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002178:	4b21      	ldr	r3, [pc, #132]	@ (8002200 <HAL_InitTick+0xdc>)
 800217a:	4a22      	ldr	r2, [pc, #136]	@ (8002204 <HAL_InitTick+0xe0>)
 800217c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800217e:	4b20      	ldr	r3, [pc, #128]	@ (8002200 <HAL_InitTick+0xdc>)
 8002180:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002184:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002186:	4a1e      	ldr	r2, [pc, #120]	@ (8002200 <HAL_InitTick+0xdc>)
 8002188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800218c:	4b1c      	ldr	r3, [pc, #112]	@ (8002200 <HAL_InitTick+0xdc>)
 800218e:	2200      	movs	r2, #0
 8002190:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002192:	4b1b      	ldr	r3, [pc, #108]	@ (8002200 <HAL_InitTick+0xdc>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002198:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <HAL_InitTick+0xdc>)
 800219a:	2200      	movs	r2, #0
 800219c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800219e:	4818      	ldr	r0, [pc, #96]	@ (8002200 <HAL_InitTick+0xdc>)
 80021a0:	f002 ffba 	bl	8005118 <HAL_TIM_Base_Init>
 80021a4:	4603      	mov	r3, r0
 80021a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80021aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d11b      	bne.n	80021ea <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80021b2:	4813      	ldr	r0, [pc, #76]	@ (8002200 <HAL_InitTick+0xdc>)
 80021b4:	f003 f80a 	bl	80051cc <HAL_TIM_Base_Start_IT>
 80021b8:	4603      	mov	r3, r0
 80021ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80021be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d111      	bne.n	80021ea <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80021c6:	2019      	movs	r0, #25
 80021c8:	f000 fa76 	bl	80026b8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b0f      	cmp	r3, #15
 80021d0:	d808      	bhi.n	80021e4 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80021d2:	2200      	movs	r2, #0
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	2019      	movs	r0, #25
 80021d8:	f000 fa52 	bl	8002680 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002208 <HAL_InitTick+0xe4>)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6013      	str	r3, [r2, #0]
 80021e2:	e002      	b.n	80021ea <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80021ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3730      	adds	r7, #48	@ 0x30
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	40023800 	.word	0x40023800
 80021fc:	431bde83 	.word	0x431bde83
 8002200:	20000304 	.word	0x20000304
 8002204:	40010000 	.word	0x40010000
 8002208:	20000014 	.word	0x20000014

0800220c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002210:	bf00      	nop
 8002212:	e7fd      	b.n	8002210 <NMI_Handler+0x4>

08002214 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002218:	bf00      	nop
 800221a:	e7fd      	b.n	8002218 <HardFault_Handler+0x4>

0800221c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002220:	bf00      	nop
 8002222:	e7fd      	b.n	8002220 <MemManage_Handler+0x4>

08002224 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002228:	bf00      	nop
 800222a:	e7fd      	b.n	8002228 <BusFault_Handler+0x4>

0800222c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002230:	bf00      	nop
 8002232:	e7fd      	b.n	8002230 <UsageFault_Handler+0x4>

08002234 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002246:	2002      	movs	r0, #2
 8002248:	f000 fca6 	bl	8002b98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}

08002250 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002254:	4802      	ldr	r0, [pc, #8]	@ (8002260 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002256:	f003 f829 	bl	80052ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	20000304 	.word	0x20000304

08002264 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002268:	4802      	ldr	r0, [pc, #8]	@ (8002274 <USART2_IRQHandler+0x10>)
 800226a:	f003 fa41 	bl	80056f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	2000025c 	.word	0x2000025c

08002278 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return 1;
 800227c:	2301      	movs	r3, #1
}
 800227e:	4618      	mov	r0, r3
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <_kill>:

int _kill(int pid, int sig)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002292:	f008 fcf1 	bl	800ac78 <__errno>
 8002296:	4603      	mov	r3, r0
 8002298:	2216      	movs	r2, #22
 800229a:	601a      	str	r2, [r3, #0]
  return -1;
 800229c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <_exit>:

void _exit (int status)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022b0:	f04f 31ff 	mov.w	r1, #4294967295
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f7ff ffe7 	bl	8002288 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022ba:	bf00      	nop
 80022bc:	e7fd      	b.n	80022ba <_exit+0x12>

080022be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b086      	sub	sp, #24
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	60f8      	str	r0, [r7, #12]
 80022c6:	60b9      	str	r1, [r7, #8]
 80022c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ca:	2300      	movs	r3, #0
 80022cc:	617b      	str	r3, [r7, #20]
 80022ce:	e00a      	b.n	80022e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022d0:	f3af 8000 	nop.w
 80022d4:	4601      	mov	r1, r0
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	1c5a      	adds	r2, r3, #1
 80022da:	60ba      	str	r2, [r7, #8]
 80022dc:	b2ca      	uxtb	r2, r1
 80022de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	3301      	adds	r3, #1
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	dbf0      	blt.n	80022d0 <_read+0x12>
  }

  return len;
 80022ee:	687b      	ldr	r3, [r7, #4]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002300:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002304:	4618      	mov	r0, r3
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002320:	605a      	str	r2, [r3, #4]
  return 0;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <_isatty>:

int _isatty(int file)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002338:	2301      	movs	r3, #1
}
 800233a:	4618      	mov	r0, r3
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr

08002346 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002346:	b480      	push	{r7}
 8002348:	b085      	sub	sp, #20
 800234a:	af00      	add	r7, sp, #0
 800234c:	60f8      	str	r0, [r7, #12]
 800234e:	60b9      	str	r1, [r7, #8]
 8002350:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002368:	4a14      	ldr	r2, [pc, #80]	@ (80023bc <_sbrk+0x5c>)
 800236a:	4b15      	ldr	r3, [pc, #84]	@ (80023c0 <_sbrk+0x60>)
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002374:	4b13      	ldr	r3, [pc, #76]	@ (80023c4 <_sbrk+0x64>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d102      	bne.n	8002382 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800237c:	4b11      	ldr	r3, [pc, #68]	@ (80023c4 <_sbrk+0x64>)
 800237e:	4a12      	ldr	r2, [pc, #72]	@ (80023c8 <_sbrk+0x68>)
 8002380:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002382:	4b10      	ldr	r3, [pc, #64]	@ (80023c4 <_sbrk+0x64>)
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4413      	add	r3, r2
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	429a      	cmp	r2, r3
 800238e:	d207      	bcs.n	80023a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002390:	f008 fc72 	bl	800ac78 <__errno>
 8002394:	4603      	mov	r3, r0
 8002396:	220c      	movs	r2, #12
 8002398:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800239a:	f04f 33ff 	mov.w	r3, #4294967295
 800239e:	e009      	b.n	80023b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023a0:	4b08      	ldr	r3, [pc, #32]	@ (80023c4 <_sbrk+0x64>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023a6:	4b07      	ldr	r3, [pc, #28]	@ (80023c4 <_sbrk+0x64>)
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4413      	add	r3, r2
 80023ae:	4a05      	ldr	r2, [pc, #20]	@ (80023c4 <_sbrk+0x64>)
 80023b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023b2:	68fb      	ldr	r3, [r7, #12]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	20020000 	.word	0x20020000
 80023c0:	00000400 	.word	0x00000400
 80023c4:	2000034c 	.word	0x2000034c
 80023c8:	20004e88 	.word	0x20004e88

080023cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023d0:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <SystemInit+0x20>)
 80023d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d6:	4a05      	ldr	r2, [pc, #20]	@ (80023ec <SystemInit+0x20>)
 80023d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	e000ed00 	.word	0xe000ed00

080023f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80023f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002428 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80023f4:	f7ff ffea 	bl	80023cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023f8:	480c      	ldr	r0, [pc, #48]	@ (800242c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023fa:	490d      	ldr	r1, [pc, #52]	@ (8002430 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002434 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002400:	e002      	b.n	8002408 <LoopCopyDataInit>

08002402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002406:	3304      	adds	r3, #4

08002408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800240a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800240c:	d3f9      	bcc.n	8002402 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800240e:	4a0a      	ldr	r2, [pc, #40]	@ (8002438 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002410:	4c0a      	ldr	r4, [pc, #40]	@ (800243c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002414:	e001      	b.n	800241a <LoopFillZerobss>

08002416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002418:	3204      	adds	r2, #4

0800241a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800241a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800241c:	d3fb      	bcc.n	8002416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800241e:	f008 fc31 	bl	800ac84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002422:	f7ff fa0b 	bl	800183c <main>
  bx  lr    
 8002426:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002428:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800242c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002430:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002434:	0800eaac 	.word	0x0800eaac
  ldr r2, =_sbss
 8002438:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800243c:	20004e88 	.word	0x20004e88

08002440 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002440:	e7fe      	b.n	8002440 <ADC_IRQHandler>
	...

08002444 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002448:	4b0e      	ldr	r3, [pc, #56]	@ (8002484 <HAL_Init+0x40>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a0d      	ldr	r2, [pc, #52]	@ (8002484 <HAL_Init+0x40>)
 800244e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002452:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002454:	4b0b      	ldr	r3, [pc, #44]	@ (8002484 <HAL_Init+0x40>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a0a      	ldr	r2, [pc, #40]	@ (8002484 <HAL_Init+0x40>)
 800245a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800245e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002460:	4b08      	ldr	r3, [pc, #32]	@ (8002484 <HAL_Init+0x40>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a07      	ldr	r2, [pc, #28]	@ (8002484 <HAL_Init+0x40>)
 8002466:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800246a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800246c:	2003      	movs	r0, #3
 800246e:	f000 f8fc 	bl	800266a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002472:	200f      	movs	r0, #15
 8002474:	f7ff fe56 	bl	8002124 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002478:	f7ff fd90 	bl	8001f9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	40023c00 	.word	0x40023c00

08002488 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800248c:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <HAL_IncTick+0x20>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	461a      	mov	r2, r3
 8002492:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <HAL_IncTick+0x24>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4413      	add	r3, r2
 8002498:	4a04      	ldr	r2, [pc, #16]	@ (80024ac <HAL_IncTick+0x24>)
 800249a:	6013      	str	r3, [r2, #0]
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	20000018 	.word	0x20000018
 80024ac:	20000350 	.word	0x20000350

080024b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  return uwTick;
 80024b4:	4b03      	ldr	r3, [pc, #12]	@ (80024c4 <HAL_GetTick+0x14>)
 80024b6:	681b      	ldr	r3, [r3, #0]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	20000350 	.word	0x20000350

080024c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024d0:	f7ff ffee 	bl	80024b0 <HAL_GetTick>
 80024d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e0:	d005      	beq.n	80024ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024e2:	4b0a      	ldr	r3, [pc, #40]	@ (800250c <HAL_Delay+0x44>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4413      	add	r3, r2
 80024ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024ee:	bf00      	nop
 80024f0:	f7ff ffde 	bl	80024b0 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d8f7      	bhi.n	80024f0 <HAL_Delay+0x28>
  {
  }
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20000018 	.word	0x20000018

08002510 <__NVIC_SetPriorityGrouping>:
{
 8002510:	b480      	push	{r7}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002520:	4b0c      	ldr	r3, [pc, #48]	@ (8002554 <__NVIC_SetPriorityGrouping+0x44>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002526:	68ba      	ldr	r2, [r7, #8]
 8002528:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800252c:	4013      	ands	r3, r2
 800252e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002538:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800253c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002540:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002542:	4a04      	ldr	r2, [pc, #16]	@ (8002554 <__NVIC_SetPriorityGrouping+0x44>)
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	60d3      	str	r3, [r2, #12]
}
 8002548:	bf00      	nop
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <__NVIC_GetPriorityGrouping>:
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800255c:	4b04      	ldr	r3, [pc, #16]	@ (8002570 <__NVIC_GetPriorityGrouping+0x18>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	0a1b      	lsrs	r3, r3, #8
 8002562:	f003 0307 	and.w	r3, r3, #7
}
 8002566:	4618      	mov	r0, r3
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	e000ed00 	.word	0xe000ed00

08002574 <__NVIC_EnableIRQ>:
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800257e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002582:	2b00      	cmp	r3, #0
 8002584:	db0b      	blt.n	800259e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	f003 021f 	and.w	r2, r3, #31
 800258c:	4907      	ldr	r1, [pc, #28]	@ (80025ac <__NVIC_EnableIRQ+0x38>)
 800258e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002592:	095b      	lsrs	r3, r3, #5
 8002594:	2001      	movs	r0, #1
 8002596:	fa00 f202 	lsl.w	r2, r0, r2
 800259a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e000e100 	.word	0xe000e100

080025b0 <__NVIC_SetPriority>:
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	6039      	str	r1, [r7, #0]
 80025ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	db0a      	blt.n	80025da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	490c      	ldr	r1, [pc, #48]	@ (80025fc <__NVIC_SetPriority+0x4c>)
 80025ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ce:	0112      	lsls	r2, r2, #4
 80025d0:	b2d2      	uxtb	r2, r2
 80025d2:	440b      	add	r3, r1
 80025d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80025d8:	e00a      	b.n	80025f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	b2da      	uxtb	r2, r3
 80025de:	4908      	ldr	r1, [pc, #32]	@ (8002600 <__NVIC_SetPriority+0x50>)
 80025e0:	79fb      	ldrb	r3, [r7, #7]
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	3b04      	subs	r3, #4
 80025e8:	0112      	lsls	r2, r2, #4
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	440b      	add	r3, r1
 80025ee:	761a      	strb	r2, [r3, #24]
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	e000e100 	.word	0xe000e100
 8002600:	e000ed00 	.word	0xe000ed00

08002604 <NVIC_EncodePriority>:
{
 8002604:	b480      	push	{r7}
 8002606:	b089      	sub	sp, #36	@ 0x24
 8002608:	af00      	add	r7, sp, #0
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	60b9      	str	r1, [r7, #8]
 800260e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	f1c3 0307 	rsb	r3, r3, #7
 800261e:	2b04      	cmp	r3, #4
 8002620:	bf28      	it	cs
 8002622:	2304      	movcs	r3, #4
 8002624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	3304      	adds	r3, #4
 800262a:	2b06      	cmp	r3, #6
 800262c:	d902      	bls.n	8002634 <NVIC_EncodePriority+0x30>
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	3b03      	subs	r3, #3
 8002632:	e000      	b.n	8002636 <NVIC_EncodePriority+0x32>
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002638:	f04f 32ff 	mov.w	r2, #4294967295
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	43da      	mvns	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	401a      	ands	r2, r3
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800264c:	f04f 31ff 	mov.w	r1, #4294967295
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	fa01 f303 	lsl.w	r3, r1, r3
 8002656:	43d9      	mvns	r1, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800265c:	4313      	orrs	r3, r2
}
 800265e:	4618      	mov	r0, r3
 8002660:	3724      	adds	r7, #36	@ 0x24
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b082      	sub	sp, #8
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7ff ff4c 	bl	8002510 <__NVIC_SetPriorityGrouping>
}
 8002678:	bf00      	nop
 800267a:	3708      	adds	r7, #8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
 800268c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002692:	f7ff ff61 	bl	8002558 <__NVIC_GetPriorityGrouping>
 8002696:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	68b9      	ldr	r1, [r7, #8]
 800269c:	6978      	ldr	r0, [r7, #20]
 800269e:	f7ff ffb1 	bl	8002604 <NVIC_EncodePriority>
 80026a2:	4602      	mov	r2, r0
 80026a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026a8:	4611      	mov	r1, r2
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7ff ff80 	bl	80025b0 <__NVIC_SetPriority>
}
 80026b0:	bf00      	nop
 80026b2:	3718      	adds	r7, #24
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff ff54 	bl	8002574 <__NVIC_EnableIRQ>
}
 80026cc:	bf00      	nop
 80026ce:	3708      	adds	r7, #8
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80026e2:	f7ff fee5 	bl	80024b0 <HAL_GetTick>
 80026e6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d008      	beq.n	8002706 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2280      	movs	r2, #128	@ 0x80
 80026f8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e052      	b.n	80027ac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f022 0216 	bic.w	r2, r2, #22
 8002714:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	695a      	ldr	r2, [r3, #20]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002724:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	2b00      	cmp	r3, #0
 800272c:	d103      	bne.n	8002736 <HAL_DMA_Abort+0x62>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002732:	2b00      	cmp	r3, #0
 8002734:	d007      	beq.n	8002746 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 0208 	bic.w	r2, r2, #8
 8002744:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 0201 	bic.w	r2, r2, #1
 8002754:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002756:	e013      	b.n	8002780 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002758:	f7ff feaa 	bl	80024b0 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b05      	cmp	r3, #5
 8002764:	d90c      	bls.n	8002780 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2220      	movs	r2, #32
 800276a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2203      	movs	r2, #3
 8002770:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e015      	b.n	80027ac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1e4      	bne.n	8002758 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002792:	223f      	movs	r2, #63	@ 0x3f
 8002794:	409a      	lsls	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2201      	movs	r2, #1
 800279e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d004      	beq.n	80027d2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2280      	movs	r2, #128	@ 0x80
 80027cc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e00c      	b.n	80027ec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2205      	movs	r2, #5
 80027d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 0201 	bic.w	r2, r2, #1
 80027e8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b089      	sub	sp, #36	@ 0x24
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002802:	2300      	movs	r3, #0
 8002804:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002806:	2300      	movs	r3, #0
 8002808:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800280a:	2300      	movs	r3, #0
 800280c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800280e:	2300      	movs	r3, #0
 8002810:	61fb      	str	r3, [r7, #28]
 8002812:	e16b      	b.n	8002aec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002814:	2201      	movs	r2, #1
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	4013      	ands	r3, r2
 8002826:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002828:	693a      	ldr	r2, [r7, #16]
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	429a      	cmp	r2, r3
 800282e:	f040 815a 	bne.w	8002ae6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	2b01      	cmp	r3, #1
 800283c:	d005      	beq.n	800284a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002846:	2b02      	cmp	r3, #2
 8002848:	d130      	bne.n	80028ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	2203      	movs	r2, #3
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	43db      	mvns	r3, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4013      	ands	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	68da      	ldr	r2, [r3, #12]
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	4313      	orrs	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	69ba      	ldr	r2, [r7, #24]
 8002878:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002880:	2201      	movs	r2, #1
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	091b      	lsrs	r3, r3, #4
 8002896:	f003 0201 	and.w	r2, r3, #1
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f003 0303 	and.w	r3, r3, #3
 80028b4:	2b03      	cmp	r3, #3
 80028b6:	d017      	beq.n	80028e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	2203      	movs	r2, #3
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	4313      	orrs	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f003 0303 	and.w	r3, r3, #3
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d123      	bne.n	800293c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	08da      	lsrs	r2, r3, #3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3208      	adds	r2, #8
 80028fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002900:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	220f      	movs	r2, #15
 800290c:	fa02 f303 	lsl.w	r3, r2, r3
 8002910:	43db      	mvns	r3, r3
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	4013      	ands	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	691a      	ldr	r2, [r3, #16]
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	f003 0307 	and.w	r3, r3, #7
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	4313      	orrs	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	08da      	lsrs	r2, r3, #3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	3208      	adds	r2, #8
 8002936:	69b9      	ldr	r1, [r7, #24]
 8002938:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	2203      	movs	r2, #3
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4013      	ands	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f003 0203 	and.w	r2, r3, #3
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	fa02 f303 	lsl.w	r3, r2, r3
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	4313      	orrs	r3, r2
 8002968:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 80b4 	beq.w	8002ae6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800297e:	2300      	movs	r3, #0
 8002980:	60fb      	str	r3, [r7, #12]
 8002982:	4b60      	ldr	r3, [pc, #384]	@ (8002b04 <HAL_GPIO_Init+0x30c>)
 8002984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002986:	4a5f      	ldr	r2, [pc, #380]	@ (8002b04 <HAL_GPIO_Init+0x30c>)
 8002988:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800298c:	6453      	str	r3, [r2, #68]	@ 0x44
 800298e:	4b5d      	ldr	r3, [pc, #372]	@ (8002b04 <HAL_GPIO_Init+0x30c>)
 8002990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002992:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002996:	60fb      	str	r3, [r7, #12]
 8002998:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800299a:	4a5b      	ldr	r2, [pc, #364]	@ (8002b08 <HAL_GPIO_Init+0x310>)
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	089b      	lsrs	r3, r3, #2
 80029a0:	3302      	adds	r3, #2
 80029a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	f003 0303 	and.w	r3, r3, #3
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	220f      	movs	r2, #15
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	43db      	mvns	r3, r3
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4013      	ands	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a52      	ldr	r2, [pc, #328]	@ (8002b0c <HAL_GPIO_Init+0x314>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d02b      	beq.n	8002a1e <HAL_GPIO_Init+0x226>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a51      	ldr	r2, [pc, #324]	@ (8002b10 <HAL_GPIO_Init+0x318>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d025      	beq.n	8002a1a <HAL_GPIO_Init+0x222>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a50      	ldr	r2, [pc, #320]	@ (8002b14 <HAL_GPIO_Init+0x31c>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d01f      	beq.n	8002a16 <HAL_GPIO_Init+0x21e>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a4f      	ldr	r2, [pc, #316]	@ (8002b18 <HAL_GPIO_Init+0x320>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d019      	beq.n	8002a12 <HAL_GPIO_Init+0x21a>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a4e      	ldr	r2, [pc, #312]	@ (8002b1c <HAL_GPIO_Init+0x324>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d013      	beq.n	8002a0e <HAL_GPIO_Init+0x216>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002b20 <HAL_GPIO_Init+0x328>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d00d      	beq.n	8002a0a <HAL_GPIO_Init+0x212>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002b24 <HAL_GPIO_Init+0x32c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d007      	beq.n	8002a06 <HAL_GPIO_Init+0x20e>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002b28 <HAL_GPIO_Init+0x330>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d101      	bne.n	8002a02 <HAL_GPIO_Init+0x20a>
 80029fe:	2307      	movs	r3, #7
 8002a00:	e00e      	b.n	8002a20 <HAL_GPIO_Init+0x228>
 8002a02:	2308      	movs	r3, #8
 8002a04:	e00c      	b.n	8002a20 <HAL_GPIO_Init+0x228>
 8002a06:	2306      	movs	r3, #6
 8002a08:	e00a      	b.n	8002a20 <HAL_GPIO_Init+0x228>
 8002a0a:	2305      	movs	r3, #5
 8002a0c:	e008      	b.n	8002a20 <HAL_GPIO_Init+0x228>
 8002a0e:	2304      	movs	r3, #4
 8002a10:	e006      	b.n	8002a20 <HAL_GPIO_Init+0x228>
 8002a12:	2303      	movs	r3, #3
 8002a14:	e004      	b.n	8002a20 <HAL_GPIO_Init+0x228>
 8002a16:	2302      	movs	r3, #2
 8002a18:	e002      	b.n	8002a20 <HAL_GPIO_Init+0x228>
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e000      	b.n	8002a20 <HAL_GPIO_Init+0x228>
 8002a1e:	2300      	movs	r3, #0
 8002a20:	69fa      	ldr	r2, [r7, #28]
 8002a22:	f002 0203 	and.w	r2, r2, #3
 8002a26:	0092      	lsls	r2, r2, #2
 8002a28:	4093      	lsls	r3, r2
 8002a2a:	69ba      	ldr	r2, [r7, #24]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a30:	4935      	ldr	r1, [pc, #212]	@ (8002b08 <HAL_GPIO_Init+0x310>)
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	089b      	lsrs	r3, r3, #2
 8002a36:	3302      	adds	r3, #2
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b2c <HAL_GPIO_Init+0x334>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	43db      	mvns	r3, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d003      	beq.n	8002a62 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a62:	4a32      	ldr	r2, [pc, #200]	@ (8002b2c <HAL_GPIO_Init+0x334>)
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a68:	4b30      	ldr	r3, [pc, #192]	@ (8002b2c <HAL_GPIO_Init+0x334>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	43db      	mvns	r3, r3
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	4013      	ands	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d003      	beq.n	8002a8c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a8c:	4a27      	ldr	r2, [pc, #156]	@ (8002b2c <HAL_GPIO_Init+0x334>)
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a92:	4b26      	ldr	r3, [pc, #152]	@ (8002b2c <HAL_GPIO_Init+0x334>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d003      	beq.n	8002ab6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002aae:	69ba      	ldr	r2, [r7, #24]
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ab6:	4a1d      	ldr	r2, [pc, #116]	@ (8002b2c <HAL_GPIO_Init+0x334>)
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002abc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b2c <HAL_GPIO_Init+0x334>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d003      	beq.n	8002ae0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ae0:	4a12      	ldr	r2, [pc, #72]	@ (8002b2c <HAL_GPIO_Init+0x334>)
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	61fb      	str	r3, [r7, #28]
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	2b0f      	cmp	r3, #15
 8002af0:	f67f ae90 	bls.w	8002814 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002af4:	bf00      	nop
 8002af6:	bf00      	nop
 8002af8:	3724      	adds	r7, #36	@ 0x24
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	40023800 	.word	0x40023800
 8002b08:	40013800 	.word	0x40013800
 8002b0c:	40020000 	.word	0x40020000
 8002b10:	40020400 	.word	0x40020400
 8002b14:	40020800 	.word	0x40020800
 8002b18:	40020c00 	.word	0x40020c00
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	40021400 	.word	0x40021400
 8002b24:	40021800 	.word	0x40021800
 8002b28:	40021c00 	.word	0x40021c00
 8002b2c:	40013c00 	.word	0x40013c00

08002b30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	460b      	mov	r3, r1
 8002b3a:	807b      	strh	r3, [r7, #2]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b40:	787b      	ldrb	r3, [r7, #1]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b46:	887a      	ldrh	r2, [r7, #2]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b4c:	e003      	b.n	8002b56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b4e:	887b      	ldrh	r3, [r7, #2]
 8002b50:	041a      	lsls	r2, r3, #16
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	619a      	str	r2, [r3, #24]
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b085      	sub	sp, #20
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b74:	887a      	ldrh	r2, [r7, #2]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	041a      	lsls	r2, r3, #16
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	43d9      	mvns	r1, r3
 8002b80:	887b      	ldrh	r3, [r7, #2]
 8002b82:	400b      	ands	r3, r1
 8002b84:	431a      	orrs	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	619a      	str	r2, [r3, #24]
}
 8002b8a:	bf00      	nop
 8002b8c:	3714      	adds	r7, #20
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
	...

08002b98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ba2:	4b08      	ldr	r3, [pc, #32]	@ (8002bc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ba4:	695a      	ldr	r2, [r3, #20]
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d006      	beq.n	8002bbc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002bae:	4a05      	ldr	r2, [pc, #20]	@ (8002bc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bb0:	88fb      	ldrh	r3, [r7, #6]
 8002bb2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002bb4:	88fb      	ldrh	r3, [r7, #6]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f000 f806 	bl	8002bc8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002bbc:	bf00      	nop
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40013c00 	.word	0x40013c00

08002bc8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	4603      	mov	r3, r0
 8002bd0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002bd2:	bf00      	nop
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
	...

08002be0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e12b      	b.n	8002e4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d106      	bne.n	8002c0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f7ff f9f4 	bl	8001ff4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2224      	movs	r2, #36	@ 0x24
 8002c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f022 0201 	bic.w	r2, r2, #1
 8002c22:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c44:	f002 fa0e 	bl	8005064 <HAL_RCC_GetPCLK1Freq>
 8002c48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	4a81      	ldr	r2, [pc, #516]	@ (8002e54 <HAL_I2C_Init+0x274>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d807      	bhi.n	8002c64 <HAL_I2C_Init+0x84>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4a80      	ldr	r2, [pc, #512]	@ (8002e58 <HAL_I2C_Init+0x278>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	bf94      	ite	ls
 8002c5c:	2301      	movls	r3, #1
 8002c5e:	2300      	movhi	r3, #0
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	e006      	b.n	8002c72 <HAL_I2C_Init+0x92>
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4a7d      	ldr	r2, [pc, #500]	@ (8002e5c <HAL_I2C_Init+0x27c>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	bf94      	ite	ls
 8002c6c:	2301      	movls	r3, #1
 8002c6e:	2300      	movhi	r3, #0
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e0e7      	b.n	8002e4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	4a78      	ldr	r2, [pc, #480]	@ (8002e60 <HAL_I2C_Init+0x280>)
 8002c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c82:	0c9b      	lsrs	r3, r3, #18
 8002c84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	68ba      	ldr	r2, [r7, #8]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	4a6a      	ldr	r2, [pc, #424]	@ (8002e54 <HAL_I2C_Init+0x274>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d802      	bhi.n	8002cb4 <HAL_I2C_Init+0xd4>
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	e009      	b.n	8002cc8 <HAL_I2C_Init+0xe8>
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002cba:	fb02 f303 	mul.w	r3, r2, r3
 8002cbe:	4a69      	ldr	r2, [pc, #420]	@ (8002e64 <HAL_I2C_Init+0x284>)
 8002cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc4:	099b      	lsrs	r3, r3, #6
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	430b      	orrs	r3, r1
 8002cce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002cda:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	495c      	ldr	r1, [pc, #368]	@ (8002e54 <HAL_I2C_Init+0x274>)
 8002ce4:	428b      	cmp	r3, r1
 8002ce6:	d819      	bhi.n	8002d1c <HAL_I2C_Init+0x13c>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	1e59      	subs	r1, r3, #1
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cf6:	1c59      	adds	r1, r3, #1
 8002cf8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002cfc:	400b      	ands	r3, r1
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d00a      	beq.n	8002d18 <HAL_I2C_Init+0x138>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	1e59      	subs	r1, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d10:	3301      	adds	r3, #1
 8002d12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d16:	e051      	b.n	8002dbc <HAL_I2C_Init+0x1dc>
 8002d18:	2304      	movs	r3, #4
 8002d1a:	e04f      	b.n	8002dbc <HAL_I2C_Init+0x1dc>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d111      	bne.n	8002d48 <HAL_I2C_Init+0x168>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	1e58      	subs	r0, r3, #1
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6859      	ldr	r1, [r3, #4]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	440b      	add	r3, r1
 8002d32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d36:	3301      	adds	r3, #1
 8002d38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	bf0c      	ite	eq
 8002d40:	2301      	moveq	r3, #1
 8002d42:	2300      	movne	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	e012      	b.n	8002d6e <HAL_I2C_Init+0x18e>
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	1e58      	subs	r0, r3, #1
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6859      	ldr	r1, [r3, #4]
 8002d50:	460b      	mov	r3, r1
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	0099      	lsls	r1, r3, #2
 8002d58:	440b      	add	r3, r1
 8002d5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d5e:	3301      	adds	r3, #1
 8002d60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	bf0c      	ite	eq
 8002d68:	2301      	moveq	r3, #1
 8002d6a:	2300      	movne	r3, #0
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_I2C_Init+0x196>
 8002d72:	2301      	movs	r3, #1
 8002d74:	e022      	b.n	8002dbc <HAL_I2C_Init+0x1dc>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10e      	bne.n	8002d9c <HAL_I2C_Init+0x1bc>
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	1e58      	subs	r0, r3, #1
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6859      	ldr	r1, [r3, #4]
 8002d86:	460b      	mov	r3, r1
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	440b      	add	r3, r1
 8002d8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d90:	3301      	adds	r3, #1
 8002d92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d9a:	e00f      	b.n	8002dbc <HAL_I2C_Init+0x1dc>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	1e58      	subs	r0, r3, #1
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6859      	ldr	r1, [r3, #4]
 8002da4:	460b      	mov	r3, r1
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	440b      	add	r3, r1
 8002daa:	0099      	lsls	r1, r3, #2
 8002dac:	440b      	add	r3, r1
 8002dae:	fbb0 f3f3 	udiv	r3, r0, r3
 8002db2:	3301      	adds	r3, #1
 8002db4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002db8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002dbc:	6879      	ldr	r1, [r7, #4]
 8002dbe:	6809      	ldr	r1, [r1, #0]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	69da      	ldr	r2, [r3, #28]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a1b      	ldr	r3, [r3, #32]
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002dea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6911      	ldr	r1, [r2, #16]
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	68d2      	ldr	r2, [r2, #12]
 8002df6:	4311      	orrs	r1, r2
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	6812      	ldr	r2, [r2, #0]
 8002dfc:	430b      	orrs	r3, r1
 8002dfe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695a      	ldr	r2, [r3, #20]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	431a      	orrs	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f042 0201 	orr.w	r2, r2, #1
 8002e2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2220      	movs	r2, #32
 8002e36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	000186a0 	.word	0x000186a0
 8002e58:	001e847f 	.word	0x001e847f
 8002e5c:	003d08ff 	.word	0x003d08ff
 8002e60:	431bde83 	.word	0x431bde83
 8002e64:	10624dd3 	.word	0x10624dd3

08002e68 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b088      	sub	sp, #32
 8002e6c:	af02      	add	r7, sp, #8
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	607a      	str	r2, [r7, #4]
 8002e72:	461a      	mov	r2, r3
 8002e74:	460b      	mov	r3, r1
 8002e76:	817b      	strh	r3, [r7, #10]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e7c:	f7ff fb18 	bl	80024b0 <HAL_GetTick>
 8002e80:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b20      	cmp	r3, #32
 8002e8c:	f040 80e0 	bne.w	8003050 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	9300      	str	r3, [sp, #0]
 8002e94:	2319      	movs	r3, #25
 8002e96:	2201      	movs	r2, #1
 8002e98:	4970      	ldr	r1, [pc, #448]	@ (800305c <HAL_I2C_Master_Transmit+0x1f4>)
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f001 fa3c 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e0d3      	b.n	8003052 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d101      	bne.n	8002eb8 <HAL_I2C_Master_Transmit+0x50>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e0cc      	b.n	8003052 <HAL_I2C_Master_Transmit+0x1ea>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d007      	beq.n	8002ede <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f042 0201 	orr.w	r2, r2, #1
 8002edc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2221      	movs	r2, #33	@ 0x21
 8002ef2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2210      	movs	r2, #16
 8002efa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	893a      	ldrh	r2, [r7, #8]
 8002f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f14:	b29a      	uxth	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	4a50      	ldr	r2, [pc, #320]	@ (8003060 <HAL_I2C_Master_Transmit+0x1f8>)
 8002f1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f20:	8979      	ldrh	r1, [r7, #10]
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	6a3a      	ldr	r2, [r7, #32]
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 ff28 	bl	8003d7c <I2C_MasterRequestWrite>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e08d      	b.n	8003052 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f36:	2300      	movs	r3, #0
 8002f38:	613b      	str	r3, [r7, #16]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	613b      	str	r3, [r7, #16]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	613b      	str	r3, [r7, #16]
 8002f4a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002f4c:	e066      	b.n	800301c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	6a39      	ldr	r1, [r7, #32]
 8002f52:	68f8      	ldr	r0, [r7, #12]
 8002f54:	f001 fafa 	bl	800454c <I2C_WaitOnTXEFlagUntilTimeout>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00d      	beq.n	8002f7a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f62:	2b04      	cmp	r3, #4
 8002f64:	d107      	bne.n	8002f76 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e06b      	b.n	8003052 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7e:	781a      	ldrb	r2, [r3, #0]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8a:	1c5a      	adds	r2, r3, #1
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	3b01      	subs	r3, #1
 8002f98:	b29a      	uxth	r2, r3
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	695b      	ldr	r3, [r3, #20]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b04      	cmp	r3, #4
 8002fb6:	d11b      	bne.n	8002ff0 <HAL_I2C_Master_Transmit+0x188>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d017      	beq.n	8002ff0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc4:	781a      	ldrb	r2, [r3, #0]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd0:	1c5a      	adds	r2, r3, #1
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ff0:	697a      	ldr	r2, [r7, #20]
 8002ff2:	6a39      	ldr	r1, [r7, #32]
 8002ff4:	68f8      	ldr	r0, [r7, #12]
 8002ff6:	f001 faf1 	bl	80045dc <I2C_WaitOnBTFFlagUntilTimeout>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00d      	beq.n	800301c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003004:	2b04      	cmp	r3, #4
 8003006:	d107      	bne.n	8003018 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003016:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e01a      	b.n	8003052 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003020:	2b00      	cmp	r3, #0
 8003022:	d194      	bne.n	8002f4e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003032:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2220      	movs	r2, #32
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2200      	movs	r2, #0
 8003040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800304c:	2300      	movs	r3, #0
 800304e:	e000      	b.n	8003052 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003050:	2302      	movs	r3, #2
  }
}
 8003052:	4618      	mov	r0, r3
 8003054:	3718      	adds	r7, #24
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	00100002 	.word	0x00100002
 8003060:	ffff0000 	.word	0xffff0000

08003064 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b08c      	sub	sp, #48	@ 0x30
 8003068:	af02      	add	r7, sp, #8
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	607a      	str	r2, [r7, #4]
 800306e:	461a      	mov	r2, r3
 8003070:	460b      	mov	r3, r1
 8003072:	817b      	strh	r3, [r7, #10]
 8003074:	4613      	mov	r3, r2
 8003076:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003078:	f7ff fa1a 	bl	80024b0 <HAL_GetTick>
 800307c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003084:	b2db      	uxtb	r3, r3
 8003086:	2b20      	cmp	r3, #32
 8003088:	f040 8217 	bne.w	80034ba <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800308c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308e:	9300      	str	r3, [sp, #0]
 8003090:	2319      	movs	r3, #25
 8003092:	2201      	movs	r2, #1
 8003094:	497c      	ldr	r1, [pc, #496]	@ (8003288 <HAL_I2C_Master_Receive+0x224>)
 8003096:	68f8      	ldr	r0, [r7, #12]
 8003098:	f001 f93e 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80030a2:	2302      	movs	r3, #2
 80030a4:	e20a      	b.n	80034bc <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d101      	bne.n	80030b4 <HAL_I2C_Master_Receive+0x50>
 80030b0:	2302      	movs	r3, #2
 80030b2:	e203      	b.n	80034bc <HAL_I2C_Master_Receive+0x458>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d007      	beq.n	80030da <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f042 0201 	orr.w	r2, r2, #1
 80030d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2222      	movs	r2, #34	@ 0x22
 80030ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2210      	movs	r2, #16
 80030f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	893a      	ldrh	r2, [r7, #8]
 800310a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003110:	b29a      	uxth	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	4a5c      	ldr	r2, [pc, #368]	@ (800328c <HAL_I2C_Master_Receive+0x228>)
 800311a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800311c:	8979      	ldrh	r1, [r7, #10]
 800311e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003120:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 feac 	bl	8003e80 <I2C_MasterRequestRead>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e1c4      	b.n	80034bc <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003136:	2b00      	cmp	r3, #0
 8003138:	d113      	bne.n	8003162 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800313a:	2300      	movs	r3, #0
 800313c:	623b      	str	r3, [r7, #32]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	623b      	str	r3, [r7, #32]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	623b      	str	r3, [r7, #32]
 800314e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800315e:	601a      	str	r2, [r3, #0]
 8003160:	e198      	b.n	8003494 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003166:	2b01      	cmp	r3, #1
 8003168:	d11b      	bne.n	80031a2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003178:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800317a:	2300      	movs	r3, #0
 800317c:	61fb      	str	r3, [r7, #28]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	61fb      	str	r3, [r7, #28]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	61fb      	str	r3, [r7, #28]
 800318e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	e178      	b.n	8003494 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d11b      	bne.n	80031e2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ca:	2300      	movs	r3, #0
 80031cc:	61bb      	str	r3, [r7, #24]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	695b      	ldr	r3, [r3, #20]
 80031d4:	61bb      	str	r3, [r7, #24]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	61bb      	str	r3, [r7, #24]
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	e158      	b.n	8003494 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80031f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031f2:	2300      	movs	r3, #0
 80031f4:	617b      	str	r3, [r7, #20]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	617b      	str	r3, [r7, #20]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	617b      	str	r3, [r7, #20]
 8003206:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003208:	e144      	b.n	8003494 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800320e:	2b03      	cmp	r3, #3
 8003210:	f200 80f1 	bhi.w	80033f6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003218:	2b01      	cmp	r3, #1
 800321a:	d123      	bne.n	8003264 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800321c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800321e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f001 fa23 	bl	800466c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e145      	b.n	80034bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	691a      	ldr	r2, [r3, #16]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323a:	b2d2      	uxtb	r2, r2
 800323c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003242:	1c5a      	adds	r2, r3, #1
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800324c:	3b01      	subs	r3, #1
 800324e:	b29a      	uxth	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003258:	b29b      	uxth	r3, r3
 800325a:	3b01      	subs	r3, #1
 800325c:	b29a      	uxth	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003262:	e117      	b.n	8003494 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003268:	2b02      	cmp	r3, #2
 800326a:	d14e      	bne.n	800330a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800326c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326e:	9300      	str	r3, [sp, #0]
 8003270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003272:	2200      	movs	r2, #0
 8003274:	4906      	ldr	r1, [pc, #24]	@ (8003290 <HAL_I2C_Master_Receive+0x22c>)
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f001 f84e 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d008      	beq.n	8003294 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e11a      	b.n	80034bc <HAL_I2C_Master_Receive+0x458>
 8003286:	bf00      	nop
 8003288:	00100002 	.word	0x00100002
 800328c:	ffff0000 	.word	0xffff0000
 8003290:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	691a      	ldr	r2, [r3, #16]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ae:	b2d2      	uxtb	r2, r2
 80032b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b6:	1c5a      	adds	r2, r3, #1
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c0:	3b01      	subs	r3, #1
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	3b01      	subs	r3, #1
 80032d0:	b29a      	uxth	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e0:	b2d2      	uxtb	r2, r2
 80032e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e8:	1c5a      	adds	r2, r3, #1
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f2:	3b01      	subs	r3, #1
 80032f4:	b29a      	uxth	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032fe:	b29b      	uxth	r3, r3
 8003300:	3b01      	subs	r3, #1
 8003302:	b29a      	uxth	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003308:	e0c4      	b.n	8003494 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800330a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003310:	2200      	movs	r2, #0
 8003312:	496c      	ldr	r1, [pc, #432]	@ (80034c4 <HAL_I2C_Master_Receive+0x460>)
 8003314:	68f8      	ldr	r0, [r7, #12]
 8003316:	f000 ffff 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e0cb      	b.n	80034bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003332:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	691a      	ldr	r2, [r3, #16]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333e:	b2d2      	uxtb	r2, r2
 8003340:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	1c5a      	adds	r2, r3, #1
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003350:	3b01      	subs	r3, #1
 8003352:	b29a      	uxth	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335c:	b29b      	uxth	r3, r3
 800335e:	3b01      	subs	r3, #1
 8003360:	b29a      	uxth	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800336c:	2200      	movs	r2, #0
 800336e:	4955      	ldr	r1, [pc, #340]	@ (80034c4 <HAL_I2C_Master_Receive+0x460>)
 8003370:	68f8      	ldr	r0, [r7, #12]
 8003372:	f000 ffd1 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e09d      	b.n	80034bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800338e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	691a      	ldr	r2, [r3, #16]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339a:	b2d2      	uxtb	r2, r2
 800339c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a2:	1c5a      	adds	r2, r3, #1
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ac:	3b01      	subs	r3, #1
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	3b01      	subs	r3, #1
 80033bc:	b29a      	uxth	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	691a      	ldr	r2, [r3, #16]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033cc:	b2d2      	uxtb	r2, r2
 80033ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d4:	1c5a      	adds	r2, r3, #1
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033de:	3b01      	subs	r3, #1
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	3b01      	subs	r3, #1
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033f4:	e04e      	b.n	8003494 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f001 f936 	bl	800466c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e058      	b.n	80034bc <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	691a      	ldr	r2, [r3, #16]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003414:	b2d2      	uxtb	r2, r2
 8003416:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341c:	1c5a      	adds	r2, r3, #1
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003426:	3b01      	subs	r3, #1
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003432:	b29b      	uxth	r3, r3
 8003434:	3b01      	subs	r3, #1
 8003436:	b29a      	uxth	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	f003 0304 	and.w	r3, r3, #4
 8003446:	2b04      	cmp	r3, #4
 8003448:	d124      	bne.n	8003494 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800344e:	2b03      	cmp	r3, #3
 8003450:	d107      	bne.n	8003462 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003460:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	691a      	ldr	r2, [r3, #16]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003474:	1c5a      	adds	r2, r3, #1
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800347e:	3b01      	subs	r3, #1
 8003480:	b29a      	uxth	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800348a:	b29b      	uxth	r3, r3
 800348c:	3b01      	subs	r3, #1
 800348e:	b29a      	uxth	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003498:	2b00      	cmp	r3, #0
 800349a:	f47f aeb6 	bne.w	800320a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2220      	movs	r2, #32
 80034a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034b6:	2300      	movs	r3, #0
 80034b8:	e000      	b.n	80034bc <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80034ba:	2302      	movs	r3, #2
  }
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3728      	adds	r7, #40	@ 0x28
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	00010004 	.word	0x00010004

080034c8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b088      	sub	sp, #32
 80034cc:	af02      	add	r7, sp, #8
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	4608      	mov	r0, r1
 80034d2:	4611      	mov	r1, r2
 80034d4:	461a      	mov	r2, r3
 80034d6:	4603      	mov	r3, r0
 80034d8:	817b      	strh	r3, [r7, #10]
 80034da:	460b      	mov	r3, r1
 80034dc:	813b      	strh	r3, [r7, #8]
 80034de:	4613      	mov	r3, r2
 80034e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034e2:	f7fe ffe5 	bl	80024b0 <HAL_GetTick>
 80034e6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b20      	cmp	r3, #32
 80034f2:	f040 80d9 	bne.w	80036a8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	2319      	movs	r3, #25
 80034fc:	2201      	movs	r2, #1
 80034fe:	496d      	ldr	r1, [pc, #436]	@ (80036b4 <HAL_I2C_Mem_Write+0x1ec>)
 8003500:	68f8      	ldr	r0, [r7, #12]
 8003502:	f000 ff09 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800350c:	2302      	movs	r3, #2
 800350e:	e0cc      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003516:	2b01      	cmp	r3, #1
 8003518:	d101      	bne.n	800351e <HAL_I2C_Mem_Write+0x56>
 800351a:	2302      	movs	r3, #2
 800351c:	e0c5      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2201      	movs	r2, #1
 8003522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b01      	cmp	r3, #1
 8003532:	d007      	beq.n	8003544 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f042 0201 	orr.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003552:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2221      	movs	r2, #33	@ 0x21
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2240      	movs	r2, #64	@ 0x40
 8003560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6a3a      	ldr	r2, [r7, #32]
 800356e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003574:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	4a4d      	ldr	r2, [pc, #308]	@ (80036b8 <HAL_I2C_Mem_Write+0x1f0>)
 8003584:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003586:	88f8      	ldrh	r0, [r7, #6]
 8003588:	893a      	ldrh	r2, [r7, #8]
 800358a:	8979      	ldrh	r1, [r7, #10]
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	9301      	str	r3, [sp, #4]
 8003590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	4603      	mov	r3, r0
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 fd40 	bl	800401c <I2C_RequestMemoryWrite>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d052      	beq.n	8003648 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e081      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 ffce 	bl	800454c <I2C_WaitOnTXEFlagUntilTimeout>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00d      	beq.n	80035d2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d107      	bne.n	80035ce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e06b      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d6:	781a      	ldrb	r2, [r3, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e2:	1c5a      	adds	r2, r3, #1
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ec:	3b01      	subs	r3, #1
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	695b      	ldr	r3, [r3, #20]
 8003608:	f003 0304 	and.w	r3, r3, #4
 800360c:	2b04      	cmp	r3, #4
 800360e:	d11b      	bne.n	8003648 <HAL_I2C_Mem_Write+0x180>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003614:	2b00      	cmp	r3, #0
 8003616:	d017      	beq.n	8003648 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361c:	781a      	ldrb	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003628:	1c5a      	adds	r2, r3, #1
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003632:	3b01      	subs	r3, #1
 8003634:	b29a      	uxth	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800363e:	b29b      	uxth	r3, r3
 8003640:	3b01      	subs	r3, #1
 8003642:	b29a      	uxth	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1aa      	bne.n	80035a6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003650:	697a      	ldr	r2, [r7, #20]
 8003652:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f000 ffc1 	bl	80045dc <I2C_WaitOnBTFFlagUntilTimeout>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00d      	beq.n	800367c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003664:	2b04      	cmp	r3, #4
 8003666:	d107      	bne.n	8003678 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003676:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e016      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800368a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2220      	movs	r2, #32
 8003690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036a4:	2300      	movs	r3, #0
 80036a6:	e000      	b.n	80036aa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80036a8:	2302      	movs	r3, #2
  }
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3718      	adds	r7, #24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	00100002 	.word	0x00100002
 80036b8:	ffff0000 	.word	0xffff0000

080036bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08c      	sub	sp, #48	@ 0x30
 80036c0:	af02      	add	r7, sp, #8
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	4608      	mov	r0, r1
 80036c6:	4611      	mov	r1, r2
 80036c8:	461a      	mov	r2, r3
 80036ca:	4603      	mov	r3, r0
 80036cc:	817b      	strh	r3, [r7, #10]
 80036ce:	460b      	mov	r3, r1
 80036d0:	813b      	strh	r3, [r7, #8]
 80036d2:	4613      	mov	r3, r2
 80036d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036d6:	f7fe feeb 	bl	80024b0 <HAL_GetTick>
 80036da:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b20      	cmp	r3, #32
 80036e6:	f040 8214 	bne.w	8003b12 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	2319      	movs	r3, #25
 80036f0:	2201      	movs	r2, #1
 80036f2:	497b      	ldr	r1, [pc, #492]	@ (80038e0 <HAL_I2C_Mem_Read+0x224>)
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 fe0f 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003700:	2302      	movs	r3, #2
 8003702:	e207      	b.n	8003b14 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800370a:	2b01      	cmp	r3, #1
 800370c:	d101      	bne.n	8003712 <HAL_I2C_Mem_Read+0x56>
 800370e:	2302      	movs	r3, #2
 8003710:	e200      	b.n	8003b14 <HAL_I2C_Mem_Read+0x458>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0301 	and.w	r3, r3, #1
 8003724:	2b01      	cmp	r3, #1
 8003726:	d007      	beq.n	8003738 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0201 	orr.w	r2, r2, #1
 8003736:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003746:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2222      	movs	r2, #34	@ 0x22
 800374c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2240      	movs	r2, #64	@ 0x40
 8003754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003762:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003768:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	4a5b      	ldr	r2, [pc, #364]	@ (80038e4 <HAL_I2C_Mem_Read+0x228>)
 8003778:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800377a:	88f8      	ldrh	r0, [r7, #6]
 800377c:	893a      	ldrh	r2, [r7, #8]
 800377e:	8979      	ldrh	r1, [r7, #10]
 8003780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003782:	9301      	str	r3, [sp, #4]
 8003784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003786:	9300      	str	r3, [sp, #0]
 8003788:	4603      	mov	r3, r0
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 fcdc 	bl	8004148 <I2C_RequestMemoryRead>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e1bc      	b.n	8003b14 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d113      	bne.n	80037ca <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037a2:	2300      	movs	r3, #0
 80037a4:	623b      	str	r3, [r7, #32]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	623b      	str	r3, [r7, #32]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	623b      	str	r3, [r7, #32]
 80037b6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037c6:	601a      	str	r2, [r3, #0]
 80037c8:	e190      	b.n	8003aec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d11b      	bne.n	800380a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037e2:	2300      	movs	r3, #0
 80037e4:	61fb      	str	r3, [r7, #28]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	61fb      	str	r3, [r7, #28]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	61fb      	str	r3, [r7, #28]
 80037f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003806:	601a      	str	r2, [r3, #0]
 8003808:	e170      	b.n	8003aec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800380e:	2b02      	cmp	r3, #2
 8003810:	d11b      	bne.n	800384a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003820:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003830:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003832:	2300      	movs	r3, #0
 8003834:	61bb      	str	r3, [r7, #24]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	61bb      	str	r3, [r7, #24]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	61bb      	str	r3, [r7, #24]
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	e150      	b.n	8003aec <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800384a:	2300      	movs	r3, #0
 800384c:	617b      	str	r3, [r7, #20]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	617b      	str	r3, [r7, #20]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	699b      	ldr	r3, [r3, #24]
 800385c:	617b      	str	r3, [r7, #20]
 800385e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003860:	e144      	b.n	8003aec <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003866:	2b03      	cmp	r3, #3
 8003868:	f200 80f1 	bhi.w	8003a4e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003870:	2b01      	cmp	r3, #1
 8003872:	d123      	bne.n	80038bc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003874:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003876:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f000 fef7 	bl	800466c <I2C_WaitOnRXNEFlagUntilTimeout>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d001      	beq.n	8003888 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e145      	b.n	8003b14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	691a      	ldr	r2, [r3, #16]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003892:	b2d2      	uxtb	r2, r2
 8003894:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389a:	1c5a      	adds	r2, r3, #1
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038a4:	3b01      	subs	r3, #1
 80038a6:	b29a      	uxth	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	3b01      	subs	r3, #1
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80038ba:	e117      	b.n	8003aec <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038c0:	2b02      	cmp	r3, #2
 80038c2:	d14e      	bne.n	8003962 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c6:	9300      	str	r3, [sp, #0]
 80038c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038ca:	2200      	movs	r2, #0
 80038cc:	4906      	ldr	r1, [pc, #24]	@ (80038e8 <HAL_I2C_Mem_Read+0x22c>)
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f000 fd22 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d008      	beq.n	80038ec <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e11a      	b.n	8003b14 <HAL_I2C_Mem_Read+0x458>
 80038de:	bf00      	nop
 80038e0:	00100002 	.word	0x00100002
 80038e4:	ffff0000 	.word	0xffff0000
 80038e8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	691a      	ldr	r2, [r3, #16]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003906:	b2d2      	uxtb	r2, r2
 8003908:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390e:	1c5a      	adds	r2, r3, #1
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003918:	3b01      	subs	r3, #1
 800391a:	b29a      	uxth	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003924:	b29b      	uxth	r3, r3
 8003926:	3b01      	subs	r3, #1
 8003928:	b29a      	uxth	r2, r3
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	691a      	ldr	r2, [r3, #16]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003938:	b2d2      	uxtb	r2, r2
 800393a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003940:	1c5a      	adds	r2, r3, #1
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394a:	3b01      	subs	r3, #1
 800394c:	b29a      	uxth	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003956:	b29b      	uxth	r3, r3
 8003958:	3b01      	subs	r3, #1
 800395a:	b29a      	uxth	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003960:	e0c4      	b.n	8003aec <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003964:	9300      	str	r3, [sp, #0]
 8003966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003968:	2200      	movs	r2, #0
 800396a:	496c      	ldr	r1, [pc, #432]	@ (8003b1c <HAL_I2C_Mem_Read+0x460>)
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f000 fcd3 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e0cb      	b.n	8003b14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800398a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	691a      	ldr	r2, [r3, #16]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399e:	1c5a      	adds	r2, r3, #1
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039c4:	2200      	movs	r2, #0
 80039c6:	4955      	ldr	r1, [pc, #340]	@ (8003b1c <HAL_I2C_Mem_Read+0x460>)
 80039c8:	68f8      	ldr	r0, [r7, #12]
 80039ca:	f000 fca5 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d001      	beq.n	80039d8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e09d      	b.n	8003b14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	691a      	ldr	r2, [r3, #16]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f2:	b2d2      	uxtb	r2, r2
 80039f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fa:	1c5a      	adds	r2, r3, #1
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a04:	3b01      	subs	r3, #1
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	3b01      	subs	r3, #1
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	691a      	ldr	r2, [r3, #16]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a24:	b2d2      	uxtb	r2, r2
 8003a26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2c:	1c5a      	adds	r2, r3, #1
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a36:	3b01      	subs	r3, #1
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	3b01      	subs	r3, #1
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a4c:	e04e      	b.n	8003aec <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a50:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 fe0a 	bl	800466c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e058      	b.n	8003b14 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	691a      	ldr	r2, [r3, #16]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	b2d2      	uxtb	r2, r2
 8003a6e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a74:	1c5a      	adds	r2, r3, #1
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	b29a      	uxth	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	f003 0304 	and.w	r3, r3, #4
 8003a9e:	2b04      	cmp	r3, #4
 8003aa0:	d124      	bne.n	8003aec <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa6:	2b03      	cmp	r3, #3
 8003aa8:	d107      	bne.n	8003aba <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ab8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	691a      	ldr	r2, [r3, #16]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac4:	b2d2      	uxtb	r2, r2
 8003ac6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003acc:	1c5a      	adds	r2, r3, #1
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	3b01      	subs	r3, #1
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f47f aeb6 	bne.w	8003862 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2220      	movs	r2, #32
 8003afa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	e000      	b.n	8003b14 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003b12:	2302      	movs	r3, #2
  }
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3728      	adds	r7, #40	@ 0x28
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	00010004 	.word	0x00010004

08003b20 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b08a      	sub	sp, #40	@ 0x28
 8003b24:	af02      	add	r7, sp, #8
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	607a      	str	r2, [r7, #4]
 8003b2a:	603b      	str	r3, [r7, #0]
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003b30:	f7fe fcbe 	bl	80024b0 <HAL_GetTick>
 8003b34:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003b36:	2300      	movs	r3, #0
 8003b38:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b20      	cmp	r3, #32
 8003b44:	f040 8111 	bne.w	8003d6a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	9300      	str	r3, [sp, #0]
 8003b4c:	2319      	movs	r3, #25
 8003b4e:	2201      	movs	r2, #1
 8003b50:	4988      	ldr	r1, [pc, #544]	@ (8003d74 <HAL_I2C_IsDeviceReady+0x254>)
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 fbe0 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003b5e:	2302      	movs	r3, #2
 8003b60:	e104      	b.n	8003d6c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d101      	bne.n	8003b70 <HAL_I2C_IsDeviceReady+0x50>
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	e0fd      	b.n	8003d6c <HAL_I2C_IsDeviceReady+0x24c>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d007      	beq.n	8003b96 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f042 0201 	orr.w	r2, r2, #1
 8003b94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ba4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2224      	movs	r2, #36	@ 0x24
 8003baa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	4a70      	ldr	r2, [pc, #448]	@ (8003d78 <HAL_I2C_IsDeviceReady+0x258>)
 8003bb8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bc8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	9300      	str	r3, [sp, #0]
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 fb9e 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00d      	beq.n	8003bfe <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bf0:	d103      	bne.n	8003bfa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bf8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e0b6      	b.n	8003d6c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bfe:	897b      	ldrh	r3, [r7, #10]
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	461a      	mov	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c0c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003c0e:	f7fe fc4f 	bl	80024b0 <HAL_GetTick>
 8003c12:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	bf0c      	ite	eq
 8003c22:	2301      	moveq	r3, #1
 8003c24:	2300      	movne	r3, #0
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	695b      	ldr	r3, [r3, #20]
 8003c30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c38:	bf0c      	ite	eq
 8003c3a:	2301      	moveq	r3, #1
 8003c3c:	2300      	movne	r3, #0
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003c42:	e025      	b.n	8003c90 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003c44:	f7fe fc34 	bl	80024b0 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	683a      	ldr	r2, [r7, #0]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d302      	bcc.n	8003c5a <HAL_I2C_IsDeviceReady+0x13a>
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d103      	bne.n	8003c62 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	22a0      	movs	r2, #160	@ 0xa0
 8003c5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	695b      	ldr	r3, [r3, #20]
 8003c68:	f003 0302 	and.w	r3, r3, #2
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	bf0c      	ite	eq
 8003c70:	2301      	moveq	r3, #1
 8003c72:	2300      	movne	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c86:	bf0c      	ite	eq
 8003c88:	2301      	moveq	r3, #1
 8003c8a:	2300      	movne	r3, #0
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2ba0      	cmp	r3, #160	@ 0xa0
 8003c9a:	d005      	beq.n	8003ca8 <HAL_I2C_IsDeviceReady+0x188>
 8003c9c:	7dfb      	ldrb	r3, [r7, #23]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d102      	bne.n	8003ca8 <HAL_I2C_IsDeviceReady+0x188>
 8003ca2:	7dbb      	ldrb	r3, [r7, #22]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d0cd      	beq.n	8003c44 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2220      	movs	r2, #32
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d129      	bne.n	8003d12 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ccc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cce:	2300      	movs	r3, #0
 8003cd0:	613b      	str	r3, [r7, #16]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	695b      	ldr	r3, [r3, #20]
 8003cd8:	613b      	str	r3, [r7, #16]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	613b      	str	r3, [r7, #16]
 8003ce2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	9300      	str	r3, [sp, #0]
 8003ce8:	2319      	movs	r3, #25
 8003cea:	2201      	movs	r2, #1
 8003cec:	4921      	ldr	r1, [pc, #132]	@ (8003d74 <HAL_I2C_IsDeviceReady+0x254>)
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f000 fb12 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e036      	b.n	8003d6c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2220      	movs	r2, #32
 8003d02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	e02c      	b.n	8003d6c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d20:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d2a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	2319      	movs	r3, #25
 8003d32:	2201      	movs	r2, #1
 8003d34:	490f      	ldr	r1, [pc, #60]	@ (8003d74 <HAL_I2C_IsDeviceReady+0x254>)
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 faee 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d001      	beq.n	8003d46 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e012      	b.n	8003d6c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	3301      	adds	r3, #1
 8003d4a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	f4ff af32 	bcc.w	8003bba <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2220      	movs	r2, #32
 8003d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e000      	b.n	8003d6c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003d6a:	2302      	movs	r3, #2
  }
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3720      	adds	r7, #32
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	00100002 	.word	0x00100002
 8003d78:	ffff0000 	.word	0xffff0000

08003d7c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b088      	sub	sp, #32
 8003d80:	af02      	add	r7, sp, #8
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	607a      	str	r2, [r7, #4]
 8003d86:	603b      	str	r3, [r7, #0]
 8003d88:	460b      	mov	r3, r1
 8003d8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d90:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	d006      	beq.n	8003da6 <I2C_MasterRequestWrite+0x2a>
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d003      	beq.n	8003da6 <I2C_MasterRequestWrite+0x2a>
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003da4:	d108      	bne.n	8003db8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003db4:	601a      	str	r2, [r3, #0]
 8003db6:	e00b      	b.n	8003dd0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dbc:	2b12      	cmp	r3, #18
 8003dbe:	d107      	bne.n	8003dd0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 fa9b 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00d      	beq.n	8003e04 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003df2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003df6:	d103      	bne.n	8003e00 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dfe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	e035      	b.n	8003e70 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	691b      	ldr	r3, [r3, #16]
 8003e08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e0c:	d108      	bne.n	8003e20 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e0e:	897b      	ldrh	r3, [r7, #10]
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	461a      	mov	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e1c:	611a      	str	r2, [r3, #16]
 8003e1e:	e01b      	b.n	8003e58 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e20:	897b      	ldrh	r3, [r7, #10]
 8003e22:	11db      	asrs	r3, r3, #7
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	f003 0306 	and.w	r3, r3, #6
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	f063 030f 	orn	r3, r3, #15
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	490e      	ldr	r1, [pc, #56]	@ (8003e78 <I2C_MasterRequestWrite+0xfc>)
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f000 fae4 	bl	800440c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e010      	b.n	8003e70 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e4e:	897b      	ldrh	r3, [r7, #10]
 8003e50:	b2da      	uxtb	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	4907      	ldr	r1, [pc, #28]	@ (8003e7c <I2C_MasterRequestWrite+0x100>)
 8003e5e:	68f8      	ldr	r0, [r7, #12]
 8003e60:	f000 fad4 	bl	800440c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3718      	adds	r7, #24
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	00010008 	.word	0x00010008
 8003e7c:	00010002 	.word	0x00010002

08003e80 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b088      	sub	sp, #32
 8003e84:	af02      	add	r7, sp, #8
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	607a      	str	r2, [r7, #4]
 8003e8a:	603b      	str	r3, [r7, #0]
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e94:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ea4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	2b08      	cmp	r3, #8
 8003eaa:	d006      	beq.n	8003eba <I2C_MasterRequestRead+0x3a>
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d003      	beq.n	8003eba <I2C_MasterRequestRead+0x3a>
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003eb8:	d108      	bne.n	8003ecc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	e00b      	b.n	8003ee4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed0:	2b11      	cmp	r3, #17
 8003ed2:	d107      	bne.n	8003ee4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ee2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	9300      	str	r3, [sp, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f000 fa11 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00d      	beq.n	8003f18 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f0a:	d103      	bne.n	8003f14 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f12:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e079      	b.n	800400c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	691b      	ldr	r3, [r3, #16]
 8003f1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f20:	d108      	bne.n	8003f34 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f22:	897b      	ldrh	r3, [r7, #10]
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	f043 0301 	orr.w	r3, r3, #1
 8003f2a:	b2da      	uxtb	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	611a      	str	r2, [r3, #16]
 8003f32:	e05f      	b.n	8003ff4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f34:	897b      	ldrh	r3, [r7, #10]
 8003f36:	11db      	asrs	r3, r3, #7
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	f003 0306 	and.w	r3, r3, #6
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	f063 030f 	orn	r3, r3, #15
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	4930      	ldr	r1, [pc, #192]	@ (8004014 <I2C_MasterRequestRead+0x194>)
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f000 fa5a 	bl	800440c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e054      	b.n	800400c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f62:	897b      	ldrh	r3, [r7, #10]
 8003f64:	b2da      	uxtb	r2, r3
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	4929      	ldr	r1, [pc, #164]	@ (8004018 <I2C_MasterRequestRead+0x198>)
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f000 fa4a 	bl	800440c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e044      	b.n	800400c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f82:	2300      	movs	r3, #0
 8003f84:	613b      	str	r3, [r7, #16]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	613b      	str	r3, [r7, #16]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	613b      	str	r3, [r7, #16]
 8003f96:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fa6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	9300      	str	r3, [sp, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003fb4:	68f8      	ldr	r0, [r7, #12]
 8003fb6:	f000 f9af 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00d      	beq.n	8003fdc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fce:	d103      	bne.n	8003fd8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fd6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e017      	b.n	800400c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003fdc:	897b      	ldrh	r3, [r7, #10]
 8003fde:	11db      	asrs	r3, r3, #7
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	f003 0306 	and.w	r3, r3, #6
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	f063 030e 	orn	r3, r3, #14
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	4907      	ldr	r1, [pc, #28]	@ (8004018 <I2C_MasterRequestRead+0x198>)
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f000 fa06 	bl	800440c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e000      	b.n	800400c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	3718      	adds	r7, #24
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	00010008 	.word	0x00010008
 8004018:	00010002 	.word	0x00010002

0800401c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b088      	sub	sp, #32
 8004020:	af02      	add	r7, sp, #8
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	4608      	mov	r0, r1
 8004026:	4611      	mov	r1, r2
 8004028:	461a      	mov	r2, r3
 800402a:	4603      	mov	r3, r0
 800402c:	817b      	strh	r3, [r7, #10]
 800402e:	460b      	mov	r3, r1
 8004030:	813b      	strh	r3, [r7, #8]
 8004032:	4613      	mov	r3, r2
 8004034:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004044:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004048:	9300      	str	r3, [sp, #0]
 800404a:	6a3b      	ldr	r3, [r7, #32]
 800404c:	2200      	movs	r2, #0
 800404e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004052:	68f8      	ldr	r0, [r7, #12]
 8004054:	f000 f960 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00d      	beq.n	800407a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004068:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800406c:	d103      	bne.n	8004076 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004074:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e05f      	b.n	800413a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800407a:	897b      	ldrh	r3, [r7, #10]
 800407c:	b2db      	uxtb	r3, r3
 800407e:	461a      	mov	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004088:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800408a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408c:	6a3a      	ldr	r2, [r7, #32]
 800408e:	492d      	ldr	r1, [pc, #180]	@ (8004144 <I2C_RequestMemoryWrite+0x128>)
 8004090:	68f8      	ldr	r0, [r7, #12]
 8004092:	f000 f9bb 	bl	800440c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d001      	beq.n	80040a0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e04c      	b.n	800413a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040a0:	2300      	movs	r3, #0
 80040a2:	617b      	str	r3, [r7, #20]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	617b      	str	r3, [r7, #20]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	617b      	str	r3, [r7, #20]
 80040b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040b8:	6a39      	ldr	r1, [r7, #32]
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f000 fa46 	bl	800454c <I2C_WaitOnTXEFlagUntilTimeout>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00d      	beq.n	80040e2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ca:	2b04      	cmp	r3, #4
 80040cc:	d107      	bne.n	80040de <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e02b      	b.n	800413a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040e2:	88fb      	ldrh	r3, [r7, #6]
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d105      	bne.n	80040f4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040e8:	893b      	ldrh	r3, [r7, #8]
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	611a      	str	r2, [r3, #16]
 80040f2:	e021      	b.n	8004138 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040f4:	893b      	ldrh	r3, [r7, #8]
 80040f6:	0a1b      	lsrs	r3, r3, #8
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	b2da      	uxtb	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004104:	6a39      	ldr	r1, [r7, #32]
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 fa20 	bl	800454c <I2C_WaitOnTXEFlagUntilTimeout>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00d      	beq.n	800412e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004116:	2b04      	cmp	r3, #4
 8004118:	d107      	bne.n	800412a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004128:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e005      	b.n	800413a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800412e:	893b      	ldrh	r3, [r7, #8]
 8004130:	b2da      	uxtb	r2, r3
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004138:	2300      	movs	r3, #0
}
 800413a:	4618      	mov	r0, r3
 800413c:	3718      	adds	r7, #24
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	00010002 	.word	0x00010002

08004148 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b088      	sub	sp, #32
 800414c:	af02      	add	r7, sp, #8
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	4608      	mov	r0, r1
 8004152:	4611      	mov	r1, r2
 8004154:	461a      	mov	r2, r3
 8004156:	4603      	mov	r3, r0
 8004158:	817b      	strh	r3, [r7, #10]
 800415a:	460b      	mov	r3, r1
 800415c:	813b      	strh	r3, [r7, #8]
 800415e:	4613      	mov	r3, r2
 8004160:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004170:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004180:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	6a3b      	ldr	r3, [r7, #32]
 8004188:	2200      	movs	r2, #0
 800418a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 f8c2 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00d      	beq.n	80041b6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041a8:	d103      	bne.n	80041b2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e0aa      	b.n	800430c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041b6:	897b      	ldrh	r3, [r7, #10]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	461a      	mov	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80041c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c8:	6a3a      	ldr	r2, [r7, #32]
 80041ca:	4952      	ldr	r1, [pc, #328]	@ (8004314 <I2C_RequestMemoryRead+0x1cc>)
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 f91d 	bl	800440c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e097      	b.n	800430c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041dc:	2300      	movs	r3, #0
 80041de:	617b      	str	r3, [r7, #20]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	617b      	str	r3, [r7, #20]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	617b      	str	r3, [r7, #20]
 80041f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041f4:	6a39      	ldr	r1, [r7, #32]
 80041f6:	68f8      	ldr	r0, [r7, #12]
 80041f8:	f000 f9a8 	bl	800454c <I2C_WaitOnTXEFlagUntilTimeout>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00d      	beq.n	800421e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004206:	2b04      	cmp	r3, #4
 8004208:	d107      	bne.n	800421a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004218:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e076      	b.n	800430c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800421e:	88fb      	ldrh	r3, [r7, #6]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d105      	bne.n	8004230 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004224:	893b      	ldrh	r3, [r7, #8]
 8004226:	b2da      	uxtb	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	611a      	str	r2, [r3, #16]
 800422e:	e021      	b.n	8004274 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004230:	893b      	ldrh	r3, [r7, #8]
 8004232:	0a1b      	lsrs	r3, r3, #8
 8004234:	b29b      	uxth	r3, r3
 8004236:	b2da      	uxtb	r2, r3
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800423e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004240:	6a39      	ldr	r1, [r7, #32]
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f000 f982 	bl	800454c <I2C_WaitOnTXEFlagUntilTimeout>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d00d      	beq.n	800426a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004252:	2b04      	cmp	r3, #4
 8004254:	d107      	bne.n	8004266 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004264:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e050      	b.n	800430c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800426a:	893b      	ldrh	r3, [r7, #8]
 800426c:	b2da      	uxtb	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004274:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004276:	6a39      	ldr	r1, [r7, #32]
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f000 f967 	bl	800454c <I2C_WaitOnTXEFlagUntilTimeout>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00d      	beq.n	80042a0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004288:	2b04      	cmp	r3, #4
 800428a:	d107      	bne.n	800429c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800429a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e035      	b.n	800430c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042ae:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b2:	9300      	str	r3, [sp, #0]
 80042b4:	6a3b      	ldr	r3, [r7, #32]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f000 f82b 	bl	8004318 <I2C_WaitOnFlagUntilTimeout>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d00d      	beq.n	80042e4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042d6:	d103      	bne.n	80042e0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e013      	b.n	800430c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80042e4:	897b      	ldrh	r3, [r7, #10]
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	f043 0301 	orr.w	r3, r3, #1
 80042ec:	b2da      	uxtb	r2, r3
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f6:	6a3a      	ldr	r2, [r7, #32]
 80042f8:	4906      	ldr	r1, [pc, #24]	@ (8004314 <I2C_RequestMemoryRead+0x1cc>)
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	f000 f886 	bl	800440c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e000      	b.n	800430c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3718      	adds	r7, #24
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	00010002 	.word	0x00010002

08004318 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	603b      	str	r3, [r7, #0]
 8004324:	4613      	mov	r3, r2
 8004326:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004328:	e048      	b.n	80043bc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004330:	d044      	beq.n	80043bc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004332:	f7fe f8bd 	bl	80024b0 <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	429a      	cmp	r2, r3
 8004340:	d302      	bcc.n	8004348 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d139      	bne.n	80043bc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	0c1b      	lsrs	r3, r3, #16
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b01      	cmp	r3, #1
 8004350:	d10d      	bne.n	800436e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	695b      	ldr	r3, [r3, #20]
 8004358:	43da      	mvns	r2, r3
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	4013      	ands	r3, r2
 800435e:	b29b      	uxth	r3, r3
 8004360:	2b00      	cmp	r3, #0
 8004362:	bf0c      	ite	eq
 8004364:	2301      	moveq	r3, #1
 8004366:	2300      	movne	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	461a      	mov	r2, r3
 800436c:	e00c      	b.n	8004388 <I2C_WaitOnFlagUntilTimeout+0x70>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	43da      	mvns	r2, r3
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	4013      	ands	r3, r2
 800437a:	b29b      	uxth	r3, r3
 800437c:	2b00      	cmp	r3, #0
 800437e:	bf0c      	ite	eq
 8004380:	2301      	moveq	r3, #1
 8004382:	2300      	movne	r3, #0
 8004384:	b2db      	uxtb	r3, r3
 8004386:	461a      	mov	r2, r3
 8004388:	79fb      	ldrb	r3, [r7, #7]
 800438a:	429a      	cmp	r2, r3
 800438c:	d116      	bne.n	80043bc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2220      	movs	r2, #32
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a8:	f043 0220 	orr.w	r2, r3, #32
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e023      	b.n	8004404 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	0c1b      	lsrs	r3, r3, #16
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d10d      	bne.n	80043e2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	43da      	mvns	r2, r3
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	4013      	ands	r3, r2
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	bf0c      	ite	eq
 80043d8:	2301      	moveq	r3, #1
 80043da:	2300      	movne	r3, #0
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	461a      	mov	r2, r3
 80043e0:	e00c      	b.n	80043fc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	699b      	ldr	r3, [r3, #24]
 80043e8:	43da      	mvns	r2, r3
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	4013      	ands	r3, r2
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	bf0c      	ite	eq
 80043f4:	2301      	moveq	r3, #1
 80043f6:	2300      	movne	r3, #0
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	461a      	mov	r2, r3
 80043fc:	79fb      	ldrb	r3, [r7, #7]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d093      	beq.n	800432a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3710      	adds	r7, #16
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
 8004418:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800441a:	e071      	b.n	8004500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004426:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800442a:	d123      	bne.n	8004474 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800443a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004444:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2220      	movs	r2, #32
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004460:	f043 0204 	orr.w	r2, r3, #4
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e067      	b.n	8004544 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800447a:	d041      	beq.n	8004500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800447c:	f7fe f818 	bl	80024b0 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	429a      	cmp	r2, r3
 800448a:	d302      	bcc.n	8004492 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d136      	bne.n	8004500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	0c1b      	lsrs	r3, r3, #16
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b01      	cmp	r3, #1
 800449a:	d10c      	bne.n	80044b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	43da      	mvns	r2, r3
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	4013      	ands	r3, r2
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	bf14      	ite	ne
 80044ae:	2301      	movne	r3, #1
 80044b0:	2300      	moveq	r3, #0
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	e00b      	b.n	80044ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	43da      	mvns	r2, r3
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	4013      	ands	r3, r2
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	bf14      	ite	ne
 80044c8:	2301      	movne	r3, #1
 80044ca:	2300      	moveq	r3, #0
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d016      	beq.n	8004500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2220      	movs	r2, #32
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ec:	f043 0220 	orr.w	r2, r3, #32
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e021      	b.n	8004544 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	0c1b      	lsrs	r3, r3, #16
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b01      	cmp	r3, #1
 8004508:	d10c      	bne.n	8004524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	43da      	mvns	r2, r3
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	4013      	ands	r3, r2
 8004516:	b29b      	uxth	r3, r3
 8004518:	2b00      	cmp	r3, #0
 800451a:	bf14      	ite	ne
 800451c:	2301      	movne	r3, #1
 800451e:	2300      	moveq	r3, #0
 8004520:	b2db      	uxtb	r3, r3
 8004522:	e00b      	b.n	800453c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	43da      	mvns	r2, r3
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4013      	ands	r3, r2
 8004530:	b29b      	uxth	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	bf14      	ite	ne
 8004536:	2301      	movne	r3, #1
 8004538:	2300      	moveq	r3, #0
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b00      	cmp	r3, #0
 800453e:	f47f af6d 	bne.w	800441c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004542:	2300      	movs	r3, #0
}
 8004544:	4618      	mov	r0, r3
 8004546:	3710      	adds	r7, #16
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004558:	e034      	b.n	80045c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 f8e3 	bl	8004726 <I2C_IsAcknowledgeFailed>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e034      	b.n	80045d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004570:	d028      	beq.n	80045c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004572:	f7fd ff9d 	bl	80024b0 <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	429a      	cmp	r2, r3
 8004580:	d302      	bcc.n	8004588 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d11d      	bne.n	80045c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	695b      	ldr	r3, [r3, #20]
 800458e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004592:	2b80      	cmp	r3, #128	@ 0x80
 8004594:	d016      	beq.n	80045c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2220      	movs	r2, #32
 80045a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b0:	f043 0220 	orr.w	r2, r3, #32
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e007      	b.n	80045d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ce:	2b80      	cmp	r3, #128	@ 0x80
 80045d0:	d1c3      	bne.n	800455a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045e8:	e034      	b.n	8004654 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f000 f89b 	bl	8004726 <I2C_IsAcknowledgeFailed>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d001      	beq.n	80045fa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e034      	b.n	8004664 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004600:	d028      	beq.n	8004654 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004602:	f7fd ff55 	bl	80024b0 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	68ba      	ldr	r2, [r7, #8]
 800460e:	429a      	cmp	r2, r3
 8004610:	d302      	bcc.n	8004618 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d11d      	bne.n	8004654 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	695b      	ldr	r3, [r3, #20]
 800461e:	f003 0304 	and.w	r3, r3, #4
 8004622:	2b04      	cmp	r3, #4
 8004624:	d016      	beq.n	8004654 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2220      	movs	r2, #32
 8004630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004640:	f043 0220 	orr.w	r2, r3, #32
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e007      	b.n	8004664 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	f003 0304 	and.w	r3, r3, #4
 800465e:	2b04      	cmp	r3, #4
 8004660:	d1c3      	bne.n	80045ea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004662:	2300      	movs	r3, #0
}
 8004664:	4618      	mov	r0, r3
 8004666:	3710      	adds	r7, #16
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004678:	e049      	b.n	800470e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	695b      	ldr	r3, [r3, #20]
 8004680:	f003 0310 	and.w	r3, r3, #16
 8004684:	2b10      	cmp	r3, #16
 8004686:	d119      	bne.n	80046bc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f06f 0210 	mvn.w	r2, #16
 8004690:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2220      	movs	r2, #32
 800469c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e030      	b.n	800471e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046bc:	f7fd fef8 	bl	80024b0 <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d302      	bcc.n	80046d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d11d      	bne.n	800470e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	695b      	ldr	r3, [r3, #20]
 80046d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046dc:	2b40      	cmp	r3, #64	@ 0x40
 80046de:	d016      	beq.n	800470e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2220      	movs	r2, #32
 80046ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fa:	f043 0220 	orr.w	r2, r3, #32
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e007      	b.n	800471e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	695b      	ldr	r3, [r3, #20]
 8004714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004718:	2b40      	cmp	r3, #64	@ 0x40
 800471a:	d1ae      	bne.n	800467a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}

08004726 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004726:	b480      	push	{r7}
 8004728:	b083      	sub	sp, #12
 800472a:	af00      	add	r7, sp, #0
 800472c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004738:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800473c:	d11b      	bne.n	8004776 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004746:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2220      	movs	r2, #32
 8004752:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004762:	f043 0204 	orr.w	r2, r3, #4
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e000      	b.n	8004778 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004776:	2300      	movs	r3, #0
}
 8004778:	4618      	mov	r0, r3
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr

08004784 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d101      	bne.n	8004796 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e267      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d075      	beq.n	800488e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80047a2:	4b88      	ldr	r3, [pc, #544]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	f003 030c 	and.w	r3, r3, #12
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d00c      	beq.n	80047c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047ae:	4b85      	ldr	r3, [pc, #532]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80047b6:	2b08      	cmp	r3, #8
 80047b8:	d112      	bne.n	80047e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047ba:	4b82      	ldr	r3, [pc, #520]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047c6:	d10b      	bne.n	80047e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c8:	4b7e      	ldr	r3, [pc, #504]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d05b      	beq.n	800488c <HAL_RCC_OscConfig+0x108>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d157      	bne.n	800488c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e242      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047e8:	d106      	bne.n	80047f8 <HAL_RCC_OscConfig+0x74>
 80047ea:	4b76      	ldr	r3, [pc, #472]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a75      	ldr	r2, [pc, #468]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 80047f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047f4:	6013      	str	r3, [r2, #0]
 80047f6:	e01d      	b.n	8004834 <HAL_RCC_OscConfig+0xb0>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004800:	d10c      	bne.n	800481c <HAL_RCC_OscConfig+0x98>
 8004802:	4b70      	ldr	r3, [pc, #448]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a6f      	ldr	r2, [pc, #444]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004808:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800480c:	6013      	str	r3, [r2, #0]
 800480e:	4b6d      	ldr	r3, [pc, #436]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a6c      	ldr	r2, [pc, #432]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004818:	6013      	str	r3, [r2, #0]
 800481a:	e00b      	b.n	8004834 <HAL_RCC_OscConfig+0xb0>
 800481c:	4b69      	ldr	r3, [pc, #420]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a68      	ldr	r2, [pc, #416]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004822:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004826:	6013      	str	r3, [r2, #0]
 8004828:	4b66      	ldr	r3, [pc, #408]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a65      	ldr	r2, [pc, #404]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 800482e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004832:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d013      	beq.n	8004864 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800483c:	f7fd fe38 	bl	80024b0 <HAL_GetTick>
 8004840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004842:	e008      	b.n	8004856 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004844:	f7fd fe34 	bl	80024b0 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	2b64      	cmp	r3, #100	@ 0x64
 8004850:	d901      	bls.n	8004856 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e207      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004856:	4b5b      	ldr	r3, [pc, #364]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d0f0      	beq.n	8004844 <HAL_RCC_OscConfig+0xc0>
 8004862:	e014      	b.n	800488e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004864:	f7fd fe24 	bl	80024b0 <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800486a:	e008      	b.n	800487e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800486c:	f7fd fe20 	bl	80024b0 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b64      	cmp	r3, #100	@ 0x64
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e1f3      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800487e:	4b51      	ldr	r3, [pc, #324]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1f0      	bne.n	800486c <HAL_RCC_OscConfig+0xe8>
 800488a:	e000      	b.n	800488e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800488c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0302 	and.w	r3, r3, #2
 8004896:	2b00      	cmp	r3, #0
 8004898:	d063      	beq.n	8004962 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800489a:	4b4a      	ldr	r3, [pc, #296]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f003 030c 	and.w	r3, r3, #12
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00b      	beq.n	80048be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048a6:	4b47      	ldr	r3, [pc, #284]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80048ae:	2b08      	cmp	r3, #8
 80048b0:	d11c      	bne.n	80048ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048b2:	4b44      	ldr	r3, [pc, #272]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d116      	bne.n	80048ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048be:	4b41      	ldr	r3, [pc, #260]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d005      	beq.n	80048d6 <HAL_RCC_OscConfig+0x152>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d001      	beq.n	80048d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e1c7      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048d6:	4b3b      	ldr	r3, [pc, #236]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	00db      	lsls	r3, r3, #3
 80048e4:	4937      	ldr	r1, [pc, #220]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ea:	e03a      	b.n	8004962 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d020      	beq.n	8004936 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048f4:	4b34      	ldr	r3, [pc, #208]	@ (80049c8 <HAL_RCC_OscConfig+0x244>)
 80048f6:	2201      	movs	r2, #1
 80048f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fa:	f7fd fdd9 	bl	80024b0 <HAL_GetTick>
 80048fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004900:	e008      	b.n	8004914 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004902:	f7fd fdd5 	bl	80024b0 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b02      	cmp	r3, #2
 800490e:	d901      	bls.n	8004914 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e1a8      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004914:	4b2b      	ldr	r3, [pc, #172]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0302 	and.w	r3, r3, #2
 800491c:	2b00      	cmp	r3, #0
 800491e:	d0f0      	beq.n	8004902 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004920:	4b28      	ldr	r3, [pc, #160]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	4925      	ldr	r1, [pc, #148]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004930:	4313      	orrs	r3, r2
 8004932:	600b      	str	r3, [r1, #0]
 8004934:	e015      	b.n	8004962 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004936:	4b24      	ldr	r3, [pc, #144]	@ (80049c8 <HAL_RCC_OscConfig+0x244>)
 8004938:	2200      	movs	r2, #0
 800493a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800493c:	f7fd fdb8 	bl	80024b0 <HAL_GetTick>
 8004940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004942:	e008      	b.n	8004956 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004944:	f7fd fdb4 	bl	80024b0 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d901      	bls.n	8004956 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e187      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004956:	4b1b      	ldr	r3, [pc, #108]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	2b00      	cmp	r3, #0
 8004960:	d1f0      	bne.n	8004944 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0308 	and.w	r3, r3, #8
 800496a:	2b00      	cmp	r3, #0
 800496c:	d036      	beq.n	80049dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d016      	beq.n	80049a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004976:	4b15      	ldr	r3, [pc, #84]	@ (80049cc <HAL_RCC_OscConfig+0x248>)
 8004978:	2201      	movs	r2, #1
 800497a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800497c:	f7fd fd98 	bl	80024b0 <HAL_GetTick>
 8004980:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004984:	f7fd fd94 	bl	80024b0 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e167      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004996:	4b0b      	ldr	r3, [pc, #44]	@ (80049c4 <HAL_RCC_OscConfig+0x240>)
 8004998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d0f0      	beq.n	8004984 <HAL_RCC_OscConfig+0x200>
 80049a2:	e01b      	b.n	80049dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049a4:	4b09      	ldr	r3, [pc, #36]	@ (80049cc <HAL_RCC_OscConfig+0x248>)
 80049a6:	2200      	movs	r2, #0
 80049a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049aa:	f7fd fd81 	bl	80024b0 <HAL_GetTick>
 80049ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049b0:	e00e      	b.n	80049d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049b2:	f7fd fd7d 	bl	80024b0 <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d907      	bls.n	80049d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e150      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
 80049c4:	40023800 	.word	0x40023800
 80049c8:	42470000 	.word	0x42470000
 80049cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049d0:	4b88      	ldr	r3, [pc, #544]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 80049d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1ea      	bne.n	80049b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f000 8097 	beq.w	8004b18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ea:	2300      	movs	r3, #0
 80049ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ee:	4b81      	ldr	r3, [pc, #516]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 80049f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10f      	bne.n	8004a1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049fa:	2300      	movs	r3, #0
 80049fc:	60bb      	str	r3, [r7, #8]
 80049fe:	4b7d      	ldr	r3, [pc, #500]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a02:	4a7c      	ldr	r2, [pc, #496]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a08:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a0a:	4b7a      	ldr	r3, [pc, #488]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a12:	60bb      	str	r3, [r7, #8]
 8004a14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a16:	2301      	movs	r3, #1
 8004a18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a1a:	4b77      	ldr	r3, [pc, #476]	@ (8004bf8 <HAL_RCC_OscConfig+0x474>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d118      	bne.n	8004a58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a26:	4b74      	ldr	r3, [pc, #464]	@ (8004bf8 <HAL_RCC_OscConfig+0x474>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a73      	ldr	r2, [pc, #460]	@ (8004bf8 <HAL_RCC_OscConfig+0x474>)
 8004a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a32:	f7fd fd3d 	bl	80024b0 <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a3a:	f7fd fd39 	bl	80024b0 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e10c      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a4c:	4b6a      	ldr	r3, [pc, #424]	@ (8004bf8 <HAL_RCC_OscConfig+0x474>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0f0      	beq.n	8004a3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d106      	bne.n	8004a6e <HAL_RCC_OscConfig+0x2ea>
 8004a60:	4b64      	ldr	r3, [pc, #400]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a64:	4a63      	ldr	r2, [pc, #396]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a66:	f043 0301 	orr.w	r3, r3, #1
 8004a6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a6c:	e01c      	b.n	8004aa8 <HAL_RCC_OscConfig+0x324>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	2b05      	cmp	r3, #5
 8004a74:	d10c      	bne.n	8004a90 <HAL_RCC_OscConfig+0x30c>
 8004a76:	4b5f      	ldr	r3, [pc, #380]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a7a:	4a5e      	ldr	r2, [pc, #376]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a7c:	f043 0304 	orr.w	r3, r3, #4
 8004a80:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a82:	4b5c      	ldr	r3, [pc, #368]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a86:	4a5b      	ldr	r2, [pc, #364]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a88:	f043 0301 	orr.w	r3, r3, #1
 8004a8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a8e:	e00b      	b.n	8004aa8 <HAL_RCC_OscConfig+0x324>
 8004a90:	4b58      	ldr	r3, [pc, #352]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a94:	4a57      	ldr	r2, [pc, #348]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a96:	f023 0301 	bic.w	r3, r3, #1
 8004a9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a9c:	4b55      	ldr	r3, [pc, #340]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aa0:	4a54      	ldr	r2, [pc, #336]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004aa2:	f023 0304 	bic.w	r3, r3, #4
 8004aa6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d015      	beq.n	8004adc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab0:	f7fd fcfe 	bl	80024b0 <HAL_GetTick>
 8004ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ab6:	e00a      	b.n	8004ace <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ab8:	f7fd fcfa 	bl	80024b0 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d901      	bls.n	8004ace <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e0cb      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ace:	4b49      	ldr	r3, [pc, #292]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d0ee      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x334>
 8004ada:	e014      	b.n	8004b06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004adc:	f7fd fce8 	bl	80024b0 <HAL_GetTick>
 8004ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ae2:	e00a      	b.n	8004afa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ae4:	f7fd fce4 	bl	80024b0 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d901      	bls.n	8004afa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e0b5      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004afa:	4b3e      	ldr	r3, [pc, #248]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004afe:	f003 0302 	and.w	r3, r3, #2
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d1ee      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b06:	7dfb      	ldrb	r3, [r7, #23]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d105      	bne.n	8004b18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b0c:	4b39      	ldr	r3, [pc, #228]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b10:	4a38      	ldr	r2, [pc, #224]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004b12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	f000 80a1 	beq.w	8004c64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b22:	4b34      	ldr	r3, [pc, #208]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f003 030c 	and.w	r3, r3, #12
 8004b2a:	2b08      	cmp	r3, #8
 8004b2c:	d05c      	beq.n	8004be8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	699b      	ldr	r3, [r3, #24]
 8004b32:	2b02      	cmp	r3, #2
 8004b34:	d141      	bne.n	8004bba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b36:	4b31      	ldr	r3, [pc, #196]	@ (8004bfc <HAL_RCC_OscConfig+0x478>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b3c:	f7fd fcb8 	bl	80024b0 <HAL_GetTick>
 8004b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b44:	f7fd fcb4 	bl	80024b0 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e087      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b56:	4b27      	ldr	r3, [pc, #156]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1f0      	bne.n	8004b44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	69da      	ldr	r2, [r3, #28]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	431a      	orrs	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b70:	019b      	lsls	r3, r3, #6
 8004b72:	431a      	orrs	r2, r3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b78:	085b      	lsrs	r3, r3, #1
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	041b      	lsls	r3, r3, #16
 8004b7e:	431a      	orrs	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b84:	061b      	lsls	r3, r3, #24
 8004b86:	491b      	ldr	r1, [pc, #108]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8004bfc <HAL_RCC_OscConfig+0x478>)
 8004b8e:	2201      	movs	r2, #1
 8004b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b92:	f7fd fc8d 	bl	80024b0 <HAL_GetTick>
 8004b96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b98:	e008      	b.n	8004bac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b9a:	f7fd fc89 	bl	80024b0 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d901      	bls.n	8004bac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e05c      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bac:	4b11      	ldr	r3, [pc, #68]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d0f0      	beq.n	8004b9a <HAL_RCC_OscConfig+0x416>
 8004bb8:	e054      	b.n	8004c64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bba:	4b10      	ldr	r3, [pc, #64]	@ (8004bfc <HAL_RCC_OscConfig+0x478>)
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc0:	f7fd fc76 	bl	80024b0 <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bc8:	f7fd fc72 	bl	80024b0 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e045      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bda:	4b06      	ldr	r3, [pc, #24]	@ (8004bf4 <HAL_RCC_OscConfig+0x470>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1f0      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x444>
 8004be6:	e03d      	b.n	8004c64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d107      	bne.n	8004c00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e038      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
 8004bf4:	40023800 	.word	0x40023800
 8004bf8:	40007000 	.word	0x40007000
 8004bfc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c00:	4b1b      	ldr	r3, [pc, #108]	@ (8004c70 <HAL_RCC_OscConfig+0x4ec>)
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d028      	beq.n	8004c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d121      	bne.n	8004c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d11a      	bne.n	8004c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004c30:	4013      	ands	r3, r2
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d111      	bne.n	8004c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c46:	085b      	lsrs	r3, r3, #1
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d107      	bne.n	8004c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d001      	beq.n	8004c64 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e000      	b.n	8004c66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3718      	adds	r7, #24
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	40023800 	.word	0x40023800

08004c74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d101      	bne.n	8004c88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e0cc      	b.n	8004e22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c88:	4b68      	ldr	r3, [pc, #416]	@ (8004e2c <HAL_RCC_ClockConfig+0x1b8>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0307 	and.w	r3, r3, #7
 8004c90:	683a      	ldr	r2, [r7, #0]
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d90c      	bls.n	8004cb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c96:	4b65      	ldr	r3, [pc, #404]	@ (8004e2c <HAL_RCC_ClockConfig+0x1b8>)
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	b2d2      	uxtb	r2, r2
 8004c9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c9e:	4b63      	ldr	r3, [pc, #396]	@ (8004e2c <HAL_RCC_ClockConfig+0x1b8>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0307 	and.w	r3, r3, #7
 8004ca6:	683a      	ldr	r2, [r7, #0]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d001      	beq.n	8004cb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e0b8      	b.n	8004e22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d020      	beq.n	8004cfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0304 	and.w	r3, r3, #4
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d005      	beq.n	8004cd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cc8:	4b59      	ldr	r3, [pc, #356]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	4a58      	ldr	r2, [pc, #352]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004cce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004cd2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0308 	and.w	r3, r3, #8
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d005      	beq.n	8004cec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ce0:	4b53      	ldr	r3, [pc, #332]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	4a52      	ldr	r2, [pc, #328]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004cea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cec:	4b50      	ldr	r3, [pc, #320]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	494d      	ldr	r1, [pc, #308]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d044      	beq.n	8004d94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d107      	bne.n	8004d22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d12:	4b47      	ldr	r3, [pc, #284]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d119      	bne.n	8004d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e07f      	b.n	8004e22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b02      	cmp	r3, #2
 8004d28:	d003      	beq.n	8004d32 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d2e:	2b03      	cmp	r3, #3
 8004d30:	d107      	bne.n	8004d42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d32:	4b3f      	ldr	r3, [pc, #252]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d109      	bne.n	8004d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e06f      	b.n	8004e22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d42:	4b3b      	ldr	r3, [pc, #236]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e067      	b.n	8004e22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d52:	4b37      	ldr	r3, [pc, #220]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	f023 0203 	bic.w	r2, r3, #3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	4934      	ldr	r1, [pc, #208]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004d60:	4313      	orrs	r3, r2
 8004d62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d64:	f7fd fba4 	bl	80024b0 <HAL_GetTick>
 8004d68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d6a:	e00a      	b.n	8004d82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d6c:	f7fd fba0 	bl	80024b0 <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d901      	bls.n	8004d82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e04f      	b.n	8004e22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d82:	4b2b      	ldr	r3, [pc, #172]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	f003 020c 	and.w	r2, r3, #12
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d1eb      	bne.n	8004d6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d94:	4b25      	ldr	r3, [pc, #148]	@ (8004e2c <HAL_RCC_ClockConfig+0x1b8>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d20c      	bcs.n	8004dbc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004da2:	4b22      	ldr	r3, [pc, #136]	@ (8004e2c <HAL_RCC_ClockConfig+0x1b8>)
 8004da4:	683a      	ldr	r2, [r7, #0]
 8004da6:	b2d2      	uxtb	r2, r2
 8004da8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004daa:	4b20      	ldr	r3, [pc, #128]	@ (8004e2c <HAL_RCC_ClockConfig+0x1b8>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0307 	and.w	r3, r3, #7
 8004db2:	683a      	ldr	r2, [r7, #0]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d001      	beq.n	8004dbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e032      	b.n	8004e22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0304 	and.w	r3, r3, #4
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d008      	beq.n	8004dda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dc8:	4b19      	ldr	r3, [pc, #100]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	4916      	ldr	r1, [pc, #88]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0308 	and.w	r3, r3, #8
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d009      	beq.n	8004dfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004de6:	4b12      	ldr	r3, [pc, #72]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	00db      	lsls	r3, r3, #3
 8004df4:	490e      	ldr	r1, [pc, #56]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004dfa:	f000 f821 	bl	8004e40 <HAL_RCC_GetSysClockFreq>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	4b0b      	ldr	r3, [pc, #44]	@ (8004e30 <HAL_RCC_ClockConfig+0x1bc>)
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	091b      	lsrs	r3, r3, #4
 8004e06:	f003 030f 	and.w	r3, r3, #15
 8004e0a:	490a      	ldr	r1, [pc, #40]	@ (8004e34 <HAL_RCC_ClockConfig+0x1c0>)
 8004e0c:	5ccb      	ldrb	r3, [r1, r3]
 8004e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004e12:	4a09      	ldr	r2, [pc, #36]	@ (8004e38 <HAL_RCC_ClockConfig+0x1c4>)
 8004e14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004e16:	4b09      	ldr	r3, [pc, #36]	@ (8004e3c <HAL_RCC_ClockConfig+0x1c8>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7fd f982 	bl	8002124 <HAL_InitTick>

  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3710      	adds	r7, #16
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	40023c00 	.word	0x40023c00
 8004e30:	40023800 	.word	0x40023800
 8004e34:	0800e658 	.word	0x0800e658
 8004e38:	20000010 	.word	0x20000010
 8004e3c:	20000014 	.word	0x20000014

08004e40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e44:	b094      	sub	sp, #80	@ 0x50
 8004e46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004e50:	2300      	movs	r3, #0
 8004e52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004e54:	2300      	movs	r3, #0
 8004e56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e58:	4b79      	ldr	r3, [pc, #484]	@ (8005040 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f003 030c 	and.w	r3, r3, #12
 8004e60:	2b08      	cmp	r3, #8
 8004e62:	d00d      	beq.n	8004e80 <HAL_RCC_GetSysClockFreq+0x40>
 8004e64:	2b08      	cmp	r3, #8
 8004e66:	f200 80e1 	bhi.w	800502c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d002      	beq.n	8004e74 <HAL_RCC_GetSysClockFreq+0x34>
 8004e6e:	2b04      	cmp	r3, #4
 8004e70:	d003      	beq.n	8004e7a <HAL_RCC_GetSysClockFreq+0x3a>
 8004e72:	e0db      	b.n	800502c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e74:	4b73      	ldr	r3, [pc, #460]	@ (8005044 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e78:	e0db      	b.n	8005032 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e7a:	4b73      	ldr	r3, [pc, #460]	@ (8005048 <HAL_RCC_GetSysClockFreq+0x208>)
 8004e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e7e:	e0d8      	b.n	8005032 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e80:	4b6f      	ldr	r3, [pc, #444]	@ (8005040 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e88:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e8a:	4b6d      	ldr	r3, [pc, #436]	@ (8005040 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d063      	beq.n	8004f5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e96:	4b6a      	ldr	r3, [pc, #424]	@ (8005040 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	099b      	lsrs	r3, r3, #6
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ea0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ea8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004eaa:	2300      	movs	r3, #0
 8004eac:	637b      	str	r3, [r7, #52]	@ 0x34
 8004eae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004eb2:	4622      	mov	r2, r4
 8004eb4:	462b      	mov	r3, r5
 8004eb6:	f04f 0000 	mov.w	r0, #0
 8004eba:	f04f 0100 	mov.w	r1, #0
 8004ebe:	0159      	lsls	r1, r3, #5
 8004ec0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ec4:	0150      	lsls	r0, r2, #5
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	460b      	mov	r3, r1
 8004eca:	4621      	mov	r1, r4
 8004ecc:	1a51      	subs	r1, r2, r1
 8004ece:	6139      	str	r1, [r7, #16]
 8004ed0:	4629      	mov	r1, r5
 8004ed2:	eb63 0301 	sbc.w	r3, r3, r1
 8004ed6:	617b      	str	r3, [r7, #20]
 8004ed8:	f04f 0200 	mov.w	r2, #0
 8004edc:	f04f 0300 	mov.w	r3, #0
 8004ee0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ee4:	4659      	mov	r1, fp
 8004ee6:	018b      	lsls	r3, r1, #6
 8004ee8:	4651      	mov	r1, sl
 8004eea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004eee:	4651      	mov	r1, sl
 8004ef0:	018a      	lsls	r2, r1, #6
 8004ef2:	4651      	mov	r1, sl
 8004ef4:	ebb2 0801 	subs.w	r8, r2, r1
 8004ef8:	4659      	mov	r1, fp
 8004efa:	eb63 0901 	sbc.w	r9, r3, r1
 8004efe:	f04f 0200 	mov.w	r2, #0
 8004f02:	f04f 0300 	mov.w	r3, #0
 8004f06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f12:	4690      	mov	r8, r2
 8004f14:	4699      	mov	r9, r3
 8004f16:	4623      	mov	r3, r4
 8004f18:	eb18 0303 	adds.w	r3, r8, r3
 8004f1c:	60bb      	str	r3, [r7, #8]
 8004f1e:	462b      	mov	r3, r5
 8004f20:	eb49 0303 	adc.w	r3, r9, r3
 8004f24:	60fb      	str	r3, [r7, #12]
 8004f26:	f04f 0200 	mov.w	r2, #0
 8004f2a:	f04f 0300 	mov.w	r3, #0
 8004f2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f32:	4629      	mov	r1, r5
 8004f34:	024b      	lsls	r3, r1, #9
 8004f36:	4621      	mov	r1, r4
 8004f38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f3c:	4621      	mov	r1, r4
 8004f3e:	024a      	lsls	r2, r1, #9
 8004f40:	4610      	mov	r0, r2
 8004f42:	4619      	mov	r1, r3
 8004f44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f46:	2200      	movs	r2, #0
 8004f48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004f50:	f7fb fe9a 	bl	8000c88 <__aeabi_uldivmod>
 8004f54:	4602      	mov	r2, r0
 8004f56:	460b      	mov	r3, r1
 8004f58:	4613      	mov	r3, r2
 8004f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f5c:	e058      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f5e:	4b38      	ldr	r3, [pc, #224]	@ (8005040 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	099b      	lsrs	r3, r3, #6
 8004f64:	2200      	movs	r2, #0
 8004f66:	4618      	mov	r0, r3
 8004f68:	4611      	mov	r1, r2
 8004f6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f6e:	623b      	str	r3, [r7, #32]
 8004f70:	2300      	movs	r3, #0
 8004f72:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004f78:	4642      	mov	r2, r8
 8004f7a:	464b      	mov	r3, r9
 8004f7c:	f04f 0000 	mov.w	r0, #0
 8004f80:	f04f 0100 	mov.w	r1, #0
 8004f84:	0159      	lsls	r1, r3, #5
 8004f86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f8a:	0150      	lsls	r0, r2, #5
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	460b      	mov	r3, r1
 8004f90:	4641      	mov	r1, r8
 8004f92:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f96:	4649      	mov	r1, r9
 8004f98:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f9c:	f04f 0200 	mov.w	r2, #0
 8004fa0:	f04f 0300 	mov.w	r3, #0
 8004fa4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004fa8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004fac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004fb0:	ebb2 040a 	subs.w	r4, r2, sl
 8004fb4:	eb63 050b 	sbc.w	r5, r3, fp
 8004fb8:	f04f 0200 	mov.w	r2, #0
 8004fbc:	f04f 0300 	mov.w	r3, #0
 8004fc0:	00eb      	lsls	r3, r5, #3
 8004fc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fc6:	00e2      	lsls	r2, r4, #3
 8004fc8:	4614      	mov	r4, r2
 8004fca:	461d      	mov	r5, r3
 8004fcc:	4643      	mov	r3, r8
 8004fce:	18e3      	adds	r3, r4, r3
 8004fd0:	603b      	str	r3, [r7, #0]
 8004fd2:	464b      	mov	r3, r9
 8004fd4:	eb45 0303 	adc.w	r3, r5, r3
 8004fd8:	607b      	str	r3, [r7, #4]
 8004fda:	f04f 0200 	mov.w	r2, #0
 8004fde:	f04f 0300 	mov.w	r3, #0
 8004fe2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004fe6:	4629      	mov	r1, r5
 8004fe8:	028b      	lsls	r3, r1, #10
 8004fea:	4621      	mov	r1, r4
 8004fec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ff0:	4621      	mov	r1, r4
 8004ff2:	028a      	lsls	r2, r1, #10
 8004ff4:	4610      	mov	r0, r2
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	61bb      	str	r3, [r7, #24]
 8004ffe:	61fa      	str	r2, [r7, #28]
 8005000:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005004:	f7fb fe40 	bl	8000c88 <__aeabi_uldivmod>
 8005008:	4602      	mov	r2, r0
 800500a:	460b      	mov	r3, r1
 800500c:	4613      	mov	r3, r2
 800500e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005010:	4b0b      	ldr	r3, [pc, #44]	@ (8005040 <HAL_RCC_GetSysClockFreq+0x200>)
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	0c1b      	lsrs	r3, r3, #16
 8005016:	f003 0303 	and.w	r3, r3, #3
 800501a:	3301      	adds	r3, #1
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005020:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005022:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005024:	fbb2 f3f3 	udiv	r3, r2, r3
 8005028:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800502a:	e002      	b.n	8005032 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800502c:	4b05      	ldr	r3, [pc, #20]	@ (8005044 <HAL_RCC_GetSysClockFreq+0x204>)
 800502e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005030:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005034:	4618      	mov	r0, r3
 8005036:	3750      	adds	r7, #80	@ 0x50
 8005038:	46bd      	mov	sp, r7
 800503a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800503e:	bf00      	nop
 8005040:	40023800 	.word	0x40023800
 8005044:	00f42400 	.word	0x00f42400
 8005048:	007a1200 	.word	0x007a1200

0800504c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800504c:	b480      	push	{r7}
 800504e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005050:	4b03      	ldr	r3, [pc, #12]	@ (8005060 <HAL_RCC_GetHCLKFreq+0x14>)
 8005052:	681b      	ldr	r3, [r3, #0]
}
 8005054:	4618      	mov	r0, r3
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	20000010 	.word	0x20000010

08005064 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005068:	f7ff fff0 	bl	800504c <HAL_RCC_GetHCLKFreq>
 800506c:	4602      	mov	r2, r0
 800506e:	4b05      	ldr	r3, [pc, #20]	@ (8005084 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	0a9b      	lsrs	r3, r3, #10
 8005074:	f003 0307 	and.w	r3, r3, #7
 8005078:	4903      	ldr	r1, [pc, #12]	@ (8005088 <HAL_RCC_GetPCLK1Freq+0x24>)
 800507a:	5ccb      	ldrb	r3, [r1, r3]
 800507c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005080:	4618      	mov	r0, r3
 8005082:	bd80      	pop	{r7, pc}
 8005084:	40023800 	.word	0x40023800
 8005088:	0800e668 	.word	0x0800e668

0800508c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005090:	f7ff ffdc 	bl	800504c <HAL_RCC_GetHCLKFreq>
 8005094:	4602      	mov	r2, r0
 8005096:	4b05      	ldr	r3, [pc, #20]	@ (80050ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	0b5b      	lsrs	r3, r3, #13
 800509c:	f003 0307 	and.w	r3, r3, #7
 80050a0:	4903      	ldr	r1, [pc, #12]	@ (80050b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050a2:	5ccb      	ldrb	r3, [r1, r3]
 80050a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	40023800 	.word	0x40023800
 80050b0:	0800e668 	.word	0x0800e668

080050b4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	220f      	movs	r2, #15
 80050c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80050c4:	4b12      	ldr	r3, [pc, #72]	@ (8005110 <HAL_RCC_GetClockConfig+0x5c>)
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	f003 0203 	and.w	r2, r3, #3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80050d0:	4b0f      	ldr	r3, [pc, #60]	@ (8005110 <HAL_RCC_GetClockConfig+0x5c>)
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80050dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005110 <HAL_RCC_GetClockConfig+0x5c>)
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80050e8:	4b09      	ldr	r3, [pc, #36]	@ (8005110 <HAL_RCC_GetClockConfig+0x5c>)
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	08db      	lsrs	r3, r3, #3
 80050ee:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80050f6:	4b07      	ldr	r3, [pc, #28]	@ (8005114 <HAL_RCC_GetClockConfig+0x60>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0207 	and.w	r2, r3, #7
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	601a      	str	r2, [r3, #0]
}
 8005102:	bf00      	nop
 8005104:	370c      	adds	r7, #12
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	40023800 	.word	0x40023800
 8005114:	40023c00 	.word	0x40023c00

08005118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b082      	sub	sp, #8
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e041      	b.n	80051ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b00      	cmp	r3, #0
 8005134:	d106      	bne.n	8005144 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f839 	bl	80051b6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2202      	movs	r2, #2
 8005148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	3304      	adds	r3, #4
 8005154:	4619      	mov	r1, r3
 8005156:	4610      	mov	r0, r2
 8005158:	f000 f9c0 	bl	80054dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3708      	adds	r7, #8
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}

080051b6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b083      	sub	sp, #12
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80051be:	bf00      	nop
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
	...

080051cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d001      	beq.n	80051e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e04e      	b.n	8005282 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68da      	ldr	r2, [r3, #12]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f042 0201 	orr.w	r2, r2, #1
 80051fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a23      	ldr	r2, [pc, #140]	@ (8005290 <HAL_TIM_Base_Start_IT+0xc4>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d022      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800520e:	d01d      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a1f      	ldr	r2, [pc, #124]	@ (8005294 <HAL_TIM_Base_Start_IT+0xc8>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d018      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a1e      	ldr	r2, [pc, #120]	@ (8005298 <HAL_TIM_Base_Start_IT+0xcc>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d013      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a1c      	ldr	r2, [pc, #112]	@ (800529c <HAL_TIM_Base_Start_IT+0xd0>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d00e      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a1b      	ldr	r2, [pc, #108]	@ (80052a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d009      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a19      	ldr	r2, [pc, #100]	@ (80052a4 <HAL_TIM_Base_Start_IT+0xd8>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d004      	beq.n	800524c <HAL_TIM_Base_Start_IT+0x80>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a18      	ldr	r2, [pc, #96]	@ (80052a8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d111      	bne.n	8005270 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f003 0307 	and.w	r3, r3, #7
 8005256:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2b06      	cmp	r3, #6
 800525c:	d010      	beq.n	8005280 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f042 0201 	orr.w	r2, r2, #1
 800526c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800526e:	e007      	b.n	8005280 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f042 0201 	orr.w	r2, r2, #1
 800527e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3714      	adds	r7, #20
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	40010000 	.word	0x40010000
 8005294:	40000400 	.word	0x40000400
 8005298:	40000800 	.word	0x40000800
 800529c:	40000c00 	.word	0x40000c00
 80052a0:	40010400 	.word	0x40010400
 80052a4:	40014000 	.word	0x40014000
 80052a8:	40001800 	.word	0x40001800

080052ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d020      	beq.n	8005310 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	f003 0302 	and.w	r3, r3, #2
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d01b      	beq.n	8005310 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f06f 0202 	mvn.w	r2, #2
 80052e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2201      	movs	r2, #1
 80052e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	f003 0303 	and.w	r3, r3, #3
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d003      	beq.n	80052fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f8d2 	bl	80054a0 <HAL_TIM_IC_CaptureCallback>
 80052fc:	e005      	b.n	800530a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 f8c4 	bl	800548c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f000 f8d5 	bl	80054b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	f003 0304 	and.w	r3, r3, #4
 8005316:	2b00      	cmp	r3, #0
 8005318:	d020      	beq.n	800535c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f003 0304 	and.w	r3, r3, #4
 8005320:	2b00      	cmp	r3, #0
 8005322:	d01b      	beq.n	800535c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f06f 0204 	mvn.w	r2, #4
 800532c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2202      	movs	r2, #2
 8005332:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800533e:	2b00      	cmp	r3, #0
 8005340:	d003      	beq.n	800534a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f8ac 	bl	80054a0 <HAL_TIM_IC_CaptureCallback>
 8005348:	e005      	b.n	8005356 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 f89e 	bl	800548c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f000 f8af 	bl	80054b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	f003 0308 	and.w	r3, r3, #8
 8005362:	2b00      	cmp	r3, #0
 8005364:	d020      	beq.n	80053a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f003 0308 	and.w	r3, r3, #8
 800536c:	2b00      	cmp	r3, #0
 800536e:	d01b      	beq.n	80053a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f06f 0208 	mvn.w	r2, #8
 8005378:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2204      	movs	r2, #4
 800537e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	69db      	ldr	r3, [r3, #28]
 8005386:	f003 0303 	and.w	r3, r3, #3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d003      	beq.n	8005396 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 f886 	bl	80054a0 <HAL_TIM_IC_CaptureCallback>
 8005394:	e005      	b.n	80053a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 f878 	bl	800548c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f889 	bl	80054b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	f003 0310 	and.w	r3, r3, #16
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d020      	beq.n	80053f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f003 0310 	and.w	r3, r3, #16
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d01b      	beq.n	80053f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f06f 0210 	mvn.w	r2, #16
 80053c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2208      	movs	r2, #8
 80053ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	69db      	ldr	r3, [r3, #28]
 80053d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d003      	beq.n	80053e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f860 	bl	80054a0 <HAL_TIM_IC_CaptureCallback>
 80053e0:	e005      	b.n	80053ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 f852 	bl	800548c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 f863 	bl	80054b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00c      	beq.n	8005418 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f003 0301 	and.w	r3, r3, #1
 8005404:	2b00      	cmp	r3, #0
 8005406:	d007      	beq.n	8005418 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f06f 0201 	mvn.w	r2, #1
 8005410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f7fc fce8 	bl	8001de8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00c      	beq.n	800543c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005428:	2b00      	cmp	r3, #0
 800542a:	d007      	beq.n	800543c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f900 	bl	800563c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00c      	beq.n	8005460 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800544c:	2b00      	cmp	r3, #0
 800544e:	d007      	beq.n	8005460 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 f834 	bl	80054c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	f003 0320 	and.w	r3, r3, #32
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00c      	beq.n	8005484 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f003 0320 	and.w	r3, r3, #32
 8005470:	2b00      	cmp	r3, #0
 8005472:	d007      	beq.n	8005484 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f06f 0220 	mvn.w	r2, #32
 800547c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 f8d2 	bl	8005628 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005484:	bf00      	nop
 8005486:	3710      	adds	r7, #16
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800548c:	b480      	push	{r7}
 800548e:	b083      	sub	sp, #12
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054d0:	bf00      	nop
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054dc:	b480      	push	{r7}
 80054de:	b085      	sub	sp, #20
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a43      	ldr	r2, [pc, #268]	@ (80055fc <TIM_Base_SetConfig+0x120>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d013      	beq.n	800551c <TIM_Base_SetConfig+0x40>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054fa:	d00f      	beq.n	800551c <TIM_Base_SetConfig+0x40>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a40      	ldr	r2, [pc, #256]	@ (8005600 <TIM_Base_SetConfig+0x124>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d00b      	beq.n	800551c <TIM_Base_SetConfig+0x40>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a3f      	ldr	r2, [pc, #252]	@ (8005604 <TIM_Base_SetConfig+0x128>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d007      	beq.n	800551c <TIM_Base_SetConfig+0x40>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a3e      	ldr	r2, [pc, #248]	@ (8005608 <TIM_Base_SetConfig+0x12c>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d003      	beq.n	800551c <TIM_Base_SetConfig+0x40>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a3d      	ldr	r2, [pc, #244]	@ (800560c <TIM_Base_SetConfig+0x130>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d108      	bne.n	800552e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	4313      	orrs	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a32      	ldr	r2, [pc, #200]	@ (80055fc <TIM_Base_SetConfig+0x120>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d02b      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800553c:	d027      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a2f      	ldr	r2, [pc, #188]	@ (8005600 <TIM_Base_SetConfig+0x124>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d023      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a2e      	ldr	r2, [pc, #184]	@ (8005604 <TIM_Base_SetConfig+0x128>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d01f      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a2d      	ldr	r2, [pc, #180]	@ (8005608 <TIM_Base_SetConfig+0x12c>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d01b      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a2c      	ldr	r2, [pc, #176]	@ (800560c <TIM_Base_SetConfig+0x130>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d017      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a2b      	ldr	r2, [pc, #172]	@ (8005610 <TIM_Base_SetConfig+0x134>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d013      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a2a      	ldr	r2, [pc, #168]	@ (8005614 <TIM_Base_SetConfig+0x138>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d00f      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a29      	ldr	r2, [pc, #164]	@ (8005618 <TIM_Base_SetConfig+0x13c>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d00b      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a28      	ldr	r2, [pc, #160]	@ (800561c <TIM_Base_SetConfig+0x140>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d007      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a27      	ldr	r2, [pc, #156]	@ (8005620 <TIM_Base_SetConfig+0x144>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d003      	beq.n	800558e <TIM_Base_SetConfig+0xb2>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a26      	ldr	r2, [pc, #152]	@ (8005624 <TIM_Base_SetConfig+0x148>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d108      	bne.n	80055a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005594:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	4313      	orrs	r3, r2
 800559e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	689a      	ldr	r2, [r3, #8]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a0e      	ldr	r2, [pc, #56]	@ (80055fc <TIM_Base_SetConfig+0x120>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d003      	beq.n	80055ce <TIM_Base_SetConfig+0xf2>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a10      	ldr	r2, [pc, #64]	@ (800560c <TIM_Base_SetConfig+0x130>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d103      	bne.n	80055d6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	691a      	ldr	r2, [r3, #16]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f043 0204 	orr.w	r2, r3, #4
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2201      	movs	r2, #1
 80055e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	601a      	str	r2, [r3, #0]
}
 80055ee:	bf00      	nop
 80055f0:	3714      	adds	r7, #20
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	40010000 	.word	0x40010000
 8005600:	40000400 	.word	0x40000400
 8005604:	40000800 	.word	0x40000800
 8005608:	40000c00 	.word	0x40000c00
 800560c:	40010400 	.word	0x40010400
 8005610:	40014000 	.word	0x40014000
 8005614:	40014400 	.word	0x40014400
 8005618:	40014800 	.word	0x40014800
 800561c:	40001800 	.word	0x40001800
 8005620:	40001c00 	.word	0x40001c00
 8005624:	40002000 	.word	0x40002000

08005628 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d101      	bne.n	8005662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e042      	b.n	80056e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005668:	b2db      	uxtb	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d106      	bne.n	800567c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f7fc fd04 	bl	8002084 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2224      	movs	r2, #36	@ 0x24
 8005680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68da      	ldr	r2, [r3, #12]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005692:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 fc99 	bl	8005fcc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	691a      	ldr	r2, [r3, #16]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	695a      	ldr	r2, [r3, #20]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68da      	ldr	r2, [r3, #12]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2220      	movs	r2, #32
 80056d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80056e6:	2300      	movs	r3, #0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3708      	adds	r7, #8
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b0ba      	sub	sp, #232	@ 0xe8
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005716:	2300      	movs	r3, #0
 8005718:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800571c:	2300      	movs	r3, #0
 800571e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005726:	f003 030f 	and.w	r3, r3, #15
 800572a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800572e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005732:	2b00      	cmp	r3, #0
 8005734:	d10f      	bne.n	8005756 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800573a:	f003 0320 	and.w	r3, r3, #32
 800573e:	2b00      	cmp	r3, #0
 8005740:	d009      	beq.n	8005756 <HAL_UART_IRQHandler+0x66>
 8005742:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005746:	f003 0320 	and.w	r3, r3, #32
 800574a:	2b00      	cmp	r3, #0
 800574c:	d003      	beq.n	8005756 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 fb7e 	bl	8005e50 <UART_Receive_IT>
      return;
 8005754:	e273      	b.n	8005c3e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005756:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800575a:	2b00      	cmp	r3, #0
 800575c:	f000 80de 	beq.w	800591c <HAL_UART_IRQHandler+0x22c>
 8005760:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005764:	f003 0301 	and.w	r3, r3, #1
 8005768:	2b00      	cmp	r3, #0
 800576a:	d106      	bne.n	800577a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800576c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005770:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005774:	2b00      	cmp	r3, #0
 8005776:	f000 80d1 	beq.w	800591c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800577a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00b      	beq.n	800579e <HAL_UART_IRQHandler+0xae>
 8005786:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800578a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800578e:	2b00      	cmp	r3, #0
 8005790:	d005      	beq.n	800579e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005796:	f043 0201 	orr.w	r2, r3, #1
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800579e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057a2:	f003 0304 	and.w	r3, r3, #4
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00b      	beq.n	80057c2 <HAL_UART_IRQHandler+0xd2>
 80057aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d005      	beq.n	80057c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ba:	f043 0202 	orr.w	r2, r3, #2
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057c6:	f003 0302 	and.w	r3, r3, #2
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00b      	beq.n	80057e6 <HAL_UART_IRQHandler+0xf6>
 80057ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057d2:	f003 0301 	and.w	r3, r3, #1
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057de:	f043 0204 	orr.w	r2, r3, #4
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80057e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057ea:	f003 0308 	and.w	r3, r3, #8
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d011      	beq.n	8005816 <HAL_UART_IRQHandler+0x126>
 80057f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057f6:	f003 0320 	and.w	r3, r3, #32
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d105      	bne.n	800580a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80057fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	2b00      	cmp	r3, #0
 8005808:	d005      	beq.n	8005816 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800580e:	f043 0208 	orr.w	r2, r3, #8
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800581a:	2b00      	cmp	r3, #0
 800581c:	f000 820a 	beq.w	8005c34 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005824:	f003 0320 	and.w	r3, r3, #32
 8005828:	2b00      	cmp	r3, #0
 800582a:	d008      	beq.n	800583e <HAL_UART_IRQHandler+0x14e>
 800582c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005830:	f003 0320 	and.w	r3, r3, #32
 8005834:	2b00      	cmp	r3, #0
 8005836:	d002      	beq.n	800583e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 fb09 	bl	8005e50 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	695b      	ldr	r3, [r3, #20]
 8005844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005848:	2b40      	cmp	r3, #64	@ 0x40
 800584a:	bf0c      	ite	eq
 800584c:	2301      	moveq	r3, #1
 800584e:	2300      	movne	r3, #0
 8005850:	b2db      	uxtb	r3, r3
 8005852:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800585a:	f003 0308 	and.w	r3, r3, #8
 800585e:	2b00      	cmp	r3, #0
 8005860:	d103      	bne.n	800586a <HAL_UART_IRQHandler+0x17a>
 8005862:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005866:	2b00      	cmp	r3, #0
 8005868:	d04f      	beq.n	800590a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 fa14 	bl	8005c98 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800587a:	2b40      	cmp	r3, #64	@ 0x40
 800587c:	d141      	bne.n	8005902 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	3314      	adds	r3, #20
 8005884:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005888:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800588c:	e853 3f00 	ldrex	r3, [r3]
 8005890:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005894:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005898:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800589c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	3314      	adds	r3, #20
 80058a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80058aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80058ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80058b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80058ba:	e841 2300 	strex	r3, r2, [r1]
 80058be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80058c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1d9      	bne.n	800587e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d013      	beq.n	80058fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058d6:	4a8a      	ldr	r2, [pc, #552]	@ (8005b00 <HAL_UART_IRQHandler+0x410>)
 80058d8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058de:	4618      	mov	r0, r3
 80058e0:	f7fc ff68 	bl	80027b4 <HAL_DMA_Abort_IT>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d016      	beq.n	8005918 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80058f4:	4610      	mov	r0, r2
 80058f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058f8:	e00e      	b.n	8005918 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 f9b6 	bl	8005c6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005900:	e00a      	b.n	8005918 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 f9b2 	bl	8005c6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005908:	e006      	b.n	8005918 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 f9ae 	bl	8005c6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005916:	e18d      	b.n	8005c34 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005918:	bf00      	nop
    return;
 800591a:	e18b      	b.n	8005c34 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005920:	2b01      	cmp	r3, #1
 8005922:	f040 8167 	bne.w	8005bf4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800592a:	f003 0310 	and.w	r3, r3, #16
 800592e:	2b00      	cmp	r3, #0
 8005930:	f000 8160 	beq.w	8005bf4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005938:	f003 0310 	and.w	r3, r3, #16
 800593c:	2b00      	cmp	r3, #0
 800593e:	f000 8159 	beq.w	8005bf4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005942:	2300      	movs	r3, #0
 8005944:	60bb      	str	r3, [r7, #8]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	60bb      	str	r3, [r7, #8]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	60bb      	str	r3, [r7, #8]
 8005956:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	695b      	ldr	r3, [r3, #20]
 800595e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005962:	2b40      	cmp	r3, #64	@ 0x40
 8005964:	f040 80ce 	bne.w	8005b04 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005974:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 80a9 	beq.w	8005ad0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005982:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005986:	429a      	cmp	r2, r3
 8005988:	f080 80a2 	bcs.w	8005ad0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005992:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005998:	69db      	ldr	r3, [r3, #28]
 800599a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800599e:	f000 8088 	beq.w	8005ab2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	330c      	adds	r3, #12
 80059a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059b0:	e853 3f00 	ldrex	r3, [r3]
 80059b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80059b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80059bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	330c      	adds	r3, #12
 80059ca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80059ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80059d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80059da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80059de:	e841 2300 	strex	r3, r2, [r1]
 80059e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80059e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d1d9      	bne.n	80059a2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	3314      	adds	r3, #20
 80059f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80059f8:	e853 3f00 	ldrex	r3, [r3]
 80059fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80059fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a00:	f023 0301 	bic.w	r3, r3, #1
 8005a04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	3314      	adds	r3, #20
 8005a0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005a12:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005a16:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a18:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005a1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005a1e:	e841 2300 	strex	r3, r2, [r1]
 8005a22:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005a24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1e1      	bne.n	80059ee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	3314      	adds	r3, #20
 8005a30:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a34:	e853 3f00 	ldrex	r3, [r3]
 8005a38:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005a3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	3314      	adds	r3, #20
 8005a4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005a4e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005a50:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a52:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005a54:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005a56:	e841 2300 	strex	r3, r2, [r1]
 8005a5a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005a5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1e3      	bne.n	8005a2a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2220      	movs	r2, #32
 8005a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	330c      	adds	r3, #12
 8005a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a7a:	e853 3f00 	ldrex	r3, [r3]
 8005a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005a80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a82:	f023 0310 	bic.w	r3, r3, #16
 8005a86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	330c      	adds	r3, #12
 8005a90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005a94:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005a96:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a9a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005a9c:	e841 2300 	strex	r3, r2, [r1]
 8005aa0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005aa2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1e3      	bne.n	8005a70 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7fc fe11 	bl	80026d4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2202      	movs	r2, #2
 8005ab6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 f8d9 	bl	8005c80 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005ace:	e0b3      	b.n	8005c38 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ad4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	f040 80ad 	bne.w	8005c38 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae2:	69db      	ldr	r3, [r3, #28]
 8005ae4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ae8:	f040 80a6 	bne.w	8005c38 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2202      	movs	r2, #2
 8005af0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005af6:	4619      	mov	r1, r3
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 f8c1 	bl	8005c80 <HAL_UARTEx_RxEventCallback>
      return;
 8005afe:	e09b      	b.n	8005c38 <HAL_UART_IRQHandler+0x548>
 8005b00:	08005d5f 	.word	0x08005d5f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	f000 808e 	beq.w	8005c3c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005b20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	f000 8089 	beq.w	8005c3c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	330c      	adds	r3, #12
 8005b30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b34:	e853 3f00 	ldrex	r3, [r3]
 8005b38:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b40:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	330c      	adds	r3, #12
 8005b4a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005b4e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005b50:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b52:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b56:	e841 2300 	strex	r3, r2, [r1]
 8005b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1e3      	bne.n	8005b2a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	3314      	adds	r3, #20
 8005b68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6c:	e853 3f00 	ldrex	r3, [r3]
 8005b70:	623b      	str	r3, [r7, #32]
   return(result);
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	f023 0301 	bic.w	r3, r3, #1
 8005b78:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	3314      	adds	r3, #20
 8005b82:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005b86:	633a      	str	r2, [r7, #48]	@ 0x30
 8005b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b8e:	e841 2300 	strex	r3, r2, [r1]
 8005b92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1e3      	bne.n	8005b62 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2220      	movs	r2, #32
 8005b9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	330c      	adds	r3, #12
 8005bae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	e853 3f00 	ldrex	r3, [r3]
 8005bb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f023 0310 	bic.w	r3, r3, #16
 8005bbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	330c      	adds	r3, #12
 8005bc8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005bcc:	61fa      	str	r2, [r7, #28]
 8005bce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd0:	69b9      	ldr	r1, [r7, #24]
 8005bd2:	69fa      	ldr	r2, [r7, #28]
 8005bd4:	e841 2300 	strex	r3, r2, [r1]
 8005bd8:	617b      	str	r3, [r7, #20]
   return(result);
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d1e3      	bne.n	8005ba8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2202      	movs	r2, #2
 8005be4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005be6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005bea:	4619      	mov	r1, r3
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 f847 	bl	8005c80 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005bf2:	e023      	b.n	8005c3c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005bf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d009      	beq.n	8005c14 <HAL_UART_IRQHandler+0x524>
 8005c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d003      	beq.n	8005c14 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f8b7 	bl	8005d80 <UART_Transmit_IT>
    return;
 8005c12:	e014      	b.n	8005c3e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d00e      	beq.n	8005c3e <HAL_UART_IRQHandler+0x54e>
 8005c20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d008      	beq.n	8005c3e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 f8f7 	bl	8005e20 <UART_EndTransmit_IT>
    return;
 8005c32:	e004      	b.n	8005c3e <HAL_UART_IRQHandler+0x54e>
    return;
 8005c34:	bf00      	nop
 8005c36:	e002      	b.n	8005c3e <HAL_UART_IRQHandler+0x54e>
      return;
 8005c38:	bf00      	nop
 8005c3a:	e000      	b.n	8005c3e <HAL_UART_IRQHandler+0x54e>
      return;
 8005c3c:	bf00      	nop
  }
}
 8005c3e:	37e8      	adds	r7, #232	@ 0xe8
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}

08005c44 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005c60:	bf00      	nop
 8005c62:	370c      	adds	r7, #12
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	460b      	mov	r3, r1
 8005c8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr

08005c98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b095      	sub	sp, #84	@ 0x54
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	330c      	adds	r3, #12
 8005ca6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005caa:	e853 3f00 	ldrex	r3, [r3]
 8005cae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	330c      	adds	r3, #12
 8005cbe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005cc0:	643a      	str	r2, [r7, #64]	@ 0x40
 8005cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cc6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cc8:	e841 2300 	strex	r3, r2, [r1]
 8005ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1e5      	bne.n	8005ca0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	3314      	adds	r3, #20
 8005cda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cdc:	6a3b      	ldr	r3, [r7, #32]
 8005cde:	e853 3f00 	ldrex	r3, [r3]
 8005ce2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ce4:	69fb      	ldr	r3, [r7, #28]
 8005ce6:	f023 0301 	bic.w	r3, r3, #1
 8005cea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	3314      	adds	r3, #20
 8005cf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cfc:	e841 2300 	strex	r3, r2, [r1]
 8005d00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d1e5      	bne.n	8005cd4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d119      	bne.n	8005d44 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	330c      	adds	r3, #12
 8005d16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	e853 3f00 	ldrex	r3, [r3]
 8005d1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f023 0310 	bic.w	r3, r3, #16
 8005d26:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	330c      	adds	r3, #12
 8005d2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d30:	61ba      	str	r2, [r7, #24]
 8005d32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d34:	6979      	ldr	r1, [r7, #20]
 8005d36:	69ba      	ldr	r2, [r7, #24]
 8005d38:	e841 2300 	strex	r3, r2, [r1]
 8005d3c:	613b      	str	r3, [r7, #16]
   return(result);
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d1e5      	bne.n	8005d10 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2220      	movs	r2, #32
 8005d48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005d52:	bf00      	nop
 8005d54:	3754      	adds	r7, #84	@ 0x54
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d5e:	b580      	push	{r7, lr}
 8005d60:	b084      	sub	sp, #16
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d6a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d72:	68f8      	ldr	r0, [r7, #12]
 8005d74:	f7ff ff7a 	bl	8005c6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d78:	bf00      	nop
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b085      	sub	sp, #20
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	2b21      	cmp	r3, #33	@ 0x21
 8005d92:	d13e      	bne.n	8005e12 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d9c:	d114      	bne.n	8005dc8 <UART_Transmit_IT+0x48>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d110      	bne.n	8005dc8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	881b      	ldrh	r3, [r3, #0]
 8005db0:	461a      	mov	r2, r3
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005dba:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	1c9a      	adds	r2, r3, #2
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	621a      	str	r2, [r3, #32]
 8005dc6:	e008      	b.n	8005dda <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	1c59      	adds	r1, r3, #1
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	6211      	str	r1, [r2, #32]
 8005dd2:	781a      	ldrb	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	3b01      	subs	r3, #1
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	4619      	mov	r1, r3
 8005de8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d10f      	bne.n	8005e0e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68da      	ldr	r2, [r3, #12]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005dfc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	68da      	ldr	r2, [r3, #12]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e0c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	e000      	b.n	8005e14 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005e12:	2302      	movs	r3, #2
  }
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3714      	adds	r7, #20
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr

08005e20 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68da      	ldr	r2, [r3, #12]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e36:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f7ff feff 	bl	8005c44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005e46:	2300      	movs	r3, #0
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3708      	adds	r7, #8
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}

08005e50 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b08c      	sub	sp, #48	@ 0x30
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	2b22      	cmp	r3, #34	@ 0x22
 8005e6a:	f040 80aa 	bne.w	8005fc2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e76:	d115      	bne.n	8005ea4 <UART_Receive_IT+0x54>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	691b      	ldr	r3, [r3, #16]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d111      	bne.n	8005ea4 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e84:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e92:	b29a      	uxth	r2, r3
 8005e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e96:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e9c:	1c9a      	adds	r2, r3, #2
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ea2:	e024      	b.n	8005eee <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eb2:	d007      	beq.n	8005ec4 <UART_Receive_IT+0x74>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10a      	bne.n	8005ed2 <UART_Receive_IT+0x82>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	691b      	ldr	r3, [r3, #16]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d106      	bne.n	8005ed2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	b2da      	uxtb	r2, r3
 8005ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ece:	701a      	strb	r2, [r3, #0]
 8005ed0:	e008      	b.n	8005ee4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ede:	b2da      	uxtb	r2, r3
 8005ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ee2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee8:	1c5a      	adds	r2, r3, #1
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	3b01      	subs	r3, #1
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	4619      	mov	r1, r3
 8005efc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d15d      	bne.n	8005fbe <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	68da      	ldr	r2, [r3, #12]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f022 0220 	bic.w	r2, r2, #32
 8005f10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68da      	ldr	r2, [r3, #12]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f20:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	695a      	ldr	r2, [r3, #20]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f022 0201 	bic.w	r2, r2, #1
 8005f30:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2220      	movs	r2, #32
 8005f36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d135      	bne.n	8005fb4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	330c      	adds	r3, #12
 8005f54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	e853 3f00 	ldrex	r3, [r3]
 8005f5c:	613b      	str	r3, [r7, #16]
   return(result);
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	f023 0310 	bic.w	r3, r3, #16
 8005f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	330c      	adds	r3, #12
 8005f6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f6e:	623a      	str	r2, [r7, #32]
 8005f70:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f72:	69f9      	ldr	r1, [r7, #28]
 8005f74:	6a3a      	ldr	r2, [r7, #32]
 8005f76:	e841 2300 	strex	r3, r2, [r1]
 8005f7a:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d1e5      	bne.n	8005f4e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0310 	and.w	r3, r3, #16
 8005f8c:	2b10      	cmp	r3, #16
 8005f8e:	d10a      	bne.n	8005fa6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f90:	2300      	movs	r3, #0
 8005f92:	60fb      	str	r3, [r7, #12]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	60fb      	str	r3, [r7, #12]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	60fb      	str	r3, [r7, #12]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005faa:	4619      	mov	r1, r3
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f7ff fe67 	bl	8005c80 <HAL_UARTEx_RxEventCallback>
 8005fb2:	e002      	b.n	8005fba <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f7ff fe4f 	bl	8005c58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	e002      	b.n	8005fc4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	e000      	b.n	8005fc4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005fc2:	2302      	movs	r3, #2
  }
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3730      	adds	r7, #48	@ 0x30
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fd0:	b0c0      	sub	sp, #256	@ 0x100
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe8:	68d9      	ldr	r1, [r3, #12]
 8005fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	ea40 0301 	orr.w	r3, r0, r1
 8005ff4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ffa:	689a      	ldr	r2, [r3, #8]
 8005ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	431a      	orrs	r2, r3
 8006004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006008:	695b      	ldr	r3, [r3, #20]
 800600a:	431a      	orrs	r2, r3
 800600c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	4313      	orrs	r3, r2
 8006014:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006024:	f021 010c 	bic.w	r1, r1, #12
 8006028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006032:	430b      	orrs	r3, r1
 8006034:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	695b      	ldr	r3, [r3, #20]
 800603e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006046:	6999      	ldr	r1, [r3, #24]
 8006048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	ea40 0301 	orr.w	r3, r0, r1
 8006052:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	4b8f      	ldr	r3, [pc, #572]	@ (8006298 <UART_SetConfig+0x2cc>)
 800605c:	429a      	cmp	r2, r3
 800605e:	d005      	beq.n	800606c <UART_SetConfig+0xa0>
 8006060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	4b8d      	ldr	r3, [pc, #564]	@ (800629c <UART_SetConfig+0x2d0>)
 8006068:	429a      	cmp	r2, r3
 800606a:	d104      	bne.n	8006076 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800606c:	f7ff f80e 	bl	800508c <HAL_RCC_GetPCLK2Freq>
 8006070:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006074:	e003      	b.n	800607e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006076:	f7fe fff5 	bl	8005064 <HAL_RCC_GetPCLK1Freq>
 800607a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800607e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006082:	69db      	ldr	r3, [r3, #28]
 8006084:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006088:	f040 810c 	bne.w	80062a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800608c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006090:	2200      	movs	r2, #0
 8006092:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006096:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800609a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800609e:	4622      	mov	r2, r4
 80060a0:	462b      	mov	r3, r5
 80060a2:	1891      	adds	r1, r2, r2
 80060a4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80060a6:	415b      	adcs	r3, r3
 80060a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80060aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80060ae:	4621      	mov	r1, r4
 80060b0:	eb12 0801 	adds.w	r8, r2, r1
 80060b4:	4629      	mov	r1, r5
 80060b6:	eb43 0901 	adc.w	r9, r3, r1
 80060ba:	f04f 0200 	mov.w	r2, #0
 80060be:	f04f 0300 	mov.w	r3, #0
 80060c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80060c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80060ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80060ce:	4690      	mov	r8, r2
 80060d0:	4699      	mov	r9, r3
 80060d2:	4623      	mov	r3, r4
 80060d4:	eb18 0303 	adds.w	r3, r8, r3
 80060d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80060dc:	462b      	mov	r3, r5
 80060de:	eb49 0303 	adc.w	r3, r9, r3
 80060e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80060e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80060f2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80060f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80060fa:	460b      	mov	r3, r1
 80060fc:	18db      	adds	r3, r3, r3
 80060fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8006100:	4613      	mov	r3, r2
 8006102:	eb42 0303 	adc.w	r3, r2, r3
 8006106:	657b      	str	r3, [r7, #84]	@ 0x54
 8006108:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800610c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006110:	f7fa fdba 	bl	8000c88 <__aeabi_uldivmod>
 8006114:	4602      	mov	r2, r0
 8006116:	460b      	mov	r3, r1
 8006118:	4b61      	ldr	r3, [pc, #388]	@ (80062a0 <UART_SetConfig+0x2d4>)
 800611a:	fba3 2302 	umull	r2, r3, r3, r2
 800611e:	095b      	lsrs	r3, r3, #5
 8006120:	011c      	lsls	r4, r3, #4
 8006122:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006126:	2200      	movs	r2, #0
 8006128:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800612c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006130:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006134:	4642      	mov	r2, r8
 8006136:	464b      	mov	r3, r9
 8006138:	1891      	adds	r1, r2, r2
 800613a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800613c:	415b      	adcs	r3, r3
 800613e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006140:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006144:	4641      	mov	r1, r8
 8006146:	eb12 0a01 	adds.w	sl, r2, r1
 800614a:	4649      	mov	r1, r9
 800614c:	eb43 0b01 	adc.w	fp, r3, r1
 8006150:	f04f 0200 	mov.w	r2, #0
 8006154:	f04f 0300 	mov.w	r3, #0
 8006158:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800615c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006160:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006164:	4692      	mov	sl, r2
 8006166:	469b      	mov	fp, r3
 8006168:	4643      	mov	r3, r8
 800616a:	eb1a 0303 	adds.w	r3, sl, r3
 800616e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006172:	464b      	mov	r3, r9
 8006174:	eb4b 0303 	adc.w	r3, fp, r3
 8006178:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800617c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006188:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800618c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006190:	460b      	mov	r3, r1
 8006192:	18db      	adds	r3, r3, r3
 8006194:	643b      	str	r3, [r7, #64]	@ 0x40
 8006196:	4613      	mov	r3, r2
 8006198:	eb42 0303 	adc.w	r3, r2, r3
 800619c:	647b      	str	r3, [r7, #68]	@ 0x44
 800619e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80061a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80061a6:	f7fa fd6f 	bl	8000c88 <__aeabi_uldivmod>
 80061aa:	4602      	mov	r2, r0
 80061ac:	460b      	mov	r3, r1
 80061ae:	4611      	mov	r1, r2
 80061b0:	4b3b      	ldr	r3, [pc, #236]	@ (80062a0 <UART_SetConfig+0x2d4>)
 80061b2:	fba3 2301 	umull	r2, r3, r3, r1
 80061b6:	095b      	lsrs	r3, r3, #5
 80061b8:	2264      	movs	r2, #100	@ 0x64
 80061ba:	fb02 f303 	mul.w	r3, r2, r3
 80061be:	1acb      	subs	r3, r1, r3
 80061c0:	00db      	lsls	r3, r3, #3
 80061c2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80061c6:	4b36      	ldr	r3, [pc, #216]	@ (80062a0 <UART_SetConfig+0x2d4>)
 80061c8:	fba3 2302 	umull	r2, r3, r3, r2
 80061cc:	095b      	lsrs	r3, r3, #5
 80061ce:	005b      	lsls	r3, r3, #1
 80061d0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80061d4:	441c      	add	r4, r3
 80061d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061da:	2200      	movs	r2, #0
 80061dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061e0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80061e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80061e8:	4642      	mov	r2, r8
 80061ea:	464b      	mov	r3, r9
 80061ec:	1891      	adds	r1, r2, r2
 80061ee:	63b9      	str	r1, [r7, #56]	@ 0x38
 80061f0:	415b      	adcs	r3, r3
 80061f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80061f8:	4641      	mov	r1, r8
 80061fa:	1851      	adds	r1, r2, r1
 80061fc:	6339      	str	r1, [r7, #48]	@ 0x30
 80061fe:	4649      	mov	r1, r9
 8006200:	414b      	adcs	r3, r1
 8006202:	637b      	str	r3, [r7, #52]	@ 0x34
 8006204:	f04f 0200 	mov.w	r2, #0
 8006208:	f04f 0300 	mov.w	r3, #0
 800620c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006210:	4659      	mov	r1, fp
 8006212:	00cb      	lsls	r3, r1, #3
 8006214:	4651      	mov	r1, sl
 8006216:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800621a:	4651      	mov	r1, sl
 800621c:	00ca      	lsls	r2, r1, #3
 800621e:	4610      	mov	r0, r2
 8006220:	4619      	mov	r1, r3
 8006222:	4603      	mov	r3, r0
 8006224:	4642      	mov	r2, r8
 8006226:	189b      	adds	r3, r3, r2
 8006228:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800622c:	464b      	mov	r3, r9
 800622e:	460a      	mov	r2, r1
 8006230:	eb42 0303 	adc.w	r3, r2, r3
 8006234:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006244:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006248:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800624c:	460b      	mov	r3, r1
 800624e:	18db      	adds	r3, r3, r3
 8006250:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006252:	4613      	mov	r3, r2
 8006254:	eb42 0303 	adc.w	r3, r2, r3
 8006258:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800625a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800625e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006262:	f7fa fd11 	bl	8000c88 <__aeabi_uldivmod>
 8006266:	4602      	mov	r2, r0
 8006268:	460b      	mov	r3, r1
 800626a:	4b0d      	ldr	r3, [pc, #52]	@ (80062a0 <UART_SetConfig+0x2d4>)
 800626c:	fba3 1302 	umull	r1, r3, r3, r2
 8006270:	095b      	lsrs	r3, r3, #5
 8006272:	2164      	movs	r1, #100	@ 0x64
 8006274:	fb01 f303 	mul.w	r3, r1, r3
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	00db      	lsls	r3, r3, #3
 800627c:	3332      	adds	r3, #50	@ 0x32
 800627e:	4a08      	ldr	r2, [pc, #32]	@ (80062a0 <UART_SetConfig+0x2d4>)
 8006280:	fba2 2303 	umull	r2, r3, r2, r3
 8006284:	095b      	lsrs	r3, r3, #5
 8006286:	f003 0207 	and.w	r2, r3, #7
 800628a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4422      	add	r2, r4
 8006292:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006294:	e106      	b.n	80064a4 <UART_SetConfig+0x4d8>
 8006296:	bf00      	nop
 8006298:	40011000 	.word	0x40011000
 800629c:	40011400 	.word	0x40011400
 80062a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80062a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062a8:	2200      	movs	r2, #0
 80062aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80062ae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80062b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80062b6:	4642      	mov	r2, r8
 80062b8:	464b      	mov	r3, r9
 80062ba:	1891      	adds	r1, r2, r2
 80062bc:	6239      	str	r1, [r7, #32]
 80062be:	415b      	adcs	r3, r3
 80062c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80062c6:	4641      	mov	r1, r8
 80062c8:	1854      	adds	r4, r2, r1
 80062ca:	4649      	mov	r1, r9
 80062cc:	eb43 0501 	adc.w	r5, r3, r1
 80062d0:	f04f 0200 	mov.w	r2, #0
 80062d4:	f04f 0300 	mov.w	r3, #0
 80062d8:	00eb      	lsls	r3, r5, #3
 80062da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062de:	00e2      	lsls	r2, r4, #3
 80062e0:	4614      	mov	r4, r2
 80062e2:	461d      	mov	r5, r3
 80062e4:	4643      	mov	r3, r8
 80062e6:	18e3      	adds	r3, r4, r3
 80062e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80062ec:	464b      	mov	r3, r9
 80062ee:	eb45 0303 	adc.w	r3, r5, r3
 80062f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80062f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006302:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006306:	f04f 0200 	mov.w	r2, #0
 800630a:	f04f 0300 	mov.w	r3, #0
 800630e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006312:	4629      	mov	r1, r5
 8006314:	008b      	lsls	r3, r1, #2
 8006316:	4621      	mov	r1, r4
 8006318:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800631c:	4621      	mov	r1, r4
 800631e:	008a      	lsls	r2, r1, #2
 8006320:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006324:	f7fa fcb0 	bl	8000c88 <__aeabi_uldivmod>
 8006328:	4602      	mov	r2, r0
 800632a:	460b      	mov	r3, r1
 800632c:	4b60      	ldr	r3, [pc, #384]	@ (80064b0 <UART_SetConfig+0x4e4>)
 800632e:	fba3 2302 	umull	r2, r3, r3, r2
 8006332:	095b      	lsrs	r3, r3, #5
 8006334:	011c      	lsls	r4, r3, #4
 8006336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800633a:	2200      	movs	r2, #0
 800633c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006340:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006344:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006348:	4642      	mov	r2, r8
 800634a:	464b      	mov	r3, r9
 800634c:	1891      	adds	r1, r2, r2
 800634e:	61b9      	str	r1, [r7, #24]
 8006350:	415b      	adcs	r3, r3
 8006352:	61fb      	str	r3, [r7, #28]
 8006354:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006358:	4641      	mov	r1, r8
 800635a:	1851      	adds	r1, r2, r1
 800635c:	6139      	str	r1, [r7, #16]
 800635e:	4649      	mov	r1, r9
 8006360:	414b      	adcs	r3, r1
 8006362:	617b      	str	r3, [r7, #20]
 8006364:	f04f 0200 	mov.w	r2, #0
 8006368:	f04f 0300 	mov.w	r3, #0
 800636c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006370:	4659      	mov	r1, fp
 8006372:	00cb      	lsls	r3, r1, #3
 8006374:	4651      	mov	r1, sl
 8006376:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800637a:	4651      	mov	r1, sl
 800637c:	00ca      	lsls	r2, r1, #3
 800637e:	4610      	mov	r0, r2
 8006380:	4619      	mov	r1, r3
 8006382:	4603      	mov	r3, r0
 8006384:	4642      	mov	r2, r8
 8006386:	189b      	adds	r3, r3, r2
 8006388:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800638c:	464b      	mov	r3, r9
 800638e:	460a      	mov	r2, r1
 8006390:	eb42 0303 	adc.w	r3, r2, r3
 8006394:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80063a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80063a4:	f04f 0200 	mov.w	r2, #0
 80063a8:	f04f 0300 	mov.w	r3, #0
 80063ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80063b0:	4649      	mov	r1, r9
 80063b2:	008b      	lsls	r3, r1, #2
 80063b4:	4641      	mov	r1, r8
 80063b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063ba:	4641      	mov	r1, r8
 80063bc:	008a      	lsls	r2, r1, #2
 80063be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80063c2:	f7fa fc61 	bl	8000c88 <__aeabi_uldivmod>
 80063c6:	4602      	mov	r2, r0
 80063c8:	460b      	mov	r3, r1
 80063ca:	4611      	mov	r1, r2
 80063cc:	4b38      	ldr	r3, [pc, #224]	@ (80064b0 <UART_SetConfig+0x4e4>)
 80063ce:	fba3 2301 	umull	r2, r3, r3, r1
 80063d2:	095b      	lsrs	r3, r3, #5
 80063d4:	2264      	movs	r2, #100	@ 0x64
 80063d6:	fb02 f303 	mul.w	r3, r2, r3
 80063da:	1acb      	subs	r3, r1, r3
 80063dc:	011b      	lsls	r3, r3, #4
 80063de:	3332      	adds	r3, #50	@ 0x32
 80063e0:	4a33      	ldr	r2, [pc, #204]	@ (80064b0 <UART_SetConfig+0x4e4>)
 80063e2:	fba2 2303 	umull	r2, r3, r2, r3
 80063e6:	095b      	lsrs	r3, r3, #5
 80063e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063ec:	441c      	add	r4, r3
 80063ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063f2:	2200      	movs	r2, #0
 80063f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80063f6:	677a      	str	r2, [r7, #116]	@ 0x74
 80063f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80063fc:	4642      	mov	r2, r8
 80063fe:	464b      	mov	r3, r9
 8006400:	1891      	adds	r1, r2, r2
 8006402:	60b9      	str	r1, [r7, #8]
 8006404:	415b      	adcs	r3, r3
 8006406:	60fb      	str	r3, [r7, #12]
 8006408:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800640c:	4641      	mov	r1, r8
 800640e:	1851      	adds	r1, r2, r1
 8006410:	6039      	str	r1, [r7, #0]
 8006412:	4649      	mov	r1, r9
 8006414:	414b      	adcs	r3, r1
 8006416:	607b      	str	r3, [r7, #4]
 8006418:	f04f 0200 	mov.w	r2, #0
 800641c:	f04f 0300 	mov.w	r3, #0
 8006420:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006424:	4659      	mov	r1, fp
 8006426:	00cb      	lsls	r3, r1, #3
 8006428:	4651      	mov	r1, sl
 800642a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800642e:	4651      	mov	r1, sl
 8006430:	00ca      	lsls	r2, r1, #3
 8006432:	4610      	mov	r0, r2
 8006434:	4619      	mov	r1, r3
 8006436:	4603      	mov	r3, r0
 8006438:	4642      	mov	r2, r8
 800643a:	189b      	adds	r3, r3, r2
 800643c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800643e:	464b      	mov	r3, r9
 8006440:	460a      	mov	r2, r1
 8006442:	eb42 0303 	adc.w	r3, r2, r3
 8006446:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	663b      	str	r3, [r7, #96]	@ 0x60
 8006452:	667a      	str	r2, [r7, #100]	@ 0x64
 8006454:	f04f 0200 	mov.w	r2, #0
 8006458:	f04f 0300 	mov.w	r3, #0
 800645c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006460:	4649      	mov	r1, r9
 8006462:	008b      	lsls	r3, r1, #2
 8006464:	4641      	mov	r1, r8
 8006466:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800646a:	4641      	mov	r1, r8
 800646c:	008a      	lsls	r2, r1, #2
 800646e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006472:	f7fa fc09 	bl	8000c88 <__aeabi_uldivmod>
 8006476:	4602      	mov	r2, r0
 8006478:	460b      	mov	r3, r1
 800647a:	4b0d      	ldr	r3, [pc, #52]	@ (80064b0 <UART_SetConfig+0x4e4>)
 800647c:	fba3 1302 	umull	r1, r3, r3, r2
 8006480:	095b      	lsrs	r3, r3, #5
 8006482:	2164      	movs	r1, #100	@ 0x64
 8006484:	fb01 f303 	mul.w	r3, r1, r3
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	011b      	lsls	r3, r3, #4
 800648c:	3332      	adds	r3, #50	@ 0x32
 800648e:	4a08      	ldr	r2, [pc, #32]	@ (80064b0 <UART_SetConfig+0x4e4>)
 8006490:	fba2 2303 	umull	r2, r3, r2, r3
 8006494:	095b      	lsrs	r3, r3, #5
 8006496:	f003 020f 	and.w	r2, r3, #15
 800649a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4422      	add	r2, r4
 80064a2:	609a      	str	r2, [r3, #8]
}
 80064a4:	bf00      	nop
 80064a6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80064aa:	46bd      	mov	sp, r7
 80064ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064b0:	51eb851f 	.word	0x51eb851f

080064b4 <__NVIC_SetPriority>:
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	4603      	mov	r3, r0
 80064bc:	6039      	str	r1, [r7, #0]
 80064be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	db0a      	blt.n	80064de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	b2da      	uxtb	r2, r3
 80064cc:	490c      	ldr	r1, [pc, #48]	@ (8006500 <__NVIC_SetPriority+0x4c>)
 80064ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064d2:	0112      	lsls	r2, r2, #4
 80064d4:	b2d2      	uxtb	r2, r2
 80064d6:	440b      	add	r3, r1
 80064d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80064dc:	e00a      	b.n	80064f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	b2da      	uxtb	r2, r3
 80064e2:	4908      	ldr	r1, [pc, #32]	@ (8006504 <__NVIC_SetPriority+0x50>)
 80064e4:	79fb      	ldrb	r3, [r7, #7]
 80064e6:	f003 030f 	and.w	r3, r3, #15
 80064ea:	3b04      	subs	r3, #4
 80064ec:	0112      	lsls	r2, r2, #4
 80064ee:	b2d2      	uxtb	r2, r2
 80064f0:	440b      	add	r3, r1
 80064f2:	761a      	strb	r2, [r3, #24]
}
 80064f4:	bf00      	nop
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr
 8006500:	e000e100 	.word	0xe000e100
 8006504:	e000ed00 	.word	0xe000ed00

08006508 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006508:	b580      	push	{r7, lr}
 800650a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800650c:	4b05      	ldr	r3, [pc, #20]	@ (8006524 <SysTick_Handler+0x1c>)
 800650e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006510:	f002 f8f2 	bl	80086f8 <xTaskGetSchedulerState>
 8006514:	4603      	mov	r3, r0
 8006516:	2b01      	cmp	r3, #1
 8006518:	d001      	beq.n	800651e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800651a:	f002 ffed 	bl	80094f8 <xPortSysTickHandler>
  }
}
 800651e:	bf00      	nop
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	e000e010 	.word	0xe000e010

08006528 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006528:	b580      	push	{r7, lr}
 800652a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800652c:	2100      	movs	r1, #0
 800652e:	f06f 0004 	mvn.w	r0, #4
 8006532:	f7ff ffbf 	bl	80064b4 <__NVIC_SetPriority>
#endif
}
 8006536:	bf00      	nop
 8006538:	bd80      	pop	{r7, pc}
	...

0800653c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800653c:	b480      	push	{r7}
 800653e:	b083      	sub	sp, #12
 8006540:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006542:	f3ef 8305 	mrs	r3, IPSR
 8006546:	603b      	str	r3, [r7, #0]
  return(result);
 8006548:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800654a:	2b00      	cmp	r3, #0
 800654c:	d003      	beq.n	8006556 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800654e:	f06f 0305 	mvn.w	r3, #5
 8006552:	607b      	str	r3, [r7, #4]
 8006554:	e00c      	b.n	8006570 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006556:	4b0a      	ldr	r3, [pc, #40]	@ (8006580 <osKernelInitialize+0x44>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d105      	bne.n	800656a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800655e:	4b08      	ldr	r3, [pc, #32]	@ (8006580 <osKernelInitialize+0x44>)
 8006560:	2201      	movs	r2, #1
 8006562:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006564:	2300      	movs	r3, #0
 8006566:	607b      	str	r3, [r7, #4]
 8006568:	e002      	b.n	8006570 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800656a:	f04f 33ff 	mov.w	r3, #4294967295
 800656e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006570:	687b      	ldr	r3, [r7, #4]
}
 8006572:	4618      	mov	r0, r3
 8006574:	370c      	adds	r7, #12
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	20000354 	.word	0x20000354

08006584 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006584:	b580      	push	{r7, lr}
 8006586:	b082      	sub	sp, #8
 8006588:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800658a:	f3ef 8305 	mrs	r3, IPSR
 800658e:	603b      	str	r3, [r7, #0]
  return(result);
 8006590:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006596:	f06f 0305 	mvn.w	r3, #5
 800659a:	607b      	str	r3, [r7, #4]
 800659c:	e010      	b.n	80065c0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800659e:	4b0b      	ldr	r3, [pc, #44]	@ (80065cc <osKernelStart+0x48>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d109      	bne.n	80065ba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80065a6:	f7ff ffbf 	bl	8006528 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80065aa:	4b08      	ldr	r3, [pc, #32]	@ (80065cc <osKernelStart+0x48>)
 80065ac:	2202      	movs	r2, #2
 80065ae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80065b0:	f001 fc2e 	bl	8007e10 <vTaskStartScheduler>
      stat = osOK;
 80065b4:	2300      	movs	r3, #0
 80065b6:	607b      	str	r3, [r7, #4]
 80065b8:	e002      	b.n	80065c0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80065ba:	f04f 33ff 	mov.w	r3, #4294967295
 80065be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80065c0:	687b      	ldr	r3, [r7, #4]
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3708      	adds	r7, #8
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	20000354 	.word	0x20000354

080065d0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b08e      	sub	sp, #56	@ 0x38
 80065d4:	af04      	add	r7, sp, #16
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80065dc:	2300      	movs	r3, #0
 80065de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065e0:	f3ef 8305 	mrs	r3, IPSR
 80065e4:	617b      	str	r3, [r7, #20]
  return(result);
 80065e6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d17e      	bne.n	80066ea <osThreadNew+0x11a>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d07b      	beq.n	80066ea <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80065f2:	2380      	movs	r3, #128	@ 0x80
 80065f4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80065f6:	2318      	movs	r3, #24
 80065f8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80065fa:	2300      	movs	r3, #0
 80065fc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80065fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006602:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d045      	beq.n	8006696 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d002      	beq.n	8006618 <osThreadNew+0x48>
        name = attr->name;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	699b      	ldr	r3, [r3, #24]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d002      	beq.n	8006626 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d008      	beq.n	800663e <osThreadNew+0x6e>
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	2b38      	cmp	r3, #56	@ 0x38
 8006630:	d805      	bhi.n	800663e <osThreadNew+0x6e>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <osThreadNew+0x72>
        return (NULL);
 800663e:	2300      	movs	r3, #0
 8006640:	e054      	b.n	80066ec <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d003      	beq.n	8006652 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	089b      	lsrs	r3, r3, #2
 8006650:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d00e      	beq.n	8006678 <osThreadNew+0xa8>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006660:	d90a      	bls.n	8006678 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006666:	2b00      	cmp	r3, #0
 8006668:	d006      	beq.n	8006678 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d002      	beq.n	8006678 <osThreadNew+0xa8>
        mem = 1;
 8006672:	2301      	movs	r3, #1
 8006674:	61bb      	str	r3, [r7, #24]
 8006676:	e010      	b.n	800669a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d10c      	bne.n	800669a <osThreadNew+0xca>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d108      	bne.n	800669a <osThreadNew+0xca>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d104      	bne.n	800669a <osThreadNew+0xca>
          mem = 0;
 8006690:	2300      	movs	r3, #0
 8006692:	61bb      	str	r3, [r7, #24]
 8006694:	e001      	b.n	800669a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006696:	2300      	movs	r3, #0
 8006698:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	2b01      	cmp	r3, #1
 800669e:	d110      	bne.n	80066c2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80066a8:	9202      	str	r2, [sp, #8]
 80066aa:	9301      	str	r3, [sp, #4]
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	9300      	str	r3, [sp, #0]
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	6a3a      	ldr	r2, [r7, #32]
 80066b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f001 f9b6 	bl	8007a28 <xTaskCreateStatic>
 80066bc:	4603      	mov	r3, r0
 80066be:	613b      	str	r3, [r7, #16]
 80066c0:	e013      	b.n	80066ea <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80066c2:	69bb      	ldr	r3, [r7, #24]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d110      	bne.n	80066ea <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80066c8:	6a3b      	ldr	r3, [r7, #32]
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	f107 0310 	add.w	r3, r7, #16
 80066d0:	9301      	str	r3, [sp, #4]
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	9300      	str	r3, [sp, #0]
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f001 fa04 	bl	8007ae8 <xTaskCreate>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d001      	beq.n	80066ea <osThreadNew+0x11a>
            hTask = NULL;
 80066e6:	2300      	movs	r3, #0
 80066e8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80066ea:	693b      	ldr	r3, [r7, #16]
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3728      	adds	r7, #40	@ 0x28
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066fc:	f3ef 8305 	mrs	r3, IPSR
 8006700:	60bb      	str	r3, [r7, #8]
  return(result);
 8006702:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006704:	2b00      	cmp	r3, #0
 8006706:	d003      	beq.n	8006710 <osDelay+0x1c>
    stat = osErrorISR;
 8006708:	f06f 0305 	mvn.w	r3, #5
 800670c:	60fb      	str	r3, [r7, #12]
 800670e:	e007      	b.n	8006720 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006710:	2300      	movs	r3, #0
 8006712:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d002      	beq.n	8006720 <osDelay+0x2c>
      vTaskDelay(ticks);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f001 fb42 	bl	8007da4 <vTaskDelay>
    }
  }

  return (stat);
 8006720:	68fb      	ldr	r3, [r7, #12]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}

0800672a <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800672a:	b580      	push	{r7, lr}
 800672c:	b088      	sub	sp, #32
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006732:	2300      	movs	r3, #0
 8006734:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006736:	f3ef 8305 	mrs	r3, IPSR
 800673a:	60bb      	str	r3, [r7, #8]
  return(result);
 800673c:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800673e:	2b00      	cmp	r3, #0
 8006740:	d174      	bne.n	800682c <osMutexNew+0x102>
    if (attr != NULL) {
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d003      	beq.n	8006750 <osMutexNew+0x26>
      type = attr->attr_bits;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	61bb      	str	r3, [r7, #24]
 800674e:	e001      	b.n	8006754 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006750:	2300      	movs	r3, #0
 8006752:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	f003 0301 	and.w	r3, r3, #1
 800675a:	2b00      	cmp	r3, #0
 800675c:	d002      	beq.n	8006764 <osMutexNew+0x3a>
      rmtx = 1U;
 800675e:	2301      	movs	r3, #1
 8006760:	617b      	str	r3, [r7, #20]
 8006762:	e001      	b.n	8006768 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8006764:	2300      	movs	r3, #0
 8006766:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	f003 0308 	and.w	r3, r3, #8
 800676e:	2b00      	cmp	r3, #0
 8006770:	d15c      	bne.n	800682c <osMutexNew+0x102>
      mem = -1;
 8006772:	f04f 33ff 	mov.w	r3, #4294967295
 8006776:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d015      	beq.n	80067aa <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d006      	beq.n	8006794 <osMutexNew+0x6a>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	2b4f      	cmp	r3, #79	@ 0x4f
 800678c:	d902      	bls.n	8006794 <osMutexNew+0x6a>
          mem = 1;
 800678e:	2301      	movs	r3, #1
 8006790:	613b      	str	r3, [r7, #16]
 8006792:	e00c      	b.n	80067ae <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d108      	bne.n	80067ae <osMutexNew+0x84>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d104      	bne.n	80067ae <osMutexNew+0x84>
            mem = 0;
 80067a4:	2300      	movs	r3, #0
 80067a6:	613b      	str	r3, [r7, #16]
 80067a8:	e001      	b.n	80067ae <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80067aa:	2300      	movs	r3, #0
 80067ac:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d112      	bne.n	80067da <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d007      	beq.n	80067ca <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	4619      	mov	r1, r3
 80067c0:	2004      	movs	r0, #4
 80067c2:	f000 fb92 	bl	8006eea <xQueueCreateMutexStatic>
 80067c6:	61f8      	str	r0, [r7, #28]
 80067c8:	e016      	b.n	80067f8 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	4619      	mov	r1, r3
 80067d0:	2001      	movs	r0, #1
 80067d2:	f000 fb8a 	bl	8006eea <xQueueCreateMutexStatic>
 80067d6:	61f8      	str	r0, [r7, #28]
 80067d8:	e00e      	b.n	80067f8 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d10b      	bne.n	80067f8 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d004      	beq.n	80067f0 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80067e6:	2004      	movs	r0, #4
 80067e8:	f000 fb67 	bl	8006eba <xQueueCreateMutex>
 80067ec:	61f8      	str	r0, [r7, #28]
 80067ee:	e003      	b.n	80067f8 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80067f0:	2001      	movs	r0, #1
 80067f2:	f000 fb62 	bl	8006eba <xQueueCreateMutex>
 80067f6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00c      	beq.n	8006818 <osMutexNew+0xee>
        if (attr != NULL) {
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d003      	beq.n	800680c <osMutexNew+0xe2>
          name = attr->name;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	60fb      	str	r3, [r7, #12]
 800680a:	e001      	b.n	8006810 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800680c:	2300      	movs	r3, #0
 800680e:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006810:	68f9      	ldr	r1, [r7, #12]
 8006812:	69f8      	ldr	r0, [r7, #28]
 8006814:	f001 f8aa 	bl	800796c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d006      	beq.n	800682c <osMutexNew+0x102>
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d003      	beq.n	800682c <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	f043 0301 	orr.w	r3, r3, #1
 800682a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800682c:	69fb      	ldr	r3, [r7, #28]
}
 800682e:	4618      	mov	r0, r3
 8006830:	3720      	adds	r7, #32
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006836:	b580      	push	{r7, lr}
 8006838:	b086      	sub	sp, #24
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
 800683e:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f023 0301 	bic.w	r3, r3, #1
 8006846:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006850:	2300      	movs	r3, #0
 8006852:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006854:	f3ef 8305 	mrs	r3, IPSR
 8006858:	60bb      	str	r3, [r7, #8]
  return(result);
 800685a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800685c:	2b00      	cmp	r3, #0
 800685e:	d003      	beq.n	8006868 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8006860:	f06f 0305 	mvn.w	r3, #5
 8006864:	617b      	str	r3, [r7, #20]
 8006866:	e02c      	b.n	80068c2 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d103      	bne.n	8006876 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800686e:	f06f 0303 	mvn.w	r3, #3
 8006872:	617b      	str	r3, [r7, #20]
 8006874:	e025      	b.n	80068c2 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d011      	beq.n	80068a0 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800687c:	6839      	ldr	r1, [r7, #0]
 800687e:	6938      	ldr	r0, [r7, #16]
 8006880:	f000 fb83 	bl	8006f8a <xQueueTakeMutexRecursive>
 8006884:	4603      	mov	r3, r0
 8006886:	2b01      	cmp	r3, #1
 8006888:	d01b      	beq.n	80068c2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d003      	beq.n	8006898 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8006890:	f06f 0301 	mvn.w	r3, #1
 8006894:	617b      	str	r3, [r7, #20]
 8006896:	e014      	b.n	80068c2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006898:	f06f 0302 	mvn.w	r3, #2
 800689c:	617b      	str	r3, [r7, #20]
 800689e:	e010      	b.n	80068c2 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80068a0:	6839      	ldr	r1, [r7, #0]
 80068a2:	6938      	ldr	r0, [r7, #16]
 80068a4:	f000 fe2a 	bl	80074fc <xQueueSemaphoreTake>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d009      	beq.n	80068c2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d003      	beq.n	80068bc <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80068b4:	f06f 0301 	mvn.w	r3, #1
 80068b8:	617b      	str	r3, [r7, #20]
 80068ba:	e002      	b.n	80068c2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80068bc:	f06f 0302 	mvn.w	r3, #2
 80068c0:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80068c2:	697b      	ldr	r3, [r7, #20]
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3718      	adds	r7, #24
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}

080068cc <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b086      	sub	sp, #24
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f023 0301 	bic.w	r3, r3, #1
 80068da:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80068e4:	2300      	movs	r3, #0
 80068e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068e8:	f3ef 8305 	mrs	r3, IPSR
 80068ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80068ee:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d003      	beq.n	80068fc <osMutexRelease+0x30>
    stat = osErrorISR;
 80068f4:	f06f 0305 	mvn.w	r3, #5
 80068f8:	617b      	str	r3, [r7, #20]
 80068fa:	e01f      	b.n	800693c <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d103      	bne.n	800690a <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006902:	f06f 0303 	mvn.w	r3, #3
 8006906:	617b      	str	r3, [r7, #20]
 8006908:	e018      	b.n	800693c <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d009      	beq.n	8006924 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006910:	6938      	ldr	r0, [r7, #16]
 8006912:	f000 fb05 	bl	8006f20 <xQueueGiveMutexRecursive>
 8006916:	4603      	mov	r3, r0
 8006918:	2b01      	cmp	r3, #1
 800691a:	d00f      	beq.n	800693c <osMutexRelease+0x70>
        stat = osErrorResource;
 800691c:	f06f 0302 	mvn.w	r3, #2
 8006920:	617b      	str	r3, [r7, #20]
 8006922:	e00b      	b.n	800693c <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006924:	2300      	movs	r3, #0
 8006926:	2200      	movs	r2, #0
 8006928:	2100      	movs	r1, #0
 800692a:	6938      	ldr	r0, [r7, #16]
 800692c:	f000 fb64 	bl	8006ff8 <xQueueGenericSend>
 8006930:	4603      	mov	r3, r0
 8006932:	2b01      	cmp	r3, #1
 8006934:	d002      	beq.n	800693c <osMutexRelease+0x70>
        stat = osErrorResource;
 8006936:	f06f 0302 	mvn.w	r3, #2
 800693a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800693c:	697b      	ldr	r3, [r7, #20]
}
 800693e:	4618      	mov	r0, r3
 8006940:	3718      	adds	r7, #24
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006946:	b580      	push	{r7, lr}
 8006948:	b08a      	sub	sp, #40	@ 0x28
 800694a:	af02      	add	r7, sp, #8
 800694c:	60f8      	str	r0, [r7, #12]
 800694e:	60b9      	str	r1, [r7, #8]
 8006950:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006952:	2300      	movs	r3, #0
 8006954:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006956:	f3ef 8305 	mrs	r3, IPSR
 800695a:	613b      	str	r3, [r7, #16]
  return(result);
 800695c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800695e:	2b00      	cmp	r3, #0
 8006960:	d15f      	bne.n	8006a22 <osMessageQueueNew+0xdc>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d05c      	beq.n	8006a22 <osMessageQueueNew+0xdc>
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d059      	beq.n	8006a22 <osMessageQueueNew+0xdc>
    mem = -1;
 800696e:	f04f 33ff 	mov.w	r3, #4294967295
 8006972:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d029      	beq.n	80069ce <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d012      	beq.n	80069a8 <osMessageQueueNew+0x62>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	2b4f      	cmp	r3, #79	@ 0x4f
 8006988:	d90e      	bls.n	80069a8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800698e:	2b00      	cmp	r3, #0
 8006990:	d00a      	beq.n	80069a8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	695a      	ldr	r2, [r3, #20]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	68b9      	ldr	r1, [r7, #8]
 800699a:	fb01 f303 	mul.w	r3, r1, r3
 800699e:	429a      	cmp	r2, r3
 80069a0:	d302      	bcc.n	80069a8 <osMessageQueueNew+0x62>
        mem = 1;
 80069a2:	2301      	movs	r3, #1
 80069a4:	61bb      	str	r3, [r7, #24]
 80069a6:	e014      	b.n	80069d2 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d110      	bne.n	80069d2 <osMessageQueueNew+0x8c>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d10c      	bne.n	80069d2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d108      	bne.n	80069d2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	695b      	ldr	r3, [r3, #20]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d104      	bne.n	80069d2 <osMessageQueueNew+0x8c>
          mem = 0;
 80069c8:	2300      	movs	r3, #0
 80069ca:	61bb      	str	r3, [r7, #24]
 80069cc:	e001      	b.n	80069d2 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80069ce:	2300      	movs	r3, #0
 80069d0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80069d2:	69bb      	ldr	r3, [r7, #24]
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d10b      	bne.n	80069f0 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	691a      	ldr	r2, [r3, #16]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	2100      	movs	r1, #0
 80069e2:	9100      	str	r1, [sp, #0]
 80069e4:	68b9      	ldr	r1, [r7, #8]
 80069e6:	68f8      	ldr	r0, [r7, #12]
 80069e8:	f000 f972 	bl	8006cd0 <xQueueGenericCreateStatic>
 80069ec:	61f8      	str	r0, [r7, #28]
 80069ee:	e008      	b.n	8006a02 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d105      	bne.n	8006a02 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80069f6:	2200      	movs	r2, #0
 80069f8:	68b9      	ldr	r1, [r7, #8]
 80069fa:	68f8      	ldr	r0, [r7, #12]
 80069fc:	f000 f9e5 	bl	8006dca <xQueueGenericCreate>
 8006a00:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006a02:	69fb      	ldr	r3, [r7, #28]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d00c      	beq.n	8006a22 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d003      	beq.n	8006a16 <osMessageQueueNew+0xd0>
        name = attr->name;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	617b      	str	r3, [r7, #20]
 8006a14:	e001      	b.n	8006a1a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8006a16:	2300      	movs	r3, #0
 8006a18:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8006a1a:	6979      	ldr	r1, [r7, #20]
 8006a1c:	69f8      	ldr	r0, [r7, #28]
 8006a1e:	f000 ffa5 	bl	800796c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006a22:	69fb      	ldr	r3, [r7, #28]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3720      	adds	r7, #32
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006a2c:	b480      	push	{r7}
 8006a2e:	b085      	sub	sp, #20
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	4a07      	ldr	r2, [pc, #28]	@ (8006a58 <vApplicationGetIdleTaskMemory+0x2c>)
 8006a3c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	4a06      	ldr	r2, [pc, #24]	@ (8006a5c <vApplicationGetIdleTaskMemory+0x30>)
 8006a42:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2280      	movs	r2, #128	@ 0x80
 8006a48:	601a      	str	r2, [r3, #0]
}
 8006a4a:	bf00      	nop
 8006a4c:	3714      	adds	r7, #20
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop
 8006a58:	20000358 	.word	0x20000358
 8006a5c:	20000400 	.word	0x20000400

08006a60 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	60f8      	str	r0, [r7, #12]
 8006a68:	60b9      	str	r1, [r7, #8]
 8006a6a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	4a07      	ldr	r2, [pc, #28]	@ (8006a8c <vApplicationGetTimerTaskMemory+0x2c>)
 8006a70:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	4a06      	ldr	r2, [pc, #24]	@ (8006a90 <vApplicationGetTimerTaskMemory+0x30>)
 8006a76:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a7e:	601a      	str	r2, [r3, #0]
}
 8006a80:	bf00      	nop
 8006a82:	3714      	adds	r7, #20
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr
 8006a8c:	20000600 	.word	0x20000600
 8006a90:	200006a8 	.word	0x200006a8

08006a94 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f103 0208 	add.w	r2, r3, #8
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8006aac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f103 0208 	add.w	r2, r3, #8
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f103 0208 	add.w	r2, r3, #8
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006ac8:	bf00      	nop
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b083      	sub	sp, #12
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006ae2:	bf00      	nop
 8006ae4:	370c      	adds	r7, #12
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr

08006aee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006aee:	b480      	push	{r7}
 8006af0:	b085      	sub	sp, #20
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
 8006af6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	68fa      	ldr	r2, [r7, #12]
 8006b02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	689a      	ldr	r2, [r3, #8]
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	683a      	ldr	r2, [r7, #0]
 8006b12:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	683a      	ldr	r2, [r7, #0]
 8006b18:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	1c5a      	adds	r2, r3, #1
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	601a      	str	r2, [r3, #0]
}
 8006b2a:	bf00      	nop
 8006b2c:	3714      	adds	r7, #20
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr

08006b36 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b36:	b480      	push	{r7}
 8006b38:	b085      	sub	sp, #20
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
 8006b3e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b4c:	d103      	bne.n	8006b56 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	60fb      	str	r3, [r7, #12]
 8006b54:	e00c      	b.n	8006b70 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	3308      	adds	r3, #8
 8006b5a:	60fb      	str	r3, [r7, #12]
 8006b5c:	e002      	b.n	8006b64 <vListInsert+0x2e>
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	60fb      	str	r3, [r7, #12]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d2f6      	bcs.n	8006b5e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	685a      	ldr	r2, [r3, #4]
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	683a      	ldr	r2, [r7, #0]
 8006b7e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	687a      	ldr	r2, [r7, #4]
 8006b90:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	1c5a      	adds	r2, r3, #1
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	601a      	str	r2, [r3, #0]
}
 8006b9c:	bf00      	nop
 8006b9e:	3714      	adds	r7, #20
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	691b      	ldr	r3, [r3, #16]
 8006bb4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	687a      	ldr	r2, [r7, #4]
 8006bbc:	6892      	ldr	r2, [r2, #8]
 8006bbe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	687a      	ldr	r2, [r7, #4]
 8006bc6:	6852      	ldr	r2, [r2, #4]
 8006bc8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d103      	bne.n	8006bdc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	689a      	ldr	r2, [r3, #8]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	1e5a      	subs	r2, r3, #1
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3714      	adds	r7, #20
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr

08006bfc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10b      	bne.n	8006c28 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006c22:	bf00      	nop
 8006c24:	bf00      	nop
 8006c26:	e7fd      	b.n	8006c24 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006c28:	f002 fbd6 	bl	80093d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c34:	68f9      	ldr	r1, [r7, #12]
 8006c36:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006c38:	fb01 f303 	mul.w	r3, r1, r3
 8006c3c:	441a      	add	r2, r3
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c58:	3b01      	subs	r3, #1
 8006c5a:	68f9      	ldr	r1, [r7, #12]
 8006c5c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006c5e:	fb01 f303 	mul.w	r3, r1, r3
 8006c62:	441a      	add	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	22ff      	movs	r2, #255	@ 0xff
 8006c6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	22ff      	movs	r2, #255	@ 0xff
 8006c74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d114      	bne.n	8006ca8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d01a      	beq.n	8006cbc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	3310      	adds	r3, #16
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f001 fb5e 	bl	800834c <xTaskRemoveFromEventList>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d012      	beq.n	8006cbc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006c96:	4b0d      	ldr	r3, [pc, #52]	@ (8006ccc <xQueueGenericReset+0xd0>)
 8006c98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c9c:	601a      	str	r2, [r3, #0]
 8006c9e:	f3bf 8f4f 	dsb	sy
 8006ca2:	f3bf 8f6f 	isb	sy
 8006ca6:	e009      	b.n	8006cbc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	3310      	adds	r3, #16
 8006cac:	4618      	mov	r0, r3
 8006cae:	f7ff fef1 	bl	8006a94 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	3324      	adds	r3, #36	@ 0x24
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7ff feec 	bl	8006a94 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006cbc:	f002 fbbe 	bl	800943c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006cc0:	2301      	movs	r3, #1
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3710      	adds	r7, #16
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	e000ed04 	.word	0xe000ed04

08006cd0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b08e      	sub	sp, #56	@ 0x38
 8006cd4:	af02      	add	r7, sp, #8
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	607a      	str	r2, [r7, #4]
 8006cdc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d10b      	bne.n	8006cfc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce8:	f383 8811 	msr	BASEPRI, r3
 8006cec:	f3bf 8f6f 	isb	sy
 8006cf0:	f3bf 8f4f 	dsb	sy
 8006cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006cf6:	bf00      	nop
 8006cf8:	bf00      	nop
 8006cfa:	e7fd      	b.n	8006cf8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d10b      	bne.n	8006d1a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d06:	f383 8811 	msr	BASEPRI, r3
 8006d0a:	f3bf 8f6f 	isb	sy
 8006d0e:	f3bf 8f4f 	dsb	sy
 8006d12:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006d14:	bf00      	nop
 8006d16:	bf00      	nop
 8006d18:	e7fd      	b.n	8006d16 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d002      	beq.n	8006d26 <xQueueGenericCreateStatic+0x56>
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d001      	beq.n	8006d2a <xQueueGenericCreateStatic+0x5a>
 8006d26:	2301      	movs	r3, #1
 8006d28:	e000      	b.n	8006d2c <xQueueGenericCreateStatic+0x5c>
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d10b      	bne.n	8006d48 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d34:	f383 8811 	msr	BASEPRI, r3
 8006d38:	f3bf 8f6f 	isb	sy
 8006d3c:	f3bf 8f4f 	dsb	sy
 8006d40:	623b      	str	r3, [r7, #32]
}
 8006d42:	bf00      	nop
 8006d44:	bf00      	nop
 8006d46:	e7fd      	b.n	8006d44 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d102      	bne.n	8006d54 <xQueueGenericCreateStatic+0x84>
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <xQueueGenericCreateStatic+0x88>
 8006d54:	2301      	movs	r3, #1
 8006d56:	e000      	b.n	8006d5a <xQueueGenericCreateStatic+0x8a>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d10b      	bne.n	8006d76 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d62:	f383 8811 	msr	BASEPRI, r3
 8006d66:	f3bf 8f6f 	isb	sy
 8006d6a:	f3bf 8f4f 	dsb	sy
 8006d6e:	61fb      	str	r3, [r7, #28]
}
 8006d70:	bf00      	nop
 8006d72:	bf00      	nop
 8006d74:	e7fd      	b.n	8006d72 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006d76:	2350      	movs	r3, #80	@ 0x50
 8006d78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	2b50      	cmp	r3, #80	@ 0x50
 8006d7e:	d00b      	beq.n	8006d98 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d84:	f383 8811 	msr	BASEPRI, r3
 8006d88:	f3bf 8f6f 	isb	sy
 8006d8c:	f3bf 8f4f 	dsb	sy
 8006d90:	61bb      	str	r3, [r7, #24]
}
 8006d92:	bf00      	nop
 8006d94:	bf00      	nop
 8006d96:	e7fd      	b.n	8006d94 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006d98:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d00d      	beq.n	8006dc0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006dac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db2:	9300      	str	r3, [sp, #0]
 8006db4:	4613      	mov	r3, r2
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	68b9      	ldr	r1, [r7, #8]
 8006dba:	68f8      	ldr	r0, [r7, #12]
 8006dbc:	f000 f840 	bl	8006e40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3730      	adds	r7, #48	@ 0x30
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}

08006dca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b08a      	sub	sp, #40	@ 0x28
 8006dce:	af02      	add	r7, sp, #8
 8006dd0:	60f8      	str	r0, [r7, #12]
 8006dd2:	60b9      	str	r1, [r7, #8]
 8006dd4:	4613      	mov	r3, r2
 8006dd6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10b      	bne.n	8006df6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de2:	f383 8811 	msr	BASEPRI, r3
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	f3bf 8f4f 	dsb	sy
 8006dee:	613b      	str	r3, [r7, #16]
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	e7fd      	b.n	8006df2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	68ba      	ldr	r2, [r7, #8]
 8006dfa:	fb02 f303 	mul.w	r3, r2, r3
 8006dfe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	3350      	adds	r3, #80	@ 0x50
 8006e04:	4618      	mov	r0, r3
 8006e06:	f002 fc09 	bl	800961c <pvPortMalloc>
 8006e0a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d011      	beq.n	8006e36 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	3350      	adds	r3, #80	@ 0x50
 8006e1a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006e24:	79fa      	ldrb	r2, [r7, #7]
 8006e26:	69bb      	ldr	r3, [r7, #24]
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	4613      	mov	r3, r2
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	68b9      	ldr	r1, [r7, #8]
 8006e30:	68f8      	ldr	r0, [r7, #12]
 8006e32:	f000 f805 	bl	8006e40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006e36:	69bb      	ldr	r3, [r7, #24]
	}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3720      	adds	r7, #32
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}

08006e40 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	60b9      	str	r1, [r7, #8]
 8006e4a:	607a      	str	r2, [r7, #4]
 8006e4c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d103      	bne.n	8006e5c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	69ba      	ldr	r2, [r7, #24]
 8006e58:	601a      	str	r2, [r3, #0]
 8006e5a:	e002      	b.n	8006e62 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006e62:	69bb      	ldr	r3, [r7, #24]
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	68ba      	ldr	r2, [r7, #8]
 8006e6c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006e6e:	2101      	movs	r1, #1
 8006e70:	69b8      	ldr	r0, [r7, #24]
 8006e72:	f7ff fec3 	bl	8006bfc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	78fa      	ldrb	r2, [r7, #3]
 8006e7a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006e7e:	bf00      	nop
 8006e80:	3710      	adds	r7, #16
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b082      	sub	sp, #8
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00e      	beq.n	8006eb2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	2100      	movs	r1, #0
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 f8a3 	bl	8006ff8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006eb2:	bf00      	nop
 8006eb4:	3708      	adds	r7, #8
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}

08006eba <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	b086      	sub	sp, #24
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	617b      	str	r3, [r7, #20]
 8006ec8:	2300      	movs	r3, #0
 8006eca:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006ecc:	79fb      	ldrb	r3, [r7, #7]
 8006ece:	461a      	mov	r2, r3
 8006ed0:	6939      	ldr	r1, [r7, #16]
 8006ed2:	6978      	ldr	r0, [r7, #20]
 8006ed4:	f7ff ff79 	bl	8006dca <xQueueGenericCreate>
 8006ed8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006eda:	68f8      	ldr	r0, [r7, #12]
 8006edc:	f7ff ffd3 	bl	8006e86 <prvInitialiseMutex>

		return xNewQueue;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
	}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3718      	adds	r7, #24
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}

08006eea <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006eea:	b580      	push	{r7, lr}
 8006eec:	b088      	sub	sp, #32
 8006eee:	af02      	add	r7, sp, #8
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	6039      	str	r1, [r7, #0]
 8006ef4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	617b      	str	r3, [r7, #20]
 8006efa:	2300      	movs	r3, #0
 8006efc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006efe:	79fb      	ldrb	r3, [r7, #7]
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	2200      	movs	r2, #0
 8006f06:	6939      	ldr	r1, [r7, #16]
 8006f08:	6978      	ldr	r0, [r7, #20]
 8006f0a:	f7ff fee1 	bl	8006cd0 <xQueueGenericCreateStatic>
 8006f0e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006f10:	68f8      	ldr	r0, [r7, #12]
 8006f12:	f7ff ffb8 	bl	8006e86 <prvInitialiseMutex>

		return xNewQueue;
 8006f16:	68fb      	ldr	r3, [r7, #12]
	}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3718      	adds	r7, #24
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8006f20:	b590      	push	{r4, r7, lr}
 8006f22:	b087      	sub	sp, #28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d10b      	bne.n	8006f4a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8006f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f36:	f383 8811 	msr	BASEPRI, r3
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	60fb      	str	r3, [r7, #12]
}
 8006f44:	bf00      	nop
 8006f46:	bf00      	nop
 8006f48:	e7fd      	b.n	8006f46 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	689c      	ldr	r4, [r3, #8]
 8006f4e:	f001 fbc3 	bl	80086d8 <xTaskGetCurrentTaskHandle>
 8006f52:	4603      	mov	r3, r0
 8006f54:	429c      	cmp	r4, r3
 8006f56:	d111      	bne.n	8006f7c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	68db      	ldr	r3, [r3, #12]
 8006f5c:	1e5a      	subs	r2, r3, #1
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	68db      	ldr	r3, [r3, #12]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d105      	bne.n	8006f76 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	2100      	movs	r1, #0
 8006f70:	6938      	ldr	r0, [r7, #16]
 8006f72:	f000 f841 	bl	8006ff8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006f76:	2301      	movs	r3, #1
 8006f78:	617b      	str	r3, [r7, #20]
 8006f7a:	e001      	b.n	8006f80 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006f80:	697b      	ldr	r3, [r7, #20]
	}
 8006f82:	4618      	mov	r0, r3
 8006f84:	371c      	adds	r7, #28
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd90      	pop	{r4, r7, pc}

08006f8a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006f8a:	b590      	push	{r4, r7, lr}
 8006f8c:	b087      	sub	sp, #28
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
 8006f92:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d10b      	bne.n	8006fb6 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8006f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa2:	f383 8811 	msr	BASEPRI, r3
 8006fa6:	f3bf 8f6f 	isb	sy
 8006faa:	f3bf 8f4f 	dsb	sy
 8006fae:	60fb      	str	r3, [r7, #12]
}
 8006fb0:	bf00      	nop
 8006fb2:	bf00      	nop
 8006fb4:	e7fd      	b.n	8006fb2 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	689c      	ldr	r4, [r3, #8]
 8006fba:	f001 fb8d 	bl	80086d8 <xTaskGetCurrentTaskHandle>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	429c      	cmp	r4, r3
 8006fc2:	d107      	bne.n	8006fd4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	68db      	ldr	r3, [r3, #12]
 8006fc8:	1c5a      	adds	r2, r3, #1
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	617b      	str	r3, [r7, #20]
 8006fd2:	e00c      	b.n	8006fee <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006fd4:	6839      	ldr	r1, [r7, #0]
 8006fd6:	6938      	ldr	r0, [r7, #16]
 8006fd8:	f000 fa90 	bl	80074fc <xQueueSemaphoreTake>
 8006fdc:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d004      	beq.n	8006fee <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	1c5a      	adds	r2, r3, #1
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006fee:	697b      	ldr	r3, [r7, #20]
	}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	371c      	adds	r7, #28
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd90      	pop	{r4, r7, pc}

08006ff8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b08e      	sub	sp, #56	@ 0x38
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
 8007004:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007006:	2300      	movs	r3, #0
 8007008:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800700e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10b      	bne.n	800702c <xQueueGenericSend+0x34>
	__asm volatile
 8007014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007018:	f383 8811 	msr	BASEPRI, r3
 800701c:	f3bf 8f6f 	isb	sy
 8007020:	f3bf 8f4f 	dsb	sy
 8007024:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007026:	bf00      	nop
 8007028:	bf00      	nop
 800702a:	e7fd      	b.n	8007028 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d103      	bne.n	800703a <xQueueGenericSend+0x42>
 8007032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007036:	2b00      	cmp	r3, #0
 8007038:	d101      	bne.n	800703e <xQueueGenericSend+0x46>
 800703a:	2301      	movs	r3, #1
 800703c:	e000      	b.n	8007040 <xQueueGenericSend+0x48>
 800703e:	2300      	movs	r3, #0
 8007040:	2b00      	cmp	r3, #0
 8007042:	d10b      	bne.n	800705c <xQueueGenericSend+0x64>
	__asm volatile
 8007044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007048:	f383 8811 	msr	BASEPRI, r3
 800704c:	f3bf 8f6f 	isb	sy
 8007050:	f3bf 8f4f 	dsb	sy
 8007054:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007056:	bf00      	nop
 8007058:	bf00      	nop
 800705a:	e7fd      	b.n	8007058 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	2b02      	cmp	r3, #2
 8007060:	d103      	bne.n	800706a <xQueueGenericSend+0x72>
 8007062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007066:	2b01      	cmp	r3, #1
 8007068:	d101      	bne.n	800706e <xQueueGenericSend+0x76>
 800706a:	2301      	movs	r3, #1
 800706c:	e000      	b.n	8007070 <xQueueGenericSend+0x78>
 800706e:	2300      	movs	r3, #0
 8007070:	2b00      	cmp	r3, #0
 8007072:	d10b      	bne.n	800708c <xQueueGenericSend+0x94>
	__asm volatile
 8007074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007078:	f383 8811 	msr	BASEPRI, r3
 800707c:	f3bf 8f6f 	isb	sy
 8007080:	f3bf 8f4f 	dsb	sy
 8007084:	623b      	str	r3, [r7, #32]
}
 8007086:	bf00      	nop
 8007088:	bf00      	nop
 800708a:	e7fd      	b.n	8007088 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800708c:	f001 fb34 	bl	80086f8 <xTaskGetSchedulerState>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d102      	bne.n	800709c <xQueueGenericSend+0xa4>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d101      	bne.n	80070a0 <xQueueGenericSend+0xa8>
 800709c:	2301      	movs	r3, #1
 800709e:	e000      	b.n	80070a2 <xQueueGenericSend+0xaa>
 80070a0:	2300      	movs	r3, #0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d10b      	bne.n	80070be <xQueueGenericSend+0xc6>
	__asm volatile
 80070a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070aa:	f383 8811 	msr	BASEPRI, r3
 80070ae:	f3bf 8f6f 	isb	sy
 80070b2:	f3bf 8f4f 	dsb	sy
 80070b6:	61fb      	str	r3, [r7, #28]
}
 80070b8:	bf00      	nop
 80070ba:	bf00      	nop
 80070bc:	e7fd      	b.n	80070ba <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80070be:	f002 f98b 	bl	80093d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80070c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d302      	bcc.n	80070d4 <xQueueGenericSend+0xdc>
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	2b02      	cmp	r3, #2
 80070d2:	d129      	bne.n	8007128 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80070d4:	683a      	ldr	r2, [r7, #0]
 80070d6:	68b9      	ldr	r1, [r7, #8]
 80070d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80070da:	f000 fb37 	bl	800774c <prvCopyDataToQueue>
 80070de:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d010      	beq.n	800710a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ea:	3324      	adds	r3, #36	@ 0x24
 80070ec:	4618      	mov	r0, r3
 80070ee:	f001 f92d 	bl	800834c <xTaskRemoveFromEventList>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d013      	beq.n	8007120 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80070f8:	4b3f      	ldr	r3, [pc, #252]	@ (80071f8 <xQueueGenericSend+0x200>)
 80070fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070fe:	601a      	str	r2, [r3, #0]
 8007100:	f3bf 8f4f 	dsb	sy
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	e00a      	b.n	8007120 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800710a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800710c:	2b00      	cmp	r3, #0
 800710e:	d007      	beq.n	8007120 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007110:	4b39      	ldr	r3, [pc, #228]	@ (80071f8 <xQueueGenericSend+0x200>)
 8007112:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007116:	601a      	str	r2, [r3, #0]
 8007118:	f3bf 8f4f 	dsb	sy
 800711c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007120:	f002 f98c 	bl	800943c <vPortExitCritical>
				return pdPASS;
 8007124:	2301      	movs	r3, #1
 8007126:	e063      	b.n	80071f0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d103      	bne.n	8007136 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800712e:	f002 f985 	bl	800943c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007132:	2300      	movs	r3, #0
 8007134:	e05c      	b.n	80071f0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007138:	2b00      	cmp	r3, #0
 800713a:	d106      	bne.n	800714a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800713c:	f107 0314 	add.w	r3, r7, #20
 8007140:	4618      	mov	r0, r3
 8007142:	f001 f967 	bl	8008414 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007146:	2301      	movs	r3, #1
 8007148:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800714a:	f002 f977 	bl	800943c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800714e:	f000 fecf 	bl	8007ef0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007152:	f002 f941 	bl	80093d8 <vPortEnterCritical>
 8007156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007158:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800715c:	b25b      	sxtb	r3, r3
 800715e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007162:	d103      	bne.n	800716c <xQueueGenericSend+0x174>
 8007164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007166:	2200      	movs	r2, #0
 8007168:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800716c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800716e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007172:	b25b      	sxtb	r3, r3
 8007174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007178:	d103      	bne.n	8007182 <xQueueGenericSend+0x18a>
 800717a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717c:	2200      	movs	r2, #0
 800717e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007182:	f002 f95b 	bl	800943c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007186:	1d3a      	adds	r2, r7, #4
 8007188:	f107 0314 	add.w	r3, r7, #20
 800718c:	4611      	mov	r1, r2
 800718e:	4618      	mov	r0, r3
 8007190:	f001 f956 	bl	8008440 <xTaskCheckForTimeOut>
 8007194:	4603      	mov	r3, r0
 8007196:	2b00      	cmp	r3, #0
 8007198:	d124      	bne.n	80071e4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800719a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800719c:	f000 fbce 	bl	800793c <prvIsQueueFull>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d018      	beq.n	80071d8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80071a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a8:	3310      	adds	r3, #16
 80071aa:	687a      	ldr	r2, [r7, #4]
 80071ac:	4611      	mov	r1, r2
 80071ae:	4618      	mov	r0, r3
 80071b0:	f001 f87a 	bl	80082a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80071b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80071b6:	f000 fb59 	bl	800786c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80071ba:	f000 fea7 	bl	8007f0c <xTaskResumeAll>
 80071be:	4603      	mov	r3, r0
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f47f af7c 	bne.w	80070be <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80071c6:	4b0c      	ldr	r3, [pc, #48]	@ (80071f8 <xQueueGenericSend+0x200>)
 80071c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071cc:	601a      	str	r2, [r3, #0]
 80071ce:	f3bf 8f4f 	dsb	sy
 80071d2:	f3bf 8f6f 	isb	sy
 80071d6:	e772      	b.n	80070be <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80071d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80071da:	f000 fb47 	bl	800786c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80071de:	f000 fe95 	bl	8007f0c <xTaskResumeAll>
 80071e2:	e76c      	b.n	80070be <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80071e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80071e6:	f000 fb41 	bl	800786c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80071ea:	f000 fe8f 	bl	8007f0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80071ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3738      	adds	r7, #56	@ 0x38
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}
 80071f8:	e000ed04 	.word	0xe000ed04

080071fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b090      	sub	sp, #64	@ 0x40
 8007200:	af00      	add	r7, sp, #0
 8007202:	60f8      	str	r0, [r7, #12]
 8007204:	60b9      	str	r1, [r7, #8]
 8007206:	607a      	str	r2, [r7, #4]
 8007208:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800720e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007210:	2b00      	cmp	r3, #0
 8007212:	d10b      	bne.n	800722c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007218:	f383 8811 	msr	BASEPRI, r3
 800721c:	f3bf 8f6f 	isb	sy
 8007220:	f3bf 8f4f 	dsb	sy
 8007224:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007226:	bf00      	nop
 8007228:	bf00      	nop
 800722a:	e7fd      	b.n	8007228 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d103      	bne.n	800723a <xQueueGenericSendFromISR+0x3e>
 8007232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007236:	2b00      	cmp	r3, #0
 8007238:	d101      	bne.n	800723e <xQueueGenericSendFromISR+0x42>
 800723a:	2301      	movs	r3, #1
 800723c:	e000      	b.n	8007240 <xQueueGenericSendFromISR+0x44>
 800723e:	2300      	movs	r3, #0
 8007240:	2b00      	cmp	r3, #0
 8007242:	d10b      	bne.n	800725c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007248:	f383 8811 	msr	BASEPRI, r3
 800724c:	f3bf 8f6f 	isb	sy
 8007250:	f3bf 8f4f 	dsb	sy
 8007254:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007256:	bf00      	nop
 8007258:	bf00      	nop
 800725a:	e7fd      	b.n	8007258 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	2b02      	cmp	r3, #2
 8007260:	d103      	bne.n	800726a <xQueueGenericSendFromISR+0x6e>
 8007262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007266:	2b01      	cmp	r3, #1
 8007268:	d101      	bne.n	800726e <xQueueGenericSendFromISR+0x72>
 800726a:	2301      	movs	r3, #1
 800726c:	e000      	b.n	8007270 <xQueueGenericSendFromISR+0x74>
 800726e:	2300      	movs	r3, #0
 8007270:	2b00      	cmp	r3, #0
 8007272:	d10b      	bne.n	800728c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007278:	f383 8811 	msr	BASEPRI, r3
 800727c:	f3bf 8f6f 	isb	sy
 8007280:	f3bf 8f4f 	dsb	sy
 8007284:	623b      	str	r3, [r7, #32]
}
 8007286:	bf00      	nop
 8007288:	bf00      	nop
 800728a:	e7fd      	b.n	8007288 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800728c:	f002 f984 	bl	8009598 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007290:	f3ef 8211 	mrs	r2, BASEPRI
 8007294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007298:	f383 8811 	msr	BASEPRI, r3
 800729c:	f3bf 8f6f 	isb	sy
 80072a0:	f3bf 8f4f 	dsb	sy
 80072a4:	61fa      	str	r2, [r7, #28]
 80072a6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80072a8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80072aa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80072ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d302      	bcc.n	80072be <xQueueGenericSendFromISR+0xc2>
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d12f      	bne.n	800731e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80072be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80072c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80072ce:	683a      	ldr	r2, [r7, #0]
 80072d0:	68b9      	ldr	r1, [r7, #8]
 80072d2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80072d4:	f000 fa3a 	bl	800774c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80072d8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80072dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072e0:	d112      	bne.n	8007308 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80072e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d016      	beq.n	8007318 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80072ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ec:	3324      	adds	r3, #36	@ 0x24
 80072ee:	4618      	mov	r0, r3
 80072f0:	f001 f82c 	bl	800834c <xTaskRemoveFromEventList>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d00e      	beq.n	8007318 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d00b      	beq.n	8007318 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	601a      	str	r2, [r3, #0]
 8007306:	e007      	b.n	8007318 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007308:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800730c:	3301      	adds	r3, #1
 800730e:	b2db      	uxtb	r3, r3
 8007310:	b25a      	sxtb	r2, r3
 8007312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007314:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007318:	2301      	movs	r3, #1
 800731a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800731c:	e001      	b.n	8007322 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800731e:	2300      	movs	r3, #0
 8007320:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007324:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800732c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800732e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007330:	4618      	mov	r0, r3
 8007332:	3740      	adds	r7, #64	@ 0x40
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b08c      	sub	sp, #48	@ 0x30
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007344:	2300      	movs	r3, #0
 8007346:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800734c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800734e:	2b00      	cmp	r3, #0
 8007350:	d10b      	bne.n	800736a <xQueueReceive+0x32>
	__asm volatile
 8007352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007356:	f383 8811 	msr	BASEPRI, r3
 800735a:	f3bf 8f6f 	isb	sy
 800735e:	f3bf 8f4f 	dsb	sy
 8007362:	623b      	str	r3, [r7, #32]
}
 8007364:	bf00      	nop
 8007366:	bf00      	nop
 8007368:	e7fd      	b.n	8007366 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d103      	bne.n	8007378 <xQueueReceive+0x40>
 8007370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007374:	2b00      	cmp	r3, #0
 8007376:	d101      	bne.n	800737c <xQueueReceive+0x44>
 8007378:	2301      	movs	r3, #1
 800737a:	e000      	b.n	800737e <xQueueReceive+0x46>
 800737c:	2300      	movs	r3, #0
 800737e:	2b00      	cmp	r3, #0
 8007380:	d10b      	bne.n	800739a <xQueueReceive+0x62>
	__asm volatile
 8007382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007386:	f383 8811 	msr	BASEPRI, r3
 800738a:	f3bf 8f6f 	isb	sy
 800738e:	f3bf 8f4f 	dsb	sy
 8007392:	61fb      	str	r3, [r7, #28]
}
 8007394:	bf00      	nop
 8007396:	bf00      	nop
 8007398:	e7fd      	b.n	8007396 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800739a:	f001 f9ad 	bl	80086f8 <xTaskGetSchedulerState>
 800739e:	4603      	mov	r3, r0
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d102      	bne.n	80073aa <xQueueReceive+0x72>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d101      	bne.n	80073ae <xQueueReceive+0x76>
 80073aa:	2301      	movs	r3, #1
 80073ac:	e000      	b.n	80073b0 <xQueueReceive+0x78>
 80073ae:	2300      	movs	r3, #0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d10b      	bne.n	80073cc <xQueueReceive+0x94>
	__asm volatile
 80073b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b8:	f383 8811 	msr	BASEPRI, r3
 80073bc:	f3bf 8f6f 	isb	sy
 80073c0:	f3bf 8f4f 	dsb	sy
 80073c4:	61bb      	str	r3, [r7, #24]
}
 80073c6:	bf00      	nop
 80073c8:	bf00      	nop
 80073ca:	e7fd      	b.n	80073c8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073cc:	f002 f804 	bl	80093d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80073d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d01f      	beq.n	800741c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80073dc:	68b9      	ldr	r1, [r7, #8]
 80073de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073e0:	f000 fa1e 	bl	8007820 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80073e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e6:	1e5a      	subs	r2, r3, #1
 80073e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ea:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ee:	691b      	ldr	r3, [r3, #16]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d00f      	beq.n	8007414 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f6:	3310      	adds	r3, #16
 80073f8:	4618      	mov	r0, r3
 80073fa:	f000 ffa7 	bl	800834c <xTaskRemoveFromEventList>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	d007      	beq.n	8007414 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007404:	4b3c      	ldr	r3, [pc, #240]	@ (80074f8 <xQueueReceive+0x1c0>)
 8007406:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800740a:	601a      	str	r2, [r3, #0]
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007414:	f002 f812 	bl	800943c <vPortExitCritical>
				return pdPASS;
 8007418:	2301      	movs	r3, #1
 800741a:	e069      	b.n	80074f0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d103      	bne.n	800742a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007422:	f002 f80b 	bl	800943c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007426:	2300      	movs	r3, #0
 8007428:	e062      	b.n	80074f0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800742a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800742c:	2b00      	cmp	r3, #0
 800742e:	d106      	bne.n	800743e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007430:	f107 0310 	add.w	r3, r7, #16
 8007434:	4618      	mov	r0, r3
 8007436:	f000 ffed 	bl	8008414 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800743a:	2301      	movs	r3, #1
 800743c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800743e:	f001 fffd 	bl	800943c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007442:	f000 fd55 	bl	8007ef0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007446:	f001 ffc7 	bl	80093d8 <vPortEnterCritical>
 800744a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800744c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007450:	b25b      	sxtb	r3, r3
 8007452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007456:	d103      	bne.n	8007460 <xQueueReceive+0x128>
 8007458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745a:	2200      	movs	r2, #0
 800745c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007462:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007466:	b25b      	sxtb	r3, r3
 8007468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800746c:	d103      	bne.n	8007476 <xQueueReceive+0x13e>
 800746e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007470:	2200      	movs	r2, #0
 8007472:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007476:	f001 ffe1 	bl	800943c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800747a:	1d3a      	adds	r2, r7, #4
 800747c:	f107 0310 	add.w	r3, r7, #16
 8007480:	4611      	mov	r1, r2
 8007482:	4618      	mov	r0, r3
 8007484:	f000 ffdc 	bl	8008440 <xTaskCheckForTimeOut>
 8007488:	4603      	mov	r3, r0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d123      	bne.n	80074d6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800748e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007490:	f000 fa3e 	bl	8007910 <prvIsQueueEmpty>
 8007494:	4603      	mov	r3, r0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d017      	beq.n	80074ca <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800749a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800749c:	3324      	adds	r3, #36	@ 0x24
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	4611      	mov	r1, r2
 80074a2:	4618      	mov	r0, r3
 80074a4:	f000 ff00 	bl	80082a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80074a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074aa:	f000 f9df 	bl	800786c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80074ae:	f000 fd2d 	bl	8007f0c <xTaskResumeAll>
 80074b2:	4603      	mov	r3, r0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d189      	bne.n	80073cc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80074b8:	4b0f      	ldr	r3, [pc, #60]	@ (80074f8 <xQueueReceive+0x1c0>)
 80074ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074be:	601a      	str	r2, [r3, #0]
 80074c0:	f3bf 8f4f 	dsb	sy
 80074c4:	f3bf 8f6f 	isb	sy
 80074c8:	e780      	b.n	80073cc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80074ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074cc:	f000 f9ce 	bl	800786c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80074d0:	f000 fd1c 	bl	8007f0c <xTaskResumeAll>
 80074d4:	e77a      	b.n	80073cc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80074d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074d8:	f000 f9c8 	bl	800786c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80074dc:	f000 fd16 	bl	8007f0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80074e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074e2:	f000 fa15 	bl	8007910 <prvIsQueueEmpty>
 80074e6:	4603      	mov	r3, r0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	f43f af6f 	beq.w	80073cc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80074ee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3730      	adds	r7, #48	@ 0x30
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}
 80074f8:	e000ed04 	.word	0xe000ed04

080074fc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b08e      	sub	sp, #56	@ 0x38
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007506:	2300      	movs	r3, #0
 8007508:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800750e:	2300      	movs	r3, #0
 8007510:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007514:	2b00      	cmp	r3, #0
 8007516:	d10b      	bne.n	8007530 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800751c:	f383 8811 	msr	BASEPRI, r3
 8007520:	f3bf 8f6f 	isb	sy
 8007524:	f3bf 8f4f 	dsb	sy
 8007528:	623b      	str	r3, [r7, #32]
}
 800752a:	bf00      	nop
 800752c:	bf00      	nop
 800752e:	e7fd      	b.n	800752c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00b      	beq.n	8007550 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800753c:	f383 8811 	msr	BASEPRI, r3
 8007540:	f3bf 8f6f 	isb	sy
 8007544:	f3bf 8f4f 	dsb	sy
 8007548:	61fb      	str	r3, [r7, #28]
}
 800754a:	bf00      	nop
 800754c:	bf00      	nop
 800754e:	e7fd      	b.n	800754c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007550:	f001 f8d2 	bl	80086f8 <xTaskGetSchedulerState>
 8007554:	4603      	mov	r3, r0
 8007556:	2b00      	cmp	r3, #0
 8007558:	d102      	bne.n	8007560 <xQueueSemaphoreTake+0x64>
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d101      	bne.n	8007564 <xQueueSemaphoreTake+0x68>
 8007560:	2301      	movs	r3, #1
 8007562:	e000      	b.n	8007566 <xQueueSemaphoreTake+0x6a>
 8007564:	2300      	movs	r3, #0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d10b      	bne.n	8007582 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800756a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800756e:	f383 8811 	msr	BASEPRI, r3
 8007572:	f3bf 8f6f 	isb	sy
 8007576:	f3bf 8f4f 	dsb	sy
 800757a:	61bb      	str	r3, [r7, #24]
}
 800757c:	bf00      	nop
 800757e:	bf00      	nop
 8007580:	e7fd      	b.n	800757e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007582:	f001 ff29 	bl	80093d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800758a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800758c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800758e:	2b00      	cmp	r3, #0
 8007590:	d024      	beq.n	80075dc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007594:	1e5a      	subs	r2, r3, #1
 8007596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007598:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800759a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d104      	bne.n	80075ac <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80075a2:	f001 fa23 	bl	80089ec <pvTaskIncrementMutexHeldCount>
 80075a6:	4602      	mov	r2, r0
 80075a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075aa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00f      	beq.n	80075d4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075b6:	3310      	adds	r3, #16
 80075b8:	4618      	mov	r0, r3
 80075ba:	f000 fec7 	bl	800834c <xTaskRemoveFromEventList>
 80075be:	4603      	mov	r3, r0
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d007      	beq.n	80075d4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80075c4:	4b54      	ldr	r3, [pc, #336]	@ (8007718 <xQueueSemaphoreTake+0x21c>)
 80075c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075ca:	601a      	str	r2, [r3, #0]
 80075cc:	f3bf 8f4f 	dsb	sy
 80075d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80075d4:	f001 ff32 	bl	800943c <vPortExitCritical>
				return pdPASS;
 80075d8:	2301      	movs	r3, #1
 80075da:	e098      	b.n	800770e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d112      	bne.n	8007608 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80075e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d00b      	beq.n	8007600 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80075e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ec:	f383 8811 	msr	BASEPRI, r3
 80075f0:	f3bf 8f6f 	isb	sy
 80075f4:	f3bf 8f4f 	dsb	sy
 80075f8:	617b      	str	r3, [r7, #20]
}
 80075fa:	bf00      	nop
 80075fc:	bf00      	nop
 80075fe:	e7fd      	b.n	80075fc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007600:	f001 ff1c 	bl	800943c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007604:	2300      	movs	r3, #0
 8007606:	e082      	b.n	800770e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800760a:	2b00      	cmp	r3, #0
 800760c:	d106      	bne.n	800761c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800760e:	f107 030c 	add.w	r3, r7, #12
 8007612:	4618      	mov	r0, r3
 8007614:	f000 fefe 	bl	8008414 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007618:	2301      	movs	r3, #1
 800761a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800761c:	f001 ff0e 	bl	800943c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007620:	f000 fc66 	bl	8007ef0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007624:	f001 fed8 	bl	80093d8 <vPortEnterCritical>
 8007628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800762a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800762e:	b25b      	sxtb	r3, r3
 8007630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007634:	d103      	bne.n	800763e <xQueueSemaphoreTake+0x142>
 8007636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007638:	2200      	movs	r2, #0
 800763a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800763e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007640:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007644:	b25b      	sxtb	r3, r3
 8007646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800764a:	d103      	bne.n	8007654 <xQueueSemaphoreTake+0x158>
 800764c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800764e:	2200      	movs	r2, #0
 8007650:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007654:	f001 fef2 	bl	800943c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007658:	463a      	mov	r2, r7
 800765a:	f107 030c 	add.w	r3, r7, #12
 800765e:	4611      	mov	r1, r2
 8007660:	4618      	mov	r0, r3
 8007662:	f000 feed 	bl	8008440 <xTaskCheckForTimeOut>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d132      	bne.n	80076d2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800766c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800766e:	f000 f94f 	bl	8007910 <prvIsQueueEmpty>
 8007672:	4603      	mov	r3, r0
 8007674:	2b00      	cmp	r3, #0
 8007676:	d026      	beq.n	80076c6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d109      	bne.n	8007694 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007680:	f001 feaa 	bl	80093d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	4618      	mov	r0, r3
 800768a:	f001 f853 	bl	8008734 <xTaskPriorityInherit>
 800768e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007690:	f001 fed4 	bl	800943c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007696:	3324      	adds	r3, #36	@ 0x24
 8007698:	683a      	ldr	r2, [r7, #0]
 800769a:	4611      	mov	r1, r2
 800769c:	4618      	mov	r0, r3
 800769e:	f000 fe03 	bl	80082a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80076a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80076a4:	f000 f8e2 	bl	800786c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80076a8:	f000 fc30 	bl	8007f0c <xTaskResumeAll>
 80076ac:	4603      	mov	r3, r0
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f47f af67 	bne.w	8007582 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80076b4:	4b18      	ldr	r3, [pc, #96]	@ (8007718 <xQueueSemaphoreTake+0x21c>)
 80076b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076ba:	601a      	str	r2, [r3, #0]
 80076bc:	f3bf 8f4f 	dsb	sy
 80076c0:	f3bf 8f6f 	isb	sy
 80076c4:	e75d      	b.n	8007582 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80076c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80076c8:	f000 f8d0 	bl	800786c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80076cc:	f000 fc1e 	bl	8007f0c <xTaskResumeAll>
 80076d0:	e757      	b.n	8007582 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80076d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80076d4:	f000 f8ca 	bl	800786c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80076d8:	f000 fc18 	bl	8007f0c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80076de:	f000 f917 	bl	8007910 <prvIsQueueEmpty>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	f43f af4c 	beq.w	8007582 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80076ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00d      	beq.n	800770c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80076f0:	f001 fe72 	bl	80093d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80076f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80076f6:	f000 f811 	bl	800771c <prvGetDisinheritPriorityAfterTimeout>
 80076fa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80076fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007702:	4618      	mov	r0, r3
 8007704:	f001 f8ee 	bl	80088e4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007708:	f001 fe98 	bl	800943c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800770c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800770e:	4618      	mov	r0, r3
 8007710:	3738      	adds	r7, #56	@ 0x38
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	e000ed04 	.word	0xe000ed04

0800771c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800771c:	b480      	push	{r7}
 800771e:	b085      	sub	sp, #20
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007728:	2b00      	cmp	r3, #0
 800772a:	d006      	beq.n	800773a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8007736:	60fb      	str	r3, [r7, #12]
 8007738:	e001      	b.n	800773e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800773a:	2300      	movs	r3, #0
 800773c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800773e:	68fb      	ldr	r3, [r7, #12]
	}
 8007740:	4618      	mov	r0, r3
 8007742:	3714      	adds	r7, #20
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr

0800774c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b086      	sub	sp, #24
 8007750:	af00      	add	r7, sp, #0
 8007752:	60f8      	str	r0, [r7, #12]
 8007754:	60b9      	str	r1, [r7, #8]
 8007756:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007758:	2300      	movs	r3, #0
 800775a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007760:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007766:	2b00      	cmp	r3, #0
 8007768:	d10d      	bne.n	8007786 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d14d      	bne.n	800780e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	4618      	mov	r0, r3
 8007778:	f001 f844 	bl	8008804 <xTaskPriorityDisinherit>
 800777c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2200      	movs	r2, #0
 8007782:	609a      	str	r2, [r3, #8]
 8007784:	e043      	b.n	800780e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d119      	bne.n	80077c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6858      	ldr	r0, [r3, #4]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007794:	461a      	mov	r2, r3
 8007796:	68b9      	ldr	r1, [r7, #8]
 8007798:	f003 fa9b 	bl	800acd2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	685a      	ldr	r2, [r3, #4]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077a4:	441a      	add	r2, r3
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	685a      	ldr	r2, [r3, #4]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d32b      	bcc.n	800780e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	605a      	str	r2, [r3, #4]
 80077be:	e026      	b.n	800780e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	68d8      	ldr	r0, [r3, #12]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077c8:	461a      	mov	r2, r3
 80077ca:	68b9      	ldr	r1, [r7, #8]
 80077cc:	f003 fa81 	bl	800acd2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	68da      	ldr	r2, [r3, #12]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077d8:	425b      	negs	r3, r3
 80077da:	441a      	add	r2, r3
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	68da      	ldr	r2, [r3, #12]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d207      	bcs.n	80077fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	689a      	ldr	r2, [r3, #8]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077f4:	425b      	negs	r3, r3
 80077f6:	441a      	add	r2, r3
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d105      	bne.n	800780e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d002      	beq.n	800780e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	3b01      	subs	r3, #1
 800780c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	1c5a      	adds	r2, r3, #1
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007816:	697b      	ldr	r3, [r7, #20]
}
 8007818:	4618      	mov	r0, r3
 800781a:	3718      	adds	r7, #24
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800782e:	2b00      	cmp	r3, #0
 8007830:	d018      	beq.n	8007864 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	68da      	ldr	r2, [r3, #12]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800783a:	441a      	add	r2, r3
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	68da      	ldr	r2, [r3, #12]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	429a      	cmp	r2, r3
 800784a:	d303      	bcc.n	8007854 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	68d9      	ldr	r1, [r3, #12]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800785c:	461a      	mov	r2, r3
 800785e:	6838      	ldr	r0, [r7, #0]
 8007860:	f003 fa37 	bl	800acd2 <memcpy>
	}
}
 8007864:	bf00      	nop
 8007866:	3708      	adds	r7, #8
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007874:	f001 fdb0 	bl	80093d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800787e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007880:	e011      	b.n	80078a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007886:	2b00      	cmp	r3, #0
 8007888:	d012      	beq.n	80078b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	3324      	adds	r3, #36	@ 0x24
 800788e:	4618      	mov	r0, r3
 8007890:	f000 fd5c 	bl	800834c <xTaskRemoveFromEventList>
 8007894:	4603      	mov	r3, r0
 8007896:	2b00      	cmp	r3, #0
 8007898:	d001      	beq.n	800789e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800789a:	f000 fe35 	bl	8008508 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800789e:	7bfb      	ldrb	r3, [r7, #15]
 80078a0:	3b01      	subs	r3, #1
 80078a2:	b2db      	uxtb	r3, r3
 80078a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80078a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	dce9      	bgt.n	8007882 <prvUnlockQueue+0x16>
 80078ae:	e000      	b.n	80078b2 <prvUnlockQueue+0x46>
					break;
 80078b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	22ff      	movs	r2, #255	@ 0xff
 80078b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80078ba:	f001 fdbf 	bl	800943c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80078be:	f001 fd8b 	bl	80093d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078ca:	e011      	b.n	80078f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d012      	beq.n	80078fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	3310      	adds	r3, #16
 80078d8:	4618      	mov	r0, r3
 80078da:	f000 fd37 	bl	800834c <xTaskRemoveFromEventList>
 80078de:	4603      	mov	r3, r0
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d001      	beq.n	80078e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80078e4:	f000 fe10 	bl	8008508 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80078e8:	7bbb      	ldrb	r3, [r7, #14]
 80078ea:	3b01      	subs	r3, #1
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	dce9      	bgt.n	80078cc <prvUnlockQueue+0x60>
 80078f8:	e000      	b.n	80078fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80078fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	22ff      	movs	r2, #255	@ 0xff
 8007900:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007904:	f001 fd9a 	bl	800943c <vPortExitCritical>
}
 8007908:	bf00      	nop
 800790a:	3710      	adds	r7, #16
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b084      	sub	sp, #16
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007918:	f001 fd5e 	bl	80093d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007920:	2b00      	cmp	r3, #0
 8007922:	d102      	bne.n	800792a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007924:	2301      	movs	r3, #1
 8007926:	60fb      	str	r3, [r7, #12]
 8007928:	e001      	b.n	800792e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800792a:	2300      	movs	r3, #0
 800792c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800792e:	f001 fd85 	bl	800943c <vPortExitCritical>

	return xReturn;
 8007932:	68fb      	ldr	r3, [r7, #12]
}
 8007934:	4618      	mov	r0, r3
 8007936:	3710      	adds	r7, #16
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007944:	f001 fd48 	bl	80093d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007950:	429a      	cmp	r2, r3
 8007952:	d102      	bne.n	800795a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007954:	2301      	movs	r3, #1
 8007956:	60fb      	str	r3, [r7, #12]
 8007958:	e001      	b.n	800795e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800795a:	2300      	movs	r3, #0
 800795c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800795e:	f001 fd6d 	bl	800943c <vPortExitCritical>

	return xReturn;
 8007962:	68fb      	ldr	r3, [r7, #12]
}
 8007964:	4618      	mov	r0, r3
 8007966:	3710      	adds	r7, #16
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800796c:	b480      	push	{r7}
 800796e:	b085      	sub	sp, #20
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007976:	2300      	movs	r3, #0
 8007978:	60fb      	str	r3, [r7, #12]
 800797a:	e014      	b.n	80079a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800797c:	4a0f      	ldr	r2, [pc, #60]	@ (80079bc <vQueueAddToRegistry+0x50>)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d10b      	bne.n	80079a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007988:	490c      	ldr	r1, [pc, #48]	@ (80079bc <vQueueAddToRegistry+0x50>)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	683a      	ldr	r2, [r7, #0]
 800798e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007992:	4a0a      	ldr	r2, [pc, #40]	@ (80079bc <vQueueAddToRegistry+0x50>)
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	00db      	lsls	r3, r3, #3
 8007998:	4413      	add	r3, r2
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800799e:	e006      	b.n	80079ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	3301      	adds	r3, #1
 80079a4:	60fb      	str	r3, [r7, #12]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2b07      	cmp	r3, #7
 80079aa:	d9e7      	bls.n	800797c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80079ac:	bf00      	nop
 80079ae:	bf00      	nop
 80079b0:	3714      	adds	r7, #20
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr
 80079ba:	bf00      	nop
 80079bc:	20000aa8 	.word	0x20000aa8

080079c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b086      	sub	sp, #24
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80079d0:	f001 fd02 	bl	80093d8 <vPortEnterCritical>
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80079da:	b25b      	sxtb	r3, r3
 80079dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e0:	d103      	bne.n	80079ea <vQueueWaitForMessageRestricted+0x2a>
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	2200      	movs	r2, #0
 80079e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079f0:	b25b      	sxtb	r3, r3
 80079f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079f6:	d103      	bne.n	8007a00 <vQueueWaitForMessageRestricted+0x40>
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a00:	f001 fd1c 	bl	800943c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d106      	bne.n	8007a1a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	3324      	adds	r3, #36	@ 0x24
 8007a10:	687a      	ldr	r2, [r7, #4]
 8007a12:	68b9      	ldr	r1, [r7, #8]
 8007a14:	4618      	mov	r0, r3
 8007a16:	f000 fc6d 	bl	80082f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007a1a:	6978      	ldr	r0, [r7, #20]
 8007a1c:	f7ff ff26 	bl	800786c <prvUnlockQueue>
	}
 8007a20:	bf00      	nop
 8007a22:	3718      	adds	r7, #24
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b08e      	sub	sp, #56	@ 0x38
 8007a2c:	af04      	add	r7, sp, #16
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	607a      	str	r2, [r7, #4]
 8007a34:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d10b      	bne.n	8007a54 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a40:	f383 8811 	msr	BASEPRI, r3
 8007a44:	f3bf 8f6f 	isb	sy
 8007a48:	f3bf 8f4f 	dsb	sy
 8007a4c:	623b      	str	r3, [r7, #32]
}
 8007a4e:	bf00      	nop
 8007a50:	bf00      	nop
 8007a52:	e7fd      	b.n	8007a50 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d10b      	bne.n	8007a72 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a5e:	f383 8811 	msr	BASEPRI, r3
 8007a62:	f3bf 8f6f 	isb	sy
 8007a66:	f3bf 8f4f 	dsb	sy
 8007a6a:	61fb      	str	r3, [r7, #28]
}
 8007a6c:	bf00      	nop
 8007a6e:	bf00      	nop
 8007a70:	e7fd      	b.n	8007a6e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007a72:	23a8      	movs	r3, #168	@ 0xa8
 8007a74:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	2ba8      	cmp	r3, #168	@ 0xa8
 8007a7a:	d00b      	beq.n	8007a94 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a80:	f383 8811 	msr	BASEPRI, r3
 8007a84:	f3bf 8f6f 	isb	sy
 8007a88:	f3bf 8f4f 	dsb	sy
 8007a8c:	61bb      	str	r3, [r7, #24]
}
 8007a8e:	bf00      	nop
 8007a90:	bf00      	nop
 8007a92:	e7fd      	b.n	8007a90 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007a94:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d01e      	beq.n	8007ada <xTaskCreateStatic+0xb2>
 8007a9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d01b      	beq.n	8007ada <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aa4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007aaa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aae:	2202      	movs	r2, #2
 8007ab0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	9303      	str	r3, [sp, #12]
 8007ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aba:	9302      	str	r3, [sp, #8]
 8007abc:	f107 0314 	add.w	r3, r7, #20
 8007ac0:	9301      	str	r3, [sp, #4]
 8007ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac4:	9300      	str	r3, [sp, #0]
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	68b9      	ldr	r1, [r7, #8]
 8007acc:	68f8      	ldr	r0, [r7, #12]
 8007ace:	f000 f851 	bl	8007b74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007ad2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007ad4:	f000 f8f6 	bl	8007cc4 <prvAddNewTaskToReadyList>
 8007ad8:	e001      	b.n	8007ade <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007ada:	2300      	movs	r3, #0
 8007adc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007ade:	697b      	ldr	r3, [r7, #20]
	}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3728      	adds	r7, #40	@ 0x28
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}

08007ae8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b08c      	sub	sp, #48	@ 0x30
 8007aec:	af04      	add	r7, sp, #16
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	60b9      	str	r1, [r7, #8]
 8007af2:	603b      	str	r3, [r7, #0]
 8007af4:	4613      	mov	r3, r2
 8007af6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007af8:	88fb      	ldrh	r3, [r7, #6]
 8007afa:	009b      	lsls	r3, r3, #2
 8007afc:	4618      	mov	r0, r3
 8007afe:	f001 fd8d 	bl	800961c <pvPortMalloc>
 8007b02:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d00e      	beq.n	8007b28 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007b0a:	20a8      	movs	r0, #168	@ 0xa8
 8007b0c:	f001 fd86 	bl	800961c <pvPortMalloc>
 8007b10:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d003      	beq.n	8007b20 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007b18:	69fb      	ldr	r3, [r7, #28]
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	631a      	str	r2, [r3, #48]	@ 0x30
 8007b1e:	e005      	b.n	8007b2c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007b20:	6978      	ldr	r0, [r7, #20]
 8007b22:	f001 fe49 	bl	80097b8 <vPortFree>
 8007b26:	e001      	b.n	8007b2c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007b2c:	69fb      	ldr	r3, [r7, #28]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d017      	beq.n	8007b62 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007b32:	69fb      	ldr	r3, [r7, #28]
 8007b34:	2200      	movs	r2, #0
 8007b36:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007b3a:	88fa      	ldrh	r2, [r7, #6]
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	9303      	str	r3, [sp, #12]
 8007b40:	69fb      	ldr	r3, [r7, #28]
 8007b42:	9302      	str	r3, [sp, #8]
 8007b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b46:	9301      	str	r3, [sp, #4]
 8007b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b4a:	9300      	str	r3, [sp, #0]
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	68b9      	ldr	r1, [r7, #8]
 8007b50:	68f8      	ldr	r0, [r7, #12]
 8007b52:	f000 f80f 	bl	8007b74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b56:	69f8      	ldr	r0, [r7, #28]
 8007b58:	f000 f8b4 	bl	8007cc4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	61bb      	str	r3, [r7, #24]
 8007b60:	e002      	b.n	8007b68 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007b62:	f04f 33ff 	mov.w	r3, #4294967295
 8007b66:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007b68:	69bb      	ldr	r3, [r7, #24]
	}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3720      	adds	r7, #32
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
	...

08007b74 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b088      	sub	sp, #32
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	607a      	str	r2, [r7, #4]
 8007b80:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b84:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	009b      	lsls	r3, r3, #2
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	21a5      	movs	r1, #165	@ 0xa5
 8007b8e:	f002 ffc3 	bl	800ab18 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007b9c:	3b01      	subs	r3, #1
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	4413      	add	r3, r2
 8007ba2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007ba4:	69bb      	ldr	r3, [r7, #24]
 8007ba6:	f023 0307 	bic.w	r3, r3, #7
 8007baa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007bac:	69bb      	ldr	r3, [r7, #24]
 8007bae:	f003 0307 	and.w	r3, r3, #7
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d00b      	beq.n	8007bce <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bba:	f383 8811 	msr	BASEPRI, r3
 8007bbe:	f3bf 8f6f 	isb	sy
 8007bc2:	f3bf 8f4f 	dsb	sy
 8007bc6:	617b      	str	r3, [r7, #20]
}
 8007bc8:	bf00      	nop
 8007bca:	bf00      	nop
 8007bcc:	e7fd      	b.n	8007bca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d01f      	beq.n	8007c14 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	61fb      	str	r3, [r7, #28]
 8007bd8:	e012      	b.n	8007c00 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007bda:	68ba      	ldr	r2, [r7, #8]
 8007bdc:	69fb      	ldr	r3, [r7, #28]
 8007bde:	4413      	add	r3, r2
 8007be0:	7819      	ldrb	r1, [r3, #0]
 8007be2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007be4:	69fb      	ldr	r3, [r7, #28]
 8007be6:	4413      	add	r3, r2
 8007be8:	3334      	adds	r3, #52	@ 0x34
 8007bea:	460a      	mov	r2, r1
 8007bec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007bee:	68ba      	ldr	r2, [r7, #8]
 8007bf0:	69fb      	ldr	r3, [r7, #28]
 8007bf2:	4413      	add	r3, r2
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d006      	beq.n	8007c08 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007bfa:	69fb      	ldr	r3, [r7, #28]
 8007bfc:	3301      	adds	r3, #1
 8007bfe:	61fb      	str	r3, [r7, #28]
 8007c00:	69fb      	ldr	r3, [r7, #28]
 8007c02:	2b0f      	cmp	r3, #15
 8007c04:	d9e9      	bls.n	8007bda <prvInitialiseNewTask+0x66>
 8007c06:	e000      	b.n	8007c0a <prvInitialiseNewTask+0x96>
			{
				break;
 8007c08:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007c12:	e003      	b.n	8007c1c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c1e:	2b37      	cmp	r3, #55	@ 0x37
 8007c20:	d901      	bls.n	8007c26 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007c22:	2337      	movs	r3, #55	@ 0x37
 8007c24:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c2a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c30:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c34:	2200      	movs	r2, #0
 8007c36:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3a:	3304      	adds	r3, #4
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f7fe ff49 	bl	8006ad4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c44:	3318      	adds	r3, #24
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7fe ff44 	bl	8006ad4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c50:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c54:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c60:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c64:	2200      	movs	r2, #0
 8007c66:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c74:	3354      	adds	r3, #84	@ 0x54
 8007c76:	224c      	movs	r2, #76	@ 0x4c
 8007c78:	2100      	movs	r1, #0
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f002 ff4c 	bl	800ab18 <memset>
 8007c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c82:	4a0d      	ldr	r2, [pc, #52]	@ (8007cb8 <prvInitialiseNewTask+0x144>)
 8007c84:	659a      	str	r2, [r3, #88]	@ 0x58
 8007c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c88:	4a0c      	ldr	r2, [pc, #48]	@ (8007cbc <prvInitialiseNewTask+0x148>)
 8007c8a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8e:	4a0c      	ldr	r2, [pc, #48]	@ (8007cc0 <prvInitialiseNewTask+0x14c>)
 8007c90:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007c92:	683a      	ldr	r2, [r7, #0]
 8007c94:	68f9      	ldr	r1, [r7, #12]
 8007c96:	69b8      	ldr	r0, [r7, #24]
 8007c98:	f001 fa6a 	bl	8009170 <pxPortInitialiseStack>
 8007c9c:	4602      	mov	r2, r0
 8007c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d002      	beq.n	8007cae <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007caa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007cae:	bf00      	nop
 8007cb0:	3720      	adds	r7, #32
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
 8007cb6:	bf00      	nop
 8007cb8:	20004d3c 	.word	0x20004d3c
 8007cbc:	20004da4 	.word	0x20004da4
 8007cc0:	20004e0c 	.word	0x20004e0c

08007cc4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b082      	sub	sp, #8
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007ccc:	f001 fb84 	bl	80093d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007cd0:	4b2d      	ldr	r3, [pc, #180]	@ (8007d88 <prvAddNewTaskToReadyList+0xc4>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	4a2c      	ldr	r2, [pc, #176]	@ (8007d88 <prvAddNewTaskToReadyList+0xc4>)
 8007cd8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007cda:	4b2c      	ldr	r3, [pc, #176]	@ (8007d8c <prvAddNewTaskToReadyList+0xc8>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d109      	bne.n	8007cf6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007ce2:	4a2a      	ldr	r2, [pc, #168]	@ (8007d8c <prvAddNewTaskToReadyList+0xc8>)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007ce8:	4b27      	ldr	r3, [pc, #156]	@ (8007d88 <prvAddNewTaskToReadyList+0xc4>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d110      	bne.n	8007d12 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007cf0:	f000 fc2e 	bl	8008550 <prvInitialiseTaskLists>
 8007cf4:	e00d      	b.n	8007d12 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007cf6:	4b26      	ldr	r3, [pc, #152]	@ (8007d90 <prvAddNewTaskToReadyList+0xcc>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d109      	bne.n	8007d12 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007cfe:	4b23      	ldr	r3, [pc, #140]	@ (8007d8c <prvAddNewTaskToReadyList+0xc8>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d802      	bhi.n	8007d12 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007d0c:	4a1f      	ldr	r2, [pc, #124]	@ (8007d8c <prvAddNewTaskToReadyList+0xc8>)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007d12:	4b20      	ldr	r3, [pc, #128]	@ (8007d94 <prvAddNewTaskToReadyList+0xd0>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	3301      	adds	r3, #1
 8007d18:	4a1e      	ldr	r2, [pc, #120]	@ (8007d94 <prvAddNewTaskToReadyList+0xd0>)
 8007d1a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8007d94 <prvAddNewTaskToReadyList+0xd0>)
 8007d1e:	681a      	ldr	r2, [r3, #0]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d28:	4b1b      	ldr	r3, [pc, #108]	@ (8007d98 <prvAddNewTaskToReadyList+0xd4>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d903      	bls.n	8007d38 <prvAddNewTaskToReadyList+0x74>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d34:	4a18      	ldr	r2, [pc, #96]	@ (8007d98 <prvAddNewTaskToReadyList+0xd4>)
 8007d36:	6013      	str	r3, [r2, #0]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d3c:	4613      	mov	r3, r2
 8007d3e:	009b      	lsls	r3, r3, #2
 8007d40:	4413      	add	r3, r2
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	4a15      	ldr	r2, [pc, #84]	@ (8007d9c <prvAddNewTaskToReadyList+0xd8>)
 8007d46:	441a      	add	r2, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	3304      	adds	r3, #4
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	4610      	mov	r0, r2
 8007d50:	f7fe fecd 	bl	8006aee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007d54:	f001 fb72 	bl	800943c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007d58:	4b0d      	ldr	r3, [pc, #52]	@ (8007d90 <prvAddNewTaskToReadyList+0xcc>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d00e      	beq.n	8007d7e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007d60:	4b0a      	ldr	r3, [pc, #40]	@ (8007d8c <prvAddNewTaskToReadyList+0xc8>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d207      	bcs.n	8007d7e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8007da0 <prvAddNewTaskToReadyList+0xdc>)
 8007d70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d74:	601a      	str	r2, [r3, #0]
 8007d76:	f3bf 8f4f 	dsb	sy
 8007d7a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d7e:	bf00      	nop
 8007d80:	3708      	adds	r7, #8
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
 8007d86:	bf00      	nop
 8007d88:	20000fbc 	.word	0x20000fbc
 8007d8c:	20000ae8 	.word	0x20000ae8
 8007d90:	20000fc8 	.word	0x20000fc8
 8007d94:	20000fd8 	.word	0x20000fd8
 8007d98:	20000fc4 	.word	0x20000fc4
 8007d9c:	20000aec 	.word	0x20000aec
 8007da0:	e000ed04 	.word	0xe000ed04

08007da4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007dac:	2300      	movs	r3, #0
 8007dae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d018      	beq.n	8007de8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007db6:	4b14      	ldr	r3, [pc, #80]	@ (8007e08 <vTaskDelay+0x64>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d00b      	beq.n	8007dd6 <vTaskDelay+0x32>
	__asm volatile
 8007dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dc2:	f383 8811 	msr	BASEPRI, r3
 8007dc6:	f3bf 8f6f 	isb	sy
 8007dca:	f3bf 8f4f 	dsb	sy
 8007dce:	60bb      	str	r3, [r7, #8]
}
 8007dd0:	bf00      	nop
 8007dd2:	bf00      	nop
 8007dd4:	e7fd      	b.n	8007dd2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007dd6:	f000 f88b 	bl	8007ef0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007dda:	2100      	movs	r1, #0
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 fe19 	bl	8008a14 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007de2:	f000 f893 	bl	8007f0c <xTaskResumeAll>
 8007de6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d107      	bne.n	8007dfe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007dee:	4b07      	ldr	r3, [pc, #28]	@ (8007e0c <vTaskDelay+0x68>)
 8007df0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007df4:	601a      	str	r2, [r3, #0]
 8007df6:	f3bf 8f4f 	dsb	sy
 8007dfa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007dfe:	bf00      	nop
 8007e00:	3710      	adds	r7, #16
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	20000fe4 	.word	0x20000fe4
 8007e0c:	e000ed04 	.word	0xe000ed04

08007e10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b08a      	sub	sp, #40	@ 0x28
 8007e14:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007e16:	2300      	movs	r3, #0
 8007e18:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007e1e:	463a      	mov	r2, r7
 8007e20:	1d39      	adds	r1, r7, #4
 8007e22:	f107 0308 	add.w	r3, r7, #8
 8007e26:	4618      	mov	r0, r3
 8007e28:	f7fe fe00 	bl	8006a2c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007e2c:	6839      	ldr	r1, [r7, #0]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	68ba      	ldr	r2, [r7, #8]
 8007e32:	9202      	str	r2, [sp, #8]
 8007e34:	9301      	str	r3, [sp, #4]
 8007e36:	2300      	movs	r3, #0
 8007e38:	9300      	str	r3, [sp, #0]
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	460a      	mov	r2, r1
 8007e3e:	4924      	ldr	r1, [pc, #144]	@ (8007ed0 <vTaskStartScheduler+0xc0>)
 8007e40:	4824      	ldr	r0, [pc, #144]	@ (8007ed4 <vTaskStartScheduler+0xc4>)
 8007e42:	f7ff fdf1 	bl	8007a28 <xTaskCreateStatic>
 8007e46:	4603      	mov	r3, r0
 8007e48:	4a23      	ldr	r2, [pc, #140]	@ (8007ed8 <vTaskStartScheduler+0xc8>)
 8007e4a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007e4c:	4b22      	ldr	r3, [pc, #136]	@ (8007ed8 <vTaskStartScheduler+0xc8>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d002      	beq.n	8007e5a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007e54:	2301      	movs	r3, #1
 8007e56:	617b      	str	r3, [r7, #20]
 8007e58:	e001      	b.n	8007e5e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	d102      	bne.n	8007e6a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007e64:	f000 fe2a 	bl	8008abc <xTimerCreateTimerTask>
 8007e68:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d11b      	bne.n	8007ea8 <vTaskStartScheduler+0x98>
	__asm volatile
 8007e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e74:	f383 8811 	msr	BASEPRI, r3
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	f3bf 8f4f 	dsb	sy
 8007e80:	613b      	str	r3, [r7, #16]
}
 8007e82:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007e84:	4b15      	ldr	r3, [pc, #84]	@ (8007edc <vTaskStartScheduler+0xcc>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	3354      	adds	r3, #84	@ 0x54
 8007e8a:	4a15      	ldr	r2, [pc, #84]	@ (8007ee0 <vTaskStartScheduler+0xd0>)
 8007e8c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007e8e:	4b15      	ldr	r3, [pc, #84]	@ (8007ee4 <vTaskStartScheduler+0xd4>)
 8007e90:	f04f 32ff 	mov.w	r2, #4294967295
 8007e94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007e96:	4b14      	ldr	r3, [pc, #80]	@ (8007ee8 <vTaskStartScheduler+0xd8>)
 8007e98:	2201      	movs	r2, #1
 8007e9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007e9c:	4b13      	ldr	r3, [pc, #76]	@ (8007eec <vTaskStartScheduler+0xdc>)
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007ea2:	f001 f9f5 	bl	8009290 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007ea6:	e00f      	b.n	8007ec8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eae:	d10b      	bne.n	8007ec8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb4:	f383 8811 	msr	BASEPRI, r3
 8007eb8:	f3bf 8f6f 	isb	sy
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	60fb      	str	r3, [r7, #12]
}
 8007ec2:	bf00      	nop
 8007ec4:	bf00      	nop
 8007ec6:	e7fd      	b.n	8007ec4 <vTaskStartScheduler+0xb4>
}
 8007ec8:	bf00      	nop
 8007eca:	3718      	adds	r7, #24
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	0800e598 	.word	0x0800e598
 8007ed4:	08008521 	.word	0x08008521
 8007ed8:	20000fe0 	.word	0x20000fe0
 8007edc:	20000ae8 	.word	0x20000ae8
 8007ee0:	2000002c 	.word	0x2000002c
 8007ee4:	20000fdc 	.word	0x20000fdc
 8007ee8:	20000fc8 	.word	0x20000fc8
 8007eec:	20000fc0 	.word	0x20000fc0

08007ef0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007ef4:	4b04      	ldr	r3, [pc, #16]	@ (8007f08 <vTaskSuspendAll+0x18>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	3301      	adds	r3, #1
 8007efa:	4a03      	ldr	r2, [pc, #12]	@ (8007f08 <vTaskSuspendAll+0x18>)
 8007efc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007efe:	bf00      	nop
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr
 8007f08:	20000fe4 	.word	0x20000fe4

08007f0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b084      	sub	sp, #16
 8007f10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007f12:	2300      	movs	r3, #0
 8007f14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007f16:	2300      	movs	r3, #0
 8007f18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007f1a:	4b42      	ldr	r3, [pc, #264]	@ (8008024 <xTaskResumeAll+0x118>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d10b      	bne.n	8007f3a <xTaskResumeAll+0x2e>
	__asm volatile
 8007f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f26:	f383 8811 	msr	BASEPRI, r3
 8007f2a:	f3bf 8f6f 	isb	sy
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	603b      	str	r3, [r7, #0]
}
 8007f34:	bf00      	nop
 8007f36:	bf00      	nop
 8007f38:	e7fd      	b.n	8007f36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007f3a:	f001 fa4d 	bl	80093d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007f3e:	4b39      	ldr	r3, [pc, #228]	@ (8008024 <xTaskResumeAll+0x118>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	3b01      	subs	r3, #1
 8007f44:	4a37      	ldr	r2, [pc, #220]	@ (8008024 <xTaskResumeAll+0x118>)
 8007f46:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f48:	4b36      	ldr	r3, [pc, #216]	@ (8008024 <xTaskResumeAll+0x118>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d162      	bne.n	8008016 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f50:	4b35      	ldr	r3, [pc, #212]	@ (8008028 <xTaskResumeAll+0x11c>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d05e      	beq.n	8008016 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f58:	e02f      	b.n	8007fba <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f5a:	4b34      	ldr	r3, [pc, #208]	@ (800802c <xTaskResumeAll+0x120>)
 8007f5c:	68db      	ldr	r3, [r3, #12]
 8007f5e:	68db      	ldr	r3, [r3, #12]
 8007f60:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	3318      	adds	r3, #24
 8007f66:	4618      	mov	r0, r3
 8007f68:	f7fe fe1e 	bl	8006ba8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	3304      	adds	r3, #4
 8007f70:	4618      	mov	r0, r3
 8007f72:	f7fe fe19 	bl	8006ba8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f7a:	4b2d      	ldr	r3, [pc, #180]	@ (8008030 <xTaskResumeAll+0x124>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d903      	bls.n	8007f8a <xTaskResumeAll+0x7e>
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f86:	4a2a      	ldr	r2, [pc, #168]	@ (8008030 <xTaskResumeAll+0x124>)
 8007f88:	6013      	str	r3, [r2, #0]
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f8e:	4613      	mov	r3, r2
 8007f90:	009b      	lsls	r3, r3, #2
 8007f92:	4413      	add	r3, r2
 8007f94:	009b      	lsls	r3, r3, #2
 8007f96:	4a27      	ldr	r2, [pc, #156]	@ (8008034 <xTaskResumeAll+0x128>)
 8007f98:	441a      	add	r2, r3
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	3304      	adds	r3, #4
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	4610      	mov	r0, r2
 8007fa2:	f7fe fda4 	bl	8006aee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007faa:	4b23      	ldr	r3, [pc, #140]	@ (8008038 <xTaskResumeAll+0x12c>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	d302      	bcc.n	8007fba <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007fb4:	4b21      	ldr	r3, [pc, #132]	@ (800803c <xTaskResumeAll+0x130>)
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007fba:	4b1c      	ldr	r3, [pc, #112]	@ (800802c <xTaskResumeAll+0x120>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d1cb      	bne.n	8007f5a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d001      	beq.n	8007fcc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007fc8:	f000 fb66 	bl	8008698 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007fcc:	4b1c      	ldr	r3, [pc, #112]	@ (8008040 <xTaskResumeAll+0x134>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d010      	beq.n	8007ffa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007fd8:	f000 f846 	bl	8008068 <xTaskIncrementTick>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d002      	beq.n	8007fe8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007fe2:	4b16      	ldr	r3, [pc, #88]	@ (800803c <xTaskResumeAll+0x130>)
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	3b01      	subs	r3, #1
 8007fec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1f1      	bne.n	8007fd8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007ff4:	4b12      	ldr	r3, [pc, #72]	@ (8008040 <xTaskResumeAll+0x134>)
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007ffa:	4b10      	ldr	r3, [pc, #64]	@ (800803c <xTaskResumeAll+0x130>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d009      	beq.n	8008016 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008002:	2301      	movs	r3, #1
 8008004:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008006:	4b0f      	ldr	r3, [pc, #60]	@ (8008044 <xTaskResumeAll+0x138>)
 8008008:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800800c:	601a      	str	r2, [r3, #0]
 800800e:	f3bf 8f4f 	dsb	sy
 8008012:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008016:	f001 fa11 	bl	800943c <vPortExitCritical>

	return xAlreadyYielded;
 800801a:	68bb      	ldr	r3, [r7, #8]
}
 800801c:	4618      	mov	r0, r3
 800801e:	3710      	adds	r7, #16
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}
 8008024:	20000fe4 	.word	0x20000fe4
 8008028:	20000fbc 	.word	0x20000fbc
 800802c:	20000f7c 	.word	0x20000f7c
 8008030:	20000fc4 	.word	0x20000fc4
 8008034:	20000aec 	.word	0x20000aec
 8008038:	20000ae8 	.word	0x20000ae8
 800803c:	20000fd0 	.word	0x20000fd0
 8008040:	20000fcc 	.word	0x20000fcc
 8008044:	e000ed04 	.word	0xe000ed04

08008048 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800804e:	4b05      	ldr	r3, [pc, #20]	@ (8008064 <xTaskGetTickCount+0x1c>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008054:	687b      	ldr	r3, [r7, #4]
}
 8008056:	4618      	mov	r0, r3
 8008058:	370c      	adds	r7, #12
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	20000fc0 	.word	0x20000fc0

08008068 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b086      	sub	sp, #24
 800806c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800806e:	2300      	movs	r3, #0
 8008070:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008072:	4b4f      	ldr	r3, [pc, #316]	@ (80081b0 <xTaskIncrementTick+0x148>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2b00      	cmp	r3, #0
 8008078:	f040 8090 	bne.w	800819c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800807c:	4b4d      	ldr	r3, [pc, #308]	@ (80081b4 <xTaskIncrementTick+0x14c>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	3301      	adds	r3, #1
 8008082:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008084:	4a4b      	ldr	r2, [pc, #300]	@ (80081b4 <xTaskIncrementTick+0x14c>)
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d121      	bne.n	80080d4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008090:	4b49      	ldr	r3, [pc, #292]	@ (80081b8 <xTaskIncrementTick+0x150>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00b      	beq.n	80080b2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800809a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800809e:	f383 8811 	msr	BASEPRI, r3
 80080a2:	f3bf 8f6f 	isb	sy
 80080a6:	f3bf 8f4f 	dsb	sy
 80080aa:	603b      	str	r3, [r7, #0]
}
 80080ac:	bf00      	nop
 80080ae:	bf00      	nop
 80080b0:	e7fd      	b.n	80080ae <xTaskIncrementTick+0x46>
 80080b2:	4b41      	ldr	r3, [pc, #260]	@ (80081b8 <xTaskIncrementTick+0x150>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	60fb      	str	r3, [r7, #12]
 80080b8:	4b40      	ldr	r3, [pc, #256]	@ (80081bc <xTaskIncrementTick+0x154>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a3e      	ldr	r2, [pc, #248]	@ (80081b8 <xTaskIncrementTick+0x150>)
 80080be:	6013      	str	r3, [r2, #0]
 80080c0:	4a3e      	ldr	r2, [pc, #248]	@ (80081bc <xTaskIncrementTick+0x154>)
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	6013      	str	r3, [r2, #0]
 80080c6:	4b3e      	ldr	r3, [pc, #248]	@ (80081c0 <xTaskIncrementTick+0x158>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	3301      	adds	r3, #1
 80080cc:	4a3c      	ldr	r2, [pc, #240]	@ (80081c0 <xTaskIncrementTick+0x158>)
 80080ce:	6013      	str	r3, [r2, #0]
 80080d0:	f000 fae2 	bl	8008698 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80080d4:	4b3b      	ldr	r3, [pc, #236]	@ (80081c4 <xTaskIncrementTick+0x15c>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	693a      	ldr	r2, [r7, #16]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d349      	bcc.n	8008172 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080de:	4b36      	ldr	r3, [pc, #216]	@ (80081b8 <xTaskIncrementTick+0x150>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d104      	bne.n	80080f2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080e8:	4b36      	ldr	r3, [pc, #216]	@ (80081c4 <xTaskIncrementTick+0x15c>)
 80080ea:	f04f 32ff 	mov.w	r2, #4294967295
 80080ee:	601a      	str	r2, [r3, #0]
					break;
 80080f0:	e03f      	b.n	8008172 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080f2:	4b31      	ldr	r3, [pc, #196]	@ (80081b8 <xTaskIncrementTick+0x150>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008102:	693a      	ldr	r2, [r7, #16]
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	429a      	cmp	r2, r3
 8008108:	d203      	bcs.n	8008112 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800810a:	4a2e      	ldr	r2, [pc, #184]	@ (80081c4 <xTaskIncrementTick+0x15c>)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008110:	e02f      	b.n	8008172 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	3304      	adds	r3, #4
 8008116:	4618      	mov	r0, r3
 8008118:	f7fe fd46 	bl	8006ba8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008120:	2b00      	cmp	r3, #0
 8008122:	d004      	beq.n	800812e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	3318      	adds	r3, #24
 8008128:	4618      	mov	r0, r3
 800812a:	f7fe fd3d 	bl	8006ba8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008132:	4b25      	ldr	r3, [pc, #148]	@ (80081c8 <xTaskIncrementTick+0x160>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	429a      	cmp	r2, r3
 8008138:	d903      	bls.n	8008142 <xTaskIncrementTick+0xda>
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800813e:	4a22      	ldr	r2, [pc, #136]	@ (80081c8 <xTaskIncrementTick+0x160>)
 8008140:	6013      	str	r3, [r2, #0]
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008146:	4613      	mov	r3, r2
 8008148:	009b      	lsls	r3, r3, #2
 800814a:	4413      	add	r3, r2
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	4a1f      	ldr	r2, [pc, #124]	@ (80081cc <xTaskIncrementTick+0x164>)
 8008150:	441a      	add	r2, r3
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	3304      	adds	r3, #4
 8008156:	4619      	mov	r1, r3
 8008158:	4610      	mov	r0, r2
 800815a:	f7fe fcc8 	bl	8006aee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008162:	4b1b      	ldr	r3, [pc, #108]	@ (80081d0 <xTaskIncrementTick+0x168>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008168:	429a      	cmp	r2, r3
 800816a:	d3b8      	bcc.n	80080de <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800816c:	2301      	movs	r3, #1
 800816e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008170:	e7b5      	b.n	80080de <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008172:	4b17      	ldr	r3, [pc, #92]	@ (80081d0 <xTaskIncrementTick+0x168>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008178:	4914      	ldr	r1, [pc, #80]	@ (80081cc <xTaskIncrementTick+0x164>)
 800817a:	4613      	mov	r3, r2
 800817c:	009b      	lsls	r3, r3, #2
 800817e:	4413      	add	r3, r2
 8008180:	009b      	lsls	r3, r3, #2
 8008182:	440b      	add	r3, r1
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	2b01      	cmp	r3, #1
 8008188:	d901      	bls.n	800818e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800818a:	2301      	movs	r3, #1
 800818c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800818e:	4b11      	ldr	r3, [pc, #68]	@ (80081d4 <xTaskIncrementTick+0x16c>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d007      	beq.n	80081a6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008196:	2301      	movs	r3, #1
 8008198:	617b      	str	r3, [r7, #20]
 800819a:	e004      	b.n	80081a6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800819c:	4b0e      	ldr	r3, [pc, #56]	@ (80081d8 <xTaskIncrementTick+0x170>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	3301      	adds	r3, #1
 80081a2:	4a0d      	ldr	r2, [pc, #52]	@ (80081d8 <xTaskIncrementTick+0x170>)
 80081a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80081a6:	697b      	ldr	r3, [r7, #20]
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3718      	adds	r7, #24
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	20000fe4 	.word	0x20000fe4
 80081b4:	20000fc0 	.word	0x20000fc0
 80081b8:	20000f74 	.word	0x20000f74
 80081bc:	20000f78 	.word	0x20000f78
 80081c0:	20000fd4 	.word	0x20000fd4
 80081c4:	20000fdc 	.word	0x20000fdc
 80081c8:	20000fc4 	.word	0x20000fc4
 80081cc:	20000aec 	.word	0x20000aec
 80081d0:	20000ae8 	.word	0x20000ae8
 80081d4:	20000fd0 	.word	0x20000fd0
 80081d8:	20000fcc 	.word	0x20000fcc

080081dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80081e2:	4b2b      	ldr	r3, [pc, #172]	@ (8008290 <vTaskSwitchContext+0xb4>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d003      	beq.n	80081f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80081ea:	4b2a      	ldr	r3, [pc, #168]	@ (8008294 <vTaskSwitchContext+0xb8>)
 80081ec:	2201      	movs	r2, #1
 80081ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80081f0:	e047      	b.n	8008282 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80081f2:	4b28      	ldr	r3, [pc, #160]	@ (8008294 <vTaskSwitchContext+0xb8>)
 80081f4:	2200      	movs	r2, #0
 80081f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081f8:	4b27      	ldr	r3, [pc, #156]	@ (8008298 <vTaskSwitchContext+0xbc>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	60fb      	str	r3, [r7, #12]
 80081fe:	e011      	b.n	8008224 <vTaskSwitchContext+0x48>
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d10b      	bne.n	800821e <vTaskSwitchContext+0x42>
	__asm volatile
 8008206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800820a:	f383 8811 	msr	BASEPRI, r3
 800820e:	f3bf 8f6f 	isb	sy
 8008212:	f3bf 8f4f 	dsb	sy
 8008216:	607b      	str	r3, [r7, #4]
}
 8008218:	bf00      	nop
 800821a:	bf00      	nop
 800821c:	e7fd      	b.n	800821a <vTaskSwitchContext+0x3e>
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	3b01      	subs	r3, #1
 8008222:	60fb      	str	r3, [r7, #12]
 8008224:	491d      	ldr	r1, [pc, #116]	@ (800829c <vTaskSwitchContext+0xc0>)
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	4613      	mov	r3, r2
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	4413      	add	r3, r2
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	440b      	add	r3, r1
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d0e3      	beq.n	8008200 <vTaskSwitchContext+0x24>
 8008238:	68fa      	ldr	r2, [r7, #12]
 800823a:	4613      	mov	r3, r2
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	4413      	add	r3, r2
 8008240:	009b      	lsls	r3, r3, #2
 8008242:	4a16      	ldr	r2, [pc, #88]	@ (800829c <vTaskSwitchContext+0xc0>)
 8008244:	4413      	add	r3, r2
 8008246:	60bb      	str	r3, [r7, #8]
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	685a      	ldr	r2, [r3, #4]
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	605a      	str	r2, [r3, #4]
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	685a      	ldr	r2, [r3, #4]
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	3308      	adds	r3, #8
 800825a:	429a      	cmp	r2, r3
 800825c:	d104      	bne.n	8008268 <vTaskSwitchContext+0x8c>
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	685a      	ldr	r2, [r3, #4]
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	605a      	str	r2, [r3, #4]
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	68db      	ldr	r3, [r3, #12]
 800826e:	4a0c      	ldr	r2, [pc, #48]	@ (80082a0 <vTaskSwitchContext+0xc4>)
 8008270:	6013      	str	r3, [r2, #0]
 8008272:	4a09      	ldr	r2, [pc, #36]	@ (8008298 <vTaskSwitchContext+0xbc>)
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008278:	4b09      	ldr	r3, [pc, #36]	@ (80082a0 <vTaskSwitchContext+0xc4>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	3354      	adds	r3, #84	@ 0x54
 800827e:	4a09      	ldr	r2, [pc, #36]	@ (80082a4 <vTaskSwitchContext+0xc8>)
 8008280:	6013      	str	r3, [r2, #0]
}
 8008282:	bf00      	nop
 8008284:	3714      	adds	r7, #20
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr
 800828e:	bf00      	nop
 8008290:	20000fe4 	.word	0x20000fe4
 8008294:	20000fd0 	.word	0x20000fd0
 8008298:	20000fc4 	.word	0x20000fc4
 800829c:	20000aec 	.word	0x20000aec
 80082a0:	20000ae8 	.word	0x20000ae8
 80082a4:	2000002c 	.word	0x2000002c

080082a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b084      	sub	sp, #16
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d10b      	bne.n	80082d0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80082b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082bc:	f383 8811 	msr	BASEPRI, r3
 80082c0:	f3bf 8f6f 	isb	sy
 80082c4:	f3bf 8f4f 	dsb	sy
 80082c8:	60fb      	str	r3, [r7, #12]
}
 80082ca:	bf00      	nop
 80082cc:	bf00      	nop
 80082ce:	e7fd      	b.n	80082cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80082d0:	4b07      	ldr	r3, [pc, #28]	@ (80082f0 <vTaskPlaceOnEventList+0x48>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	3318      	adds	r3, #24
 80082d6:	4619      	mov	r1, r3
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f7fe fc2c 	bl	8006b36 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80082de:	2101      	movs	r1, #1
 80082e0:	6838      	ldr	r0, [r7, #0]
 80082e2:	f000 fb97 	bl	8008a14 <prvAddCurrentTaskToDelayedList>
}
 80082e6:	bf00      	nop
 80082e8:	3710      	adds	r7, #16
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	20000ae8 	.word	0x20000ae8

080082f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b086      	sub	sp, #24
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	60f8      	str	r0, [r7, #12]
 80082fc:	60b9      	str	r1, [r7, #8]
 80082fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d10b      	bne.n	800831e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800830a:	f383 8811 	msr	BASEPRI, r3
 800830e:	f3bf 8f6f 	isb	sy
 8008312:	f3bf 8f4f 	dsb	sy
 8008316:	617b      	str	r3, [r7, #20]
}
 8008318:	bf00      	nop
 800831a:	bf00      	nop
 800831c:	e7fd      	b.n	800831a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800831e:	4b0a      	ldr	r3, [pc, #40]	@ (8008348 <vTaskPlaceOnEventListRestricted+0x54>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	3318      	adds	r3, #24
 8008324:	4619      	mov	r1, r3
 8008326:	68f8      	ldr	r0, [r7, #12]
 8008328:	f7fe fbe1 	bl	8006aee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d002      	beq.n	8008338 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008332:	f04f 33ff 	mov.w	r3, #4294967295
 8008336:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008338:	6879      	ldr	r1, [r7, #4]
 800833a:	68b8      	ldr	r0, [r7, #8]
 800833c:	f000 fb6a 	bl	8008a14 <prvAddCurrentTaskToDelayedList>
	}
 8008340:	bf00      	nop
 8008342:	3718      	adds	r7, #24
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}
 8008348:	20000ae8 	.word	0x20000ae8

0800834c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b086      	sub	sp, #24
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	68db      	ldr	r3, [r3, #12]
 8008358:	68db      	ldr	r3, [r3, #12]
 800835a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d10b      	bne.n	800837a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008366:	f383 8811 	msr	BASEPRI, r3
 800836a:	f3bf 8f6f 	isb	sy
 800836e:	f3bf 8f4f 	dsb	sy
 8008372:	60fb      	str	r3, [r7, #12]
}
 8008374:	bf00      	nop
 8008376:	bf00      	nop
 8008378:	e7fd      	b.n	8008376 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	3318      	adds	r3, #24
 800837e:	4618      	mov	r0, r3
 8008380:	f7fe fc12 	bl	8006ba8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008384:	4b1d      	ldr	r3, [pc, #116]	@ (80083fc <xTaskRemoveFromEventList+0xb0>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d11d      	bne.n	80083c8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	3304      	adds	r3, #4
 8008390:	4618      	mov	r0, r3
 8008392:	f7fe fc09 	bl	8006ba8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800839a:	4b19      	ldr	r3, [pc, #100]	@ (8008400 <xTaskRemoveFromEventList+0xb4>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	429a      	cmp	r2, r3
 80083a0:	d903      	bls.n	80083aa <xTaskRemoveFromEventList+0x5e>
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a6:	4a16      	ldr	r2, [pc, #88]	@ (8008400 <xTaskRemoveFromEventList+0xb4>)
 80083a8:	6013      	str	r3, [r2, #0]
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083ae:	4613      	mov	r3, r2
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	4413      	add	r3, r2
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	4a13      	ldr	r2, [pc, #76]	@ (8008404 <xTaskRemoveFromEventList+0xb8>)
 80083b8:	441a      	add	r2, r3
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	3304      	adds	r3, #4
 80083be:	4619      	mov	r1, r3
 80083c0:	4610      	mov	r0, r2
 80083c2:	f7fe fb94 	bl	8006aee <vListInsertEnd>
 80083c6:	e005      	b.n	80083d4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	3318      	adds	r3, #24
 80083cc:	4619      	mov	r1, r3
 80083ce:	480e      	ldr	r0, [pc, #56]	@ (8008408 <xTaskRemoveFromEventList+0xbc>)
 80083d0:	f7fe fb8d 	bl	8006aee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083d8:	4b0c      	ldr	r3, [pc, #48]	@ (800840c <xTaskRemoveFromEventList+0xc0>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083de:	429a      	cmp	r2, r3
 80083e0:	d905      	bls.n	80083ee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80083e2:	2301      	movs	r3, #1
 80083e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80083e6:	4b0a      	ldr	r3, [pc, #40]	@ (8008410 <xTaskRemoveFromEventList+0xc4>)
 80083e8:	2201      	movs	r2, #1
 80083ea:	601a      	str	r2, [r3, #0]
 80083ec:	e001      	b.n	80083f2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80083ee:	2300      	movs	r3, #0
 80083f0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80083f2:	697b      	ldr	r3, [r7, #20]
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3718      	adds	r7, #24
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	20000fe4 	.word	0x20000fe4
 8008400:	20000fc4 	.word	0x20000fc4
 8008404:	20000aec 	.word	0x20000aec
 8008408:	20000f7c 	.word	0x20000f7c
 800840c:	20000ae8 	.word	0x20000ae8
 8008410:	20000fd0 	.word	0x20000fd0

08008414 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800841c:	4b06      	ldr	r3, [pc, #24]	@ (8008438 <vTaskInternalSetTimeOutState+0x24>)
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008424:	4b05      	ldr	r3, [pc, #20]	@ (800843c <vTaskInternalSetTimeOutState+0x28>)
 8008426:	681a      	ldr	r2, [r3, #0]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	605a      	str	r2, [r3, #4]
}
 800842c:	bf00      	nop
 800842e:	370c      	adds	r7, #12
 8008430:	46bd      	mov	sp, r7
 8008432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008436:	4770      	bx	lr
 8008438:	20000fd4 	.word	0x20000fd4
 800843c:	20000fc0 	.word	0x20000fc0

08008440 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b088      	sub	sp, #32
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d10b      	bne.n	8008468 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008454:	f383 8811 	msr	BASEPRI, r3
 8008458:	f3bf 8f6f 	isb	sy
 800845c:	f3bf 8f4f 	dsb	sy
 8008460:	613b      	str	r3, [r7, #16]
}
 8008462:	bf00      	nop
 8008464:	bf00      	nop
 8008466:	e7fd      	b.n	8008464 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d10b      	bne.n	8008486 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800846e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008472:	f383 8811 	msr	BASEPRI, r3
 8008476:	f3bf 8f6f 	isb	sy
 800847a:	f3bf 8f4f 	dsb	sy
 800847e:	60fb      	str	r3, [r7, #12]
}
 8008480:	bf00      	nop
 8008482:	bf00      	nop
 8008484:	e7fd      	b.n	8008482 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008486:	f000 ffa7 	bl	80093d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800848a:	4b1d      	ldr	r3, [pc, #116]	@ (8008500 <xTaskCheckForTimeOut+0xc0>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	69ba      	ldr	r2, [r7, #24]
 8008496:	1ad3      	subs	r3, r2, r3
 8008498:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084a2:	d102      	bne.n	80084aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80084a4:	2300      	movs	r3, #0
 80084a6:	61fb      	str	r3, [r7, #28]
 80084a8:	e023      	b.n	80084f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	4b15      	ldr	r3, [pc, #84]	@ (8008504 <xTaskCheckForTimeOut+0xc4>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d007      	beq.n	80084c6 <xTaskCheckForTimeOut+0x86>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	69ba      	ldr	r2, [r7, #24]
 80084bc:	429a      	cmp	r2, r3
 80084be:	d302      	bcc.n	80084c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80084c0:	2301      	movs	r3, #1
 80084c2:	61fb      	str	r3, [r7, #28]
 80084c4:	e015      	b.n	80084f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	697a      	ldr	r2, [r7, #20]
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d20b      	bcs.n	80084e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	1ad2      	subs	r2, r2, r3
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f7ff ff99 	bl	8008414 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80084e2:	2300      	movs	r3, #0
 80084e4:	61fb      	str	r3, [r7, #28]
 80084e6:	e004      	b.n	80084f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	2200      	movs	r2, #0
 80084ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80084ee:	2301      	movs	r3, #1
 80084f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80084f2:	f000 ffa3 	bl	800943c <vPortExitCritical>

	return xReturn;
 80084f6:	69fb      	ldr	r3, [r7, #28]
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3720      	adds	r7, #32
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	20000fc0 	.word	0x20000fc0
 8008504:	20000fd4 	.word	0x20000fd4

08008508 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008508:	b480      	push	{r7}
 800850a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800850c:	4b03      	ldr	r3, [pc, #12]	@ (800851c <vTaskMissedYield+0x14>)
 800850e:	2201      	movs	r2, #1
 8008510:	601a      	str	r2, [r3, #0]
}
 8008512:	bf00      	nop
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr
 800851c:	20000fd0 	.word	0x20000fd0

08008520 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b082      	sub	sp, #8
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008528:	f000 f852 	bl	80085d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800852c:	4b06      	ldr	r3, [pc, #24]	@ (8008548 <prvIdleTask+0x28>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	2b01      	cmp	r3, #1
 8008532:	d9f9      	bls.n	8008528 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008534:	4b05      	ldr	r3, [pc, #20]	@ (800854c <prvIdleTask+0x2c>)
 8008536:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800853a:	601a      	str	r2, [r3, #0]
 800853c:	f3bf 8f4f 	dsb	sy
 8008540:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008544:	e7f0      	b.n	8008528 <prvIdleTask+0x8>
 8008546:	bf00      	nop
 8008548:	20000aec 	.word	0x20000aec
 800854c:	e000ed04 	.word	0xe000ed04

08008550 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b082      	sub	sp, #8
 8008554:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008556:	2300      	movs	r3, #0
 8008558:	607b      	str	r3, [r7, #4]
 800855a:	e00c      	b.n	8008576 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	4613      	mov	r3, r2
 8008560:	009b      	lsls	r3, r3, #2
 8008562:	4413      	add	r3, r2
 8008564:	009b      	lsls	r3, r3, #2
 8008566:	4a12      	ldr	r2, [pc, #72]	@ (80085b0 <prvInitialiseTaskLists+0x60>)
 8008568:	4413      	add	r3, r2
 800856a:	4618      	mov	r0, r3
 800856c:	f7fe fa92 	bl	8006a94 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	3301      	adds	r3, #1
 8008574:	607b      	str	r3, [r7, #4]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2b37      	cmp	r3, #55	@ 0x37
 800857a:	d9ef      	bls.n	800855c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800857c:	480d      	ldr	r0, [pc, #52]	@ (80085b4 <prvInitialiseTaskLists+0x64>)
 800857e:	f7fe fa89 	bl	8006a94 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008582:	480d      	ldr	r0, [pc, #52]	@ (80085b8 <prvInitialiseTaskLists+0x68>)
 8008584:	f7fe fa86 	bl	8006a94 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008588:	480c      	ldr	r0, [pc, #48]	@ (80085bc <prvInitialiseTaskLists+0x6c>)
 800858a:	f7fe fa83 	bl	8006a94 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800858e:	480c      	ldr	r0, [pc, #48]	@ (80085c0 <prvInitialiseTaskLists+0x70>)
 8008590:	f7fe fa80 	bl	8006a94 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008594:	480b      	ldr	r0, [pc, #44]	@ (80085c4 <prvInitialiseTaskLists+0x74>)
 8008596:	f7fe fa7d 	bl	8006a94 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800859a:	4b0b      	ldr	r3, [pc, #44]	@ (80085c8 <prvInitialiseTaskLists+0x78>)
 800859c:	4a05      	ldr	r2, [pc, #20]	@ (80085b4 <prvInitialiseTaskLists+0x64>)
 800859e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80085a0:	4b0a      	ldr	r3, [pc, #40]	@ (80085cc <prvInitialiseTaskLists+0x7c>)
 80085a2:	4a05      	ldr	r2, [pc, #20]	@ (80085b8 <prvInitialiseTaskLists+0x68>)
 80085a4:	601a      	str	r2, [r3, #0]
}
 80085a6:	bf00      	nop
 80085a8:	3708      	adds	r7, #8
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	20000aec 	.word	0x20000aec
 80085b4:	20000f4c 	.word	0x20000f4c
 80085b8:	20000f60 	.word	0x20000f60
 80085bc:	20000f7c 	.word	0x20000f7c
 80085c0:	20000f90 	.word	0x20000f90
 80085c4:	20000fa8 	.word	0x20000fa8
 80085c8:	20000f74 	.word	0x20000f74
 80085cc:	20000f78 	.word	0x20000f78

080085d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b082      	sub	sp, #8
 80085d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80085d6:	e019      	b.n	800860c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80085d8:	f000 fefe 	bl	80093d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085dc:	4b10      	ldr	r3, [pc, #64]	@ (8008620 <prvCheckTasksWaitingTermination+0x50>)
 80085de:	68db      	ldr	r3, [r3, #12]
 80085e0:	68db      	ldr	r3, [r3, #12]
 80085e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	3304      	adds	r3, #4
 80085e8:	4618      	mov	r0, r3
 80085ea:	f7fe fadd 	bl	8006ba8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80085ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008624 <prvCheckTasksWaitingTermination+0x54>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	3b01      	subs	r3, #1
 80085f4:	4a0b      	ldr	r2, [pc, #44]	@ (8008624 <prvCheckTasksWaitingTermination+0x54>)
 80085f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80085f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008628 <prvCheckTasksWaitingTermination+0x58>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	3b01      	subs	r3, #1
 80085fe:	4a0a      	ldr	r2, [pc, #40]	@ (8008628 <prvCheckTasksWaitingTermination+0x58>)
 8008600:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008602:	f000 ff1b 	bl	800943c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f000 f810 	bl	800862c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800860c:	4b06      	ldr	r3, [pc, #24]	@ (8008628 <prvCheckTasksWaitingTermination+0x58>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d1e1      	bne.n	80085d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008614:	bf00      	nop
 8008616:	bf00      	nop
 8008618:	3708      	adds	r7, #8
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
 800861e:	bf00      	nop
 8008620:	20000f90 	.word	0x20000f90
 8008624:	20000fbc 	.word	0x20000fbc
 8008628:	20000fa4 	.word	0x20000fa4

0800862c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	3354      	adds	r3, #84	@ 0x54
 8008638:	4618      	mov	r0, r3
 800863a:	f002 fa89 	bl	800ab50 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008644:	2b00      	cmp	r3, #0
 8008646:	d108      	bne.n	800865a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800864c:	4618      	mov	r0, r3
 800864e:	f001 f8b3 	bl	80097b8 <vPortFree>
				vPortFree( pxTCB );
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f001 f8b0 	bl	80097b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008658:	e019      	b.n	800868e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008660:	2b01      	cmp	r3, #1
 8008662:	d103      	bne.n	800866c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f001 f8a7 	bl	80097b8 <vPortFree>
	}
 800866a:	e010      	b.n	800868e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008672:	2b02      	cmp	r3, #2
 8008674:	d00b      	beq.n	800868e <prvDeleteTCB+0x62>
	__asm volatile
 8008676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800867a:	f383 8811 	msr	BASEPRI, r3
 800867e:	f3bf 8f6f 	isb	sy
 8008682:	f3bf 8f4f 	dsb	sy
 8008686:	60fb      	str	r3, [r7, #12]
}
 8008688:	bf00      	nop
 800868a:	bf00      	nop
 800868c:	e7fd      	b.n	800868a <prvDeleteTCB+0x5e>
	}
 800868e:	bf00      	nop
 8008690:	3710      	adds	r7, #16
 8008692:	46bd      	mov	sp, r7
 8008694:	bd80      	pop	{r7, pc}
	...

08008698 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008698:	b480      	push	{r7}
 800869a:	b083      	sub	sp, #12
 800869c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800869e:	4b0c      	ldr	r3, [pc, #48]	@ (80086d0 <prvResetNextTaskUnblockTime+0x38>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d104      	bne.n	80086b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80086a8:	4b0a      	ldr	r3, [pc, #40]	@ (80086d4 <prvResetNextTaskUnblockTime+0x3c>)
 80086aa:	f04f 32ff 	mov.w	r2, #4294967295
 80086ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80086b0:	e008      	b.n	80086c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086b2:	4b07      	ldr	r3, [pc, #28]	@ (80086d0 <prvResetNextTaskUnblockTime+0x38>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	68db      	ldr	r3, [r3, #12]
 80086b8:	68db      	ldr	r3, [r3, #12]
 80086ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	4a04      	ldr	r2, [pc, #16]	@ (80086d4 <prvResetNextTaskUnblockTime+0x3c>)
 80086c2:	6013      	str	r3, [r2, #0]
}
 80086c4:	bf00      	nop
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr
 80086d0:	20000f74 	.word	0x20000f74
 80086d4:	20000fdc 	.word	0x20000fdc

080086d8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80086d8:	b480      	push	{r7}
 80086da:	b083      	sub	sp, #12
 80086dc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80086de:	4b05      	ldr	r3, [pc, #20]	@ (80086f4 <xTaskGetCurrentTaskHandle+0x1c>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	607b      	str	r3, [r7, #4]

		return xReturn;
 80086e4:	687b      	ldr	r3, [r7, #4]
	}
 80086e6:	4618      	mov	r0, r3
 80086e8:	370c      	adds	r7, #12
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	20000ae8 	.word	0x20000ae8

080086f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80086f8:	b480      	push	{r7}
 80086fa:	b083      	sub	sp, #12
 80086fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80086fe:	4b0b      	ldr	r3, [pc, #44]	@ (800872c <xTaskGetSchedulerState+0x34>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d102      	bne.n	800870c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008706:	2301      	movs	r3, #1
 8008708:	607b      	str	r3, [r7, #4]
 800870a:	e008      	b.n	800871e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800870c:	4b08      	ldr	r3, [pc, #32]	@ (8008730 <xTaskGetSchedulerState+0x38>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d102      	bne.n	800871a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008714:	2302      	movs	r3, #2
 8008716:	607b      	str	r3, [r7, #4]
 8008718:	e001      	b.n	800871e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800871a:	2300      	movs	r3, #0
 800871c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800871e:	687b      	ldr	r3, [r7, #4]
	}
 8008720:	4618      	mov	r0, r3
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr
 800872c:	20000fc8 	.word	0x20000fc8
 8008730:	20000fe4 	.word	0x20000fe4

08008734 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008740:	2300      	movs	r3, #0
 8008742:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d051      	beq.n	80087ee <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800874e:	4b2a      	ldr	r3, [pc, #168]	@ (80087f8 <xTaskPriorityInherit+0xc4>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008754:	429a      	cmp	r2, r3
 8008756:	d241      	bcs.n	80087dc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	699b      	ldr	r3, [r3, #24]
 800875c:	2b00      	cmp	r3, #0
 800875e:	db06      	blt.n	800876e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008760:	4b25      	ldr	r3, [pc, #148]	@ (80087f8 <xTaskPriorityInherit+0xc4>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008766:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	6959      	ldr	r1, [r3, #20]
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008776:	4613      	mov	r3, r2
 8008778:	009b      	lsls	r3, r3, #2
 800877a:	4413      	add	r3, r2
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	4a1f      	ldr	r2, [pc, #124]	@ (80087fc <xTaskPriorityInherit+0xc8>)
 8008780:	4413      	add	r3, r2
 8008782:	4299      	cmp	r1, r3
 8008784:	d122      	bne.n	80087cc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	3304      	adds	r3, #4
 800878a:	4618      	mov	r0, r3
 800878c:	f7fe fa0c 	bl	8006ba8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008790:	4b19      	ldr	r3, [pc, #100]	@ (80087f8 <xTaskPriorityInherit+0xc4>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800879e:	4b18      	ldr	r3, [pc, #96]	@ (8008800 <xTaskPriorityInherit+0xcc>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d903      	bls.n	80087ae <xTaskPriorityInherit+0x7a>
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087aa:	4a15      	ldr	r2, [pc, #84]	@ (8008800 <xTaskPriorityInherit+0xcc>)
 80087ac:	6013      	str	r3, [r2, #0]
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087b2:	4613      	mov	r3, r2
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	4413      	add	r3, r2
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	4a10      	ldr	r2, [pc, #64]	@ (80087fc <xTaskPriorityInherit+0xc8>)
 80087bc:	441a      	add	r2, r3
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	3304      	adds	r3, #4
 80087c2:	4619      	mov	r1, r3
 80087c4:	4610      	mov	r0, r2
 80087c6:	f7fe f992 	bl	8006aee <vListInsertEnd>
 80087ca:	e004      	b.n	80087d6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80087cc:	4b0a      	ldr	r3, [pc, #40]	@ (80087f8 <xTaskPriorityInherit+0xc4>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80087d6:	2301      	movs	r3, #1
 80087d8:	60fb      	str	r3, [r7, #12]
 80087da:	e008      	b.n	80087ee <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80087e0:	4b05      	ldr	r3, [pc, #20]	@ (80087f8 <xTaskPriorityInherit+0xc4>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087e6:	429a      	cmp	r2, r3
 80087e8:	d201      	bcs.n	80087ee <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80087ea:	2301      	movs	r3, #1
 80087ec:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80087ee:	68fb      	ldr	r3, [r7, #12]
	}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3710      	adds	r7, #16
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}
 80087f8:	20000ae8 	.word	0x20000ae8
 80087fc:	20000aec 	.word	0x20000aec
 8008800:	20000fc4 	.word	0x20000fc4

08008804 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008804:	b580      	push	{r7, lr}
 8008806:	b086      	sub	sp, #24
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008810:	2300      	movs	r3, #0
 8008812:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d058      	beq.n	80088cc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800881a:	4b2f      	ldr	r3, [pc, #188]	@ (80088d8 <xTaskPriorityDisinherit+0xd4>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	693a      	ldr	r2, [r7, #16]
 8008820:	429a      	cmp	r2, r3
 8008822:	d00b      	beq.n	800883c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008828:	f383 8811 	msr	BASEPRI, r3
 800882c:	f3bf 8f6f 	isb	sy
 8008830:	f3bf 8f4f 	dsb	sy
 8008834:	60fb      	str	r3, [r7, #12]
}
 8008836:	bf00      	nop
 8008838:	bf00      	nop
 800883a:	e7fd      	b.n	8008838 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008840:	2b00      	cmp	r3, #0
 8008842:	d10b      	bne.n	800885c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008848:	f383 8811 	msr	BASEPRI, r3
 800884c:	f3bf 8f6f 	isb	sy
 8008850:	f3bf 8f4f 	dsb	sy
 8008854:	60bb      	str	r3, [r7, #8]
}
 8008856:	bf00      	nop
 8008858:	bf00      	nop
 800885a:	e7fd      	b.n	8008858 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008860:	1e5a      	subs	r2, r3, #1
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800886e:	429a      	cmp	r2, r3
 8008870:	d02c      	beq.n	80088cc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008876:	2b00      	cmp	r3, #0
 8008878:	d128      	bne.n	80088cc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	3304      	adds	r3, #4
 800887e:	4618      	mov	r0, r3
 8008880:	f7fe f992 	bl	8006ba8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008890:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800889c:	4b0f      	ldr	r3, [pc, #60]	@ (80088dc <xTaskPriorityDisinherit+0xd8>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d903      	bls.n	80088ac <xTaskPriorityDisinherit+0xa8>
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a8:	4a0c      	ldr	r2, [pc, #48]	@ (80088dc <xTaskPriorityDisinherit+0xd8>)
 80088aa:	6013      	str	r3, [r2, #0]
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088b0:	4613      	mov	r3, r2
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	4413      	add	r3, r2
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	4a09      	ldr	r2, [pc, #36]	@ (80088e0 <xTaskPriorityDisinherit+0xdc>)
 80088ba:	441a      	add	r2, r3
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	3304      	adds	r3, #4
 80088c0:	4619      	mov	r1, r3
 80088c2:	4610      	mov	r0, r2
 80088c4:	f7fe f913 	bl	8006aee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80088c8:	2301      	movs	r3, #1
 80088ca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80088cc:	697b      	ldr	r3, [r7, #20]
	}
 80088ce:	4618      	mov	r0, r3
 80088d0:	3718      	adds	r7, #24
 80088d2:	46bd      	mov	sp, r7
 80088d4:	bd80      	pop	{r7, pc}
 80088d6:	bf00      	nop
 80088d8:	20000ae8 	.word	0x20000ae8
 80088dc:	20000fc4 	.word	0x20000fc4
 80088e0:	20000aec 	.word	0x20000aec

080088e4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b088      	sub	sp, #32
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80088f2:	2301      	movs	r3, #1
 80088f4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d06c      	beq.n	80089d6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008900:	2b00      	cmp	r3, #0
 8008902:	d10b      	bne.n	800891c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008908:	f383 8811 	msr	BASEPRI, r3
 800890c:	f3bf 8f6f 	isb	sy
 8008910:	f3bf 8f4f 	dsb	sy
 8008914:	60fb      	str	r3, [r7, #12]
}
 8008916:	bf00      	nop
 8008918:	bf00      	nop
 800891a:	e7fd      	b.n	8008918 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008920:	683a      	ldr	r2, [r7, #0]
 8008922:	429a      	cmp	r2, r3
 8008924:	d902      	bls.n	800892c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	61fb      	str	r3, [r7, #28]
 800892a:	e002      	b.n	8008932 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800892c:	69bb      	ldr	r3, [r7, #24]
 800892e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008930:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008932:	69bb      	ldr	r3, [r7, #24]
 8008934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008936:	69fa      	ldr	r2, [r7, #28]
 8008938:	429a      	cmp	r2, r3
 800893a:	d04c      	beq.n	80089d6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008940:	697a      	ldr	r2, [r7, #20]
 8008942:	429a      	cmp	r2, r3
 8008944:	d147      	bne.n	80089d6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008946:	4b26      	ldr	r3, [pc, #152]	@ (80089e0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	69ba      	ldr	r2, [r7, #24]
 800894c:	429a      	cmp	r2, r3
 800894e:	d10b      	bne.n	8008968 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008954:	f383 8811 	msr	BASEPRI, r3
 8008958:	f3bf 8f6f 	isb	sy
 800895c:	f3bf 8f4f 	dsb	sy
 8008960:	60bb      	str	r3, [r7, #8]
}
 8008962:	bf00      	nop
 8008964:	bf00      	nop
 8008966:	e7fd      	b.n	8008964 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008968:	69bb      	ldr	r3, [r7, #24]
 800896a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800896c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800896e:	69bb      	ldr	r3, [r7, #24]
 8008970:	69fa      	ldr	r2, [r7, #28]
 8008972:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	699b      	ldr	r3, [r3, #24]
 8008978:	2b00      	cmp	r3, #0
 800897a:	db04      	blt.n	8008986 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800897c:	69fb      	ldr	r3, [r7, #28]
 800897e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008982:	69bb      	ldr	r3, [r7, #24]
 8008984:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	6959      	ldr	r1, [r3, #20]
 800898a:	693a      	ldr	r2, [r7, #16]
 800898c:	4613      	mov	r3, r2
 800898e:	009b      	lsls	r3, r3, #2
 8008990:	4413      	add	r3, r2
 8008992:	009b      	lsls	r3, r3, #2
 8008994:	4a13      	ldr	r2, [pc, #76]	@ (80089e4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008996:	4413      	add	r3, r2
 8008998:	4299      	cmp	r1, r3
 800899a:	d11c      	bne.n	80089d6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800899c:	69bb      	ldr	r3, [r7, #24]
 800899e:	3304      	adds	r3, #4
 80089a0:	4618      	mov	r0, r3
 80089a2:	f7fe f901 	bl	8006ba8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80089a6:	69bb      	ldr	r3, [r7, #24]
 80089a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089aa:	4b0f      	ldr	r3, [pc, #60]	@ (80089e8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d903      	bls.n	80089ba <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80089b2:	69bb      	ldr	r3, [r7, #24]
 80089b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089b6:	4a0c      	ldr	r2, [pc, #48]	@ (80089e8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80089b8:	6013      	str	r3, [r2, #0]
 80089ba:	69bb      	ldr	r3, [r7, #24]
 80089bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089be:	4613      	mov	r3, r2
 80089c0:	009b      	lsls	r3, r3, #2
 80089c2:	4413      	add	r3, r2
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	4a07      	ldr	r2, [pc, #28]	@ (80089e4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80089c8:	441a      	add	r2, r3
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	3304      	adds	r3, #4
 80089ce:	4619      	mov	r1, r3
 80089d0:	4610      	mov	r0, r2
 80089d2:	f7fe f88c 	bl	8006aee <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80089d6:	bf00      	nop
 80089d8:	3720      	adds	r7, #32
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop
 80089e0:	20000ae8 	.word	0x20000ae8
 80089e4:	20000aec 	.word	0x20000aec
 80089e8:	20000fc4 	.word	0x20000fc4

080089ec <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80089ec:	b480      	push	{r7}
 80089ee:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80089f0:	4b07      	ldr	r3, [pc, #28]	@ (8008a10 <pvTaskIncrementMutexHeldCount+0x24>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d004      	beq.n	8008a02 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80089f8:	4b05      	ldr	r3, [pc, #20]	@ (8008a10 <pvTaskIncrementMutexHeldCount+0x24>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80089fe:	3201      	adds	r2, #1
 8008a00:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008a02:	4b03      	ldr	r3, [pc, #12]	@ (8008a10 <pvTaskIncrementMutexHeldCount+0x24>)
 8008a04:	681b      	ldr	r3, [r3, #0]
	}
 8008a06:	4618      	mov	r0, r3
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr
 8008a10:	20000ae8 	.word	0x20000ae8

08008a14 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008a1e:	4b21      	ldr	r3, [pc, #132]	@ (8008aa4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a24:	4b20      	ldr	r3, [pc, #128]	@ (8008aa8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	3304      	adds	r3, #4
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f7fe f8bc 	bl	8006ba8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a36:	d10a      	bne.n	8008a4e <prvAddCurrentTaskToDelayedList+0x3a>
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d007      	beq.n	8008a4e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8008aa8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	3304      	adds	r3, #4
 8008a44:	4619      	mov	r1, r3
 8008a46:	4819      	ldr	r0, [pc, #100]	@ (8008aac <prvAddCurrentTaskToDelayedList+0x98>)
 8008a48:	f7fe f851 	bl	8006aee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a4c:	e026      	b.n	8008a9c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008a4e:	68fa      	ldr	r2, [r7, #12]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4413      	add	r3, r2
 8008a54:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008a56:	4b14      	ldr	r3, [pc, #80]	@ (8008aa8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	68ba      	ldr	r2, [r7, #8]
 8008a5c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a5e:	68ba      	ldr	r2, [r7, #8]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	429a      	cmp	r2, r3
 8008a64:	d209      	bcs.n	8008a7a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a66:	4b12      	ldr	r3, [pc, #72]	@ (8008ab0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8008aa8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	3304      	adds	r3, #4
 8008a70:	4619      	mov	r1, r3
 8008a72:	4610      	mov	r0, r2
 8008a74:	f7fe f85f 	bl	8006b36 <vListInsert>
}
 8008a78:	e010      	b.n	8008a9c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8008ab4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008a7c:	681a      	ldr	r2, [r3, #0]
 8008a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8008aa8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	3304      	adds	r3, #4
 8008a84:	4619      	mov	r1, r3
 8008a86:	4610      	mov	r0, r2
 8008a88:	f7fe f855 	bl	8006b36 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8008ab8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	68ba      	ldr	r2, [r7, #8]
 8008a92:	429a      	cmp	r2, r3
 8008a94:	d202      	bcs.n	8008a9c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008a96:	4a08      	ldr	r2, [pc, #32]	@ (8008ab8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	6013      	str	r3, [r2, #0]
}
 8008a9c:	bf00      	nop
 8008a9e:	3710      	adds	r7, #16
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}
 8008aa4:	20000fc0 	.word	0x20000fc0
 8008aa8:	20000ae8 	.word	0x20000ae8
 8008aac:	20000fa8 	.word	0x20000fa8
 8008ab0:	20000f78 	.word	0x20000f78
 8008ab4:	20000f74 	.word	0x20000f74
 8008ab8:	20000fdc 	.word	0x20000fdc

08008abc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b08a      	sub	sp, #40	@ 0x28
 8008ac0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008ac6:	f000 fb13 	bl	80090f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008aca:	4b1d      	ldr	r3, [pc, #116]	@ (8008b40 <xTimerCreateTimerTask+0x84>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d021      	beq.n	8008b16 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008ada:	1d3a      	adds	r2, r7, #4
 8008adc:	f107 0108 	add.w	r1, r7, #8
 8008ae0:	f107 030c 	add.w	r3, r7, #12
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7fd ffbb 	bl	8006a60 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008aea:	6879      	ldr	r1, [r7, #4]
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	68fa      	ldr	r2, [r7, #12]
 8008af0:	9202      	str	r2, [sp, #8]
 8008af2:	9301      	str	r3, [sp, #4]
 8008af4:	2302      	movs	r3, #2
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	2300      	movs	r3, #0
 8008afa:	460a      	mov	r2, r1
 8008afc:	4911      	ldr	r1, [pc, #68]	@ (8008b44 <xTimerCreateTimerTask+0x88>)
 8008afe:	4812      	ldr	r0, [pc, #72]	@ (8008b48 <xTimerCreateTimerTask+0x8c>)
 8008b00:	f7fe ff92 	bl	8007a28 <xTaskCreateStatic>
 8008b04:	4603      	mov	r3, r0
 8008b06:	4a11      	ldr	r2, [pc, #68]	@ (8008b4c <xTimerCreateTimerTask+0x90>)
 8008b08:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008b0a:	4b10      	ldr	r3, [pc, #64]	@ (8008b4c <xTimerCreateTimerTask+0x90>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d001      	beq.n	8008b16 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008b12:	2301      	movs	r3, #1
 8008b14:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d10b      	bne.n	8008b34 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b20:	f383 8811 	msr	BASEPRI, r3
 8008b24:	f3bf 8f6f 	isb	sy
 8008b28:	f3bf 8f4f 	dsb	sy
 8008b2c:	613b      	str	r3, [r7, #16]
}
 8008b2e:	bf00      	nop
 8008b30:	bf00      	nop
 8008b32:	e7fd      	b.n	8008b30 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008b34:	697b      	ldr	r3, [r7, #20]
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3718      	adds	r7, #24
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
 8008b3e:	bf00      	nop
 8008b40:	20001018 	.word	0x20001018
 8008b44:	0800e5a0 	.word	0x0800e5a0
 8008b48:	08008c89 	.word	0x08008c89
 8008b4c:	2000101c 	.word	0x2000101c

08008b50 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b08a      	sub	sp, #40	@ 0x28
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
 8008b5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d10b      	bne.n	8008b80 <xTimerGenericCommand+0x30>
	__asm volatile
 8008b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6c:	f383 8811 	msr	BASEPRI, r3
 8008b70:	f3bf 8f6f 	isb	sy
 8008b74:	f3bf 8f4f 	dsb	sy
 8008b78:	623b      	str	r3, [r7, #32]
}
 8008b7a:	bf00      	nop
 8008b7c:	bf00      	nop
 8008b7e:	e7fd      	b.n	8008b7c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008b80:	4b19      	ldr	r3, [pc, #100]	@ (8008be8 <xTimerGenericCommand+0x98>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d02a      	beq.n	8008bde <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	2b05      	cmp	r3, #5
 8008b98:	dc18      	bgt.n	8008bcc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008b9a:	f7ff fdad 	bl	80086f8 <xTaskGetSchedulerState>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	2b02      	cmp	r3, #2
 8008ba2:	d109      	bne.n	8008bb8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008ba4:	4b10      	ldr	r3, [pc, #64]	@ (8008be8 <xTimerGenericCommand+0x98>)
 8008ba6:	6818      	ldr	r0, [r3, #0]
 8008ba8:	f107 0110 	add.w	r1, r7, #16
 8008bac:	2300      	movs	r3, #0
 8008bae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008bb0:	f7fe fa22 	bl	8006ff8 <xQueueGenericSend>
 8008bb4:	6278      	str	r0, [r7, #36]	@ 0x24
 8008bb6:	e012      	b.n	8008bde <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8008be8 <xTimerGenericCommand+0x98>)
 8008bba:	6818      	ldr	r0, [r3, #0]
 8008bbc:	f107 0110 	add.w	r1, r7, #16
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f7fe fa18 	bl	8006ff8 <xQueueGenericSend>
 8008bc8:	6278      	str	r0, [r7, #36]	@ 0x24
 8008bca:	e008      	b.n	8008bde <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008bcc:	4b06      	ldr	r3, [pc, #24]	@ (8008be8 <xTimerGenericCommand+0x98>)
 8008bce:	6818      	ldr	r0, [r3, #0]
 8008bd0:	f107 0110 	add.w	r1, r7, #16
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	683a      	ldr	r2, [r7, #0]
 8008bd8:	f7fe fb10 	bl	80071fc <xQueueGenericSendFromISR>
 8008bdc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3728      	adds	r7, #40	@ 0x28
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}
 8008be8:	20001018 	.word	0x20001018

08008bec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b088      	sub	sp, #32
 8008bf0:	af02      	add	r7, sp, #8
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bf6:	4b23      	ldr	r3, [pc, #140]	@ (8008c84 <prvProcessExpiredTimer+0x98>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	68db      	ldr	r3, [r3, #12]
 8008bfc:	68db      	ldr	r3, [r3, #12]
 8008bfe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	3304      	adds	r3, #4
 8008c04:	4618      	mov	r0, r3
 8008c06:	f7fd ffcf 	bl	8006ba8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c10:	f003 0304 	and.w	r3, r3, #4
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d023      	beq.n	8008c60 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	699a      	ldr	r2, [r3, #24]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	18d1      	adds	r1, r2, r3
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	683a      	ldr	r2, [r7, #0]
 8008c24:	6978      	ldr	r0, [r7, #20]
 8008c26:	f000 f8d5 	bl	8008dd4 <prvInsertTimerInActiveList>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d020      	beq.n	8008c72 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008c30:	2300      	movs	r3, #0
 8008c32:	9300      	str	r3, [sp, #0]
 8008c34:	2300      	movs	r3, #0
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	2100      	movs	r1, #0
 8008c3a:	6978      	ldr	r0, [r7, #20]
 8008c3c:	f7ff ff88 	bl	8008b50 <xTimerGenericCommand>
 8008c40:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d114      	bne.n	8008c72 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c4c:	f383 8811 	msr	BASEPRI, r3
 8008c50:	f3bf 8f6f 	isb	sy
 8008c54:	f3bf 8f4f 	dsb	sy
 8008c58:	60fb      	str	r3, [r7, #12]
}
 8008c5a:	bf00      	nop
 8008c5c:	bf00      	nop
 8008c5e:	e7fd      	b.n	8008c5c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c66:	f023 0301 	bic.w	r3, r3, #1
 8008c6a:	b2da      	uxtb	r2, r3
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	6a1b      	ldr	r3, [r3, #32]
 8008c76:	6978      	ldr	r0, [r7, #20]
 8008c78:	4798      	blx	r3
}
 8008c7a:	bf00      	nop
 8008c7c:	3718      	adds	r7, #24
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}
 8008c82:	bf00      	nop
 8008c84:	20001010 	.word	0x20001010

08008c88 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b084      	sub	sp, #16
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008c90:	f107 0308 	add.w	r3, r7, #8
 8008c94:	4618      	mov	r0, r3
 8008c96:	f000 f859 	bl	8008d4c <prvGetNextExpireTime>
 8008c9a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	68f8      	ldr	r0, [r7, #12]
 8008ca2:	f000 f805 	bl	8008cb0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008ca6:	f000 f8d7 	bl	8008e58 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008caa:	bf00      	nop
 8008cac:	e7f0      	b.n	8008c90 <prvTimerTask+0x8>
	...

08008cb0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b084      	sub	sp, #16
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
 8008cb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008cba:	f7ff f919 	bl	8007ef0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008cbe:	f107 0308 	add.w	r3, r7, #8
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f000 f866 	bl	8008d94 <prvSampleTimeNow>
 8008cc8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d130      	bne.n	8008d32 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d10a      	bne.n	8008cec <prvProcessTimerOrBlockTask+0x3c>
 8008cd6:	687a      	ldr	r2, [r7, #4]
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d806      	bhi.n	8008cec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008cde:	f7ff f915 	bl	8007f0c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008ce2:	68f9      	ldr	r1, [r7, #12]
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f7ff ff81 	bl	8008bec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008cea:	e024      	b.n	8008d36 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d008      	beq.n	8008d04 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008cf2:	4b13      	ldr	r3, [pc, #76]	@ (8008d40 <prvProcessTimerOrBlockTask+0x90>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d101      	bne.n	8008d00 <prvProcessTimerOrBlockTask+0x50>
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	e000      	b.n	8008d02 <prvProcessTimerOrBlockTask+0x52>
 8008d00:	2300      	movs	r3, #0
 8008d02:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008d04:	4b0f      	ldr	r3, [pc, #60]	@ (8008d44 <prvProcessTimerOrBlockTask+0x94>)
 8008d06:	6818      	ldr	r0, [r3, #0]
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	1ad3      	subs	r3, r2, r3
 8008d0e:	683a      	ldr	r2, [r7, #0]
 8008d10:	4619      	mov	r1, r3
 8008d12:	f7fe fe55 	bl	80079c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008d16:	f7ff f8f9 	bl	8007f0c <xTaskResumeAll>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d10a      	bne.n	8008d36 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008d20:	4b09      	ldr	r3, [pc, #36]	@ (8008d48 <prvProcessTimerOrBlockTask+0x98>)
 8008d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d26:	601a      	str	r2, [r3, #0]
 8008d28:	f3bf 8f4f 	dsb	sy
 8008d2c:	f3bf 8f6f 	isb	sy
}
 8008d30:	e001      	b.n	8008d36 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008d32:	f7ff f8eb 	bl	8007f0c <xTaskResumeAll>
}
 8008d36:	bf00      	nop
 8008d38:	3710      	adds	r7, #16
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	20001014 	.word	0x20001014
 8008d44:	20001018 	.word	0x20001018
 8008d48:	e000ed04 	.word	0xe000ed04

08008d4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b085      	sub	sp, #20
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008d54:	4b0e      	ldr	r3, [pc, #56]	@ (8008d90 <prvGetNextExpireTime+0x44>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d101      	bne.n	8008d62 <prvGetNextExpireTime+0x16>
 8008d5e:	2201      	movs	r2, #1
 8008d60:	e000      	b.n	8008d64 <prvGetNextExpireTime+0x18>
 8008d62:	2200      	movs	r2, #0
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d105      	bne.n	8008d7c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d70:	4b07      	ldr	r3, [pc, #28]	@ (8008d90 <prvGetNextExpireTime+0x44>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	68db      	ldr	r3, [r3, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	60fb      	str	r3, [r7, #12]
 8008d7a:	e001      	b.n	8008d80 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008d80:	68fb      	ldr	r3, [r7, #12]
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	3714      	adds	r7, #20
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr
 8008d8e:	bf00      	nop
 8008d90:	20001010 	.word	0x20001010

08008d94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b084      	sub	sp, #16
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008d9c:	f7ff f954 	bl	8008048 <xTaskGetTickCount>
 8008da0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008da2:	4b0b      	ldr	r3, [pc, #44]	@ (8008dd0 <prvSampleTimeNow+0x3c>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	68fa      	ldr	r2, [r7, #12]
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d205      	bcs.n	8008db8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008dac:	f000 f93a 	bl	8009024 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	601a      	str	r2, [r3, #0]
 8008db6:	e002      	b.n	8008dbe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008dbe:	4a04      	ldr	r2, [pc, #16]	@ (8008dd0 <prvSampleTimeNow+0x3c>)
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	3710      	adds	r7, #16
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
 8008dce:	bf00      	nop
 8008dd0:	20001020 	.word	0x20001020

08008dd4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b086      	sub	sp, #24
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	60f8      	str	r0, [r7, #12]
 8008ddc:	60b9      	str	r1, [r7, #8]
 8008dde:	607a      	str	r2, [r7, #4]
 8008de0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008de2:	2300      	movs	r3, #0
 8008de4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	68ba      	ldr	r2, [r7, #8]
 8008dea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	68fa      	ldr	r2, [r7, #12]
 8008df0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008df2:	68ba      	ldr	r2, [r7, #8]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d812      	bhi.n	8008e20 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dfa:	687a      	ldr	r2, [r7, #4]
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	1ad2      	subs	r2, r2, r3
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	699b      	ldr	r3, [r3, #24]
 8008e04:	429a      	cmp	r2, r3
 8008e06:	d302      	bcc.n	8008e0e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	617b      	str	r3, [r7, #20]
 8008e0c:	e01b      	b.n	8008e46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008e0e:	4b10      	ldr	r3, [pc, #64]	@ (8008e50 <prvInsertTimerInActiveList+0x7c>)
 8008e10:	681a      	ldr	r2, [r3, #0]
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	3304      	adds	r3, #4
 8008e16:	4619      	mov	r1, r3
 8008e18:	4610      	mov	r0, r2
 8008e1a:	f7fd fe8c 	bl	8006b36 <vListInsert>
 8008e1e:	e012      	b.n	8008e46 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008e20:	687a      	ldr	r2, [r7, #4]
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d206      	bcs.n	8008e36 <prvInsertTimerInActiveList+0x62>
 8008e28:	68ba      	ldr	r2, [r7, #8]
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d302      	bcc.n	8008e36 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008e30:	2301      	movs	r3, #1
 8008e32:	617b      	str	r3, [r7, #20]
 8008e34:	e007      	b.n	8008e46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008e36:	4b07      	ldr	r3, [pc, #28]	@ (8008e54 <prvInsertTimerInActiveList+0x80>)
 8008e38:	681a      	ldr	r2, [r3, #0]
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	3304      	adds	r3, #4
 8008e3e:	4619      	mov	r1, r3
 8008e40:	4610      	mov	r0, r2
 8008e42:	f7fd fe78 	bl	8006b36 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008e46:	697b      	ldr	r3, [r7, #20]
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3718      	adds	r7, #24
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}
 8008e50:	20001014 	.word	0x20001014
 8008e54:	20001010 	.word	0x20001010

08008e58 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b08e      	sub	sp, #56	@ 0x38
 8008e5c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008e5e:	e0ce      	b.n	8008ffe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	da19      	bge.n	8008e9a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008e66:	1d3b      	adds	r3, r7, #4
 8008e68:	3304      	adds	r3, #4
 8008e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d10b      	bne.n	8008e8a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e76:	f383 8811 	msr	BASEPRI, r3
 8008e7a:	f3bf 8f6f 	isb	sy
 8008e7e:	f3bf 8f4f 	dsb	sy
 8008e82:	61fb      	str	r3, [r7, #28]
}
 8008e84:	bf00      	nop
 8008e86:	bf00      	nop
 8008e88:	e7fd      	b.n	8008e86 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e90:	6850      	ldr	r0, [r2, #4]
 8008e92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e94:	6892      	ldr	r2, [r2, #8]
 8008e96:	4611      	mov	r1, r2
 8008e98:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	f2c0 80ae 	blt.w	8008ffe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ea8:	695b      	ldr	r3, [r3, #20]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d004      	beq.n	8008eb8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eb0:	3304      	adds	r3, #4
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f7fd fe78 	bl	8006ba8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008eb8:	463b      	mov	r3, r7
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f7ff ff6a 	bl	8008d94 <prvSampleTimeNow>
 8008ec0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2b09      	cmp	r3, #9
 8008ec6:	f200 8097 	bhi.w	8008ff8 <prvProcessReceivedCommands+0x1a0>
 8008eca:	a201      	add	r2, pc, #4	@ (adr r2, 8008ed0 <prvProcessReceivedCommands+0x78>)
 8008ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ed0:	08008ef9 	.word	0x08008ef9
 8008ed4:	08008ef9 	.word	0x08008ef9
 8008ed8:	08008ef9 	.word	0x08008ef9
 8008edc:	08008f6f 	.word	0x08008f6f
 8008ee0:	08008f83 	.word	0x08008f83
 8008ee4:	08008fcf 	.word	0x08008fcf
 8008ee8:	08008ef9 	.word	0x08008ef9
 8008eec:	08008ef9 	.word	0x08008ef9
 8008ef0:	08008f6f 	.word	0x08008f6f
 8008ef4:	08008f83 	.word	0x08008f83
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008efa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008efe:	f043 0301 	orr.w	r3, r3, #1
 8008f02:	b2da      	uxtb	r2, r3
 8008f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008f0a:	68ba      	ldr	r2, [r7, #8]
 8008f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f0e:	699b      	ldr	r3, [r3, #24]
 8008f10:	18d1      	adds	r1, r2, r3
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f18:	f7ff ff5c 	bl	8008dd4 <prvInsertTimerInActiveList>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d06c      	beq.n	8008ffc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f24:	6a1b      	ldr	r3, [r3, #32]
 8008f26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f28:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f30:	f003 0304 	and.w	r3, r3, #4
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d061      	beq.n	8008ffc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008f38:	68ba      	ldr	r2, [r7, #8]
 8008f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f3c:	699b      	ldr	r3, [r3, #24]
 8008f3e:	441a      	add	r2, r3
 8008f40:	2300      	movs	r3, #0
 8008f42:	9300      	str	r3, [sp, #0]
 8008f44:	2300      	movs	r3, #0
 8008f46:	2100      	movs	r1, #0
 8008f48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f4a:	f7ff fe01 	bl	8008b50 <xTimerGenericCommand>
 8008f4e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008f50:	6a3b      	ldr	r3, [r7, #32]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d152      	bne.n	8008ffc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f5a:	f383 8811 	msr	BASEPRI, r3
 8008f5e:	f3bf 8f6f 	isb	sy
 8008f62:	f3bf 8f4f 	dsb	sy
 8008f66:	61bb      	str	r3, [r7, #24]
}
 8008f68:	bf00      	nop
 8008f6a:	bf00      	nop
 8008f6c:	e7fd      	b.n	8008f6a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f74:	f023 0301 	bic.w	r3, r3, #1
 8008f78:	b2da      	uxtb	r2, r3
 8008f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008f80:	e03d      	b.n	8008ffe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f88:	f043 0301 	orr.w	r3, r3, #1
 8008f8c:	b2da      	uxtb	r2, r3
 8008f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f90:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008f94:	68ba      	ldr	r2, [r7, #8]
 8008f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f98:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f9c:	699b      	ldr	r3, [r3, #24]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d10b      	bne.n	8008fba <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa6:	f383 8811 	msr	BASEPRI, r3
 8008faa:	f3bf 8f6f 	isb	sy
 8008fae:	f3bf 8f4f 	dsb	sy
 8008fb2:	617b      	str	r3, [r7, #20]
}
 8008fb4:	bf00      	nop
 8008fb6:	bf00      	nop
 8008fb8:	e7fd      	b.n	8008fb6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fbc:	699a      	ldr	r2, [r3, #24]
 8008fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc0:	18d1      	adds	r1, r2, r3
 8008fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fc8:	f7ff ff04 	bl	8008dd4 <prvInsertTimerInActiveList>
					break;
 8008fcc:	e017      	b.n	8008ffe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fd4:	f003 0302 	and.w	r3, r3, #2
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d103      	bne.n	8008fe4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008fdc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fde:	f000 fbeb 	bl	80097b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008fe2:	e00c      	b.n	8008ffe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fe6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fea:	f023 0301 	bic.w	r3, r3, #1
 8008fee:	b2da      	uxtb	r2, r3
 8008ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ff2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008ff6:	e002      	b.n	8008ffe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008ff8:	bf00      	nop
 8008ffa:	e000      	b.n	8008ffe <prvProcessReceivedCommands+0x1a6>
					break;
 8008ffc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008ffe:	4b08      	ldr	r3, [pc, #32]	@ (8009020 <prvProcessReceivedCommands+0x1c8>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	1d39      	adds	r1, r7, #4
 8009004:	2200      	movs	r2, #0
 8009006:	4618      	mov	r0, r3
 8009008:	f7fe f996 	bl	8007338 <xQueueReceive>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	f47f af26 	bne.w	8008e60 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009014:	bf00      	nop
 8009016:	bf00      	nop
 8009018:	3730      	adds	r7, #48	@ 0x30
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	20001018 	.word	0x20001018

08009024 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b088      	sub	sp, #32
 8009028:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800902a:	e049      	b.n	80090c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800902c:	4b2e      	ldr	r3, [pc, #184]	@ (80090e8 <prvSwitchTimerLists+0xc4>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009036:	4b2c      	ldr	r3, [pc, #176]	@ (80090e8 <prvSwitchTimerLists+0xc4>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	68db      	ldr	r3, [r3, #12]
 800903e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	3304      	adds	r3, #4
 8009044:	4618      	mov	r0, r3
 8009046:	f7fd fdaf 	bl	8006ba8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	6a1b      	ldr	r3, [r3, #32]
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009058:	f003 0304 	and.w	r3, r3, #4
 800905c:	2b00      	cmp	r3, #0
 800905e:	d02f      	beq.n	80090c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	699b      	ldr	r3, [r3, #24]
 8009064:	693a      	ldr	r2, [r7, #16]
 8009066:	4413      	add	r3, r2
 8009068:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800906a:	68ba      	ldr	r2, [r7, #8]
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	429a      	cmp	r2, r3
 8009070:	d90e      	bls.n	8009090 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	68ba      	ldr	r2, [r7, #8]
 8009076:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	68fa      	ldr	r2, [r7, #12]
 800907c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800907e:	4b1a      	ldr	r3, [pc, #104]	@ (80090e8 <prvSwitchTimerLists+0xc4>)
 8009080:	681a      	ldr	r2, [r3, #0]
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	3304      	adds	r3, #4
 8009086:	4619      	mov	r1, r3
 8009088:	4610      	mov	r0, r2
 800908a:	f7fd fd54 	bl	8006b36 <vListInsert>
 800908e:	e017      	b.n	80090c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009090:	2300      	movs	r3, #0
 8009092:	9300      	str	r3, [sp, #0]
 8009094:	2300      	movs	r3, #0
 8009096:	693a      	ldr	r2, [r7, #16]
 8009098:	2100      	movs	r1, #0
 800909a:	68f8      	ldr	r0, [r7, #12]
 800909c:	f7ff fd58 	bl	8008b50 <xTimerGenericCommand>
 80090a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d10b      	bne.n	80090c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80090a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ac:	f383 8811 	msr	BASEPRI, r3
 80090b0:	f3bf 8f6f 	isb	sy
 80090b4:	f3bf 8f4f 	dsb	sy
 80090b8:	603b      	str	r3, [r7, #0]
}
 80090ba:	bf00      	nop
 80090bc:	bf00      	nop
 80090be:	e7fd      	b.n	80090bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80090c0:	4b09      	ldr	r3, [pc, #36]	@ (80090e8 <prvSwitchTimerLists+0xc4>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d1b0      	bne.n	800902c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80090ca:	4b07      	ldr	r3, [pc, #28]	@ (80090e8 <prvSwitchTimerLists+0xc4>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80090d0:	4b06      	ldr	r3, [pc, #24]	@ (80090ec <prvSwitchTimerLists+0xc8>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a04      	ldr	r2, [pc, #16]	@ (80090e8 <prvSwitchTimerLists+0xc4>)
 80090d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80090d8:	4a04      	ldr	r2, [pc, #16]	@ (80090ec <prvSwitchTimerLists+0xc8>)
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	6013      	str	r3, [r2, #0]
}
 80090de:	bf00      	nop
 80090e0:	3718      	adds	r7, #24
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}
 80090e6:	bf00      	nop
 80090e8:	20001010 	.word	0x20001010
 80090ec:	20001014 	.word	0x20001014

080090f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80090f6:	f000 f96f 	bl	80093d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80090fa:	4b15      	ldr	r3, [pc, #84]	@ (8009150 <prvCheckForValidListAndQueue+0x60>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d120      	bne.n	8009144 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009102:	4814      	ldr	r0, [pc, #80]	@ (8009154 <prvCheckForValidListAndQueue+0x64>)
 8009104:	f7fd fcc6 	bl	8006a94 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009108:	4813      	ldr	r0, [pc, #76]	@ (8009158 <prvCheckForValidListAndQueue+0x68>)
 800910a:	f7fd fcc3 	bl	8006a94 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800910e:	4b13      	ldr	r3, [pc, #76]	@ (800915c <prvCheckForValidListAndQueue+0x6c>)
 8009110:	4a10      	ldr	r2, [pc, #64]	@ (8009154 <prvCheckForValidListAndQueue+0x64>)
 8009112:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009114:	4b12      	ldr	r3, [pc, #72]	@ (8009160 <prvCheckForValidListAndQueue+0x70>)
 8009116:	4a10      	ldr	r2, [pc, #64]	@ (8009158 <prvCheckForValidListAndQueue+0x68>)
 8009118:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800911a:	2300      	movs	r3, #0
 800911c:	9300      	str	r3, [sp, #0]
 800911e:	4b11      	ldr	r3, [pc, #68]	@ (8009164 <prvCheckForValidListAndQueue+0x74>)
 8009120:	4a11      	ldr	r2, [pc, #68]	@ (8009168 <prvCheckForValidListAndQueue+0x78>)
 8009122:	2110      	movs	r1, #16
 8009124:	200a      	movs	r0, #10
 8009126:	f7fd fdd3 	bl	8006cd0 <xQueueGenericCreateStatic>
 800912a:	4603      	mov	r3, r0
 800912c:	4a08      	ldr	r2, [pc, #32]	@ (8009150 <prvCheckForValidListAndQueue+0x60>)
 800912e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009130:	4b07      	ldr	r3, [pc, #28]	@ (8009150 <prvCheckForValidListAndQueue+0x60>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d005      	beq.n	8009144 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009138:	4b05      	ldr	r3, [pc, #20]	@ (8009150 <prvCheckForValidListAndQueue+0x60>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	490b      	ldr	r1, [pc, #44]	@ (800916c <prvCheckForValidListAndQueue+0x7c>)
 800913e:	4618      	mov	r0, r3
 8009140:	f7fe fc14 	bl	800796c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009144:	f000 f97a 	bl	800943c <vPortExitCritical>
}
 8009148:	bf00      	nop
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
 800914e:	bf00      	nop
 8009150:	20001018 	.word	0x20001018
 8009154:	20000fe8 	.word	0x20000fe8
 8009158:	20000ffc 	.word	0x20000ffc
 800915c:	20001010 	.word	0x20001010
 8009160:	20001014 	.word	0x20001014
 8009164:	200010c4 	.word	0x200010c4
 8009168:	20001024 	.word	0x20001024
 800916c:	0800e5a8 	.word	0x0800e5a8

08009170 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009170:	b480      	push	{r7}
 8009172:	b085      	sub	sp, #20
 8009174:	af00      	add	r7, sp, #0
 8009176:	60f8      	str	r0, [r7, #12]
 8009178:	60b9      	str	r1, [r7, #8]
 800917a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	3b04      	subs	r3, #4
 8009180:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009188:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	3b04      	subs	r3, #4
 800918e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	f023 0201 	bic.w	r2, r3, #1
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	3b04      	subs	r3, #4
 800919e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80091a0:	4a0c      	ldr	r2, [pc, #48]	@ (80091d4 <pxPortInitialiseStack+0x64>)
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	3b14      	subs	r3, #20
 80091aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80091ac:	687a      	ldr	r2, [r7, #4]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	3b04      	subs	r3, #4
 80091b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f06f 0202 	mvn.w	r2, #2
 80091be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	3b20      	subs	r3, #32
 80091c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80091c6:	68fb      	ldr	r3, [r7, #12]
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3714      	adds	r7, #20
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr
 80091d4:	080091d9 	.word	0x080091d9

080091d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80091d8:	b480      	push	{r7}
 80091da:	b085      	sub	sp, #20
 80091dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80091de:	2300      	movs	r3, #0
 80091e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80091e2:	4b13      	ldr	r3, [pc, #76]	@ (8009230 <prvTaskExitError+0x58>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091ea:	d00b      	beq.n	8009204 <prvTaskExitError+0x2c>
	__asm volatile
 80091ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f0:	f383 8811 	msr	BASEPRI, r3
 80091f4:	f3bf 8f6f 	isb	sy
 80091f8:	f3bf 8f4f 	dsb	sy
 80091fc:	60fb      	str	r3, [r7, #12]
}
 80091fe:	bf00      	nop
 8009200:	bf00      	nop
 8009202:	e7fd      	b.n	8009200 <prvTaskExitError+0x28>
	__asm volatile
 8009204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009208:	f383 8811 	msr	BASEPRI, r3
 800920c:	f3bf 8f6f 	isb	sy
 8009210:	f3bf 8f4f 	dsb	sy
 8009214:	60bb      	str	r3, [r7, #8]
}
 8009216:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009218:	bf00      	nop
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d0fc      	beq.n	800921a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009220:	bf00      	nop
 8009222:	bf00      	nop
 8009224:	3714      	adds	r7, #20
 8009226:	46bd      	mov	sp, r7
 8009228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922c:	4770      	bx	lr
 800922e:	bf00      	nop
 8009230:	2000001c 	.word	0x2000001c
	...

08009240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009240:	4b07      	ldr	r3, [pc, #28]	@ (8009260 <pxCurrentTCBConst2>)
 8009242:	6819      	ldr	r1, [r3, #0]
 8009244:	6808      	ldr	r0, [r1, #0]
 8009246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800924a:	f380 8809 	msr	PSP, r0
 800924e:	f3bf 8f6f 	isb	sy
 8009252:	f04f 0000 	mov.w	r0, #0
 8009256:	f380 8811 	msr	BASEPRI, r0
 800925a:	4770      	bx	lr
 800925c:	f3af 8000 	nop.w

08009260 <pxCurrentTCBConst2>:
 8009260:	20000ae8 	.word	0x20000ae8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009264:	bf00      	nop
 8009266:	bf00      	nop

08009268 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009268:	4808      	ldr	r0, [pc, #32]	@ (800928c <prvPortStartFirstTask+0x24>)
 800926a:	6800      	ldr	r0, [r0, #0]
 800926c:	6800      	ldr	r0, [r0, #0]
 800926e:	f380 8808 	msr	MSP, r0
 8009272:	f04f 0000 	mov.w	r0, #0
 8009276:	f380 8814 	msr	CONTROL, r0
 800927a:	b662      	cpsie	i
 800927c:	b661      	cpsie	f
 800927e:	f3bf 8f4f 	dsb	sy
 8009282:	f3bf 8f6f 	isb	sy
 8009286:	df00      	svc	0
 8009288:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800928a:	bf00      	nop
 800928c:	e000ed08 	.word	0xe000ed08

08009290 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b086      	sub	sp, #24
 8009294:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009296:	4b47      	ldr	r3, [pc, #284]	@ (80093b4 <xPortStartScheduler+0x124>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4a47      	ldr	r2, [pc, #284]	@ (80093b8 <xPortStartScheduler+0x128>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d10b      	bne.n	80092b8 <xPortStartScheduler+0x28>
	__asm volatile
 80092a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a4:	f383 8811 	msr	BASEPRI, r3
 80092a8:	f3bf 8f6f 	isb	sy
 80092ac:	f3bf 8f4f 	dsb	sy
 80092b0:	60fb      	str	r3, [r7, #12]
}
 80092b2:	bf00      	nop
 80092b4:	bf00      	nop
 80092b6:	e7fd      	b.n	80092b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80092b8:	4b3e      	ldr	r3, [pc, #248]	@ (80093b4 <xPortStartScheduler+0x124>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a3f      	ldr	r2, [pc, #252]	@ (80093bc <xPortStartScheduler+0x12c>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d10b      	bne.n	80092da <xPortStartScheduler+0x4a>
	__asm volatile
 80092c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c6:	f383 8811 	msr	BASEPRI, r3
 80092ca:	f3bf 8f6f 	isb	sy
 80092ce:	f3bf 8f4f 	dsb	sy
 80092d2:	613b      	str	r3, [r7, #16]
}
 80092d4:	bf00      	nop
 80092d6:	bf00      	nop
 80092d8:	e7fd      	b.n	80092d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80092da:	4b39      	ldr	r3, [pc, #228]	@ (80093c0 <xPortStartScheduler+0x130>)
 80092dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	781b      	ldrb	r3, [r3, #0]
 80092e2:	b2db      	uxtb	r3, r3
 80092e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	22ff      	movs	r2, #255	@ 0xff
 80092ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	781b      	ldrb	r3, [r3, #0]
 80092f0:	b2db      	uxtb	r3, r3
 80092f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092f4:	78fb      	ldrb	r3, [r7, #3]
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80092fc:	b2da      	uxtb	r2, r3
 80092fe:	4b31      	ldr	r3, [pc, #196]	@ (80093c4 <xPortStartScheduler+0x134>)
 8009300:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009302:	4b31      	ldr	r3, [pc, #196]	@ (80093c8 <xPortStartScheduler+0x138>)
 8009304:	2207      	movs	r2, #7
 8009306:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009308:	e009      	b.n	800931e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800930a:	4b2f      	ldr	r3, [pc, #188]	@ (80093c8 <xPortStartScheduler+0x138>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	3b01      	subs	r3, #1
 8009310:	4a2d      	ldr	r2, [pc, #180]	@ (80093c8 <xPortStartScheduler+0x138>)
 8009312:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009314:	78fb      	ldrb	r3, [r7, #3]
 8009316:	b2db      	uxtb	r3, r3
 8009318:	005b      	lsls	r3, r3, #1
 800931a:	b2db      	uxtb	r3, r3
 800931c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800931e:	78fb      	ldrb	r3, [r7, #3]
 8009320:	b2db      	uxtb	r3, r3
 8009322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009326:	2b80      	cmp	r3, #128	@ 0x80
 8009328:	d0ef      	beq.n	800930a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800932a:	4b27      	ldr	r3, [pc, #156]	@ (80093c8 <xPortStartScheduler+0x138>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f1c3 0307 	rsb	r3, r3, #7
 8009332:	2b04      	cmp	r3, #4
 8009334:	d00b      	beq.n	800934e <xPortStartScheduler+0xbe>
	__asm volatile
 8009336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800933a:	f383 8811 	msr	BASEPRI, r3
 800933e:	f3bf 8f6f 	isb	sy
 8009342:	f3bf 8f4f 	dsb	sy
 8009346:	60bb      	str	r3, [r7, #8]
}
 8009348:	bf00      	nop
 800934a:	bf00      	nop
 800934c:	e7fd      	b.n	800934a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800934e:	4b1e      	ldr	r3, [pc, #120]	@ (80093c8 <xPortStartScheduler+0x138>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	021b      	lsls	r3, r3, #8
 8009354:	4a1c      	ldr	r2, [pc, #112]	@ (80093c8 <xPortStartScheduler+0x138>)
 8009356:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009358:	4b1b      	ldr	r3, [pc, #108]	@ (80093c8 <xPortStartScheduler+0x138>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009360:	4a19      	ldr	r2, [pc, #100]	@ (80093c8 <xPortStartScheduler+0x138>)
 8009362:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	b2da      	uxtb	r2, r3
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800936c:	4b17      	ldr	r3, [pc, #92]	@ (80093cc <xPortStartScheduler+0x13c>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a16      	ldr	r2, [pc, #88]	@ (80093cc <xPortStartScheduler+0x13c>)
 8009372:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009376:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009378:	4b14      	ldr	r3, [pc, #80]	@ (80093cc <xPortStartScheduler+0x13c>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	4a13      	ldr	r2, [pc, #76]	@ (80093cc <xPortStartScheduler+0x13c>)
 800937e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009382:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009384:	f000 f8da 	bl	800953c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009388:	4b11      	ldr	r3, [pc, #68]	@ (80093d0 <xPortStartScheduler+0x140>)
 800938a:	2200      	movs	r2, #0
 800938c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800938e:	f000 f8f9 	bl	8009584 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009392:	4b10      	ldr	r3, [pc, #64]	@ (80093d4 <xPortStartScheduler+0x144>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a0f      	ldr	r2, [pc, #60]	@ (80093d4 <xPortStartScheduler+0x144>)
 8009398:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800939c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800939e:	f7ff ff63 	bl	8009268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80093a2:	f7fe ff1b 	bl	80081dc <vTaskSwitchContext>
	prvTaskExitError();
 80093a6:	f7ff ff17 	bl	80091d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80093aa:	2300      	movs	r3, #0
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3718      	adds	r7, #24
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}
 80093b4:	e000ed00 	.word	0xe000ed00
 80093b8:	410fc271 	.word	0x410fc271
 80093bc:	410fc270 	.word	0x410fc270
 80093c0:	e000e400 	.word	0xe000e400
 80093c4:	20001114 	.word	0x20001114
 80093c8:	20001118 	.word	0x20001118
 80093cc:	e000ed20 	.word	0xe000ed20
 80093d0:	2000001c 	.word	0x2000001c
 80093d4:	e000ef34 	.word	0xe000ef34

080093d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80093d8:	b480      	push	{r7}
 80093da:	b083      	sub	sp, #12
 80093dc:	af00      	add	r7, sp, #0
	__asm volatile
 80093de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e2:	f383 8811 	msr	BASEPRI, r3
 80093e6:	f3bf 8f6f 	isb	sy
 80093ea:	f3bf 8f4f 	dsb	sy
 80093ee:	607b      	str	r3, [r7, #4]
}
 80093f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80093f2:	4b10      	ldr	r3, [pc, #64]	@ (8009434 <vPortEnterCritical+0x5c>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	3301      	adds	r3, #1
 80093f8:	4a0e      	ldr	r2, [pc, #56]	@ (8009434 <vPortEnterCritical+0x5c>)
 80093fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80093fc:	4b0d      	ldr	r3, [pc, #52]	@ (8009434 <vPortEnterCritical+0x5c>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	2b01      	cmp	r3, #1
 8009402:	d110      	bne.n	8009426 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009404:	4b0c      	ldr	r3, [pc, #48]	@ (8009438 <vPortEnterCritical+0x60>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	b2db      	uxtb	r3, r3
 800940a:	2b00      	cmp	r3, #0
 800940c:	d00b      	beq.n	8009426 <vPortEnterCritical+0x4e>
	__asm volatile
 800940e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009412:	f383 8811 	msr	BASEPRI, r3
 8009416:	f3bf 8f6f 	isb	sy
 800941a:	f3bf 8f4f 	dsb	sy
 800941e:	603b      	str	r3, [r7, #0]
}
 8009420:	bf00      	nop
 8009422:	bf00      	nop
 8009424:	e7fd      	b.n	8009422 <vPortEnterCritical+0x4a>
	}
}
 8009426:	bf00      	nop
 8009428:	370c      	adds	r7, #12
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr
 8009432:	bf00      	nop
 8009434:	2000001c 	.word	0x2000001c
 8009438:	e000ed04 	.word	0xe000ed04

0800943c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800943c:	b480      	push	{r7}
 800943e:	b083      	sub	sp, #12
 8009440:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009442:	4b12      	ldr	r3, [pc, #72]	@ (800948c <vPortExitCritical+0x50>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d10b      	bne.n	8009462 <vPortExitCritical+0x26>
	__asm volatile
 800944a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800944e:	f383 8811 	msr	BASEPRI, r3
 8009452:	f3bf 8f6f 	isb	sy
 8009456:	f3bf 8f4f 	dsb	sy
 800945a:	607b      	str	r3, [r7, #4]
}
 800945c:	bf00      	nop
 800945e:	bf00      	nop
 8009460:	e7fd      	b.n	800945e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009462:	4b0a      	ldr	r3, [pc, #40]	@ (800948c <vPortExitCritical+0x50>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	3b01      	subs	r3, #1
 8009468:	4a08      	ldr	r2, [pc, #32]	@ (800948c <vPortExitCritical+0x50>)
 800946a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800946c:	4b07      	ldr	r3, [pc, #28]	@ (800948c <vPortExitCritical+0x50>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d105      	bne.n	8009480 <vPortExitCritical+0x44>
 8009474:	2300      	movs	r3, #0
 8009476:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	f383 8811 	msr	BASEPRI, r3
}
 800947e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009480:	bf00      	nop
 8009482:	370c      	adds	r7, #12
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr
 800948c:	2000001c 	.word	0x2000001c

08009490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009490:	f3ef 8009 	mrs	r0, PSP
 8009494:	f3bf 8f6f 	isb	sy
 8009498:	4b15      	ldr	r3, [pc, #84]	@ (80094f0 <pxCurrentTCBConst>)
 800949a:	681a      	ldr	r2, [r3, #0]
 800949c:	f01e 0f10 	tst.w	lr, #16
 80094a0:	bf08      	it	eq
 80094a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80094a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094aa:	6010      	str	r0, [r2, #0]
 80094ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80094b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80094b4:	f380 8811 	msr	BASEPRI, r0
 80094b8:	f3bf 8f4f 	dsb	sy
 80094bc:	f3bf 8f6f 	isb	sy
 80094c0:	f7fe fe8c 	bl	80081dc <vTaskSwitchContext>
 80094c4:	f04f 0000 	mov.w	r0, #0
 80094c8:	f380 8811 	msr	BASEPRI, r0
 80094cc:	bc09      	pop	{r0, r3}
 80094ce:	6819      	ldr	r1, [r3, #0]
 80094d0:	6808      	ldr	r0, [r1, #0]
 80094d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094d6:	f01e 0f10 	tst.w	lr, #16
 80094da:	bf08      	it	eq
 80094dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80094e0:	f380 8809 	msr	PSP, r0
 80094e4:	f3bf 8f6f 	isb	sy
 80094e8:	4770      	bx	lr
 80094ea:	bf00      	nop
 80094ec:	f3af 8000 	nop.w

080094f0 <pxCurrentTCBConst>:
 80094f0:	20000ae8 	.word	0x20000ae8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80094f4:	bf00      	nop
 80094f6:	bf00      	nop

080094f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b082      	sub	sp, #8
 80094fc:	af00      	add	r7, sp, #0
	__asm volatile
 80094fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009502:	f383 8811 	msr	BASEPRI, r3
 8009506:	f3bf 8f6f 	isb	sy
 800950a:	f3bf 8f4f 	dsb	sy
 800950e:	607b      	str	r3, [r7, #4]
}
 8009510:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009512:	f7fe fda9 	bl	8008068 <xTaskIncrementTick>
 8009516:	4603      	mov	r3, r0
 8009518:	2b00      	cmp	r3, #0
 800951a:	d003      	beq.n	8009524 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800951c:	4b06      	ldr	r3, [pc, #24]	@ (8009538 <xPortSysTickHandler+0x40>)
 800951e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009522:	601a      	str	r2, [r3, #0]
 8009524:	2300      	movs	r3, #0
 8009526:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	f383 8811 	msr	BASEPRI, r3
}
 800952e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009530:	bf00      	nop
 8009532:	3708      	adds	r7, #8
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}
 8009538:	e000ed04 	.word	0xe000ed04

0800953c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800953c:	b480      	push	{r7}
 800953e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009540:	4b0b      	ldr	r3, [pc, #44]	@ (8009570 <vPortSetupTimerInterrupt+0x34>)
 8009542:	2200      	movs	r2, #0
 8009544:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009546:	4b0b      	ldr	r3, [pc, #44]	@ (8009574 <vPortSetupTimerInterrupt+0x38>)
 8009548:	2200      	movs	r2, #0
 800954a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800954c:	4b0a      	ldr	r3, [pc, #40]	@ (8009578 <vPortSetupTimerInterrupt+0x3c>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a0a      	ldr	r2, [pc, #40]	@ (800957c <vPortSetupTimerInterrupt+0x40>)
 8009552:	fba2 2303 	umull	r2, r3, r2, r3
 8009556:	099b      	lsrs	r3, r3, #6
 8009558:	4a09      	ldr	r2, [pc, #36]	@ (8009580 <vPortSetupTimerInterrupt+0x44>)
 800955a:	3b01      	subs	r3, #1
 800955c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800955e:	4b04      	ldr	r3, [pc, #16]	@ (8009570 <vPortSetupTimerInterrupt+0x34>)
 8009560:	2207      	movs	r2, #7
 8009562:	601a      	str	r2, [r3, #0]
}
 8009564:	bf00      	nop
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	e000e010 	.word	0xe000e010
 8009574:	e000e018 	.word	0xe000e018
 8009578:	20000010 	.word	0x20000010
 800957c:	10624dd3 	.word	0x10624dd3
 8009580:	e000e014 	.word	0xe000e014

08009584 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009584:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009594 <vPortEnableVFP+0x10>
 8009588:	6801      	ldr	r1, [r0, #0]
 800958a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800958e:	6001      	str	r1, [r0, #0]
 8009590:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009592:	bf00      	nop
 8009594:	e000ed88 	.word	0xe000ed88

08009598 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009598:	b480      	push	{r7}
 800959a:	b085      	sub	sp, #20
 800959c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800959e:	f3ef 8305 	mrs	r3, IPSR
 80095a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2b0f      	cmp	r3, #15
 80095a8:	d915      	bls.n	80095d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80095aa:	4a18      	ldr	r2, [pc, #96]	@ (800960c <vPortValidateInterruptPriority+0x74>)
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	4413      	add	r3, r2
 80095b0:	781b      	ldrb	r3, [r3, #0]
 80095b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80095b4:	4b16      	ldr	r3, [pc, #88]	@ (8009610 <vPortValidateInterruptPriority+0x78>)
 80095b6:	781b      	ldrb	r3, [r3, #0]
 80095b8:	7afa      	ldrb	r2, [r7, #11]
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d20b      	bcs.n	80095d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80095be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c2:	f383 8811 	msr	BASEPRI, r3
 80095c6:	f3bf 8f6f 	isb	sy
 80095ca:	f3bf 8f4f 	dsb	sy
 80095ce:	607b      	str	r3, [r7, #4]
}
 80095d0:	bf00      	nop
 80095d2:	bf00      	nop
 80095d4:	e7fd      	b.n	80095d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80095d6:	4b0f      	ldr	r3, [pc, #60]	@ (8009614 <vPortValidateInterruptPriority+0x7c>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80095de:	4b0e      	ldr	r3, [pc, #56]	@ (8009618 <vPortValidateInterruptPriority+0x80>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d90b      	bls.n	80095fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80095e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ea:	f383 8811 	msr	BASEPRI, r3
 80095ee:	f3bf 8f6f 	isb	sy
 80095f2:	f3bf 8f4f 	dsb	sy
 80095f6:	603b      	str	r3, [r7, #0]
}
 80095f8:	bf00      	nop
 80095fa:	bf00      	nop
 80095fc:	e7fd      	b.n	80095fa <vPortValidateInterruptPriority+0x62>
	}
 80095fe:	bf00      	nop
 8009600:	3714      	adds	r7, #20
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr
 800960a:	bf00      	nop
 800960c:	e000e3f0 	.word	0xe000e3f0
 8009610:	20001114 	.word	0x20001114
 8009614:	e000ed0c 	.word	0xe000ed0c
 8009618:	20001118 	.word	0x20001118

0800961c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b08a      	sub	sp, #40	@ 0x28
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009624:	2300      	movs	r3, #0
 8009626:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009628:	f7fe fc62 	bl	8007ef0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800962c:	4b5c      	ldr	r3, [pc, #368]	@ (80097a0 <pvPortMalloc+0x184>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d101      	bne.n	8009638 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009634:	f000 f924 	bl	8009880 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009638:	4b5a      	ldr	r3, [pc, #360]	@ (80097a4 <pvPortMalloc+0x188>)
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	4013      	ands	r3, r2
 8009640:	2b00      	cmp	r3, #0
 8009642:	f040 8095 	bne.w	8009770 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d01e      	beq.n	800968a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800964c:	2208      	movs	r2, #8
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	4413      	add	r3, r2
 8009652:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f003 0307 	and.w	r3, r3, #7
 800965a:	2b00      	cmp	r3, #0
 800965c:	d015      	beq.n	800968a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f023 0307 	bic.w	r3, r3, #7
 8009664:	3308      	adds	r3, #8
 8009666:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f003 0307 	and.w	r3, r3, #7
 800966e:	2b00      	cmp	r3, #0
 8009670:	d00b      	beq.n	800968a <pvPortMalloc+0x6e>
	__asm volatile
 8009672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009676:	f383 8811 	msr	BASEPRI, r3
 800967a:	f3bf 8f6f 	isb	sy
 800967e:	f3bf 8f4f 	dsb	sy
 8009682:	617b      	str	r3, [r7, #20]
}
 8009684:	bf00      	nop
 8009686:	bf00      	nop
 8009688:	e7fd      	b.n	8009686 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d06f      	beq.n	8009770 <pvPortMalloc+0x154>
 8009690:	4b45      	ldr	r3, [pc, #276]	@ (80097a8 <pvPortMalloc+0x18c>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	687a      	ldr	r2, [r7, #4]
 8009696:	429a      	cmp	r2, r3
 8009698:	d86a      	bhi.n	8009770 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800969a:	4b44      	ldr	r3, [pc, #272]	@ (80097ac <pvPortMalloc+0x190>)
 800969c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800969e:	4b43      	ldr	r3, [pc, #268]	@ (80097ac <pvPortMalloc+0x190>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80096a4:	e004      	b.n	80096b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80096a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80096aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80096b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b2:	685b      	ldr	r3, [r3, #4]
 80096b4:	687a      	ldr	r2, [r7, #4]
 80096b6:	429a      	cmp	r2, r3
 80096b8:	d903      	bls.n	80096c2 <pvPortMalloc+0xa6>
 80096ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d1f1      	bne.n	80096a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80096c2:	4b37      	ldr	r3, [pc, #220]	@ (80097a0 <pvPortMalloc+0x184>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096c8:	429a      	cmp	r2, r3
 80096ca:	d051      	beq.n	8009770 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80096cc:	6a3b      	ldr	r3, [r7, #32]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2208      	movs	r2, #8
 80096d2:	4413      	add	r3, r2
 80096d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80096d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d8:	681a      	ldr	r2, [r3, #0]
 80096da:	6a3b      	ldr	r3, [r7, #32]
 80096dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80096de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096e0:	685a      	ldr	r2, [r3, #4]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	1ad2      	subs	r2, r2, r3
 80096e6:	2308      	movs	r3, #8
 80096e8:	005b      	lsls	r3, r3, #1
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d920      	bls.n	8009730 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80096ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	4413      	add	r3, r2
 80096f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80096f6:	69bb      	ldr	r3, [r7, #24]
 80096f8:	f003 0307 	and.w	r3, r3, #7
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d00b      	beq.n	8009718 <pvPortMalloc+0xfc>
	__asm volatile
 8009700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009704:	f383 8811 	msr	BASEPRI, r3
 8009708:	f3bf 8f6f 	isb	sy
 800970c:	f3bf 8f4f 	dsb	sy
 8009710:	613b      	str	r3, [r7, #16]
}
 8009712:	bf00      	nop
 8009714:	bf00      	nop
 8009716:	e7fd      	b.n	8009714 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800971a:	685a      	ldr	r2, [r3, #4]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	1ad2      	subs	r2, r2, r3
 8009720:	69bb      	ldr	r3, [r7, #24]
 8009722:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009726:	687a      	ldr	r2, [r7, #4]
 8009728:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800972a:	69b8      	ldr	r0, [r7, #24]
 800972c:	f000 f90a 	bl	8009944 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009730:	4b1d      	ldr	r3, [pc, #116]	@ (80097a8 <pvPortMalloc+0x18c>)
 8009732:	681a      	ldr	r2, [r3, #0]
 8009734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	1ad3      	subs	r3, r2, r3
 800973a:	4a1b      	ldr	r2, [pc, #108]	@ (80097a8 <pvPortMalloc+0x18c>)
 800973c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800973e:	4b1a      	ldr	r3, [pc, #104]	@ (80097a8 <pvPortMalloc+0x18c>)
 8009740:	681a      	ldr	r2, [r3, #0]
 8009742:	4b1b      	ldr	r3, [pc, #108]	@ (80097b0 <pvPortMalloc+0x194>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	429a      	cmp	r2, r3
 8009748:	d203      	bcs.n	8009752 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800974a:	4b17      	ldr	r3, [pc, #92]	@ (80097a8 <pvPortMalloc+0x18c>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a18      	ldr	r2, [pc, #96]	@ (80097b0 <pvPortMalloc+0x194>)
 8009750:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009754:	685a      	ldr	r2, [r3, #4]
 8009756:	4b13      	ldr	r3, [pc, #76]	@ (80097a4 <pvPortMalloc+0x188>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	431a      	orrs	r2, r3
 800975c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800975e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009762:	2200      	movs	r2, #0
 8009764:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009766:	4b13      	ldr	r3, [pc, #76]	@ (80097b4 <pvPortMalloc+0x198>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	3301      	adds	r3, #1
 800976c:	4a11      	ldr	r2, [pc, #68]	@ (80097b4 <pvPortMalloc+0x198>)
 800976e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009770:	f7fe fbcc 	bl	8007f0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009774:	69fb      	ldr	r3, [r7, #28]
 8009776:	f003 0307 	and.w	r3, r3, #7
 800977a:	2b00      	cmp	r3, #0
 800977c:	d00b      	beq.n	8009796 <pvPortMalloc+0x17a>
	__asm volatile
 800977e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009782:	f383 8811 	msr	BASEPRI, r3
 8009786:	f3bf 8f6f 	isb	sy
 800978a:	f3bf 8f4f 	dsb	sy
 800978e:	60fb      	str	r3, [r7, #12]
}
 8009790:	bf00      	nop
 8009792:	bf00      	nop
 8009794:	e7fd      	b.n	8009792 <pvPortMalloc+0x176>
	return pvReturn;
 8009796:	69fb      	ldr	r3, [r7, #28]
}
 8009798:	4618      	mov	r0, r3
 800979a:	3728      	adds	r7, #40	@ 0x28
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}
 80097a0:	20004d24 	.word	0x20004d24
 80097a4:	20004d38 	.word	0x20004d38
 80097a8:	20004d28 	.word	0x20004d28
 80097ac:	20004d1c 	.word	0x20004d1c
 80097b0:	20004d2c 	.word	0x20004d2c
 80097b4:	20004d30 	.word	0x20004d30

080097b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b086      	sub	sp, #24
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d04f      	beq.n	800986a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80097ca:	2308      	movs	r3, #8
 80097cc:	425b      	negs	r3, r3
 80097ce:	697a      	ldr	r2, [r7, #20]
 80097d0:	4413      	add	r3, r2
 80097d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80097d4:	697b      	ldr	r3, [r7, #20]
 80097d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80097d8:	693b      	ldr	r3, [r7, #16]
 80097da:	685a      	ldr	r2, [r3, #4]
 80097dc:	4b25      	ldr	r3, [pc, #148]	@ (8009874 <vPortFree+0xbc>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4013      	ands	r3, r2
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d10b      	bne.n	80097fe <vPortFree+0x46>
	__asm volatile
 80097e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ea:	f383 8811 	msr	BASEPRI, r3
 80097ee:	f3bf 8f6f 	isb	sy
 80097f2:	f3bf 8f4f 	dsb	sy
 80097f6:	60fb      	str	r3, [r7, #12]
}
 80097f8:	bf00      	nop
 80097fa:	bf00      	nop
 80097fc:	e7fd      	b.n	80097fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d00b      	beq.n	800981e <vPortFree+0x66>
	__asm volatile
 8009806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800980a:	f383 8811 	msr	BASEPRI, r3
 800980e:	f3bf 8f6f 	isb	sy
 8009812:	f3bf 8f4f 	dsb	sy
 8009816:	60bb      	str	r3, [r7, #8]
}
 8009818:	bf00      	nop
 800981a:	bf00      	nop
 800981c:	e7fd      	b.n	800981a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	685a      	ldr	r2, [r3, #4]
 8009822:	4b14      	ldr	r3, [pc, #80]	@ (8009874 <vPortFree+0xbc>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	4013      	ands	r3, r2
 8009828:	2b00      	cmp	r3, #0
 800982a:	d01e      	beq.n	800986a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d11a      	bne.n	800986a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	685a      	ldr	r2, [r3, #4]
 8009838:	4b0e      	ldr	r3, [pc, #56]	@ (8009874 <vPortFree+0xbc>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	43db      	mvns	r3, r3
 800983e:	401a      	ands	r2, r3
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009844:	f7fe fb54 	bl	8007ef0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	685a      	ldr	r2, [r3, #4]
 800984c:	4b0a      	ldr	r3, [pc, #40]	@ (8009878 <vPortFree+0xc0>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4413      	add	r3, r2
 8009852:	4a09      	ldr	r2, [pc, #36]	@ (8009878 <vPortFree+0xc0>)
 8009854:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009856:	6938      	ldr	r0, [r7, #16]
 8009858:	f000 f874 	bl	8009944 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800985c:	4b07      	ldr	r3, [pc, #28]	@ (800987c <vPortFree+0xc4>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	3301      	adds	r3, #1
 8009862:	4a06      	ldr	r2, [pc, #24]	@ (800987c <vPortFree+0xc4>)
 8009864:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009866:	f7fe fb51 	bl	8007f0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800986a:	bf00      	nop
 800986c:	3718      	adds	r7, #24
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}
 8009872:	bf00      	nop
 8009874:	20004d38 	.word	0x20004d38
 8009878:	20004d28 	.word	0x20004d28
 800987c:	20004d34 	.word	0x20004d34

08009880 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009880:	b480      	push	{r7}
 8009882:	b085      	sub	sp, #20
 8009884:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009886:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800988a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800988c:	4b27      	ldr	r3, [pc, #156]	@ (800992c <prvHeapInit+0xac>)
 800988e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f003 0307 	and.w	r3, r3, #7
 8009896:	2b00      	cmp	r3, #0
 8009898:	d00c      	beq.n	80098b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	3307      	adds	r3, #7
 800989e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f023 0307 	bic.w	r3, r3, #7
 80098a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80098a8:	68ba      	ldr	r2, [r7, #8]
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	1ad3      	subs	r3, r2, r3
 80098ae:	4a1f      	ldr	r2, [pc, #124]	@ (800992c <prvHeapInit+0xac>)
 80098b0:	4413      	add	r3, r2
 80098b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80098b8:	4a1d      	ldr	r2, [pc, #116]	@ (8009930 <prvHeapInit+0xb0>)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80098be:	4b1c      	ldr	r3, [pc, #112]	@ (8009930 <prvHeapInit+0xb0>)
 80098c0:	2200      	movs	r2, #0
 80098c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	68ba      	ldr	r2, [r7, #8]
 80098c8:	4413      	add	r3, r2
 80098ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80098cc:	2208      	movs	r2, #8
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	1a9b      	subs	r3, r3, r2
 80098d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f023 0307 	bic.w	r3, r3, #7
 80098da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	4a15      	ldr	r2, [pc, #84]	@ (8009934 <prvHeapInit+0xb4>)
 80098e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80098e2:	4b14      	ldr	r3, [pc, #80]	@ (8009934 <prvHeapInit+0xb4>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	2200      	movs	r2, #0
 80098e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80098ea:	4b12      	ldr	r3, [pc, #72]	@ (8009934 <prvHeapInit+0xb4>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	2200      	movs	r2, #0
 80098f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	68fa      	ldr	r2, [r7, #12]
 80098fa:	1ad2      	subs	r2, r2, r3
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009900:	4b0c      	ldr	r3, [pc, #48]	@ (8009934 <prvHeapInit+0xb4>)
 8009902:	681a      	ldr	r2, [r3, #0]
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	4a0a      	ldr	r2, [pc, #40]	@ (8009938 <prvHeapInit+0xb8>)
 800990e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	4a09      	ldr	r2, [pc, #36]	@ (800993c <prvHeapInit+0xbc>)
 8009916:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009918:	4b09      	ldr	r3, [pc, #36]	@ (8009940 <prvHeapInit+0xc0>)
 800991a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800991e:	601a      	str	r2, [r3, #0]
}
 8009920:	bf00      	nop
 8009922:	3714      	adds	r7, #20
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr
 800992c:	2000111c 	.word	0x2000111c
 8009930:	20004d1c 	.word	0x20004d1c
 8009934:	20004d24 	.word	0x20004d24
 8009938:	20004d2c 	.word	0x20004d2c
 800993c:	20004d28 	.word	0x20004d28
 8009940:	20004d38 	.word	0x20004d38

08009944 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009944:	b480      	push	{r7}
 8009946:	b085      	sub	sp, #20
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800994c:	4b28      	ldr	r3, [pc, #160]	@ (80099f0 <prvInsertBlockIntoFreeList+0xac>)
 800994e:	60fb      	str	r3, [r7, #12]
 8009950:	e002      	b.n	8009958 <prvInsertBlockIntoFreeList+0x14>
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	60fb      	str	r3, [r7, #12]
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	687a      	ldr	r2, [r7, #4]
 800995e:	429a      	cmp	r2, r3
 8009960:	d8f7      	bhi.n	8009952 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	685b      	ldr	r3, [r3, #4]
 800996a:	68ba      	ldr	r2, [r7, #8]
 800996c:	4413      	add	r3, r2
 800996e:	687a      	ldr	r2, [r7, #4]
 8009970:	429a      	cmp	r2, r3
 8009972:	d108      	bne.n	8009986 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	685a      	ldr	r2, [r3, #4]
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	441a      	add	r2, r3
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	68ba      	ldr	r2, [r7, #8]
 8009990:	441a      	add	r2, r3
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	429a      	cmp	r2, r3
 8009998:	d118      	bne.n	80099cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	4b15      	ldr	r3, [pc, #84]	@ (80099f4 <prvInsertBlockIntoFreeList+0xb0>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	429a      	cmp	r2, r3
 80099a4:	d00d      	beq.n	80099c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	685a      	ldr	r2, [r3, #4]
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	441a      	add	r2, r3
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	681a      	ldr	r2, [r3, #0]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	601a      	str	r2, [r3, #0]
 80099c0:	e008      	b.n	80099d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80099c2:	4b0c      	ldr	r3, [pc, #48]	@ (80099f4 <prvInsertBlockIntoFreeList+0xb0>)
 80099c4:	681a      	ldr	r2, [r3, #0]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	601a      	str	r2, [r3, #0]
 80099ca:	e003      	b.n	80099d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681a      	ldr	r2, [r3, #0]
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80099d4:	68fa      	ldr	r2, [r7, #12]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	429a      	cmp	r2, r3
 80099da:	d002      	beq.n	80099e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80099e2:	bf00      	nop
 80099e4:	3714      	adds	r7, #20
 80099e6:	46bd      	mov	sp, r7
 80099e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ec:	4770      	bx	lr
 80099ee:	bf00      	nop
 80099f0:	20004d1c 	.word	0x20004d1c
 80099f4:	20004d24 	.word	0x20004d24

080099f8 <__cvt>:
 80099f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099fc:	ec57 6b10 	vmov	r6, r7, d0
 8009a00:	2f00      	cmp	r7, #0
 8009a02:	460c      	mov	r4, r1
 8009a04:	4619      	mov	r1, r3
 8009a06:	463b      	mov	r3, r7
 8009a08:	bfbb      	ittet	lt
 8009a0a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009a0e:	461f      	movlt	r7, r3
 8009a10:	2300      	movge	r3, #0
 8009a12:	232d      	movlt	r3, #45	@ 0x2d
 8009a14:	700b      	strb	r3, [r1, #0]
 8009a16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a18:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009a1c:	4691      	mov	r9, r2
 8009a1e:	f023 0820 	bic.w	r8, r3, #32
 8009a22:	bfbc      	itt	lt
 8009a24:	4632      	movlt	r2, r6
 8009a26:	4616      	movlt	r6, r2
 8009a28:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009a2c:	d005      	beq.n	8009a3a <__cvt+0x42>
 8009a2e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009a32:	d100      	bne.n	8009a36 <__cvt+0x3e>
 8009a34:	3401      	adds	r4, #1
 8009a36:	2102      	movs	r1, #2
 8009a38:	e000      	b.n	8009a3c <__cvt+0x44>
 8009a3a:	2103      	movs	r1, #3
 8009a3c:	ab03      	add	r3, sp, #12
 8009a3e:	9301      	str	r3, [sp, #4]
 8009a40:	ab02      	add	r3, sp, #8
 8009a42:	9300      	str	r3, [sp, #0]
 8009a44:	ec47 6b10 	vmov	d0, r6, r7
 8009a48:	4653      	mov	r3, sl
 8009a4a:	4622      	mov	r2, r4
 8009a4c:	f001 f9e0 	bl	800ae10 <_dtoa_r>
 8009a50:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009a54:	4605      	mov	r5, r0
 8009a56:	d119      	bne.n	8009a8c <__cvt+0x94>
 8009a58:	f019 0f01 	tst.w	r9, #1
 8009a5c:	d00e      	beq.n	8009a7c <__cvt+0x84>
 8009a5e:	eb00 0904 	add.w	r9, r0, r4
 8009a62:	2200      	movs	r2, #0
 8009a64:	2300      	movs	r3, #0
 8009a66:	4630      	mov	r0, r6
 8009a68:	4639      	mov	r1, r7
 8009a6a:	f7f7 f82d 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a6e:	b108      	cbz	r0, 8009a74 <__cvt+0x7c>
 8009a70:	f8cd 900c 	str.w	r9, [sp, #12]
 8009a74:	2230      	movs	r2, #48	@ 0x30
 8009a76:	9b03      	ldr	r3, [sp, #12]
 8009a78:	454b      	cmp	r3, r9
 8009a7a:	d31e      	bcc.n	8009aba <__cvt+0xc2>
 8009a7c:	9b03      	ldr	r3, [sp, #12]
 8009a7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a80:	1b5b      	subs	r3, r3, r5
 8009a82:	4628      	mov	r0, r5
 8009a84:	6013      	str	r3, [r2, #0]
 8009a86:	b004      	add	sp, #16
 8009a88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a8c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009a90:	eb00 0904 	add.w	r9, r0, r4
 8009a94:	d1e5      	bne.n	8009a62 <__cvt+0x6a>
 8009a96:	7803      	ldrb	r3, [r0, #0]
 8009a98:	2b30      	cmp	r3, #48	@ 0x30
 8009a9a:	d10a      	bne.n	8009ab2 <__cvt+0xba>
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	4630      	mov	r0, r6
 8009aa2:	4639      	mov	r1, r7
 8009aa4:	f7f7 f810 	bl	8000ac8 <__aeabi_dcmpeq>
 8009aa8:	b918      	cbnz	r0, 8009ab2 <__cvt+0xba>
 8009aaa:	f1c4 0401 	rsb	r4, r4, #1
 8009aae:	f8ca 4000 	str.w	r4, [sl]
 8009ab2:	f8da 3000 	ldr.w	r3, [sl]
 8009ab6:	4499      	add	r9, r3
 8009ab8:	e7d3      	b.n	8009a62 <__cvt+0x6a>
 8009aba:	1c59      	adds	r1, r3, #1
 8009abc:	9103      	str	r1, [sp, #12]
 8009abe:	701a      	strb	r2, [r3, #0]
 8009ac0:	e7d9      	b.n	8009a76 <__cvt+0x7e>

08009ac2 <__exponent>:
 8009ac2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ac4:	2900      	cmp	r1, #0
 8009ac6:	bfba      	itte	lt
 8009ac8:	4249      	neglt	r1, r1
 8009aca:	232d      	movlt	r3, #45	@ 0x2d
 8009acc:	232b      	movge	r3, #43	@ 0x2b
 8009ace:	2909      	cmp	r1, #9
 8009ad0:	7002      	strb	r2, [r0, #0]
 8009ad2:	7043      	strb	r3, [r0, #1]
 8009ad4:	dd29      	ble.n	8009b2a <__exponent+0x68>
 8009ad6:	f10d 0307 	add.w	r3, sp, #7
 8009ada:	461d      	mov	r5, r3
 8009adc:	270a      	movs	r7, #10
 8009ade:	461a      	mov	r2, r3
 8009ae0:	fbb1 f6f7 	udiv	r6, r1, r7
 8009ae4:	fb07 1416 	mls	r4, r7, r6, r1
 8009ae8:	3430      	adds	r4, #48	@ 0x30
 8009aea:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009aee:	460c      	mov	r4, r1
 8009af0:	2c63      	cmp	r4, #99	@ 0x63
 8009af2:	f103 33ff 	add.w	r3, r3, #4294967295
 8009af6:	4631      	mov	r1, r6
 8009af8:	dcf1      	bgt.n	8009ade <__exponent+0x1c>
 8009afa:	3130      	adds	r1, #48	@ 0x30
 8009afc:	1e94      	subs	r4, r2, #2
 8009afe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009b02:	1c41      	adds	r1, r0, #1
 8009b04:	4623      	mov	r3, r4
 8009b06:	42ab      	cmp	r3, r5
 8009b08:	d30a      	bcc.n	8009b20 <__exponent+0x5e>
 8009b0a:	f10d 0309 	add.w	r3, sp, #9
 8009b0e:	1a9b      	subs	r3, r3, r2
 8009b10:	42ac      	cmp	r4, r5
 8009b12:	bf88      	it	hi
 8009b14:	2300      	movhi	r3, #0
 8009b16:	3302      	adds	r3, #2
 8009b18:	4403      	add	r3, r0
 8009b1a:	1a18      	subs	r0, r3, r0
 8009b1c:	b003      	add	sp, #12
 8009b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b20:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009b24:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009b28:	e7ed      	b.n	8009b06 <__exponent+0x44>
 8009b2a:	2330      	movs	r3, #48	@ 0x30
 8009b2c:	3130      	adds	r1, #48	@ 0x30
 8009b2e:	7083      	strb	r3, [r0, #2]
 8009b30:	70c1      	strb	r1, [r0, #3]
 8009b32:	1d03      	adds	r3, r0, #4
 8009b34:	e7f1      	b.n	8009b1a <__exponent+0x58>
	...

08009b38 <_printf_float>:
 8009b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b3c:	b08d      	sub	sp, #52	@ 0x34
 8009b3e:	460c      	mov	r4, r1
 8009b40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009b44:	4616      	mov	r6, r2
 8009b46:	461f      	mov	r7, r3
 8009b48:	4605      	mov	r5, r0
 8009b4a:	f000 ffed 	bl	800ab28 <_localeconv_r>
 8009b4e:	6803      	ldr	r3, [r0, #0]
 8009b50:	9304      	str	r3, [sp, #16]
 8009b52:	4618      	mov	r0, r3
 8009b54:	f7f6 fb8c 	bl	8000270 <strlen>
 8009b58:	2300      	movs	r3, #0
 8009b5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b5c:	f8d8 3000 	ldr.w	r3, [r8]
 8009b60:	9005      	str	r0, [sp, #20]
 8009b62:	3307      	adds	r3, #7
 8009b64:	f023 0307 	bic.w	r3, r3, #7
 8009b68:	f103 0208 	add.w	r2, r3, #8
 8009b6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009b70:	f8d4 b000 	ldr.w	fp, [r4]
 8009b74:	f8c8 2000 	str.w	r2, [r8]
 8009b78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b7c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009b80:	9307      	str	r3, [sp, #28]
 8009b82:	f8cd 8018 	str.w	r8, [sp, #24]
 8009b86:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009b8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b8e:	4b9c      	ldr	r3, [pc, #624]	@ (8009e00 <_printf_float+0x2c8>)
 8009b90:	f04f 32ff 	mov.w	r2, #4294967295
 8009b94:	f7f6 ffca 	bl	8000b2c <__aeabi_dcmpun>
 8009b98:	bb70      	cbnz	r0, 8009bf8 <_printf_float+0xc0>
 8009b9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b9e:	4b98      	ldr	r3, [pc, #608]	@ (8009e00 <_printf_float+0x2c8>)
 8009ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ba4:	f7f6 ffa4 	bl	8000af0 <__aeabi_dcmple>
 8009ba8:	bb30      	cbnz	r0, 8009bf8 <_printf_float+0xc0>
 8009baa:	2200      	movs	r2, #0
 8009bac:	2300      	movs	r3, #0
 8009bae:	4640      	mov	r0, r8
 8009bb0:	4649      	mov	r1, r9
 8009bb2:	f7f6 ff93 	bl	8000adc <__aeabi_dcmplt>
 8009bb6:	b110      	cbz	r0, 8009bbe <_printf_float+0x86>
 8009bb8:	232d      	movs	r3, #45	@ 0x2d
 8009bba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bbe:	4a91      	ldr	r2, [pc, #580]	@ (8009e04 <_printf_float+0x2cc>)
 8009bc0:	4b91      	ldr	r3, [pc, #580]	@ (8009e08 <_printf_float+0x2d0>)
 8009bc2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009bc6:	bf8c      	ite	hi
 8009bc8:	4690      	movhi	r8, r2
 8009bca:	4698      	movls	r8, r3
 8009bcc:	2303      	movs	r3, #3
 8009bce:	6123      	str	r3, [r4, #16]
 8009bd0:	f02b 0304 	bic.w	r3, fp, #4
 8009bd4:	6023      	str	r3, [r4, #0]
 8009bd6:	f04f 0900 	mov.w	r9, #0
 8009bda:	9700      	str	r7, [sp, #0]
 8009bdc:	4633      	mov	r3, r6
 8009bde:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009be0:	4621      	mov	r1, r4
 8009be2:	4628      	mov	r0, r5
 8009be4:	f000 f9d2 	bl	8009f8c <_printf_common>
 8009be8:	3001      	adds	r0, #1
 8009bea:	f040 808d 	bne.w	8009d08 <_printf_float+0x1d0>
 8009bee:	f04f 30ff 	mov.w	r0, #4294967295
 8009bf2:	b00d      	add	sp, #52	@ 0x34
 8009bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bf8:	4642      	mov	r2, r8
 8009bfa:	464b      	mov	r3, r9
 8009bfc:	4640      	mov	r0, r8
 8009bfe:	4649      	mov	r1, r9
 8009c00:	f7f6 ff94 	bl	8000b2c <__aeabi_dcmpun>
 8009c04:	b140      	cbz	r0, 8009c18 <_printf_float+0xe0>
 8009c06:	464b      	mov	r3, r9
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	bfbc      	itt	lt
 8009c0c:	232d      	movlt	r3, #45	@ 0x2d
 8009c0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009c12:	4a7e      	ldr	r2, [pc, #504]	@ (8009e0c <_printf_float+0x2d4>)
 8009c14:	4b7e      	ldr	r3, [pc, #504]	@ (8009e10 <_printf_float+0x2d8>)
 8009c16:	e7d4      	b.n	8009bc2 <_printf_float+0x8a>
 8009c18:	6863      	ldr	r3, [r4, #4]
 8009c1a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009c1e:	9206      	str	r2, [sp, #24]
 8009c20:	1c5a      	adds	r2, r3, #1
 8009c22:	d13b      	bne.n	8009c9c <_printf_float+0x164>
 8009c24:	2306      	movs	r3, #6
 8009c26:	6063      	str	r3, [r4, #4]
 8009c28:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	6022      	str	r2, [r4, #0]
 8009c30:	9303      	str	r3, [sp, #12]
 8009c32:	ab0a      	add	r3, sp, #40	@ 0x28
 8009c34:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009c38:	ab09      	add	r3, sp, #36	@ 0x24
 8009c3a:	9300      	str	r3, [sp, #0]
 8009c3c:	6861      	ldr	r1, [r4, #4]
 8009c3e:	ec49 8b10 	vmov	d0, r8, r9
 8009c42:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009c46:	4628      	mov	r0, r5
 8009c48:	f7ff fed6 	bl	80099f8 <__cvt>
 8009c4c:	9b06      	ldr	r3, [sp, #24]
 8009c4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009c50:	2b47      	cmp	r3, #71	@ 0x47
 8009c52:	4680      	mov	r8, r0
 8009c54:	d129      	bne.n	8009caa <_printf_float+0x172>
 8009c56:	1cc8      	adds	r0, r1, #3
 8009c58:	db02      	blt.n	8009c60 <_printf_float+0x128>
 8009c5a:	6863      	ldr	r3, [r4, #4]
 8009c5c:	4299      	cmp	r1, r3
 8009c5e:	dd41      	ble.n	8009ce4 <_printf_float+0x1ac>
 8009c60:	f1aa 0a02 	sub.w	sl, sl, #2
 8009c64:	fa5f fa8a 	uxtb.w	sl, sl
 8009c68:	3901      	subs	r1, #1
 8009c6a:	4652      	mov	r2, sl
 8009c6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009c70:	9109      	str	r1, [sp, #36]	@ 0x24
 8009c72:	f7ff ff26 	bl	8009ac2 <__exponent>
 8009c76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c78:	1813      	adds	r3, r2, r0
 8009c7a:	2a01      	cmp	r2, #1
 8009c7c:	4681      	mov	r9, r0
 8009c7e:	6123      	str	r3, [r4, #16]
 8009c80:	dc02      	bgt.n	8009c88 <_printf_float+0x150>
 8009c82:	6822      	ldr	r2, [r4, #0]
 8009c84:	07d2      	lsls	r2, r2, #31
 8009c86:	d501      	bpl.n	8009c8c <_printf_float+0x154>
 8009c88:	3301      	adds	r3, #1
 8009c8a:	6123      	str	r3, [r4, #16]
 8009c8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d0a2      	beq.n	8009bda <_printf_float+0xa2>
 8009c94:	232d      	movs	r3, #45	@ 0x2d
 8009c96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c9a:	e79e      	b.n	8009bda <_printf_float+0xa2>
 8009c9c:	9a06      	ldr	r2, [sp, #24]
 8009c9e:	2a47      	cmp	r2, #71	@ 0x47
 8009ca0:	d1c2      	bne.n	8009c28 <_printf_float+0xf0>
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d1c0      	bne.n	8009c28 <_printf_float+0xf0>
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e7bd      	b.n	8009c26 <_printf_float+0xee>
 8009caa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009cae:	d9db      	bls.n	8009c68 <_printf_float+0x130>
 8009cb0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009cb4:	d118      	bne.n	8009ce8 <_printf_float+0x1b0>
 8009cb6:	2900      	cmp	r1, #0
 8009cb8:	6863      	ldr	r3, [r4, #4]
 8009cba:	dd0b      	ble.n	8009cd4 <_printf_float+0x19c>
 8009cbc:	6121      	str	r1, [r4, #16]
 8009cbe:	b913      	cbnz	r3, 8009cc6 <_printf_float+0x18e>
 8009cc0:	6822      	ldr	r2, [r4, #0]
 8009cc2:	07d0      	lsls	r0, r2, #31
 8009cc4:	d502      	bpl.n	8009ccc <_printf_float+0x194>
 8009cc6:	3301      	adds	r3, #1
 8009cc8:	440b      	add	r3, r1
 8009cca:	6123      	str	r3, [r4, #16]
 8009ccc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009cce:	f04f 0900 	mov.w	r9, #0
 8009cd2:	e7db      	b.n	8009c8c <_printf_float+0x154>
 8009cd4:	b913      	cbnz	r3, 8009cdc <_printf_float+0x1a4>
 8009cd6:	6822      	ldr	r2, [r4, #0]
 8009cd8:	07d2      	lsls	r2, r2, #31
 8009cda:	d501      	bpl.n	8009ce0 <_printf_float+0x1a8>
 8009cdc:	3302      	adds	r3, #2
 8009cde:	e7f4      	b.n	8009cca <_printf_float+0x192>
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	e7f2      	b.n	8009cca <_printf_float+0x192>
 8009ce4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009ce8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cea:	4299      	cmp	r1, r3
 8009cec:	db05      	blt.n	8009cfa <_printf_float+0x1c2>
 8009cee:	6823      	ldr	r3, [r4, #0]
 8009cf0:	6121      	str	r1, [r4, #16]
 8009cf2:	07d8      	lsls	r0, r3, #31
 8009cf4:	d5ea      	bpl.n	8009ccc <_printf_float+0x194>
 8009cf6:	1c4b      	adds	r3, r1, #1
 8009cf8:	e7e7      	b.n	8009cca <_printf_float+0x192>
 8009cfa:	2900      	cmp	r1, #0
 8009cfc:	bfd4      	ite	le
 8009cfe:	f1c1 0202 	rsble	r2, r1, #2
 8009d02:	2201      	movgt	r2, #1
 8009d04:	4413      	add	r3, r2
 8009d06:	e7e0      	b.n	8009cca <_printf_float+0x192>
 8009d08:	6823      	ldr	r3, [r4, #0]
 8009d0a:	055a      	lsls	r2, r3, #21
 8009d0c:	d407      	bmi.n	8009d1e <_printf_float+0x1e6>
 8009d0e:	6923      	ldr	r3, [r4, #16]
 8009d10:	4642      	mov	r2, r8
 8009d12:	4631      	mov	r1, r6
 8009d14:	4628      	mov	r0, r5
 8009d16:	47b8      	blx	r7
 8009d18:	3001      	adds	r0, #1
 8009d1a:	d12b      	bne.n	8009d74 <_printf_float+0x23c>
 8009d1c:	e767      	b.n	8009bee <_printf_float+0xb6>
 8009d1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009d22:	f240 80dd 	bls.w	8009ee0 <_printf_float+0x3a8>
 8009d26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	f7f6 fecb 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d32:	2800      	cmp	r0, #0
 8009d34:	d033      	beq.n	8009d9e <_printf_float+0x266>
 8009d36:	4a37      	ldr	r2, [pc, #220]	@ (8009e14 <_printf_float+0x2dc>)
 8009d38:	2301      	movs	r3, #1
 8009d3a:	4631      	mov	r1, r6
 8009d3c:	4628      	mov	r0, r5
 8009d3e:	47b8      	blx	r7
 8009d40:	3001      	adds	r0, #1
 8009d42:	f43f af54 	beq.w	8009bee <_printf_float+0xb6>
 8009d46:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009d4a:	4543      	cmp	r3, r8
 8009d4c:	db02      	blt.n	8009d54 <_printf_float+0x21c>
 8009d4e:	6823      	ldr	r3, [r4, #0]
 8009d50:	07d8      	lsls	r0, r3, #31
 8009d52:	d50f      	bpl.n	8009d74 <_printf_float+0x23c>
 8009d54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d58:	4631      	mov	r1, r6
 8009d5a:	4628      	mov	r0, r5
 8009d5c:	47b8      	blx	r7
 8009d5e:	3001      	adds	r0, #1
 8009d60:	f43f af45 	beq.w	8009bee <_printf_float+0xb6>
 8009d64:	f04f 0900 	mov.w	r9, #0
 8009d68:	f108 38ff 	add.w	r8, r8, #4294967295
 8009d6c:	f104 0a1a 	add.w	sl, r4, #26
 8009d70:	45c8      	cmp	r8, r9
 8009d72:	dc09      	bgt.n	8009d88 <_printf_float+0x250>
 8009d74:	6823      	ldr	r3, [r4, #0]
 8009d76:	079b      	lsls	r3, r3, #30
 8009d78:	f100 8103 	bmi.w	8009f82 <_printf_float+0x44a>
 8009d7c:	68e0      	ldr	r0, [r4, #12]
 8009d7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d80:	4298      	cmp	r0, r3
 8009d82:	bfb8      	it	lt
 8009d84:	4618      	movlt	r0, r3
 8009d86:	e734      	b.n	8009bf2 <_printf_float+0xba>
 8009d88:	2301      	movs	r3, #1
 8009d8a:	4652      	mov	r2, sl
 8009d8c:	4631      	mov	r1, r6
 8009d8e:	4628      	mov	r0, r5
 8009d90:	47b8      	blx	r7
 8009d92:	3001      	adds	r0, #1
 8009d94:	f43f af2b 	beq.w	8009bee <_printf_float+0xb6>
 8009d98:	f109 0901 	add.w	r9, r9, #1
 8009d9c:	e7e8      	b.n	8009d70 <_printf_float+0x238>
 8009d9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	dc39      	bgt.n	8009e18 <_printf_float+0x2e0>
 8009da4:	4a1b      	ldr	r2, [pc, #108]	@ (8009e14 <_printf_float+0x2dc>)
 8009da6:	2301      	movs	r3, #1
 8009da8:	4631      	mov	r1, r6
 8009daa:	4628      	mov	r0, r5
 8009dac:	47b8      	blx	r7
 8009dae:	3001      	adds	r0, #1
 8009db0:	f43f af1d 	beq.w	8009bee <_printf_float+0xb6>
 8009db4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009db8:	ea59 0303 	orrs.w	r3, r9, r3
 8009dbc:	d102      	bne.n	8009dc4 <_printf_float+0x28c>
 8009dbe:	6823      	ldr	r3, [r4, #0]
 8009dc0:	07d9      	lsls	r1, r3, #31
 8009dc2:	d5d7      	bpl.n	8009d74 <_printf_float+0x23c>
 8009dc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dc8:	4631      	mov	r1, r6
 8009dca:	4628      	mov	r0, r5
 8009dcc:	47b8      	blx	r7
 8009dce:	3001      	adds	r0, #1
 8009dd0:	f43f af0d 	beq.w	8009bee <_printf_float+0xb6>
 8009dd4:	f04f 0a00 	mov.w	sl, #0
 8009dd8:	f104 0b1a 	add.w	fp, r4, #26
 8009ddc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dde:	425b      	negs	r3, r3
 8009de0:	4553      	cmp	r3, sl
 8009de2:	dc01      	bgt.n	8009de8 <_printf_float+0x2b0>
 8009de4:	464b      	mov	r3, r9
 8009de6:	e793      	b.n	8009d10 <_printf_float+0x1d8>
 8009de8:	2301      	movs	r3, #1
 8009dea:	465a      	mov	r2, fp
 8009dec:	4631      	mov	r1, r6
 8009dee:	4628      	mov	r0, r5
 8009df0:	47b8      	blx	r7
 8009df2:	3001      	adds	r0, #1
 8009df4:	f43f aefb 	beq.w	8009bee <_printf_float+0xb6>
 8009df8:	f10a 0a01 	add.w	sl, sl, #1
 8009dfc:	e7ee      	b.n	8009ddc <_printf_float+0x2a4>
 8009dfe:	bf00      	nop
 8009e00:	7fefffff 	.word	0x7fefffff
 8009e04:	0800e674 	.word	0x0800e674
 8009e08:	0800e670 	.word	0x0800e670
 8009e0c:	0800e67c 	.word	0x0800e67c
 8009e10:	0800e678 	.word	0x0800e678
 8009e14:	0800e680 	.word	0x0800e680
 8009e18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009e1a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009e1e:	4553      	cmp	r3, sl
 8009e20:	bfa8      	it	ge
 8009e22:	4653      	movge	r3, sl
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	4699      	mov	r9, r3
 8009e28:	dc36      	bgt.n	8009e98 <_printf_float+0x360>
 8009e2a:	f04f 0b00 	mov.w	fp, #0
 8009e2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e32:	f104 021a 	add.w	r2, r4, #26
 8009e36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009e38:	9306      	str	r3, [sp, #24]
 8009e3a:	eba3 0309 	sub.w	r3, r3, r9
 8009e3e:	455b      	cmp	r3, fp
 8009e40:	dc31      	bgt.n	8009ea6 <_printf_float+0x36e>
 8009e42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e44:	459a      	cmp	sl, r3
 8009e46:	dc3a      	bgt.n	8009ebe <_printf_float+0x386>
 8009e48:	6823      	ldr	r3, [r4, #0]
 8009e4a:	07da      	lsls	r2, r3, #31
 8009e4c:	d437      	bmi.n	8009ebe <_printf_float+0x386>
 8009e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e50:	ebaa 0903 	sub.w	r9, sl, r3
 8009e54:	9b06      	ldr	r3, [sp, #24]
 8009e56:	ebaa 0303 	sub.w	r3, sl, r3
 8009e5a:	4599      	cmp	r9, r3
 8009e5c:	bfa8      	it	ge
 8009e5e:	4699      	movge	r9, r3
 8009e60:	f1b9 0f00 	cmp.w	r9, #0
 8009e64:	dc33      	bgt.n	8009ece <_printf_float+0x396>
 8009e66:	f04f 0800 	mov.w	r8, #0
 8009e6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e6e:	f104 0b1a 	add.w	fp, r4, #26
 8009e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e74:	ebaa 0303 	sub.w	r3, sl, r3
 8009e78:	eba3 0309 	sub.w	r3, r3, r9
 8009e7c:	4543      	cmp	r3, r8
 8009e7e:	f77f af79 	ble.w	8009d74 <_printf_float+0x23c>
 8009e82:	2301      	movs	r3, #1
 8009e84:	465a      	mov	r2, fp
 8009e86:	4631      	mov	r1, r6
 8009e88:	4628      	mov	r0, r5
 8009e8a:	47b8      	blx	r7
 8009e8c:	3001      	adds	r0, #1
 8009e8e:	f43f aeae 	beq.w	8009bee <_printf_float+0xb6>
 8009e92:	f108 0801 	add.w	r8, r8, #1
 8009e96:	e7ec      	b.n	8009e72 <_printf_float+0x33a>
 8009e98:	4642      	mov	r2, r8
 8009e9a:	4631      	mov	r1, r6
 8009e9c:	4628      	mov	r0, r5
 8009e9e:	47b8      	blx	r7
 8009ea0:	3001      	adds	r0, #1
 8009ea2:	d1c2      	bne.n	8009e2a <_printf_float+0x2f2>
 8009ea4:	e6a3      	b.n	8009bee <_printf_float+0xb6>
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	4631      	mov	r1, r6
 8009eaa:	4628      	mov	r0, r5
 8009eac:	9206      	str	r2, [sp, #24]
 8009eae:	47b8      	blx	r7
 8009eb0:	3001      	adds	r0, #1
 8009eb2:	f43f ae9c 	beq.w	8009bee <_printf_float+0xb6>
 8009eb6:	9a06      	ldr	r2, [sp, #24]
 8009eb8:	f10b 0b01 	add.w	fp, fp, #1
 8009ebc:	e7bb      	b.n	8009e36 <_printf_float+0x2fe>
 8009ebe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ec2:	4631      	mov	r1, r6
 8009ec4:	4628      	mov	r0, r5
 8009ec6:	47b8      	blx	r7
 8009ec8:	3001      	adds	r0, #1
 8009eca:	d1c0      	bne.n	8009e4e <_printf_float+0x316>
 8009ecc:	e68f      	b.n	8009bee <_printf_float+0xb6>
 8009ece:	9a06      	ldr	r2, [sp, #24]
 8009ed0:	464b      	mov	r3, r9
 8009ed2:	4442      	add	r2, r8
 8009ed4:	4631      	mov	r1, r6
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	47b8      	blx	r7
 8009eda:	3001      	adds	r0, #1
 8009edc:	d1c3      	bne.n	8009e66 <_printf_float+0x32e>
 8009ede:	e686      	b.n	8009bee <_printf_float+0xb6>
 8009ee0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ee4:	f1ba 0f01 	cmp.w	sl, #1
 8009ee8:	dc01      	bgt.n	8009eee <_printf_float+0x3b6>
 8009eea:	07db      	lsls	r3, r3, #31
 8009eec:	d536      	bpl.n	8009f5c <_printf_float+0x424>
 8009eee:	2301      	movs	r3, #1
 8009ef0:	4642      	mov	r2, r8
 8009ef2:	4631      	mov	r1, r6
 8009ef4:	4628      	mov	r0, r5
 8009ef6:	47b8      	blx	r7
 8009ef8:	3001      	adds	r0, #1
 8009efa:	f43f ae78 	beq.w	8009bee <_printf_float+0xb6>
 8009efe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f02:	4631      	mov	r1, r6
 8009f04:	4628      	mov	r0, r5
 8009f06:	47b8      	blx	r7
 8009f08:	3001      	adds	r0, #1
 8009f0a:	f43f ae70 	beq.w	8009bee <_printf_float+0xb6>
 8009f0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009f12:	2200      	movs	r2, #0
 8009f14:	2300      	movs	r3, #0
 8009f16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f1a:	f7f6 fdd5 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f1e:	b9c0      	cbnz	r0, 8009f52 <_printf_float+0x41a>
 8009f20:	4653      	mov	r3, sl
 8009f22:	f108 0201 	add.w	r2, r8, #1
 8009f26:	4631      	mov	r1, r6
 8009f28:	4628      	mov	r0, r5
 8009f2a:	47b8      	blx	r7
 8009f2c:	3001      	adds	r0, #1
 8009f2e:	d10c      	bne.n	8009f4a <_printf_float+0x412>
 8009f30:	e65d      	b.n	8009bee <_printf_float+0xb6>
 8009f32:	2301      	movs	r3, #1
 8009f34:	465a      	mov	r2, fp
 8009f36:	4631      	mov	r1, r6
 8009f38:	4628      	mov	r0, r5
 8009f3a:	47b8      	blx	r7
 8009f3c:	3001      	adds	r0, #1
 8009f3e:	f43f ae56 	beq.w	8009bee <_printf_float+0xb6>
 8009f42:	f108 0801 	add.w	r8, r8, #1
 8009f46:	45d0      	cmp	r8, sl
 8009f48:	dbf3      	blt.n	8009f32 <_printf_float+0x3fa>
 8009f4a:	464b      	mov	r3, r9
 8009f4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009f50:	e6df      	b.n	8009d12 <_printf_float+0x1da>
 8009f52:	f04f 0800 	mov.w	r8, #0
 8009f56:	f104 0b1a 	add.w	fp, r4, #26
 8009f5a:	e7f4      	b.n	8009f46 <_printf_float+0x40e>
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	4642      	mov	r2, r8
 8009f60:	e7e1      	b.n	8009f26 <_printf_float+0x3ee>
 8009f62:	2301      	movs	r3, #1
 8009f64:	464a      	mov	r2, r9
 8009f66:	4631      	mov	r1, r6
 8009f68:	4628      	mov	r0, r5
 8009f6a:	47b8      	blx	r7
 8009f6c:	3001      	adds	r0, #1
 8009f6e:	f43f ae3e 	beq.w	8009bee <_printf_float+0xb6>
 8009f72:	f108 0801 	add.w	r8, r8, #1
 8009f76:	68e3      	ldr	r3, [r4, #12]
 8009f78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009f7a:	1a5b      	subs	r3, r3, r1
 8009f7c:	4543      	cmp	r3, r8
 8009f7e:	dcf0      	bgt.n	8009f62 <_printf_float+0x42a>
 8009f80:	e6fc      	b.n	8009d7c <_printf_float+0x244>
 8009f82:	f04f 0800 	mov.w	r8, #0
 8009f86:	f104 0919 	add.w	r9, r4, #25
 8009f8a:	e7f4      	b.n	8009f76 <_printf_float+0x43e>

08009f8c <_printf_common>:
 8009f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f90:	4616      	mov	r6, r2
 8009f92:	4698      	mov	r8, r3
 8009f94:	688a      	ldr	r2, [r1, #8]
 8009f96:	690b      	ldr	r3, [r1, #16]
 8009f98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	bfb8      	it	lt
 8009fa0:	4613      	movlt	r3, r2
 8009fa2:	6033      	str	r3, [r6, #0]
 8009fa4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009fa8:	4607      	mov	r7, r0
 8009faa:	460c      	mov	r4, r1
 8009fac:	b10a      	cbz	r2, 8009fb2 <_printf_common+0x26>
 8009fae:	3301      	adds	r3, #1
 8009fb0:	6033      	str	r3, [r6, #0]
 8009fb2:	6823      	ldr	r3, [r4, #0]
 8009fb4:	0699      	lsls	r1, r3, #26
 8009fb6:	bf42      	ittt	mi
 8009fb8:	6833      	ldrmi	r3, [r6, #0]
 8009fba:	3302      	addmi	r3, #2
 8009fbc:	6033      	strmi	r3, [r6, #0]
 8009fbe:	6825      	ldr	r5, [r4, #0]
 8009fc0:	f015 0506 	ands.w	r5, r5, #6
 8009fc4:	d106      	bne.n	8009fd4 <_printf_common+0x48>
 8009fc6:	f104 0a19 	add.w	sl, r4, #25
 8009fca:	68e3      	ldr	r3, [r4, #12]
 8009fcc:	6832      	ldr	r2, [r6, #0]
 8009fce:	1a9b      	subs	r3, r3, r2
 8009fd0:	42ab      	cmp	r3, r5
 8009fd2:	dc26      	bgt.n	800a022 <_printf_common+0x96>
 8009fd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009fd8:	6822      	ldr	r2, [r4, #0]
 8009fda:	3b00      	subs	r3, #0
 8009fdc:	bf18      	it	ne
 8009fde:	2301      	movne	r3, #1
 8009fe0:	0692      	lsls	r2, r2, #26
 8009fe2:	d42b      	bmi.n	800a03c <_printf_common+0xb0>
 8009fe4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009fe8:	4641      	mov	r1, r8
 8009fea:	4638      	mov	r0, r7
 8009fec:	47c8      	blx	r9
 8009fee:	3001      	adds	r0, #1
 8009ff0:	d01e      	beq.n	800a030 <_printf_common+0xa4>
 8009ff2:	6823      	ldr	r3, [r4, #0]
 8009ff4:	6922      	ldr	r2, [r4, #16]
 8009ff6:	f003 0306 	and.w	r3, r3, #6
 8009ffa:	2b04      	cmp	r3, #4
 8009ffc:	bf02      	ittt	eq
 8009ffe:	68e5      	ldreq	r5, [r4, #12]
 800a000:	6833      	ldreq	r3, [r6, #0]
 800a002:	1aed      	subeq	r5, r5, r3
 800a004:	68a3      	ldr	r3, [r4, #8]
 800a006:	bf0c      	ite	eq
 800a008:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a00c:	2500      	movne	r5, #0
 800a00e:	4293      	cmp	r3, r2
 800a010:	bfc4      	itt	gt
 800a012:	1a9b      	subgt	r3, r3, r2
 800a014:	18ed      	addgt	r5, r5, r3
 800a016:	2600      	movs	r6, #0
 800a018:	341a      	adds	r4, #26
 800a01a:	42b5      	cmp	r5, r6
 800a01c:	d11a      	bne.n	800a054 <_printf_common+0xc8>
 800a01e:	2000      	movs	r0, #0
 800a020:	e008      	b.n	800a034 <_printf_common+0xa8>
 800a022:	2301      	movs	r3, #1
 800a024:	4652      	mov	r2, sl
 800a026:	4641      	mov	r1, r8
 800a028:	4638      	mov	r0, r7
 800a02a:	47c8      	blx	r9
 800a02c:	3001      	adds	r0, #1
 800a02e:	d103      	bne.n	800a038 <_printf_common+0xac>
 800a030:	f04f 30ff 	mov.w	r0, #4294967295
 800a034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a038:	3501      	adds	r5, #1
 800a03a:	e7c6      	b.n	8009fca <_printf_common+0x3e>
 800a03c:	18e1      	adds	r1, r4, r3
 800a03e:	1c5a      	adds	r2, r3, #1
 800a040:	2030      	movs	r0, #48	@ 0x30
 800a042:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a046:	4422      	add	r2, r4
 800a048:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a04c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a050:	3302      	adds	r3, #2
 800a052:	e7c7      	b.n	8009fe4 <_printf_common+0x58>
 800a054:	2301      	movs	r3, #1
 800a056:	4622      	mov	r2, r4
 800a058:	4641      	mov	r1, r8
 800a05a:	4638      	mov	r0, r7
 800a05c:	47c8      	blx	r9
 800a05e:	3001      	adds	r0, #1
 800a060:	d0e6      	beq.n	800a030 <_printf_common+0xa4>
 800a062:	3601      	adds	r6, #1
 800a064:	e7d9      	b.n	800a01a <_printf_common+0x8e>
	...

0800a068 <_printf_i>:
 800a068:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a06c:	7e0f      	ldrb	r7, [r1, #24]
 800a06e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a070:	2f78      	cmp	r7, #120	@ 0x78
 800a072:	4691      	mov	r9, r2
 800a074:	4680      	mov	r8, r0
 800a076:	460c      	mov	r4, r1
 800a078:	469a      	mov	sl, r3
 800a07a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a07e:	d807      	bhi.n	800a090 <_printf_i+0x28>
 800a080:	2f62      	cmp	r7, #98	@ 0x62
 800a082:	d80a      	bhi.n	800a09a <_printf_i+0x32>
 800a084:	2f00      	cmp	r7, #0
 800a086:	f000 80d1 	beq.w	800a22c <_printf_i+0x1c4>
 800a08a:	2f58      	cmp	r7, #88	@ 0x58
 800a08c:	f000 80b8 	beq.w	800a200 <_printf_i+0x198>
 800a090:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a094:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a098:	e03a      	b.n	800a110 <_printf_i+0xa8>
 800a09a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a09e:	2b15      	cmp	r3, #21
 800a0a0:	d8f6      	bhi.n	800a090 <_printf_i+0x28>
 800a0a2:	a101      	add	r1, pc, #4	@ (adr r1, 800a0a8 <_printf_i+0x40>)
 800a0a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a0a8:	0800a101 	.word	0x0800a101
 800a0ac:	0800a115 	.word	0x0800a115
 800a0b0:	0800a091 	.word	0x0800a091
 800a0b4:	0800a091 	.word	0x0800a091
 800a0b8:	0800a091 	.word	0x0800a091
 800a0bc:	0800a091 	.word	0x0800a091
 800a0c0:	0800a115 	.word	0x0800a115
 800a0c4:	0800a091 	.word	0x0800a091
 800a0c8:	0800a091 	.word	0x0800a091
 800a0cc:	0800a091 	.word	0x0800a091
 800a0d0:	0800a091 	.word	0x0800a091
 800a0d4:	0800a213 	.word	0x0800a213
 800a0d8:	0800a13f 	.word	0x0800a13f
 800a0dc:	0800a1cd 	.word	0x0800a1cd
 800a0e0:	0800a091 	.word	0x0800a091
 800a0e4:	0800a091 	.word	0x0800a091
 800a0e8:	0800a235 	.word	0x0800a235
 800a0ec:	0800a091 	.word	0x0800a091
 800a0f0:	0800a13f 	.word	0x0800a13f
 800a0f4:	0800a091 	.word	0x0800a091
 800a0f8:	0800a091 	.word	0x0800a091
 800a0fc:	0800a1d5 	.word	0x0800a1d5
 800a100:	6833      	ldr	r3, [r6, #0]
 800a102:	1d1a      	adds	r2, r3, #4
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	6032      	str	r2, [r6, #0]
 800a108:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a10c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a110:	2301      	movs	r3, #1
 800a112:	e09c      	b.n	800a24e <_printf_i+0x1e6>
 800a114:	6833      	ldr	r3, [r6, #0]
 800a116:	6820      	ldr	r0, [r4, #0]
 800a118:	1d19      	adds	r1, r3, #4
 800a11a:	6031      	str	r1, [r6, #0]
 800a11c:	0606      	lsls	r6, r0, #24
 800a11e:	d501      	bpl.n	800a124 <_printf_i+0xbc>
 800a120:	681d      	ldr	r5, [r3, #0]
 800a122:	e003      	b.n	800a12c <_printf_i+0xc4>
 800a124:	0645      	lsls	r5, r0, #25
 800a126:	d5fb      	bpl.n	800a120 <_printf_i+0xb8>
 800a128:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a12c:	2d00      	cmp	r5, #0
 800a12e:	da03      	bge.n	800a138 <_printf_i+0xd0>
 800a130:	232d      	movs	r3, #45	@ 0x2d
 800a132:	426d      	negs	r5, r5
 800a134:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a138:	4858      	ldr	r0, [pc, #352]	@ (800a29c <_printf_i+0x234>)
 800a13a:	230a      	movs	r3, #10
 800a13c:	e011      	b.n	800a162 <_printf_i+0xfa>
 800a13e:	6821      	ldr	r1, [r4, #0]
 800a140:	6833      	ldr	r3, [r6, #0]
 800a142:	0608      	lsls	r0, r1, #24
 800a144:	f853 5b04 	ldr.w	r5, [r3], #4
 800a148:	d402      	bmi.n	800a150 <_printf_i+0xe8>
 800a14a:	0649      	lsls	r1, r1, #25
 800a14c:	bf48      	it	mi
 800a14e:	b2ad      	uxthmi	r5, r5
 800a150:	2f6f      	cmp	r7, #111	@ 0x6f
 800a152:	4852      	ldr	r0, [pc, #328]	@ (800a29c <_printf_i+0x234>)
 800a154:	6033      	str	r3, [r6, #0]
 800a156:	bf14      	ite	ne
 800a158:	230a      	movne	r3, #10
 800a15a:	2308      	moveq	r3, #8
 800a15c:	2100      	movs	r1, #0
 800a15e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a162:	6866      	ldr	r6, [r4, #4]
 800a164:	60a6      	str	r6, [r4, #8]
 800a166:	2e00      	cmp	r6, #0
 800a168:	db05      	blt.n	800a176 <_printf_i+0x10e>
 800a16a:	6821      	ldr	r1, [r4, #0]
 800a16c:	432e      	orrs	r6, r5
 800a16e:	f021 0104 	bic.w	r1, r1, #4
 800a172:	6021      	str	r1, [r4, #0]
 800a174:	d04b      	beq.n	800a20e <_printf_i+0x1a6>
 800a176:	4616      	mov	r6, r2
 800a178:	fbb5 f1f3 	udiv	r1, r5, r3
 800a17c:	fb03 5711 	mls	r7, r3, r1, r5
 800a180:	5dc7      	ldrb	r7, [r0, r7]
 800a182:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a186:	462f      	mov	r7, r5
 800a188:	42bb      	cmp	r3, r7
 800a18a:	460d      	mov	r5, r1
 800a18c:	d9f4      	bls.n	800a178 <_printf_i+0x110>
 800a18e:	2b08      	cmp	r3, #8
 800a190:	d10b      	bne.n	800a1aa <_printf_i+0x142>
 800a192:	6823      	ldr	r3, [r4, #0]
 800a194:	07df      	lsls	r7, r3, #31
 800a196:	d508      	bpl.n	800a1aa <_printf_i+0x142>
 800a198:	6923      	ldr	r3, [r4, #16]
 800a19a:	6861      	ldr	r1, [r4, #4]
 800a19c:	4299      	cmp	r1, r3
 800a19e:	bfde      	ittt	le
 800a1a0:	2330      	movle	r3, #48	@ 0x30
 800a1a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a1a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a1aa:	1b92      	subs	r2, r2, r6
 800a1ac:	6122      	str	r2, [r4, #16]
 800a1ae:	f8cd a000 	str.w	sl, [sp]
 800a1b2:	464b      	mov	r3, r9
 800a1b4:	aa03      	add	r2, sp, #12
 800a1b6:	4621      	mov	r1, r4
 800a1b8:	4640      	mov	r0, r8
 800a1ba:	f7ff fee7 	bl	8009f8c <_printf_common>
 800a1be:	3001      	adds	r0, #1
 800a1c0:	d14a      	bne.n	800a258 <_printf_i+0x1f0>
 800a1c2:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c6:	b004      	add	sp, #16
 800a1c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1cc:	6823      	ldr	r3, [r4, #0]
 800a1ce:	f043 0320 	orr.w	r3, r3, #32
 800a1d2:	6023      	str	r3, [r4, #0]
 800a1d4:	4832      	ldr	r0, [pc, #200]	@ (800a2a0 <_printf_i+0x238>)
 800a1d6:	2778      	movs	r7, #120	@ 0x78
 800a1d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a1dc:	6823      	ldr	r3, [r4, #0]
 800a1de:	6831      	ldr	r1, [r6, #0]
 800a1e0:	061f      	lsls	r7, r3, #24
 800a1e2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a1e6:	d402      	bmi.n	800a1ee <_printf_i+0x186>
 800a1e8:	065f      	lsls	r7, r3, #25
 800a1ea:	bf48      	it	mi
 800a1ec:	b2ad      	uxthmi	r5, r5
 800a1ee:	6031      	str	r1, [r6, #0]
 800a1f0:	07d9      	lsls	r1, r3, #31
 800a1f2:	bf44      	itt	mi
 800a1f4:	f043 0320 	orrmi.w	r3, r3, #32
 800a1f8:	6023      	strmi	r3, [r4, #0]
 800a1fa:	b11d      	cbz	r5, 800a204 <_printf_i+0x19c>
 800a1fc:	2310      	movs	r3, #16
 800a1fe:	e7ad      	b.n	800a15c <_printf_i+0xf4>
 800a200:	4826      	ldr	r0, [pc, #152]	@ (800a29c <_printf_i+0x234>)
 800a202:	e7e9      	b.n	800a1d8 <_printf_i+0x170>
 800a204:	6823      	ldr	r3, [r4, #0]
 800a206:	f023 0320 	bic.w	r3, r3, #32
 800a20a:	6023      	str	r3, [r4, #0]
 800a20c:	e7f6      	b.n	800a1fc <_printf_i+0x194>
 800a20e:	4616      	mov	r6, r2
 800a210:	e7bd      	b.n	800a18e <_printf_i+0x126>
 800a212:	6833      	ldr	r3, [r6, #0]
 800a214:	6825      	ldr	r5, [r4, #0]
 800a216:	6961      	ldr	r1, [r4, #20]
 800a218:	1d18      	adds	r0, r3, #4
 800a21a:	6030      	str	r0, [r6, #0]
 800a21c:	062e      	lsls	r6, r5, #24
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	d501      	bpl.n	800a226 <_printf_i+0x1be>
 800a222:	6019      	str	r1, [r3, #0]
 800a224:	e002      	b.n	800a22c <_printf_i+0x1c4>
 800a226:	0668      	lsls	r0, r5, #25
 800a228:	d5fb      	bpl.n	800a222 <_printf_i+0x1ba>
 800a22a:	8019      	strh	r1, [r3, #0]
 800a22c:	2300      	movs	r3, #0
 800a22e:	6123      	str	r3, [r4, #16]
 800a230:	4616      	mov	r6, r2
 800a232:	e7bc      	b.n	800a1ae <_printf_i+0x146>
 800a234:	6833      	ldr	r3, [r6, #0]
 800a236:	1d1a      	adds	r2, r3, #4
 800a238:	6032      	str	r2, [r6, #0]
 800a23a:	681e      	ldr	r6, [r3, #0]
 800a23c:	6862      	ldr	r2, [r4, #4]
 800a23e:	2100      	movs	r1, #0
 800a240:	4630      	mov	r0, r6
 800a242:	f7f5 ffc5 	bl	80001d0 <memchr>
 800a246:	b108      	cbz	r0, 800a24c <_printf_i+0x1e4>
 800a248:	1b80      	subs	r0, r0, r6
 800a24a:	6060      	str	r0, [r4, #4]
 800a24c:	6863      	ldr	r3, [r4, #4]
 800a24e:	6123      	str	r3, [r4, #16]
 800a250:	2300      	movs	r3, #0
 800a252:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a256:	e7aa      	b.n	800a1ae <_printf_i+0x146>
 800a258:	6923      	ldr	r3, [r4, #16]
 800a25a:	4632      	mov	r2, r6
 800a25c:	4649      	mov	r1, r9
 800a25e:	4640      	mov	r0, r8
 800a260:	47d0      	blx	sl
 800a262:	3001      	adds	r0, #1
 800a264:	d0ad      	beq.n	800a1c2 <_printf_i+0x15a>
 800a266:	6823      	ldr	r3, [r4, #0]
 800a268:	079b      	lsls	r3, r3, #30
 800a26a:	d413      	bmi.n	800a294 <_printf_i+0x22c>
 800a26c:	68e0      	ldr	r0, [r4, #12]
 800a26e:	9b03      	ldr	r3, [sp, #12]
 800a270:	4298      	cmp	r0, r3
 800a272:	bfb8      	it	lt
 800a274:	4618      	movlt	r0, r3
 800a276:	e7a6      	b.n	800a1c6 <_printf_i+0x15e>
 800a278:	2301      	movs	r3, #1
 800a27a:	4632      	mov	r2, r6
 800a27c:	4649      	mov	r1, r9
 800a27e:	4640      	mov	r0, r8
 800a280:	47d0      	blx	sl
 800a282:	3001      	adds	r0, #1
 800a284:	d09d      	beq.n	800a1c2 <_printf_i+0x15a>
 800a286:	3501      	adds	r5, #1
 800a288:	68e3      	ldr	r3, [r4, #12]
 800a28a:	9903      	ldr	r1, [sp, #12]
 800a28c:	1a5b      	subs	r3, r3, r1
 800a28e:	42ab      	cmp	r3, r5
 800a290:	dcf2      	bgt.n	800a278 <_printf_i+0x210>
 800a292:	e7eb      	b.n	800a26c <_printf_i+0x204>
 800a294:	2500      	movs	r5, #0
 800a296:	f104 0619 	add.w	r6, r4, #25
 800a29a:	e7f5      	b.n	800a288 <_printf_i+0x220>
 800a29c:	0800e682 	.word	0x0800e682
 800a2a0:	0800e693 	.word	0x0800e693

0800a2a4 <_scanf_float>:
 800a2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a8:	b087      	sub	sp, #28
 800a2aa:	4691      	mov	r9, r2
 800a2ac:	9303      	str	r3, [sp, #12]
 800a2ae:	688b      	ldr	r3, [r1, #8]
 800a2b0:	1e5a      	subs	r2, r3, #1
 800a2b2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a2b6:	bf81      	itttt	hi
 800a2b8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a2bc:	eb03 0b05 	addhi.w	fp, r3, r5
 800a2c0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a2c4:	608b      	strhi	r3, [r1, #8]
 800a2c6:	680b      	ldr	r3, [r1, #0]
 800a2c8:	460a      	mov	r2, r1
 800a2ca:	f04f 0500 	mov.w	r5, #0
 800a2ce:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a2d2:	f842 3b1c 	str.w	r3, [r2], #28
 800a2d6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a2da:	4680      	mov	r8, r0
 800a2dc:	460c      	mov	r4, r1
 800a2de:	bf98      	it	ls
 800a2e0:	f04f 0b00 	movls.w	fp, #0
 800a2e4:	9201      	str	r2, [sp, #4]
 800a2e6:	4616      	mov	r6, r2
 800a2e8:	46aa      	mov	sl, r5
 800a2ea:	462f      	mov	r7, r5
 800a2ec:	9502      	str	r5, [sp, #8]
 800a2ee:	68a2      	ldr	r2, [r4, #8]
 800a2f0:	b15a      	cbz	r2, 800a30a <_scanf_float+0x66>
 800a2f2:	f8d9 3000 	ldr.w	r3, [r9]
 800a2f6:	781b      	ldrb	r3, [r3, #0]
 800a2f8:	2b4e      	cmp	r3, #78	@ 0x4e
 800a2fa:	d863      	bhi.n	800a3c4 <_scanf_float+0x120>
 800a2fc:	2b40      	cmp	r3, #64	@ 0x40
 800a2fe:	d83b      	bhi.n	800a378 <_scanf_float+0xd4>
 800a300:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a304:	b2c8      	uxtb	r0, r1
 800a306:	280e      	cmp	r0, #14
 800a308:	d939      	bls.n	800a37e <_scanf_float+0xda>
 800a30a:	b11f      	cbz	r7, 800a314 <_scanf_float+0x70>
 800a30c:	6823      	ldr	r3, [r4, #0]
 800a30e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a312:	6023      	str	r3, [r4, #0]
 800a314:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a318:	f1ba 0f01 	cmp.w	sl, #1
 800a31c:	f200 8114 	bhi.w	800a548 <_scanf_float+0x2a4>
 800a320:	9b01      	ldr	r3, [sp, #4]
 800a322:	429e      	cmp	r6, r3
 800a324:	f200 8105 	bhi.w	800a532 <_scanf_float+0x28e>
 800a328:	2001      	movs	r0, #1
 800a32a:	b007      	add	sp, #28
 800a32c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a330:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a334:	2a0d      	cmp	r2, #13
 800a336:	d8e8      	bhi.n	800a30a <_scanf_float+0x66>
 800a338:	a101      	add	r1, pc, #4	@ (adr r1, 800a340 <_scanf_float+0x9c>)
 800a33a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a33e:	bf00      	nop
 800a340:	0800a489 	.word	0x0800a489
 800a344:	0800a30b 	.word	0x0800a30b
 800a348:	0800a30b 	.word	0x0800a30b
 800a34c:	0800a30b 	.word	0x0800a30b
 800a350:	0800a4e5 	.word	0x0800a4e5
 800a354:	0800a4bf 	.word	0x0800a4bf
 800a358:	0800a30b 	.word	0x0800a30b
 800a35c:	0800a30b 	.word	0x0800a30b
 800a360:	0800a497 	.word	0x0800a497
 800a364:	0800a30b 	.word	0x0800a30b
 800a368:	0800a30b 	.word	0x0800a30b
 800a36c:	0800a30b 	.word	0x0800a30b
 800a370:	0800a30b 	.word	0x0800a30b
 800a374:	0800a453 	.word	0x0800a453
 800a378:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a37c:	e7da      	b.n	800a334 <_scanf_float+0x90>
 800a37e:	290e      	cmp	r1, #14
 800a380:	d8c3      	bhi.n	800a30a <_scanf_float+0x66>
 800a382:	a001      	add	r0, pc, #4	@ (adr r0, 800a388 <_scanf_float+0xe4>)
 800a384:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a388:	0800a443 	.word	0x0800a443
 800a38c:	0800a30b 	.word	0x0800a30b
 800a390:	0800a443 	.word	0x0800a443
 800a394:	0800a4d3 	.word	0x0800a4d3
 800a398:	0800a30b 	.word	0x0800a30b
 800a39c:	0800a3e5 	.word	0x0800a3e5
 800a3a0:	0800a429 	.word	0x0800a429
 800a3a4:	0800a429 	.word	0x0800a429
 800a3a8:	0800a429 	.word	0x0800a429
 800a3ac:	0800a429 	.word	0x0800a429
 800a3b0:	0800a429 	.word	0x0800a429
 800a3b4:	0800a429 	.word	0x0800a429
 800a3b8:	0800a429 	.word	0x0800a429
 800a3bc:	0800a429 	.word	0x0800a429
 800a3c0:	0800a429 	.word	0x0800a429
 800a3c4:	2b6e      	cmp	r3, #110	@ 0x6e
 800a3c6:	d809      	bhi.n	800a3dc <_scanf_float+0x138>
 800a3c8:	2b60      	cmp	r3, #96	@ 0x60
 800a3ca:	d8b1      	bhi.n	800a330 <_scanf_float+0x8c>
 800a3cc:	2b54      	cmp	r3, #84	@ 0x54
 800a3ce:	d07b      	beq.n	800a4c8 <_scanf_float+0x224>
 800a3d0:	2b59      	cmp	r3, #89	@ 0x59
 800a3d2:	d19a      	bne.n	800a30a <_scanf_float+0x66>
 800a3d4:	2d07      	cmp	r5, #7
 800a3d6:	d198      	bne.n	800a30a <_scanf_float+0x66>
 800a3d8:	2508      	movs	r5, #8
 800a3da:	e02f      	b.n	800a43c <_scanf_float+0x198>
 800a3dc:	2b74      	cmp	r3, #116	@ 0x74
 800a3de:	d073      	beq.n	800a4c8 <_scanf_float+0x224>
 800a3e0:	2b79      	cmp	r3, #121	@ 0x79
 800a3e2:	e7f6      	b.n	800a3d2 <_scanf_float+0x12e>
 800a3e4:	6821      	ldr	r1, [r4, #0]
 800a3e6:	05c8      	lsls	r0, r1, #23
 800a3e8:	d51e      	bpl.n	800a428 <_scanf_float+0x184>
 800a3ea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a3ee:	6021      	str	r1, [r4, #0]
 800a3f0:	3701      	adds	r7, #1
 800a3f2:	f1bb 0f00 	cmp.w	fp, #0
 800a3f6:	d003      	beq.n	800a400 <_scanf_float+0x15c>
 800a3f8:	3201      	adds	r2, #1
 800a3fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a3fe:	60a2      	str	r2, [r4, #8]
 800a400:	68a3      	ldr	r3, [r4, #8]
 800a402:	3b01      	subs	r3, #1
 800a404:	60a3      	str	r3, [r4, #8]
 800a406:	6923      	ldr	r3, [r4, #16]
 800a408:	3301      	adds	r3, #1
 800a40a:	6123      	str	r3, [r4, #16]
 800a40c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a410:	3b01      	subs	r3, #1
 800a412:	2b00      	cmp	r3, #0
 800a414:	f8c9 3004 	str.w	r3, [r9, #4]
 800a418:	f340 8082 	ble.w	800a520 <_scanf_float+0x27c>
 800a41c:	f8d9 3000 	ldr.w	r3, [r9]
 800a420:	3301      	adds	r3, #1
 800a422:	f8c9 3000 	str.w	r3, [r9]
 800a426:	e762      	b.n	800a2ee <_scanf_float+0x4a>
 800a428:	eb1a 0105 	adds.w	r1, sl, r5
 800a42c:	f47f af6d 	bne.w	800a30a <_scanf_float+0x66>
 800a430:	6822      	ldr	r2, [r4, #0]
 800a432:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a436:	6022      	str	r2, [r4, #0]
 800a438:	460d      	mov	r5, r1
 800a43a:	468a      	mov	sl, r1
 800a43c:	f806 3b01 	strb.w	r3, [r6], #1
 800a440:	e7de      	b.n	800a400 <_scanf_float+0x15c>
 800a442:	6822      	ldr	r2, [r4, #0]
 800a444:	0610      	lsls	r0, r2, #24
 800a446:	f57f af60 	bpl.w	800a30a <_scanf_float+0x66>
 800a44a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a44e:	6022      	str	r2, [r4, #0]
 800a450:	e7f4      	b.n	800a43c <_scanf_float+0x198>
 800a452:	f1ba 0f00 	cmp.w	sl, #0
 800a456:	d10c      	bne.n	800a472 <_scanf_float+0x1ce>
 800a458:	b977      	cbnz	r7, 800a478 <_scanf_float+0x1d4>
 800a45a:	6822      	ldr	r2, [r4, #0]
 800a45c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a460:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a464:	d108      	bne.n	800a478 <_scanf_float+0x1d4>
 800a466:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a46a:	6022      	str	r2, [r4, #0]
 800a46c:	f04f 0a01 	mov.w	sl, #1
 800a470:	e7e4      	b.n	800a43c <_scanf_float+0x198>
 800a472:	f1ba 0f02 	cmp.w	sl, #2
 800a476:	d050      	beq.n	800a51a <_scanf_float+0x276>
 800a478:	2d01      	cmp	r5, #1
 800a47a:	d002      	beq.n	800a482 <_scanf_float+0x1de>
 800a47c:	2d04      	cmp	r5, #4
 800a47e:	f47f af44 	bne.w	800a30a <_scanf_float+0x66>
 800a482:	3501      	adds	r5, #1
 800a484:	b2ed      	uxtb	r5, r5
 800a486:	e7d9      	b.n	800a43c <_scanf_float+0x198>
 800a488:	f1ba 0f01 	cmp.w	sl, #1
 800a48c:	f47f af3d 	bne.w	800a30a <_scanf_float+0x66>
 800a490:	f04f 0a02 	mov.w	sl, #2
 800a494:	e7d2      	b.n	800a43c <_scanf_float+0x198>
 800a496:	b975      	cbnz	r5, 800a4b6 <_scanf_float+0x212>
 800a498:	2f00      	cmp	r7, #0
 800a49a:	f47f af37 	bne.w	800a30c <_scanf_float+0x68>
 800a49e:	6822      	ldr	r2, [r4, #0]
 800a4a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a4a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a4a8:	f040 8103 	bne.w	800a6b2 <_scanf_float+0x40e>
 800a4ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a4b0:	6022      	str	r2, [r4, #0]
 800a4b2:	2501      	movs	r5, #1
 800a4b4:	e7c2      	b.n	800a43c <_scanf_float+0x198>
 800a4b6:	2d03      	cmp	r5, #3
 800a4b8:	d0e3      	beq.n	800a482 <_scanf_float+0x1de>
 800a4ba:	2d05      	cmp	r5, #5
 800a4bc:	e7df      	b.n	800a47e <_scanf_float+0x1da>
 800a4be:	2d02      	cmp	r5, #2
 800a4c0:	f47f af23 	bne.w	800a30a <_scanf_float+0x66>
 800a4c4:	2503      	movs	r5, #3
 800a4c6:	e7b9      	b.n	800a43c <_scanf_float+0x198>
 800a4c8:	2d06      	cmp	r5, #6
 800a4ca:	f47f af1e 	bne.w	800a30a <_scanf_float+0x66>
 800a4ce:	2507      	movs	r5, #7
 800a4d0:	e7b4      	b.n	800a43c <_scanf_float+0x198>
 800a4d2:	6822      	ldr	r2, [r4, #0]
 800a4d4:	0591      	lsls	r1, r2, #22
 800a4d6:	f57f af18 	bpl.w	800a30a <_scanf_float+0x66>
 800a4da:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a4de:	6022      	str	r2, [r4, #0]
 800a4e0:	9702      	str	r7, [sp, #8]
 800a4e2:	e7ab      	b.n	800a43c <_scanf_float+0x198>
 800a4e4:	6822      	ldr	r2, [r4, #0]
 800a4e6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a4ea:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a4ee:	d005      	beq.n	800a4fc <_scanf_float+0x258>
 800a4f0:	0550      	lsls	r0, r2, #21
 800a4f2:	f57f af0a 	bpl.w	800a30a <_scanf_float+0x66>
 800a4f6:	2f00      	cmp	r7, #0
 800a4f8:	f000 80db 	beq.w	800a6b2 <_scanf_float+0x40e>
 800a4fc:	0591      	lsls	r1, r2, #22
 800a4fe:	bf58      	it	pl
 800a500:	9902      	ldrpl	r1, [sp, #8]
 800a502:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a506:	bf58      	it	pl
 800a508:	1a79      	subpl	r1, r7, r1
 800a50a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a50e:	bf58      	it	pl
 800a510:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a514:	6022      	str	r2, [r4, #0]
 800a516:	2700      	movs	r7, #0
 800a518:	e790      	b.n	800a43c <_scanf_float+0x198>
 800a51a:	f04f 0a03 	mov.w	sl, #3
 800a51e:	e78d      	b.n	800a43c <_scanf_float+0x198>
 800a520:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a524:	4649      	mov	r1, r9
 800a526:	4640      	mov	r0, r8
 800a528:	4798      	blx	r3
 800a52a:	2800      	cmp	r0, #0
 800a52c:	f43f aedf 	beq.w	800a2ee <_scanf_float+0x4a>
 800a530:	e6eb      	b.n	800a30a <_scanf_float+0x66>
 800a532:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a536:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a53a:	464a      	mov	r2, r9
 800a53c:	4640      	mov	r0, r8
 800a53e:	4798      	blx	r3
 800a540:	6923      	ldr	r3, [r4, #16]
 800a542:	3b01      	subs	r3, #1
 800a544:	6123      	str	r3, [r4, #16]
 800a546:	e6eb      	b.n	800a320 <_scanf_float+0x7c>
 800a548:	1e6b      	subs	r3, r5, #1
 800a54a:	2b06      	cmp	r3, #6
 800a54c:	d824      	bhi.n	800a598 <_scanf_float+0x2f4>
 800a54e:	2d02      	cmp	r5, #2
 800a550:	d836      	bhi.n	800a5c0 <_scanf_float+0x31c>
 800a552:	9b01      	ldr	r3, [sp, #4]
 800a554:	429e      	cmp	r6, r3
 800a556:	f67f aee7 	bls.w	800a328 <_scanf_float+0x84>
 800a55a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a55e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a562:	464a      	mov	r2, r9
 800a564:	4640      	mov	r0, r8
 800a566:	4798      	blx	r3
 800a568:	6923      	ldr	r3, [r4, #16]
 800a56a:	3b01      	subs	r3, #1
 800a56c:	6123      	str	r3, [r4, #16]
 800a56e:	e7f0      	b.n	800a552 <_scanf_float+0x2ae>
 800a570:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a574:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a578:	464a      	mov	r2, r9
 800a57a:	4640      	mov	r0, r8
 800a57c:	4798      	blx	r3
 800a57e:	6923      	ldr	r3, [r4, #16]
 800a580:	3b01      	subs	r3, #1
 800a582:	6123      	str	r3, [r4, #16]
 800a584:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a588:	fa5f fa8a 	uxtb.w	sl, sl
 800a58c:	f1ba 0f02 	cmp.w	sl, #2
 800a590:	d1ee      	bne.n	800a570 <_scanf_float+0x2cc>
 800a592:	3d03      	subs	r5, #3
 800a594:	b2ed      	uxtb	r5, r5
 800a596:	1b76      	subs	r6, r6, r5
 800a598:	6823      	ldr	r3, [r4, #0]
 800a59a:	05da      	lsls	r2, r3, #23
 800a59c:	d530      	bpl.n	800a600 <_scanf_float+0x35c>
 800a59e:	055b      	lsls	r3, r3, #21
 800a5a0:	d511      	bpl.n	800a5c6 <_scanf_float+0x322>
 800a5a2:	9b01      	ldr	r3, [sp, #4]
 800a5a4:	429e      	cmp	r6, r3
 800a5a6:	f67f aebf 	bls.w	800a328 <_scanf_float+0x84>
 800a5aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a5ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a5b2:	464a      	mov	r2, r9
 800a5b4:	4640      	mov	r0, r8
 800a5b6:	4798      	blx	r3
 800a5b8:	6923      	ldr	r3, [r4, #16]
 800a5ba:	3b01      	subs	r3, #1
 800a5bc:	6123      	str	r3, [r4, #16]
 800a5be:	e7f0      	b.n	800a5a2 <_scanf_float+0x2fe>
 800a5c0:	46aa      	mov	sl, r5
 800a5c2:	46b3      	mov	fp, r6
 800a5c4:	e7de      	b.n	800a584 <_scanf_float+0x2e0>
 800a5c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a5ca:	6923      	ldr	r3, [r4, #16]
 800a5cc:	2965      	cmp	r1, #101	@ 0x65
 800a5ce:	f103 33ff 	add.w	r3, r3, #4294967295
 800a5d2:	f106 35ff 	add.w	r5, r6, #4294967295
 800a5d6:	6123      	str	r3, [r4, #16]
 800a5d8:	d00c      	beq.n	800a5f4 <_scanf_float+0x350>
 800a5da:	2945      	cmp	r1, #69	@ 0x45
 800a5dc:	d00a      	beq.n	800a5f4 <_scanf_float+0x350>
 800a5de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a5e2:	464a      	mov	r2, r9
 800a5e4:	4640      	mov	r0, r8
 800a5e6:	4798      	blx	r3
 800a5e8:	6923      	ldr	r3, [r4, #16]
 800a5ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a5ee:	3b01      	subs	r3, #1
 800a5f0:	1eb5      	subs	r5, r6, #2
 800a5f2:	6123      	str	r3, [r4, #16]
 800a5f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a5f8:	464a      	mov	r2, r9
 800a5fa:	4640      	mov	r0, r8
 800a5fc:	4798      	blx	r3
 800a5fe:	462e      	mov	r6, r5
 800a600:	6822      	ldr	r2, [r4, #0]
 800a602:	f012 0210 	ands.w	r2, r2, #16
 800a606:	d001      	beq.n	800a60c <_scanf_float+0x368>
 800a608:	2000      	movs	r0, #0
 800a60a:	e68e      	b.n	800a32a <_scanf_float+0x86>
 800a60c:	7032      	strb	r2, [r6, #0]
 800a60e:	6823      	ldr	r3, [r4, #0]
 800a610:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a614:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a618:	d125      	bne.n	800a666 <_scanf_float+0x3c2>
 800a61a:	9b02      	ldr	r3, [sp, #8]
 800a61c:	429f      	cmp	r7, r3
 800a61e:	d00a      	beq.n	800a636 <_scanf_float+0x392>
 800a620:	1bda      	subs	r2, r3, r7
 800a622:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a626:	429e      	cmp	r6, r3
 800a628:	bf28      	it	cs
 800a62a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a62e:	4922      	ldr	r1, [pc, #136]	@ (800a6b8 <_scanf_float+0x414>)
 800a630:	4630      	mov	r0, r6
 800a632:	f000 f977 	bl	800a924 <siprintf>
 800a636:	9901      	ldr	r1, [sp, #4]
 800a638:	2200      	movs	r2, #0
 800a63a:	4640      	mov	r0, r8
 800a63c:	f002 fd64 	bl	800d108 <_strtod_r>
 800a640:	9b03      	ldr	r3, [sp, #12]
 800a642:	6821      	ldr	r1, [r4, #0]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f011 0f02 	tst.w	r1, #2
 800a64a:	ec57 6b10 	vmov	r6, r7, d0
 800a64e:	f103 0204 	add.w	r2, r3, #4
 800a652:	d015      	beq.n	800a680 <_scanf_float+0x3dc>
 800a654:	9903      	ldr	r1, [sp, #12]
 800a656:	600a      	str	r2, [r1, #0]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	e9c3 6700 	strd	r6, r7, [r3]
 800a65e:	68e3      	ldr	r3, [r4, #12]
 800a660:	3301      	adds	r3, #1
 800a662:	60e3      	str	r3, [r4, #12]
 800a664:	e7d0      	b.n	800a608 <_scanf_float+0x364>
 800a666:	9b04      	ldr	r3, [sp, #16]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d0e4      	beq.n	800a636 <_scanf_float+0x392>
 800a66c:	9905      	ldr	r1, [sp, #20]
 800a66e:	230a      	movs	r3, #10
 800a670:	3101      	adds	r1, #1
 800a672:	4640      	mov	r0, r8
 800a674:	f002 fdc8 	bl	800d208 <_strtol_r>
 800a678:	9b04      	ldr	r3, [sp, #16]
 800a67a:	9e05      	ldr	r6, [sp, #20]
 800a67c:	1ac2      	subs	r2, r0, r3
 800a67e:	e7d0      	b.n	800a622 <_scanf_float+0x37e>
 800a680:	f011 0f04 	tst.w	r1, #4
 800a684:	9903      	ldr	r1, [sp, #12]
 800a686:	600a      	str	r2, [r1, #0]
 800a688:	d1e6      	bne.n	800a658 <_scanf_float+0x3b4>
 800a68a:	681d      	ldr	r5, [r3, #0]
 800a68c:	4632      	mov	r2, r6
 800a68e:	463b      	mov	r3, r7
 800a690:	4630      	mov	r0, r6
 800a692:	4639      	mov	r1, r7
 800a694:	f7f6 fa4a 	bl	8000b2c <__aeabi_dcmpun>
 800a698:	b128      	cbz	r0, 800a6a6 <_scanf_float+0x402>
 800a69a:	4808      	ldr	r0, [pc, #32]	@ (800a6bc <_scanf_float+0x418>)
 800a69c:	f000 fb28 	bl	800acf0 <nanf>
 800a6a0:	ed85 0a00 	vstr	s0, [r5]
 800a6a4:	e7db      	b.n	800a65e <_scanf_float+0x3ba>
 800a6a6:	4630      	mov	r0, r6
 800a6a8:	4639      	mov	r1, r7
 800a6aa:	f7f6 fa9d 	bl	8000be8 <__aeabi_d2f>
 800a6ae:	6028      	str	r0, [r5, #0]
 800a6b0:	e7d5      	b.n	800a65e <_scanf_float+0x3ba>
 800a6b2:	2700      	movs	r7, #0
 800a6b4:	e62e      	b.n	800a314 <_scanf_float+0x70>
 800a6b6:	bf00      	nop
 800a6b8:	0800e6a4 	.word	0x0800e6a4
 800a6bc:	0800e7e5 	.word	0x0800e7e5

0800a6c0 <std>:
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	b510      	push	{r4, lr}
 800a6c4:	4604      	mov	r4, r0
 800a6c6:	e9c0 3300 	strd	r3, r3, [r0]
 800a6ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a6ce:	6083      	str	r3, [r0, #8]
 800a6d0:	8181      	strh	r1, [r0, #12]
 800a6d2:	6643      	str	r3, [r0, #100]	@ 0x64
 800a6d4:	81c2      	strh	r2, [r0, #14]
 800a6d6:	6183      	str	r3, [r0, #24]
 800a6d8:	4619      	mov	r1, r3
 800a6da:	2208      	movs	r2, #8
 800a6dc:	305c      	adds	r0, #92	@ 0x5c
 800a6de:	f000 fa1b 	bl	800ab18 <memset>
 800a6e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a718 <std+0x58>)
 800a6e4:	6263      	str	r3, [r4, #36]	@ 0x24
 800a6e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a71c <std+0x5c>)
 800a6e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a6ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a720 <std+0x60>)
 800a6ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a6ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a724 <std+0x64>)
 800a6f0:	6323      	str	r3, [r4, #48]	@ 0x30
 800a6f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a728 <std+0x68>)
 800a6f4:	6224      	str	r4, [r4, #32]
 800a6f6:	429c      	cmp	r4, r3
 800a6f8:	d006      	beq.n	800a708 <std+0x48>
 800a6fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a6fe:	4294      	cmp	r4, r2
 800a700:	d002      	beq.n	800a708 <std+0x48>
 800a702:	33d0      	adds	r3, #208	@ 0xd0
 800a704:	429c      	cmp	r4, r3
 800a706:	d105      	bne.n	800a714 <std+0x54>
 800a708:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a70c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a710:	f000 badc 	b.w	800accc <__retarget_lock_init_recursive>
 800a714:	bd10      	pop	{r4, pc}
 800a716:	bf00      	nop
 800a718:	0800a969 	.word	0x0800a969
 800a71c:	0800a98b 	.word	0x0800a98b
 800a720:	0800a9c3 	.word	0x0800a9c3
 800a724:	0800a9e7 	.word	0x0800a9e7
 800a728:	20004d3c 	.word	0x20004d3c

0800a72c <stdio_exit_handler>:
 800a72c:	4a02      	ldr	r2, [pc, #8]	@ (800a738 <stdio_exit_handler+0xc>)
 800a72e:	4903      	ldr	r1, [pc, #12]	@ (800a73c <stdio_exit_handler+0x10>)
 800a730:	4803      	ldr	r0, [pc, #12]	@ (800a740 <stdio_exit_handler+0x14>)
 800a732:	f000 b869 	b.w	800a808 <_fwalk_sglue>
 800a736:	bf00      	nop
 800a738:	20000020 	.word	0x20000020
 800a73c:	0800d849 	.word	0x0800d849
 800a740:	20000030 	.word	0x20000030

0800a744 <cleanup_stdio>:
 800a744:	6841      	ldr	r1, [r0, #4]
 800a746:	4b0c      	ldr	r3, [pc, #48]	@ (800a778 <cleanup_stdio+0x34>)
 800a748:	4299      	cmp	r1, r3
 800a74a:	b510      	push	{r4, lr}
 800a74c:	4604      	mov	r4, r0
 800a74e:	d001      	beq.n	800a754 <cleanup_stdio+0x10>
 800a750:	f003 f87a 	bl	800d848 <_fflush_r>
 800a754:	68a1      	ldr	r1, [r4, #8]
 800a756:	4b09      	ldr	r3, [pc, #36]	@ (800a77c <cleanup_stdio+0x38>)
 800a758:	4299      	cmp	r1, r3
 800a75a:	d002      	beq.n	800a762 <cleanup_stdio+0x1e>
 800a75c:	4620      	mov	r0, r4
 800a75e:	f003 f873 	bl	800d848 <_fflush_r>
 800a762:	68e1      	ldr	r1, [r4, #12]
 800a764:	4b06      	ldr	r3, [pc, #24]	@ (800a780 <cleanup_stdio+0x3c>)
 800a766:	4299      	cmp	r1, r3
 800a768:	d004      	beq.n	800a774 <cleanup_stdio+0x30>
 800a76a:	4620      	mov	r0, r4
 800a76c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a770:	f003 b86a 	b.w	800d848 <_fflush_r>
 800a774:	bd10      	pop	{r4, pc}
 800a776:	bf00      	nop
 800a778:	20004d3c 	.word	0x20004d3c
 800a77c:	20004da4 	.word	0x20004da4
 800a780:	20004e0c 	.word	0x20004e0c

0800a784 <global_stdio_init.part.0>:
 800a784:	b510      	push	{r4, lr}
 800a786:	4b0b      	ldr	r3, [pc, #44]	@ (800a7b4 <global_stdio_init.part.0+0x30>)
 800a788:	4c0b      	ldr	r4, [pc, #44]	@ (800a7b8 <global_stdio_init.part.0+0x34>)
 800a78a:	4a0c      	ldr	r2, [pc, #48]	@ (800a7bc <global_stdio_init.part.0+0x38>)
 800a78c:	601a      	str	r2, [r3, #0]
 800a78e:	4620      	mov	r0, r4
 800a790:	2200      	movs	r2, #0
 800a792:	2104      	movs	r1, #4
 800a794:	f7ff ff94 	bl	800a6c0 <std>
 800a798:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a79c:	2201      	movs	r2, #1
 800a79e:	2109      	movs	r1, #9
 800a7a0:	f7ff ff8e 	bl	800a6c0 <std>
 800a7a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a7a8:	2202      	movs	r2, #2
 800a7aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7ae:	2112      	movs	r1, #18
 800a7b0:	f7ff bf86 	b.w	800a6c0 <std>
 800a7b4:	20004e74 	.word	0x20004e74
 800a7b8:	20004d3c 	.word	0x20004d3c
 800a7bc:	0800a72d 	.word	0x0800a72d

0800a7c0 <__sfp_lock_acquire>:
 800a7c0:	4801      	ldr	r0, [pc, #4]	@ (800a7c8 <__sfp_lock_acquire+0x8>)
 800a7c2:	f000 ba84 	b.w	800acce <__retarget_lock_acquire_recursive>
 800a7c6:	bf00      	nop
 800a7c8:	20004e7d 	.word	0x20004e7d

0800a7cc <__sfp_lock_release>:
 800a7cc:	4801      	ldr	r0, [pc, #4]	@ (800a7d4 <__sfp_lock_release+0x8>)
 800a7ce:	f000 ba7f 	b.w	800acd0 <__retarget_lock_release_recursive>
 800a7d2:	bf00      	nop
 800a7d4:	20004e7d 	.word	0x20004e7d

0800a7d8 <__sinit>:
 800a7d8:	b510      	push	{r4, lr}
 800a7da:	4604      	mov	r4, r0
 800a7dc:	f7ff fff0 	bl	800a7c0 <__sfp_lock_acquire>
 800a7e0:	6a23      	ldr	r3, [r4, #32]
 800a7e2:	b11b      	cbz	r3, 800a7ec <__sinit+0x14>
 800a7e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7e8:	f7ff bff0 	b.w	800a7cc <__sfp_lock_release>
 800a7ec:	4b04      	ldr	r3, [pc, #16]	@ (800a800 <__sinit+0x28>)
 800a7ee:	6223      	str	r3, [r4, #32]
 800a7f0:	4b04      	ldr	r3, [pc, #16]	@ (800a804 <__sinit+0x2c>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d1f5      	bne.n	800a7e4 <__sinit+0xc>
 800a7f8:	f7ff ffc4 	bl	800a784 <global_stdio_init.part.0>
 800a7fc:	e7f2      	b.n	800a7e4 <__sinit+0xc>
 800a7fe:	bf00      	nop
 800a800:	0800a745 	.word	0x0800a745
 800a804:	20004e74 	.word	0x20004e74

0800a808 <_fwalk_sglue>:
 800a808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a80c:	4607      	mov	r7, r0
 800a80e:	4688      	mov	r8, r1
 800a810:	4614      	mov	r4, r2
 800a812:	2600      	movs	r6, #0
 800a814:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a818:	f1b9 0901 	subs.w	r9, r9, #1
 800a81c:	d505      	bpl.n	800a82a <_fwalk_sglue+0x22>
 800a81e:	6824      	ldr	r4, [r4, #0]
 800a820:	2c00      	cmp	r4, #0
 800a822:	d1f7      	bne.n	800a814 <_fwalk_sglue+0xc>
 800a824:	4630      	mov	r0, r6
 800a826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a82a:	89ab      	ldrh	r3, [r5, #12]
 800a82c:	2b01      	cmp	r3, #1
 800a82e:	d907      	bls.n	800a840 <_fwalk_sglue+0x38>
 800a830:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a834:	3301      	adds	r3, #1
 800a836:	d003      	beq.n	800a840 <_fwalk_sglue+0x38>
 800a838:	4629      	mov	r1, r5
 800a83a:	4638      	mov	r0, r7
 800a83c:	47c0      	blx	r8
 800a83e:	4306      	orrs	r6, r0
 800a840:	3568      	adds	r5, #104	@ 0x68
 800a842:	e7e9      	b.n	800a818 <_fwalk_sglue+0x10>

0800a844 <iprintf>:
 800a844:	b40f      	push	{r0, r1, r2, r3}
 800a846:	b507      	push	{r0, r1, r2, lr}
 800a848:	4906      	ldr	r1, [pc, #24]	@ (800a864 <iprintf+0x20>)
 800a84a:	ab04      	add	r3, sp, #16
 800a84c:	6808      	ldr	r0, [r1, #0]
 800a84e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a852:	6881      	ldr	r1, [r0, #8]
 800a854:	9301      	str	r3, [sp, #4]
 800a856:	f002 fe5b 	bl	800d510 <_vfiprintf_r>
 800a85a:	b003      	add	sp, #12
 800a85c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a860:	b004      	add	sp, #16
 800a862:	4770      	bx	lr
 800a864:	2000002c 	.word	0x2000002c

0800a868 <_puts_r>:
 800a868:	6a03      	ldr	r3, [r0, #32]
 800a86a:	b570      	push	{r4, r5, r6, lr}
 800a86c:	6884      	ldr	r4, [r0, #8]
 800a86e:	4605      	mov	r5, r0
 800a870:	460e      	mov	r6, r1
 800a872:	b90b      	cbnz	r3, 800a878 <_puts_r+0x10>
 800a874:	f7ff ffb0 	bl	800a7d8 <__sinit>
 800a878:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a87a:	07db      	lsls	r3, r3, #31
 800a87c:	d405      	bmi.n	800a88a <_puts_r+0x22>
 800a87e:	89a3      	ldrh	r3, [r4, #12]
 800a880:	0598      	lsls	r0, r3, #22
 800a882:	d402      	bmi.n	800a88a <_puts_r+0x22>
 800a884:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a886:	f000 fa22 	bl	800acce <__retarget_lock_acquire_recursive>
 800a88a:	89a3      	ldrh	r3, [r4, #12]
 800a88c:	0719      	lsls	r1, r3, #28
 800a88e:	d502      	bpl.n	800a896 <_puts_r+0x2e>
 800a890:	6923      	ldr	r3, [r4, #16]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d135      	bne.n	800a902 <_puts_r+0x9a>
 800a896:	4621      	mov	r1, r4
 800a898:	4628      	mov	r0, r5
 800a89a:	f000 f8e7 	bl	800aa6c <__swsetup_r>
 800a89e:	b380      	cbz	r0, 800a902 <_puts_r+0x9a>
 800a8a0:	f04f 35ff 	mov.w	r5, #4294967295
 800a8a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8a6:	07da      	lsls	r2, r3, #31
 800a8a8:	d405      	bmi.n	800a8b6 <_puts_r+0x4e>
 800a8aa:	89a3      	ldrh	r3, [r4, #12]
 800a8ac:	059b      	lsls	r3, r3, #22
 800a8ae:	d402      	bmi.n	800a8b6 <_puts_r+0x4e>
 800a8b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8b2:	f000 fa0d 	bl	800acd0 <__retarget_lock_release_recursive>
 800a8b6:	4628      	mov	r0, r5
 800a8b8:	bd70      	pop	{r4, r5, r6, pc}
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	da04      	bge.n	800a8c8 <_puts_r+0x60>
 800a8be:	69a2      	ldr	r2, [r4, #24]
 800a8c0:	429a      	cmp	r2, r3
 800a8c2:	dc17      	bgt.n	800a8f4 <_puts_r+0x8c>
 800a8c4:	290a      	cmp	r1, #10
 800a8c6:	d015      	beq.n	800a8f4 <_puts_r+0x8c>
 800a8c8:	6823      	ldr	r3, [r4, #0]
 800a8ca:	1c5a      	adds	r2, r3, #1
 800a8cc:	6022      	str	r2, [r4, #0]
 800a8ce:	7019      	strb	r1, [r3, #0]
 800a8d0:	68a3      	ldr	r3, [r4, #8]
 800a8d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a8d6:	3b01      	subs	r3, #1
 800a8d8:	60a3      	str	r3, [r4, #8]
 800a8da:	2900      	cmp	r1, #0
 800a8dc:	d1ed      	bne.n	800a8ba <_puts_r+0x52>
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	da11      	bge.n	800a906 <_puts_r+0x9e>
 800a8e2:	4622      	mov	r2, r4
 800a8e4:	210a      	movs	r1, #10
 800a8e6:	4628      	mov	r0, r5
 800a8e8:	f000 f881 	bl	800a9ee <__swbuf_r>
 800a8ec:	3001      	adds	r0, #1
 800a8ee:	d0d7      	beq.n	800a8a0 <_puts_r+0x38>
 800a8f0:	250a      	movs	r5, #10
 800a8f2:	e7d7      	b.n	800a8a4 <_puts_r+0x3c>
 800a8f4:	4622      	mov	r2, r4
 800a8f6:	4628      	mov	r0, r5
 800a8f8:	f000 f879 	bl	800a9ee <__swbuf_r>
 800a8fc:	3001      	adds	r0, #1
 800a8fe:	d1e7      	bne.n	800a8d0 <_puts_r+0x68>
 800a900:	e7ce      	b.n	800a8a0 <_puts_r+0x38>
 800a902:	3e01      	subs	r6, #1
 800a904:	e7e4      	b.n	800a8d0 <_puts_r+0x68>
 800a906:	6823      	ldr	r3, [r4, #0]
 800a908:	1c5a      	adds	r2, r3, #1
 800a90a:	6022      	str	r2, [r4, #0]
 800a90c:	220a      	movs	r2, #10
 800a90e:	701a      	strb	r2, [r3, #0]
 800a910:	e7ee      	b.n	800a8f0 <_puts_r+0x88>
	...

0800a914 <puts>:
 800a914:	4b02      	ldr	r3, [pc, #8]	@ (800a920 <puts+0xc>)
 800a916:	4601      	mov	r1, r0
 800a918:	6818      	ldr	r0, [r3, #0]
 800a91a:	f7ff bfa5 	b.w	800a868 <_puts_r>
 800a91e:	bf00      	nop
 800a920:	2000002c 	.word	0x2000002c

0800a924 <siprintf>:
 800a924:	b40e      	push	{r1, r2, r3}
 800a926:	b510      	push	{r4, lr}
 800a928:	b09d      	sub	sp, #116	@ 0x74
 800a92a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a92c:	9002      	str	r0, [sp, #8]
 800a92e:	9006      	str	r0, [sp, #24]
 800a930:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a934:	480a      	ldr	r0, [pc, #40]	@ (800a960 <siprintf+0x3c>)
 800a936:	9107      	str	r1, [sp, #28]
 800a938:	9104      	str	r1, [sp, #16]
 800a93a:	490a      	ldr	r1, [pc, #40]	@ (800a964 <siprintf+0x40>)
 800a93c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a940:	9105      	str	r1, [sp, #20]
 800a942:	2400      	movs	r4, #0
 800a944:	a902      	add	r1, sp, #8
 800a946:	6800      	ldr	r0, [r0, #0]
 800a948:	9301      	str	r3, [sp, #4]
 800a94a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a94c:	f002 fcba 	bl	800d2c4 <_svfiprintf_r>
 800a950:	9b02      	ldr	r3, [sp, #8]
 800a952:	701c      	strb	r4, [r3, #0]
 800a954:	b01d      	add	sp, #116	@ 0x74
 800a956:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a95a:	b003      	add	sp, #12
 800a95c:	4770      	bx	lr
 800a95e:	bf00      	nop
 800a960:	2000002c 	.word	0x2000002c
 800a964:	ffff0208 	.word	0xffff0208

0800a968 <__sread>:
 800a968:	b510      	push	{r4, lr}
 800a96a:	460c      	mov	r4, r1
 800a96c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a970:	f000 f95e 	bl	800ac30 <_read_r>
 800a974:	2800      	cmp	r0, #0
 800a976:	bfab      	itete	ge
 800a978:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a97a:	89a3      	ldrhlt	r3, [r4, #12]
 800a97c:	181b      	addge	r3, r3, r0
 800a97e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a982:	bfac      	ite	ge
 800a984:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a986:	81a3      	strhlt	r3, [r4, #12]
 800a988:	bd10      	pop	{r4, pc}

0800a98a <__swrite>:
 800a98a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a98e:	461f      	mov	r7, r3
 800a990:	898b      	ldrh	r3, [r1, #12]
 800a992:	05db      	lsls	r3, r3, #23
 800a994:	4605      	mov	r5, r0
 800a996:	460c      	mov	r4, r1
 800a998:	4616      	mov	r6, r2
 800a99a:	d505      	bpl.n	800a9a8 <__swrite+0x1e>
 800a99c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9a0:	2302      	movs	r3, #2
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	f000 f932 	bl	800ac0c <_lseek_r>
 800a9a8:	89a3      	ldrh	r3, [r4, #12]
 800a9aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a9b2:	81a3      	strh	r3, [r4, #12]
 800a9b4:	4632      	mov	r2, r6
 800a9b6:	463b      	mov	r3, r7
 800a9b8:	4628      	mov	r0, r5
 800a9ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9be:	f000 b949 	b.w	800ac54 <_write_r>

0800a9c2 <__sseek>:
 800a9c2:	b510      	push	{r4, lr}
 800a9c4:	460c      	mov	r4, r1
 800a9c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9ca:	f000 f91f 	bl	800ac0c <_lseek_r>
 800a9ce:	1c43      	adds	r3, r0, #1
 800a9d0:	89a3      	ldrh	r3, [r4, #12]
 800a9d2:	bf15      	itete	ne
 800a9d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a9d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a9da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a9de:	81a3      	strheq	r3, [r4, #12]
 800a9e0:	bf18      	it	ne
 800a9e2:	81a3      	strhne	r3, [r4, #12]
 800a9e4:	bd10      	pop	{r4, pc}

0800a9e6 <__sclose>:
 800a9e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9ea:	f000 b8a1 	b.w	800ab30 <_close_r>

0800a9ee <__swbuf_r>:
 800a9ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9f0:	460e      	mov	r6, r1
 800a9f2:	4614      	mov	r4, r2
 800a9f4:	4605      	mov	r5, r0
 800a9f6:	b118      	cbz	r0, 800aa00 <__swbuf_r+0x12>
 800a9f8:	6a03      	ldr	r3, [r0, #32]
 800a9fa:	b90b      	cbnz	r3, 800aa00 <__swbuf_r+0x12>
 800a9fc:	f7ff feec 	bl	800a7d8 <__sinit>
 800aa00:	69a3      	ldr	r3, [r4, #24]
 800aa02:	60a3      	str	r3, [r4, #8]
 800aa04:	89a3      	ldrh	r3, [r4, #12]
 800aa06:	071a      	lsls	r2, r3, #28
 800aa08:	d501      	bpl.n	800aa0e <__swbuf_r+0x20>
 800aa0a:	6923      	ldr	r3, [r4, #16]
 800aa0c:	b943      	cbnz	r3, 800aa20 <__swbuf_r+0x32>
 800aa0e:	4621      	mov	r1, r4
 800aa10:	4628      	mov	r0, r5
 800aa12:	f000 f82b 	bl	800aa6c <__swsetup_r>
 800aa16:	b118      	cbz	r0, 800aa20 <__swbuf_r+0x32>
 800aa18:	f04f 37ff 	mov.w	r7, #4294967295
 800aa1c:	4638      	mov	r0, r7
 800aa1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa20:	6823      	ldr	r3, [r4, #0]
 800aa22:	6922      	ldr	r2, [r4, #16]
 800aa24:	1a98      	subs	r0, r3, r2
 800aa26:	6963      	ldr	r3, [r4, #20]
 800aa28:	b2f6      	uxtb	r6, r6
 800aa2a:	4283      	cmp	r3, r0
 800aa2c:	4637      	mov	r7, r6
 800aa2e:	dc05      	bgt.n	800aa3c <__swbuf_r+0x4e>
 800aa30:	4621      	mov	r1, r4
 800aa32:	4628      	mov	r0, r5
 800aa34:	f002 ff08 	bl	800d848 <_fflush_r>
 800aa38:	2800      	cmp	r0, #0
 800aa3a:	d1ed      	bne.n	800aa18 <__swbuf_r+0x2a>
 800aa3c:	68a3      	ldr	r3, [r4, #8]
 800aa3e:	3b01      	subs	r3, #1
 800aa40:	60a3      	str	r3, [r4, #8]
 800aa42:	6823      	ldr	r3, [r4, #0]
 800aa44:	1c5a      	adds	r2, r3, #1
 800aa46:	6022      	str	r2, [r4, #0]
 800aa48:	701e      	strb	r6, [r3, #0]
 800aa4a:	6962      	ldr	r2, [r4, #20]
 800aa4c:	1c43      	adds	r3, r0, #1
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	d004      	beq.n	800aa5c <__swbuf_r+0x6e>
 800aa52:	89a3      	ldrh	r3, [r4, #12]
 800aa54:	07db      	lsls	r3, r3, #31
 800aa56:	d5e1      	bpl.n	800aa1c <__swbuf_r+0x2e>
 800aa58:	2e0a      	cmp	r6, #10
 800aa5a:	d1df      	bne.n	800aa1c <__swbuf_r+0x2e>
 800aa5c:	4621      	mov	r1, r4
 800aa5e:	4628      	mov	r0, r5
 800aa60:	f002 fef2 	bl	800d848 <_fflush_r>
 800aa64:	2800      	cmp	r0, #0
 800aa66:	d0d9      	beq.n	800aa1c <__swbuf_r+0x2e>
 800aa68:	e7d6      	b.n	800aa18 <__swbuf_r+0x2a>
	...

0800aa6c <__swsetup_r>:
 800aa6c:	b538      	push	{r3, r4, r5, lr}
 800aa6e:	4b29      	ldr	r3, [pc, #164]	@ (800ab14 <__swsetup_r+0xa8>)
 800aa70:	4605      	mov	r5, r0
 800aa72:	6818      	ldr	r0, [r3, #0]
 800aa74:	460c      	mov	r4, r1
 800aa76:	b118      	cbz	r0, 800aa80 <__swsetup_r+0x14>
 800aa78:	6a03      	ldr	r3, [r0, #32]
 800aa7a:	b90b      	cbnz	r3, 800aa80 <__swsetup_r+0x14>
 800aa7c:	f7ff feac 	bl	800a7d8 <__sinit>
 800aa80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa84:	0719      	lsls	r1, r3, #28
 800aa86:	d422      	bmi.n	800aace <__swsetup_r+0x62>
 800aa88:	06da      	lsls	r2, r3, #27
 800aa8a:	d407      	bmi.n	800aa9c <__swsetup_r+0x30>
 800aa8c:	2209      	movs	r2, #9
 800aa8e:	602a      	str	r2, [r5, #0]
 800aa90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa94:	81a3      	strh	r3, [r4, #12]
 800aa96:	f04f 30ff 	mov.w	r0, #4294967295
 800aa9a:	e033      	b.n	800ab04 <__swsetup_r+0x98>
 800aa9c:	0758      	lsls	r0, r3, #29
 800aa9e:	d512      	bpl.n	800aac6 <__swsetup_r+0x5a>
 800aaa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aaa2:	b141      	cbz	r1, 800aab6 <__swsetup_r+0x4a>
 800aaa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aaa8:	4299      	cmp	r1, r3
 800aaaa:	d002      	beq.n	800aab2 <__swsetup_r+0x46>
 800aaac:	4628      	mov	r0, r5
 800aaae:	f000 ff7f 	bl	800b9b0 <_free_r>
 800aab2:	2300      	movs	r3, #0
 800aab4:	6363      	str	r3, [r4, #52]	@ 0x34
 800aab6:	89a3      	ldrh	r3, [r4, #12]
 800aab8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aabc:	81a3      	strh	r3, [r4, #12]
 800aabe:	2300      	movs	r3, #0
 800aac0:	6063      	str	r3, [r4, #4]
 800aac2:	6923      	ldr	r3, [r4, #16]
 800aac4:	6023      	str	r3, [r4, #0]
 800aac6:	89a3      	ldrh	r3, [r4, #12]
 800aac8:	f043 0308 	orr.w	r3, r3, #8
 800aacc:	81a3      	strh	r3, [r4, #12]
 800aace:	6923      	ldr	r3, [r4, #16]
 800aad0:	b94b      	cbnz	r3, 800aae6 <__swsetup_r+0x7a>
 800aad2:	89a3      	ldrh	r3, [r4, #12]
 800aad4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aad8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aadc:	d003      	beq.n	800aae6 <__swsetup_r+0x7a>
 800aade:	4621      	mov	r1, r4
 800aae0:	4628      	mov	r0, r5
 800aae2:	f002 feff 	bl	800d8e4 <__smakebuf_r>
 800aae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aaea:	f013 0201 	ands.w	r2, r3, #1
 800aaee:	d00a      	beq.n	800ab06 <__swsetup_r+0x9a>
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	60a2      	str	r2, [r4, #8]
 800aaf4:	6962      	ldr	r2, [r4, #20]
 800aaf6:	4252      	negs	r2, r2
 800aaf8:	61a2      	str	r2, [r4, #24]
 800aafa:	6922      	ldr	r2, [r4, #16]
 800aafc:	b942      	cbnz	r2, 800ab10 <__swsetup_r+0xa4>
 800aafe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ab02:	d1c5      	bne.n	800aa90 <__swsetup_r+0x24>
 800ab04:	bd38      	pop	{r3, r4, r5, pc}
 800ab06:	0799      	lsls	r1, r3, #30
 800ab08:	bf58      	it	pl
 800ab0a:	6962      	ldrpl	r2, [r4, #20]
 800ab0c:	60a2      	str	r2, [r4, #8]
 800ab0e:	e7f4      	b.n	800aafa <__swsetup_r+0x8e>
 800ab10:	2000      	movs	r0, #0
 800ab12:	e7f7      	b.n	800ab04 <__swsetup_r+0x98>
 800ab14:	2000002c 	.word	0x2000002c

0800ab18 <memset>:
 800ab18:	4402      	add	r2, r0
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d100      	bne.n	800ab22 <memset+0xa>
 800ab20:	4770      	bx	lr
 800ab22:	f803 1b01 	strb.w	r1, [r3], #1
 800ab26:	e7f9      	b.n	800ab1c <memset+0x4>

0800ab28 <_localeconv_r>:
 800ab28:	4800      	ldr	r0, [pc, #0]	@ (800ab2c <_localeconv_r+0x4>)
 800ab2a:	4770      	bx	lr
 800ab2c:	2000016c 	.word	0x2000016c

0800ab30 <_close_r>:
 800ab30:	b538      	push	{r3, r4, r5, lr}
 800ab32:	4d06      	ldr	r5, [pc, #24]	@ (800ab4c <_close_r+0x1c>)
 800ab34:	2300      	movs	r3, #0
 800ab36:	4604      	mov	r4, r0
 800ab38:	4608      	mov	r0, r1
 800ab3a:	602b      	str	r3, [r5, #0]
 800ab3c:	f7f7 fbdc 	bl	80022f8 <_close>
 800ab40:	1c43      	adds	r3, r0, #1
 800ab42:	d102      	bne.n	800ab4a <_close_r+0x1a>
 800ab44:	682b      	ldr	r3, [r5, #0]
 800ab46:	b103      	cbz	r3, 800ab4a <_close_r+0x1a>
 800ab48:	6023      	str	r3, [r4, #0]
 800ab4a:	bd38      	pop	{r3, r4, r5, pc}
 800ab4c:	20004e78 	.word	0x20004e78

0800ab50 <_reclaim_reent>:
 800ab50:	4b2d      	ldr	r3, [pc, #180]	@ (800ac08 <_reclaim_reent+0xb8>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4283      	cmp	r3, r0
 800ab56:	b570      	push	{r4, r5, r6, lr}
 800ab58:	4604      	mov	r4, r0
 800ab5a:	d053      	beq.n	800ac04 <_reclaim_reent+0xb4>
 800ab5c:	69c3      	ldr	r3, [r0, #28]
 800ab5e:	b31b      	cbz	r3, 800aba8 <_reclaim_reent+0x58>
 800ab60:	68db      	ldr	r3, [r3, #12]
 800ab62:	b163      	cbz	r3, 800ab7e <_reclaim_reent+0x2e>
 800ab64:	2500      	movs	r5, #0
 800ab66:	69e3      	ldr	r3, [r4, #28]
 800ab68:	68db      	ldr	r3, [r3, #12]
 800ab6a:	5959      	ldr	r1, [r3, r5]
 800ab6c:	b9b1      	cbnz	r1, 800ab9c <_reclaim_reent+0x4c>
 800ab6e:	3504      	adds	r5, #4
 800ab70:	2d80      	cmp	r5, #128	@ 0x80
 800ab72:	d1f8      	bne.n	800ab66 <_reclaim_reent+0x16>
 800ab74:	69e3      	ldr	r3, [r4, #28]
 800ab76:	4620      	mov	r0, r4
 800ab78:	68d9      	ldr	r1, [r3, #12]
 800ab7a:	f000 ff19 	bl	800b9b0 <_free_r>
 800ab7e:	69e3      	ldr	r3, [r4, #28]
 800ab80:	6819      	ldr	r1, [r3, #0]
 800ab82:	b111      	cbz	r1, 800ab8a <_reclaim_reent+0x3a>
 800ab84:	4620      	mov	r0, r4
 800ab86:	f000 ff13 	bl	800b9b0 <_free_r>
 800ab8a:	69e3      	ldr	r3, [r4, #28]
 800ab8c:	689d      	ldr	r5, [r3, #8]
 800ab8e:	b15d      	cbz	r5, 800aba8 <_reclaim_reent+0x58>
 800ab90:	4629      	mov	r1, r5
 800ab92:	4620      	mov	r0, r4
 800ab94:	682d      	ldr	r5, [r5, #0]
 800ab96:	f000 ff0b 	bl	800b9b0 <_free_r>
 800ab9a:	e7f8      	b.n	800ab8e <_reclaim_reent+0x3e>
 800ab9c:	680e      	ldr	r6, [r1, #0]
 800ab9e:	4620      	mov	r0, r4
 800aba0:	f000 ff06 	bl	800b9b0 <_free_r>
 800aba4:	4631      	mov	r1, r6
 800aba6:	e7e1      	b.n	800ab6c <_reclaim_reent+0x1c>
 800aba8:	6961      	ldr	r1, [r4, #20]
 800abaa:	b111      	cbz	r1, 800abb2 <_reclaim_reent+0x62>
 800abac:	4620      	mov	r0, r4
 800abae:	f000 feff 	bl	800b9b0 <_free_r>
 800abb2:	69e1      	ldr	r1, [r4, #28]
 800abb4:	b111      	cbz	r1, 800abbc <_reclaim_reent+0x6c>
 800abb6:	4620      	mov	r0, r4
 800abb8:	f000 fefa 	bl	800b9b0 <_free_r>
 800abbc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800abbe:	b111      	cbz	r1, 800abc6 <_reclaim_reent+0x76>
 800abc0:	4620      	mov	r0, r4
 800abc2:	f000 fef5 	bl	800b9b0 <_free_r>
 800abc6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800abc8:	b111      	cbz	r1, 800abd0 <_reclaim_reent+0x80>
 800abca:	4620      	mov	r0, r4
 800abcc:	f000 fef0 	bl	800b9b0 <_free_r>
 800abd0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800abd2:	b111      	cbz	r1, 800abda <_reclaim_reent+0x8a>
 800abd4:	4620      	mov	r0, r4
 800abd6:	f000 feeb 	bl	800b9b0 <_free_r>
 800abda:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800abdc:	b111      	cbz	r1, 800abe4 <_reclaim_reent+0x94>
 800abde:	4620      	mov	r0, r4
 800abe0:	f000 fee6 	bl	800b9b0 <_free_r>
 800abe4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800abe6:	b111      	cbz	r1, 800abee <_reclaim_reent+0x9e>
 800abe8:	4620      	mov	r0, r4
 800abea:	f000 fee1 	bl	800b9b0 <_free_r>
 800abee:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800abf0:	b111      	cbz	r1, 800abf8 <_reclaim_reent+0xa8>
 800abf2:	4620      	mov	r0, r4
 800abf4:	f000 fedc 	bl	800b9b0 <_free_r>
 800abf8:	6a23      	ldr	r3, [r4, #32]
 800abfa:	b11b      	cbz	r3, 800ac04 <_reclaim_reent+0xb4>
 800abfc:	4620      	mov	r0, r4
 800abfe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ac02:	4718      	bx	r3
 800ac04:	bd70      	pop	{r4, r5, r6, pc}
 800ac06:	bf00      	nop
 800ac08:	2000002c 	.word	0x2000002c

0800ac0c <_lseek_r>:
 800ac0c:	b538      	push	{r3, r4, r5, lr}
 800ac0e:	4d07      	ldr	r5, [pc, #28]	@ (800ac2c <_lseek_r+0x20>)
 800ac10:	4604      	mov	r4, r0
 800ac12:	4608      	mov	r0, r1
 800ac14:	4611      	mov	r1, r2
 800ac16:	2200      	movs	r2, #0
 800ac18:	602a      	str	r2, [r5, #0]
 800ac1a:	461a      	mov	r2, r3
 800ac1c:	f7f7 fb93 	bl	8002346 <_lseek>
 800ac20:	1c43      	adds	r3, r0, #1
 800ac22:	d102      	bne.n	800ac2a <_lseek_r+0x1e>
 800ac24:	682b      	ldr	r3, [r5, #0]
 800ac26:	b103      	cbz	r3, 800ac2a <_lseek_r+0x1e>
 800ac28:	6023      	str	r3, [r4, #0]
 800ac2a:	bd38      	pop	{r3, r4, r5, pc}
 800ac2c:	20004e78 	.word	0x20004e78

0800ac30 <_read_r>:
 800ac30:	b538      	push	{r3, r4, r5, lr}
 800ac32:	4d07      	ldr	r5, [pc, #28]	@ (800ac50 <_read_r+0x20>)
 800ac34:	4604      	mov	r4, r0
 800ac36:	4608      	mov	r0, r1
 800ac38:	4611      	mov	r1, r2
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	602a      	str	r2, [r5, #0]
 800ac3e:	461a      	mov	r2, r3
 800ac40:	f7f7 fb3d 	bl	80022be <_read>
 800ac44:	1c43      	adds	r3, r0, #1
 800ac46:	d102      	bne.n	800ac4e <_read_r+0x1e>
 800ac48:	682b      	ldr	r3, [r5, #0]
 800ac4a:	b103      	cbz	r3, 800ac4e <_read_r+0x1e>
 800ac4c:	6023      	str	r3, [r4, #0]
 800ac4e:	bd38      	pop	{r3, r4, r5, pc}
 800ac50:	20004e78 	.word	0x20004e78

0800ac54 <_write_r>:
 800ac54:	b538      	push	{r3, r4, r5, lr}
 800ac56:	4d07      	ldr	r5, [pc, #28]	@ (800ac74 <_write_r+0x20>)
 800ac58:	4604      	mov	r4, r0
 800ac5a:	4608      	mov	r0, r1
 800ac5c:	4611      	mov	r1, r2
 800ac5e:	2200      	movs	r2, #0
 800ac60:	602a      	str	r2, [r5, #0]
 800ac62:	461a      	mov	r2, r3
 800ac64:	f7f6 fdcd 	bl	8001802 <_write>
 800ac68:	1c43      	adds	r3, r0, #1
 800ac6a:	d102      	bne.n	800ac72 <_write_r+0x1e>
 800ac6c:	682b      	ldr	r3, [r5, #0]
 800ac6e:	b103      	cbz	r3, 800ac72 <_write_r+0x1e>
 800ac70:	6023      	str	r3, [r4, #0]
 800ac72:	bd38      	pop	{r3, r4, r5, pc}
 800ac74:	20004e78 	.word	0x20004e78

0800ac78 <__errno>:
 800ac78:	4b01      	ldr	r3, [pc, #4]	@ (800ac80 <__errno+0x8>)
 800ac7a:	6818      	ldr	r0, [r3, #0]
 800ac7c:	4770      	bx	lr
 800ac7e:	bf00      	nop
 800ac80:	2000002c 	.word	0x2000002c

0800ac84 <__libc_init_array>:
 800ac84:	b570      	push	{r4, r5, r6, lr}
 800ac86:	4d0d      	ldr	r5, [pc, #52]	@ (800acbc <__libc_init_array+0x38>)
 800ac88:	4c0d      	ldr	r4, [pc, #52]	@ (800acc0 <__libc_init_array+0x3c>)
 800ac8a:	1b64      	subs	r4, r4, r5
 800ac8c:	10a4      	asrs	r4, r4, #2
 800ac8e:	2600      	movs	r6, #0
 800ac90:	42a6      	cmp	r6, r4
 800ac92:	d109      	bne.n	800aca8 <__libc_init_array+0x24>
 800ac94:	4d0b      	ldr	r5, [pc, #44]	@ (800acc4 <__libc_init_array+0x40>)
 800ac96:	4c0c      	ldr	r4, [pc, #48]	@ (800acc8 <__libc_init_array+0x44>)
 800ac98:	f003 fae4 	bl	800e264 <_init>
 800ac9c:	1b64      	subs	r4, r4, r5
 800ac9e:	10a4      	asrs	r4, r4, #2
 800aca0:	2600      	movs	r6, #0
 800aca2:	42a6      	cmp	r6, r4
 800aca4:	d105      	bne.n	800acb2 <__libc_init_array+0x2e>
 800aca6:	bd70      	pop	{r4, r5, r6, pc}
 800aca8:	f855 3b04 	ldr.w	r3, [r5], #4
 800acac:	4798      	blx	r3
 800acae:	3601      	adds	r6, #1
 800acb0:	e7ee      	b.n	800ac90 <__libc_init_array+0xc>
 800acb2:	f855 3b04 	ldr.w	r3, [r5], #4
 800acb6:	4798      	blx	r3
 800acb8:	3601      	adds	r6, #1
 800acba:	e7f2      	b.n	800aca2 <__libc_init_array+0x1e>
 800acbc:	0800eaa4 	.word	0x0800eaa4
 800acc0:	0800eaa4 	.word	0x0800eaa4
 800acc4:	0800eaa4 	.word	0x0800eaa4
 800acc8:	0800eaa8 	.word	0x0800eaa8

0800accc <__retarget_lock_init_recursive>:
 800accc:	4770      	bx	lr

0800acce <__retarget_lock_acquire_recursive>:
 800acce:	4770      	bx	lr

0800acd0 <__retarget_lock_release_recursive>:
 800acd0:	4770      	bx	lr

0800acd2 <memcpy>:
 800acd2:	440a      	add	r2, r1
 800acd4:	4291      	cmp	r1, r2
 800acd6:	f100 33ff 	add.w	r3, r0, #4294967295
 800acda:	d100      	bne.n	800acde <memcpy+0xc>
 800acdc:	4770      	bx	lr
 800acde:	b510      	push	{r4, lr}
 800ace0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ace4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ace8:	4291      	cmp	r1, r2
 800acea:	d1f9      	bne.n	800ace0 <memcpy+0xe>
 800acec:	bd10      	pop	{r4, pc}
	...

0800acf0 <nanf>:
 800acf0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800acf8 <nanf+0x8>
 800acf4:	4770      	bx	lr
 800acf6:	bf00      	nop
 800acf8:	7fc00000 	.word	0x7fc00000

0800acfc <quorem>:
 800acfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad00:	6903      	ldr	r3, [r0, #16]
 800ad02:	690c      	ldr	r4, [r1, #16]
 800ad04:	42a3      	cmp	r3, r4
 800ad06:	4607      	mov	r7, r0
 800ad08:	db7e      	blt.n	800ae08 <quorem+0x10c>
 800ad0a:	3c01      	subs	r4, #1
 800ad0c:	f101 0814 	add.w	r8, r1, #20
 800ad10:	00a3      	lsls	r3, r4, #2
 800ad12:	f100 0514 	add.w	r5, r0, #20
 800ad16:	9300      	str	r3, [sp, #0]
 800ad18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad1c:	9301      	str	r3, [sp, #4]
 800ad1e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad26:	3301      	adds	r3, #1
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad2e:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad32:	d32e      	bcc.n	800ad92 <quorem+0x96>
 800ad34:	f04f 0a00 	mov.w	sl, #0
 800ad38:	46c4      	mov	ip, r8
 800ad3a:	46ae      	mov	lr, r5
 800ad3c:	46d3      	mov	fp, sl
 800ad3e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ad42:	b298      	uxth	r0, r3
 800ad44:	fb06 a000 	mla	r0, r6, r0, sl
 800ad48:	0c02      	lsrs	r2, r0, #16
 800ad4a:	0c1b      	lsrs	r3, r3, #16
 800ad4c:	fb06 2303 	mla	r3, r6, r3, r2
 800ad50:	f8de 2000 	ldr.w	r2, [lr]
 800ad54:	b280      	uxth	r0, r0
 800ad56:	b292      	uxth	r2, r2
 800ad58:	1a12      	subs	r2, r2, r0
 800ad5a:	445a      	add	r2, fp
 800ad5c:	f8de 0000 	ldr.w	r0, [lr]
 800ad60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad64:	b29b      	uxth	r3, r3
 800ad66:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ad6a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ad6e:	b292      	uxth	r2, r2
 800ad70:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ad74:	45e1      	cmp	r9, ip
 800ad76:	f84e 2b04 	str.w	r2, [lr], #4
 800ad7a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ad7e:	d2de      	bcs.n	800ad3e <quorem+0x42>
 800ad80:	9b00      	ldr	r3, [sp, #0]
 800ad82:	58eb      	ldr	r3, [r5, r3]
 800ad84:	b92b      	cbnz	r3, 800ad92 <quorem+0x96>
 800ad86:	9b01      	ldr	r3, [sp, #4]
 800ad88:	3b04      	subs	r3, #4
 800ad8a:	429d      	cmp	r5, r3
 800ad8c:	461a      	mov	r2, r3
 800ad8e:	d32f      	bcc.n	800adf0 <quorem+0xf4>
 800ad90:	613c      	str	r4, [r7, #16]
 800ad92:	4638      	mov	r0, r7
 800ad94:	f001 f9c8 	bl	800c128 <__mcmp>
 800ad98:	2800      	cmp	r0, #0
 800ad9a:	db25      	blt.n	800ade8 <quorem+0xec>
 800ad9c:	4629      	mov	r1, r5
 800ad9e:	2000      	movs	r0, #0
 800ada0:	f858 2b04 	ldr.w	r2, [r8], #4
 800ada4:	f8d1 c000 	ldr.w	ip, [r1]
 800ada8:	fa1f fe82 	uxth.w	lr, r2
 800adac:	fa1f f38c 	uxth.w	r3, ip
 800adb0:	eba3 030e 	sub.w	r3, r3, lr
 800adb4:	4403      	add	r3, r0
 800adb6:	0c12      	lsrs	r2, r2, #16
 800adb8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800adbc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800adc0:	b29b      	uxth	r3, r3
 800adc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800adc6:	45c1      	cmp	r9, r8
 800adc8:	f841 3b04 	str.w	r3, [r1], #4
 800adcc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800add0:	d2e6      	bcs.n	800ada0 <quorem+0xa4>
 800add2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800add6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adda:	b922      	cbnz	r2, 800ade6 <quorem+0xea>
 800addc:	3b04      	subs	r3, #4
 800adde:	429d      	cmp	r5, r3
 800ade0:	461a      	mov	r2, r3
 800ade2:	d30b      	bcc.n	800adfc <quorem+0x100>
 800ade4:	613c      	str	r4, [r7, #16]
 800ade6:	3601      	adds	r6, #1
 800ade8:	4630      	mov	r0, r6
 800adea:	b003      	add	sp, #12
 800adec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adf0:	6812      	ldr	r2, [r2, #0]
 800adf2:	3b04      	subs	r3, #4
 800adf4:	2a00      	cmp	r2, #0
 800adf6:	d1cb      	bne.n	800ad90 <quorem+0x94>
 800adf8:	3c01      	subs	r4, #1
 800adfa:	e7c6      	b.n	800ad8a <quorem+0x8e>
 800adfc:	6812      	ldr	r2, [r2, #0]
 800adfe:	3b04      	subs	r3, #4
 800ae00:	2a00      	cmp	r2, #0
 800ae02:	d1ef      	bne.n	800ade4 <quorem+0xe8>
 800ae04:	3c01      	subs	r4, #1
 800ae06:	e7ea      	b.n	800adde <quorem+0xe2>
 800ae08:	2000      	movs	r0, #0
 800ae0a:	e7ee      	b.n	800adea <quorem+0xee>
 800ae0c:	0000      	movs	r0, r0
	...

0800ae10 <_dtoa_r>:
 800ae10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae14:	69c7      	ldr	r7, [r0, #28]
 800ae16:	b097      	sub	sp, #92	@ 0x5c
 800ae18:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ae1c:	ec55 4b10 	vmov	r4, r5, d0
 800ae20:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ae22:	9107      	str	r1, [sp, #28]
 800ae24:	4681      	mov	r9, r0
 800ae26:	920c      	str	r2, [sp, #48]	@ 0x30
 800ae28:	9311      	str	r3, [sp, #68]	@ 0x44
 800ae2a:	b97f      	cbnz	r7, 800ae4c <_dtoa_r+0x3c>
 800ae2c:	2010      	movs	r0, #16
 800ae2e:	f000 fe09 	bl	800ba44 <malloc>
 800ae32:	4602      	mov	r2, r0
 800ae34:	f8c9 001c 	str.w	r0, [r9, #28]
 800ae38:	b920      	cbnz	r0, 800ae44 <_dtoa_r+0x34>
 800ae3a:	4ba9      	ldr	r3, [pc, #676]	@ (800b0e0 <_dtoa_r+0x2d0>)
 800ae3c:	21ef      	movs	r1, #239	@ 0xef
 800ae3e:	48a9      	ldr	r0, [pc, #676]	@ (800b0e4 <_dtoa_r+0x2d4>)
 800ae40:	f002 fdf2 	bl	800da28 <__assert_func>
 800ae44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ae48:	6007      	str	r7, [r0, #0]
 800ae4a:	60c7      	str	r7, [r0, #12]
 800ae4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae50:	6819      	ldr	r1, [r3, #0]
 800ae52:	b159      	cbz	r1, 800ae6c <_dtoa_r+0x5c>
 800ae54:	685a      	ldr	r2, [r3, #4]
 800ae56:	604a      	str	r2, [r1, #4]
 800ae58:	2301      	movs	r3, #1
 800ae5a:	4093      	lsls	r3, r2
 800ae5c:	608b      	str	r3, [r1, #8]
 800ae5e:	4648      	mov	r0, r9
 800ae60:	f000 fee6 	bl	800bc30 <_Bfree>
 800ae64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae68:	2200      	movs	r2, #0
 800ae6a:	601a      	str	r2, [r3, #0]
 800ae6c:	1e2b      	subs	r3, r5, #0
 800ae6e:	bfb9      	ittee	lt
 800ae70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ae74:	9305      	strlt	r3, [sp, #20]
 800ae76:	2300      	movge	r3, #0
 800ae78:	6033      	strge	r3, [r6, #0]
 800ae7a:	9f05      	ldr	r7, [sp, #20]
 800ae7c:	4b9a      	ldr	r3, [pc, #616]	@ (800b0e8 <_dtoa_r+0x2d8>)
 800ae7e:	bfbc      	itt	lt
 800ae80:	2201      	movlt	r2, #1
 800ae82:	6032      	strlt	r2, [r6, #0]
 800ae84:	43bb      	bics	r3, r7
 800ae86:	d112      	bne.n	800aeae <_dtoa_r+0x9e>
 800ae88:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ae8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ae8e:	6013      	str	r3, [r2, #0]
 800ae90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ae94:	4323      	orrs	r3, r4
 800ae96:	f000 855a 	beq.w	800b94e <_dtoa_r+0xb3e>
 800ae9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae9c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b0fc <_dtoa_r+0x2ec>
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	f000 855c 	beq.w	800b95e <_dtoa_r+0xb4e>
 800aea6:	f10a 0303 	add.w	r3, sl, #3
 800aeaa:	f000 bd56 	b.w	800b95a <_dtoa_r+0xb4a>
 800aeae:	ed9d 7b04 	vldr	d7, [sp, #16]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	ec51 0b17 	vmov	r0, r1, d7
 800aeb8:	2300      	movs	r3, #0
 800aeba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800aebe:	f7f5 fe03 	bl	8000ac8 <__aeabi_dcmpeq>
 800aec2:	4680      	mov	r8, r0
 800aec4:	b158      	cbz	r0, 800aede <_dtoa_r+0xce>
 800aec6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800aec8:	2301      	movs	r3, #1
 800aeca:	6013      	str	r3, [r2, #0]
 800aecc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aece:	b113      	cbz	r3, 800aed6 <_dtoa_r+0xc6>
 800aed0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800aed2:	4b86      	ldr	r3, [pc, #536]	@ (800b0ec <_dtoa_r+0x2dc>)
 800aed4:	6013      	str	r3, [r2, #0]
 800aed6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b100 <_dtoa_r+0x2f0>
 800aeda:	f000 bd40 	b.w	800b95e <_dtoa_r+0xb4e>
 800aede:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800aee2:	aa14      	add	r2, sp, #80	@ 0x50
 800aee4:	a915      	add	r1, sp, #84	@ 0x54
 800aee6:	4648      	mov	r0, r9
 800aee8:	f001 fa3e 	bl	800c368 <__d2b>
 800aeec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800aef0:	9002      	str	r0, [sp, #8]
 800aef2:	2e00      	cmp	r6, #0
 800aef4:	d078      	beq.n	800afe8 <_dtoa_r+0x1d8>
 800aef6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aef8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800aefc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af04:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800af08:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800af0c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800af10:	4619      	mov	r1, r3
 800af12:	2200      	movs	r2, #0
 800af14:	4b76      	ldr	r3, [pc, #472]	@ (800b0f0 <_dtoa_r+0x2e0>)
 800af16:	f7f5 f9b7 	bl	8000288 <__aeabi_dsub>
 800af1a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b0c8 <_dtoa_r+0x2b8>)
 800af1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af20:	f7f5 fb6a 	bl	80005f8 <__aeabi_dmul>
 800af24:	a36a      	add	r3, pc, #424	@ (adr r3, 800b0d0 <_dtoa_r+0x2c0>)
 800af26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2a:	f7f5 f9af 	bl	800028c <__adddf3>
 800af2e:	4604      	mov	r4, r0
 800af30:	4630      	mov	r0, r6
 800af32:	460d      	mov	r5, r1
 800af34:	f7f5 faf6 	bl	8000524 <__aeabi_i2d>
 800af38:	a367      	add	r3, pc, #412	@ (adr r3, 800b0d8 <_dtoa_r+0x2c8>)
 800af3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af3e:	f7f5 fb5b 	bl	80005f8 <__aeabi_dmul>
 800af42:	4602      	mov	r2, r0
 800af44:	460b      	mov	r3, r1
 800af46:	4620      	mov	r0, r4
 800af48:	4629      	mov	r1, r5
 800af4a:	f7f5 f99f 	bl	800028c <__adddf3>
 800af4e:	4604      	mov	r4, r0
 800af50:	460d      	mov	r5, r1
 800af52:	f7f5 fe01 	bl	8000b58 <__aeabi_d2iz>
 800af56:	2200      	movs	r2, #0
 800af58:	4607      	mov	r7, r0
 800af5a:	2300      	movs	r3, #0
 800af5c:	4620      	mov	r0, r4
 800af5e:	4629      	mov	r1, r5
 800af60:	f7f5 fdbc 	bl	8000adc <__aeabi_dcmplt>
 800af64:	b140      	cbz	r0, 800af78 <_dtoa_r+0x168>
 800af66:	4638      	mov	r0, r7
 800af68:	f7f5 fadc 	bl	8000524 <__aeabi_i2d>
 800af6c:	4622      	mov	r2, r4
 800af6e:	462b      	mov	r3, r5
 800af70:	f7f5 fdaa 	bl	8000ac8 <__aeabi_dcmpeq>
 800af74:	b900      	cbnz	r0, 800af78 <_dtoa_r+0x168>
 800af76:	3f01      	subs	r7, #1
 800af78:	2f16      	cmp	r7, #22
 800af7a:	d852      	bhi.n	800b022 <_dtoa_r+0x212>
 800af7c:	4b5d      	ldr	r3, [pc, #372]	@ (800b0f4 <_dtoa_r+0x2e4>)
 800af7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800af82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af8a:	f7f5 fda7 	bl	8000adc <__aeabi_dcmplt>
 800af8e:	2800      	cmp	r0, #0
 800af90:	d049      	beq.n	800b026 <_dtoa_r+0x216>
 800af92:	3f01      	subs	r7, #1
 800af94:	2300      	movs	r3, #0
 800af96:	9310      	str	r3, [sp, #64]	@ 0x40
 800af98:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800af9a:	1b9b      	subs	r3, r3, r6
 800af9c:	1e5a      	subs	r2, r3, #1
 800af9e:	bf45      	ittet	mi
 800afa0:	f1c3 0301 	rsbmi	r3, r3, #1
 800afa4:	9300      	strmi	r3, [sp, #0]
 800afa6:	2300      	movpl	r3, #0
 800afa8:	2300      	movmi	r3, #0
 800afaa:	9206      	str	r2, [sp, #24]
 800afac:	bf54      	ite	pl
 800afae:	9300      	strpl	r3, [sp, #0]
 800afb0:	9306      	strmi	r3, [sp, #24]
 800afb2:	2f00      	cmp	r7, #0
 800afb4:	db39      	blt.n	800b02a <_dtoa_r+0x21a>
 800afb6:	9b06      	ldr	r3, [sp, #24]
 800afb8:	970d      	str	r7, [sp, #52]	@ 0x34
 800afba:	443b      	add	r3, r7
 800afbc:	9306      	str	r3, [sp, #24]
 800afbe:	2300      	movs	r3, #0
 800afc0:	9308      	str	r3, [sp, #32]
 800afc2:	9b07      	ldr	r3, [sp, #28]
 800afc4:	2b09      	cmp	r3, #9
 800afc6:	d863      	bhi.n	800b090 <_dtoa_r+0x280>
 800afc8:	2b05      	cmp	r3, #5
 800afca:	bfc4      	itt	gt
 800afcc:	3b04      	subgt	r3, #4
 800afce:	9307      	strgt	r3, [sp, #28]
 800afd0:	9b07      	ldr	r3, [sp, #28]
 800afd2:	f1a3 0302 	sub.w	r3, r3, #2
 800afd6:	bfcc      	ite	gt
 800afd8:	2400      	movgt	r4, #0
 800afda:	2401      	movle	r4, #1
 800afdc:	2b03      	cmp	r3, #3
 800afde:	d863      	bhi.n	800b0a8 <_dtoa_r+0x298>
 800afe0:	e8df f003 	tbb	[pc, r3]
 800afe4:	2b375452 	.word	0x2b375452
 800afe8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800afec:	441e      	add	r6, r3
 800afee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800aff2:	2b20      	cmp	r3, #32
 800aff4:	bfc1      	itttt	gt
 800aff6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800affa:	409f      	lslgt	r7, r3
 800affc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b000:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b004:	bfd6      	itet	le
 800b006:	f1c3 0320 	rsble	r3, r3, #32
 800b00a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b00e:	fa04 f003 	lslle.w	r0, r4, r3
 800b012:	f7f5 fa77 	bl	8000504 <__aeabi_ui2d>
 800b016:	2201      	movs	r2, #1
 800b018:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b01c:	3e01      	subs	r6, #1
 800b01e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b020:	e776      	b.n	800af10 <_dtoa_r+0x100>
 800b022:	2301      	movs	r3, #1
 800b024:	e7b7      	b.n	800af96 <_dtoa_r+0x186>
 800b026:	9010      	str	r0, [sp, #64]	@ 0x40
 800b028:	e7b6      	b.n	800af98 <_dtoa_r+0x188>
 800b02a:	9b00      	ldr	r3, [sp, #0]
 800b02c:	1bdb      	subs	r3, r3, r7
 800b02e:	9300      	str	r3, [sp, #0]
 800b030:	427b      	negs	r3, r7
 800b032:	9308      	str	r3, [sp, #32]
 800b034:	2300      	movs	r3, #0
 800b036:	930d      	str	r3, [sp, #52]	@ 0x34
 800b038:	e7c3      	b.n	800afc2 <_dtoa_r+0x1b2>
 800b03a:	2301      	movs	r3, #1
 800b03c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b03e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b040:	eb07 0b03 	add.w	fp, r7, r3
 800b044:	f10b 0301 	add.w	r3, fp, #1
 800b048:	2b01      	cmp	r3, #1
 800b04a:	9303      	str	r3, [sp, #12]
 800b04c:	bfb8      	it	lt
 800b04e:	2301      	movlt	r3, #1
 800b050:	e006      	b.n	800b060 <_dtoa_r+0x250>
 800b052:	2301      	movs	r3, #1
 800b054:	9309      	str	r3, [sp, #36]	@ 0x24
 800b056:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b058:	2b00      	cmp	r3, #0
 800b05a:	dd28      	ble.n	800b0ae <_dtoa_r+0x29e>
 800b05c:	469b      	mov	fp, r3
 800b05e:	9303      	str	r3, [sp, #12]
 800b060:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b064:	2100      	movs	r1, #0
 800b066:	2204      	movs	r2, #4
 800b068:	f102 0514 	add.w	r5, r2, #20
 800b06c:	429d      	cmp	r5, r3
 800b06e:	d926      	bls.n	800b0be <_dtoa_r+0x2ae>
 800b070:	6041      	str	r1, [r0, #4]
 800b072:	4648      	mov	r0, r9
 800b074:	f000 fd9c 	bl	800bbb0 <_Balloc>
 800b078:	4682      	mov	sl, r0
 800b07a:	2800      	cmp	r0, #0
 800b07c:	d142      	bne.n	800b104 <_dtoa_r+0x2f4>
 800b07e:	4b1e      	ldr	r3, [pc, #120]	@ (800b0f8 <_dtoa_r+0x2e8>)
 800b080:	4602      	mov	r2, r0
 800b082:	f240 11af 	movw	r1, #431	@ 0x1af
 800b086:	e6da      	b.n	800ae3e <_dtoa_r+0x2e>
 800b088:	2300      	movs	r3, #0
 800b08a:	e7e3      	b.n	800b054 <_dtoa_r+0x244>
 800b08c:	2300      	movs	r3, #0
 800b08e:	e7d5      	b.n	800b03c <_dtoa_r+0x22c>
 800b090:	2401      	movs	r4, #1
 800b092:	2300      	movs	r3, #0
 800b094:	9307      	str	r3, [sp, #28]
 800b096:	9409      	str	r4, [sp, #36]	@ 0x24
 800b098:	f04f 3bff 	mov.w	fp, #4294967295
 800b09c:	2200      	movs	r2, #0
 800b09e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b0a2:	2312      	movs	r3, #18
 800b0a4:	920c      	str	r2, [sp, #48]	@ 0x30
 800b0a6:	e7db      	b.n	800b060 <_dtoa_r+0x250>
 800b0a8:	2301      	movs	r3, #1
 800b0aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0ac:	e7f4      	b.n	800b098 <_dtoa_r+0x288>
 800b0ae:	f04f 0b01 	mov.w	fp, #1
 800b0b2:	f8cd b00c 	str.w	fp, [sp, #12]
 800b0b6:	465b      	mov	r3, fp
 800b0b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b0bc:	e7d0      	b.n	800b060 <_dtoa_r+0x250>
 800b0be:	3101      	adds	r1, #1
 800b0c0:	0052      	lsls	r2, r2, #1
 800b0c2:	e7d1      	b.n	800b068 <_dtoa_r+0x258>
 800b0c4:	f3af 8000 	nop.w
 800b0c8:	636f4361 	.word	0x636f4361
 800b0cc:	3fd287a7 	.word	0x3fd287a7
 800b0d0:	8b60c8b3 	.word	0x8b60c8b3
 800b0d4:	3fc68a28 	.word	0x3fc68a28
 800b0d8:	509f79fb 	.word	0x509f79fb
 800b0dc:	3fd34413 	.word	0x3fd34413
 800b0e0:	0800e6b6 	.word	0x0800e6b6
 800b0e4:	0800e6cd 	.word	0x0800e6cd
 800b0e8:	7ff00000 	.word	0x7ff00000
 800b0ec:	0800e681 	.word	0x0800e681
 800b0f0:	3ff80000 	.word	0x3ff80000
 800b0f4:	0800e880 	.word	0x0800e880
 800b0f8:	0800e725 	.word	0x0800e725
 800b0fc:	0800e6b2 	.word	0x0800e6b2
 800b100:	0800e680 	.word	0x0800e680
 800b104:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b108:	6018      	str	r0, [r3, #0]
 800b10a:	9b03      	ldr	r3, [sp, #12]
 800b10c:	2b0e      	cmp	r3, #14
 800b10e:	f200 80a1 	bhi.w	800b254 <_dtoa_r+0x444>
 800b112:	2c00      	cmp	r4, #0
 800b114:	f000 809e 	beq.w	800b254 <_dtoa_r+0x444>
 800b118:	2f00      	cmp	r7, #0
 800b11a:	dd33      	ble.n	800b184 <_dtoa_r+0x374>
 800b11c:	4b9c      	ldr	r3, [pc, #624]	@ (800b390 <_dtoa_r+0x580>)
 800b11e:	f007 020f 	and.w	r2, r7, #15
 800b122:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b126:	ed93 7b00 	vldr	d7, [r3]
 800b12a:	05f8      	lsls	r0, r7, #23
 800b12c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b130:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b134:	d516      	bpl.n	800b164 <_dtoa_r+0x354>
 800b136:	4b97      	ldr	r3, [pc, #604]	@ (800b394 <_dtoa_r+0x584>)
 800b138:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b13c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b140:	f7f5 fb84 	bl	800084c <__aeabi_ddiv>
 800b144:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b148:	f004 040f 	and.w	r4, r4, #15
 800b14c:	2603      	movs	r6, #3
 800b14e:	4d91      	ldr	r5, [pc, #580]	@ (800b394 <_dtoa_r+0x584>)
 800b150:	b954      	cbnz	r4, 800b168 <_dtoa_r+0x358>
 800b152:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b156:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b15a:	f7f5 fb77 	bl	800084c <__aeabi_ddiv>
 800b15e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b162:	e028      	b.n	800b1b6 <_dtoa_r+0x3a6>
 800b164:	2602      	movs	r6, #2
 800b166:	e7f2      	b.n	800b14e <_dtoa_r+0x33e>
 800b168:	07e1      	lsls	r1, r4, #31
 800b16a:	d508      	bpl.n	800b17e <_dtoa_r+0x36e>
 800b16c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b170:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b174:	f7f5 fa40 	bl	80005f8 <__aeabi_dmul>
 800b178:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b17c:	3601      	adds	r6, #1
 800b17e:	1064      	asrs	r4, r4, #1
 800b180:	3508      	adds	r5, #8
 800b182:	e7e5      	b.n	800b150 <_dtoa_r+0x340>
 800b184:	f000 80af 	beq.w	800b2e6 <_dtoa_r+0x4d6>
 800b188:	427c      	negs	r4, r7
 800b18a:	4b81      	ldr	r3, [pc, #516]	@ (800b390 <_dtoa_r+0x580>)
 800b18c:	4d81      	ldr	r5, [pc, #516]	@ (800b394 <_dtoa_r+0x584>)
 800b18e:	f004 020f 	and.w	r2, r4, #15
 800b192:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b19a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b19e:	f7f5 fa2b 	bl	80005f8 <__aeabi_dmul>
 800b1a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1a6:	1124      	asrs	r4, r4, #4
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	2602      	movs	r6, #2
 800b1ac:	2c00      	cmp	r4, #0
 800b1ae:	f040 808f 	bne.w	800b2d0 <_dtoa_r+0x4c0>
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d1d3      	bne.n	800b15e <_dtoa_r+0x34e>
 800b1b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b1b8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	f000 8094 	beq.w	800b2ea <_dtoa_r+0x4da>
 800b1c2:	4b75      	ldr	r3, [pc, #468]	@ (800b398 <_dtoa_r+0x588>)
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	4620      	mov	r0, r4
 800b1c8:	4629      	mov	r1, r5
 800b1ca:	f7f5 fc87 	bl	8000adc <__aeabi_dcmplt>
 800b1ce:	2800      	cmp	r0, #0
 800b1d0:	f000 808b 	beq.w	800b2ea <_dtoa_r+0x4da>
 800b1d4:	9b03      	ldr	r3, [sp, #12]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	f000 8087 	beq.w	800b2ea <_dtoa_r+0x4da>
 800b1dc:	f1bb 0f00 	cmp.w	fp, #0
 800b1e0:	dd34      	ble.n	800b24c <_dtoa_r+0x43c>
 800b1e2:	4620      	mov	r0, r4
 800b1e4:	4b6d      	ldr	r3, [pc, #436]	@ (800b39c <_dtoa_r+0x58c>)
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	4629      	mov	r1, r5
 800b1ea:	f7f5 fa05 	bl	80005f8 <__aeabi_dmul>
 800b1ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1f2:	f107 38ff 	add.w	r8, r7, #4294967295
 800b1f6:	3601      	adds	r6, #1
 800b1f8:	465c      	mov	r4, fp
 800b1fa:	4630      	mov	r0, r6
 800b1fc:	f7f5 f992 	bl	8000524 <__aeabi_i2d>
 800b200:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b204:	f7f5 f9f8 	bl	80005f8 <__aeabi_dmul>
 800b208:	4b65      	ldr	r3, [pc, #404]	@ (800b3a0 <_dtoa_r+0x590>)
 800b20a:	2200      	movs	r2, #0
 800b20c:	f7f5 f83e 	bl	800028c <__adddf3>
 800b210:	4605      	mov	r5, r0
 800b212:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b216:	2c00      	cmp	r4, #0
 800b218:	d16a      	bne.n	800b2f0 <_dtoa_r+0x4e0>
 800b21a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b21e:	4b61      	ldr	r3, [pc, #388]	@ (800b3a4 <_dtoa_r+0x594>)
 800b220:	2200      	movs	r2, #0
 800b222:	f7f5 f831 	bl	8000288 <__aeabi_dsub>
 800b226:	4602      	mov	r2, r0
 800b228:	460b      	mov	r3, r1
 800b22a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b22e:	462a      	mov	r2, r5
 800b230:	4633      	mov	r3, r6
 800b232:	f7f5 fc71 	bl	8000b18 <__aeabi_dcmpgt>
 800b236:	2800      	cmp	r0, #0
 800b238:	f040 8298 	bne.w	800b76c <_dtoa_r+0x95c>
 800b23c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b240:	462a      	mov	r2, r5
 800b242:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b246:	f7f5 fc49 	bl	8000adc <__aeabi_dcmplt>
 800b24a:	bb38      	cbnz	r0, 800b29c <_dtoa_r+0x48c>
 800b24c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b250:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b254:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b256:	2b00      	cmp	r3, #0
 800b258:	f2c0 8157 	blt.w	800b50a <_dtoa_r+0x6fa>
 800b25c:	2f0e      	cmp	r7, #14
 800b25e:	f300 8154 	bgt.w	800b50a <_dtoa_r+0x6fa>
 800b262:	4b4b      	ldr	r3, [pc, #300]	@ (800b390 <_dtoa_r+0x580>)
 800b264:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b268:	ed93 7b00 	vldr	d7, [r3]
 800b26c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b26e:	2b00      	cmp	r3, #0
 800b270:	ed8d 7b00 	vstr	d7, [sp]
 800b274:	f280 80e5 	bge.w	800b442 <_dtoa_r+0x632>
 800b278:	9b03      	ldr	r3, [sp, #12]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	f300 80e1 	bgt.w	800b442 <_dtoa_r+0x632>
 800b280:	d10c      	bne.n	800b29c <_dtoa_r+0x48c>
 800b282:	4b48      	ldr	r3, [pc, #288]	@ (800b3a4 <_dtoa_r+0x594>)
 800b284:	2200      	movs	r2, #0
 800b286:	ec51 0b17 	vmov	r0, r1, d7
 800b28a:	f7f5 f9b5 	bl	80005f8 <__aeabi_dmul>
 800b28e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b292:	f7f5 fc37 	bl	8000b04 <__aeabi_dcmpge>
 800b296:	2800      	cmp	r0, #0
 800b298:	f000 8266 	beq.w	800b768 <_dtoa_r+0x958>
 800b29c:	2400      	movs	r4, #0
 800b29e:	4625      	mov	r5, r4
 800b2a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b2a2:	4656      	mov	r6, sl
 800b2a4:	ea6f 0803 	mvn.w	r8, r3
 800b2a8:	2700      	movs	r7, #0
 800b2aa:	4621      	mov	r1, r4
 800b2ac:	4648      	mov	r0, r9
 800b2ae:	f000 fcbf 	bl	800bc30 <_Bfree>
 800b2b2:	2d00      	cmp	r5, #0
 800b2b4:	f000 80bd 	beq.w	800b432 <_dtoa_r+0x622>
 800b2b8:	b12f      	cbz	r7, 800b2c6 <_dtoa_r+0x4b6>
 800b2ba:	42af      	cmp	r7, r5
 800b2bc:	d003      	beq.n	800b2c6 <_dtoa_r+0x4b6>
 800b2be:	4639      	mov	r1, r7
 800b2c0:	4648      	mov	r0, r9
 800b2c2:	f000 fcb5 	bl	800bc30 <_Bfree>
 800b2c6:	4629      	mov	r1, r5
 800b2c8:	4648      	mov	r0, r9
 800b2ca:	f000 fcb1 	bl	800bc30 <_Bfree>
 800b2ce:	e0b0      	b.n	800b432 <_dtoa_r+0x622>
 800b2d0:	07e2      	lsls	r2, r4, #31
 800b2d2:	d505      	bpl.n	800b2e0 <_dtoa_r+0x4d0>
 800b2d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b2d8:	f7f5 f98e 	bl	80005f8 <__aeabi_dmul>
 800b2dc:	3601      	adds	r6, #1
 800b2de:	2301      	movs	r3, #1
 800b2e0:	1064      	asrs	r4, r4, #1
 800b2e2:	3508      	adds	r5, #8
 800b2e4:	e762      	b.n	800b1ac <_dtoa_r+0x39c>
 800b2e6:	2602      	movs	r6, #2
 800b2e8:	e765      	b.n	800b1b6 <_dtoa_r+0x3a6>
 800b2ea:	9c03      	ldr	r4, [sp, #12]
 800b2ec:	46b8      	mov	r8, r7
 800b2ee:	e784      	b.n	800b1fa <_dtoa_r+0x3ea>
 800b2f0:	4b27      	ldr	r3, [pc, #156]	@ (800b390 <_dtoa_r+0x580>)
 800b2f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b2f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b2f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b2fc:	4454      	add	r4, sl
 800b2fe:	2900      	cmp	r1, #0
 800b300:	d054      	beq.n	800b3ac <_dtoa_r+0x59c>
 800b302:	4929      	ldr	r1, [pc, #164]	@ (800b3a8 <_dtoa_r+0x598>)
 800b304:	2000      	movs	r0, #0
 800b306:	f7f5 faa1 	bl	800084c <__aeabi_ddiv>
 800b30a:	4633      	mov	r3, r6
 800b30c:	462a      	mov	r2, r5
 800b30e:	f7f4 ffbb 	bl	8000288 <__aeabi_dsub>
 800b312:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b316:	4656      	mov	r6, sl
 800b318:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b31c:	f7f5 fc1c 	bl	8000b58 <__aeabi_d2iz>
 800b320:	4605      	mov	r5, r0
 800b322:	f7f5 f8ff 	bl	8000524 <__aeabi_i2d>
 800b326:	4602      	mov	r2, r0
 800b328:	460b      	mov	r3, r1
 800b32a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b32e:	f7f4 ffab 	bl	8000288 <__aeabi_dsub>
 800b332:	3530      	adds	r5, #48	@ 0x30
 800b334:	4602      	mov	r2, r0
 800b336:	460b      	mov	r3, r1
 800b338:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b33c:	f806 5b01 	strb.w	r5, [r6], #1
 800b340:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b344:	f7f5 fbca 	bl	8000adc <__aeabi_dcmplt>
 800b348:	2800      	cmp	r0, #0
 800b34a:	d172      	bne.n	800b432 <_dtoa_r+0x622>
 800b34c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b350:	4911      	ldr	r1, [pc, #68]	@ (800b398 <_dtoa_r+0x588>)
 800b352:	2000      	movs	r0, #0
 800b354:	f7f4 ff98 	bl	8000288 <__aeabi_dsub>
 800b358:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b35c:	f7f5 fbbe 	bl	8000adc <__aeabi_dcmplt>
 800b360:	2800      	cmp	r0, #0
 800b362:	f040 80b4 	bne.w	800b4ce <_dtoa_r+0x6be>
 800b366:	42a6      	cmp	r6, r4
 800b368:	f43f af70 	beq.w	800b24c <_dtoa_r+0x43c>
 800b36c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b370:	4b0a      	ldr	r3, [pc, #40]	@ (800b39c <_dtoa_r+0x58c>)
 800b372:	2200      	movs	r2, #0
 800b374:	f7f5 f940 	bl	80005f8 <__aeabi_dmul>
 800b378:	4b08      	ldr	r3, [pc, #32]	@ (800b39c <_dtoa_r+0x58c>)
 800b37a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b37e:	2200      	movs	r2, #0
 800b380:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b384:	f7f5 f938 	bl	80005f8 <__aeabi_dmul>
 800b388:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b38c:	e7c4      	b.n	800b318 <_dtoa_r+0x508>
 800b38e:	bf00      	nop
 800b390:	0800e880 	.word	0x0800e880
 800b394:	0800e858 	.word	0x0800e858
 800b398:	3ff00000 	.word	0x3ff00000
 800b39c:	40240000 	.word	0x40240000
 800b3a0:	401c0000 	.word	0x401c0000
 800b3a4:	40140000 	.word	0x40140000
 800b3a8:	3fe00000 	.word	0x3fe00000
 800b3ac:	4631      	mov	r1, r6
 800b3ae:	4628      	mov	r0, r5
 800b3b0:	f7f5 f922 	bl	80005f8 <__aeabi_dmul>
 800b3b4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b3b8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b3ba:	4656      	mov	r6, sl
 800b3bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3c0:	f7f5 fbca 	bl	8000b58 <__aeabi_d2iz>
 800b3c4:	4605      	mov	r5, r0
 800b3c6:	f7f5 f8ad 	bl	8000524 <__aeabi_i2d>
 800b3ca:	4602      	mov	r2, r0
 800b3cc:	460b      	mov	r3, r1
 800b3ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3d2:	f7f4 ff59 	bl	8000288 <__aeabi_dsub>
 800b3d6:	3530      	adds	r5, #48	@ 0x30
 800b3d8:	f806 5b01 	strb.w	r5, [r6], #1
 800b3dc:	4602      	mov	r2, r0
 800b3de:	460b      	mov	r3, r1
 800b3e0:	42a6      	cmp	r6, r4
 800b3e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b3e6:	f04f 0200 	mov.w	r2, #0
 800b3ea:	d124      	bne.n	800b436 <_dtoa_r+0x626>
 800b3ec:	4baf      	ldr	r3, [pc, #700]	@ (800b6ac <_dtoa_r+0x89c>)
 800b3ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b3f2:	f7f4 ff4b 	bl	800028c <__adddf3>
 800b3f6:	4602      	mov	r2, r0
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3fe:	f7f5 fb8b 	bl	8000b18 <__aeabi_dcmpgt>
 800b402:	2800      	cmp	r0, #0
 800b404:	d163      	bne.n	800b4ce <_dtoa_r+0x6be>
 800b406:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b40a:	49a8      	ldr	r1, [pc, #672]	@ (800b6ac <_dtoa_r+0x89c>)
 800b40c:	2000      	movs	r0, #0
 800b40e:	f7f4 ff3b 	bl	8000288 <__aeabi_dsub>
 800b412:	4602      	mov	r2, r0
 800b414:	460b      	mov	r3, r1
 800b416:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b41a:	f7f5 fb5f 	bl	8000adc <__aeabi_dcmplt>
 800b41e:	2800      	cmp	r0, #0
 800b420:	f43f af14 	beq.w	800b24c <_dtoa_r+0x43c>
 800b424:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b426:	1e73      	subs	r3, r6, #1
 800b428:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b42a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b42e:	2b30      	cmp	r3, #48	@ 0x30
 800b430:	d0f8      	beq.n	800b424 <_dtoa_r+0x614>
 800b432:	4647      	mov	r7, r8
 800b434:	e03b      	b.n	800b4ae <_dtoa_r+0x69e>
 800b436:	4b9e      	ldr	r3, [pc, #632]	@ (800b6b0 <_dtoa_r+0x8a0>)
 800b438:	f7f5 f8de 	bl	80005f8 <__aeabi_dmul>
 800b43c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b440:	e7bc      	b.n	800b3bc <_dtoa_r+0x5ac>
 800b442:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b446:	4656      	mov	r6, sl
 800b448:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b44c:	4620      	mov	r0, r4
 800b44e:	4629      	mov	r1, r5
 800b450:	f7f5 f9fc 	bl	800084c <__aeabi_ddiv>
 800b454:	f7f5 fb80 	bl	8000b58 <__aeabi_d2iz>
 800b458:	4680      	mov	r8, r0
 800b45a:	f7f5 f863 	bl	8000524 <__aeabi_i2d>
 800b45e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b462:	f7f5 f8c9 	bl	80005f8 <__aeabi_dmul>
 800b466:	4602      	mov	r2, r0
 800b468:	460b      	mov	r3, r1
 800b46a:	4620      	mov	r0, r4
 800b46c:	4629      	mov	r1, r5
 800b46e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b472:	f7f4 ff09 	bl	8000288 <__aeabi_dsub>
 800b476:	f806 4b01 	strb.w	r4, [r6], #1
 800b47a:	9d03      	ldr	r5, [sp, #12]
 800b47c:	eba6 040a 	sub.w	r4, r6, sl
 800b480:	42a5      	cmp	r5, r4
 800b482:	4602      	mov	r2, r0
 800b484:	460b      	mov	r3, r1
 800b486:	d133      	bne.n	800b4f0 <_dtoa_r+0x6e0>
 800b488:	f7f4 ff00 	bl	800028c <__adddf3>
 800b48c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b490:	4604      	mov	r4, r0
 800b492:	460d      	mov	r5, r1
 800b494:	f7f5 fb40 	bl	8000b18 <__aeabi_dcmpgt>
 800b498:	b9c0      	cbnz	r0, 800b4cc <_dtoa_r+0x6bc>
 800b49a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b49e:	4620      	mov	r0, r4
 800b4a0:	4629      	mov	r1, r5
 800b4a2:	f7f5 fb11 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4a6:	b110      	cbz	r0, 800b4ae <_dtoa_r+0x69e>
 800b4a8:	f018 0f01 	tst.w	r8, #1
 800b4ac:	d10e      	bne.n	800b4cc <_dtoa_r+0x6bc>
 800b4ae:	9902      	ldr	r1, [sp, #8]
 800b4b0:	4648      	mov	r0, r9
 800b4b2:	f000 fbbd 	bl	800bc30 <_Bfree>
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	7033      	strb	r3, [r6, #0]
 800b4ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b4bc:	3701      	adds	r7, #1
 800b4be:	601f      	str	r7, [r3, #0]
 800b4c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	f000 824b 	beq.w	800b95e <_dtoa_r+0xb4e>
 800b4c8:	601e      	str	r6, [r3, #0]
 800b4ca:	e248      	b.n	800b95e <_dtoa_r+0xb4e>
 800b4cc:	46b8      	mov	r8, r7
 800b4ce:	4633      	mov	r3, r6
 800b4d0:	461e      	mov	r6, r3
 800b4d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b4d6:	2a39      	cmp	r2, #57	@ 0x39
 800b4d8:	d106      	bne.n	800b4e8 <_dtoa_r+0x6d8>
 800b4da:	459a      	cmp	sl, r3
 800b4dc:	d1f8      	bne.n	800b4d0 <_dtoa_r+0x6c0>
 800b4de:	2230      	movs	r2, #48	@ 0x30
 800b4e0:	f108 0801 	add.w	r8, r8, #1
 800b4e4:	f88a 2000 	strb.w	r2, [sl]
 800b4e8:	781a      	ldrb	r2, [r3, #0]
 800b4ea:	3201      	adds	r2, #1
 800b4ec:	701a      	strb	r2, [r3, #0]
 800b4ee:	e7a0      	b.n	800b432 <_dtoa_r+0x622>
 800b4f0:	4b6f      	ldr	r3, [pc, #444]	@ (800b6b0 <_dtoa_r+0x8a0>)
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	f7f5 f880 	bl	80005f8 <__aeabi_dmul>
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	4604      	mov	r4, r0
 800b4fe:	460d      	mov	r5, r1
 800b500:	f7f5 fae2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b504:	2800      	cmp	r0, #0
 800b506:	d09f      	beq.n	800b448 <_dtoa_r+0x638>
 800b508:	e7d1      	b.n	800b4ae <_dtoa_r+0x69e>
 800b50a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b50c:	2a00      	cmp	r2, #0
 800b50e:	f000 80ea 	beq.w	800b6e6 <_dtoa_r+0x8d6>
 800b512:	9a07      	ldr	r2, [sp, #28]
 800b514:	2a01      	cmp	r2, #1
 800b516:	f300 80cd 	bgt.w	800b6b4 <_dtoa_r+0x8a4>
 800b51a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b51c:	2a00      	cmp	r2, #0
 800b51e:	f000 80c1 	beq.w	800b6a4 <_dtoa_r+0x894>
 800b522:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b526:	9c08      	ldr	r4, [sp, #32]
 800b528:	9e00      	ldr	r6, [sp, #0]
 800b52a:	9a00      	ldr	r2, [sp, #0]
 800b52c:	441a      	add	r2, r3
 800b52e:	9200      	str	r2, [sp, #0]
 800b530:	9a06      	ldr	r2, [sp, #24]
 800b532:	2101      	movs	r1, #1
 800b534:	441a      	add	r2, r3
 800b536:	4648      	mov	r0, r9
 800b538:	9206      	str	r2, [sp, #24]
 800b53a:	f000 fc77 	bl	800be2c <__i2b>
 800b53e:	4605      	mov	r5, r0
 800b540:	b166      	cbz	r6, 800b55c <_dtoa_r+0x74c>
 800b542:	9b06      	ldr	r3, [sp, #24]
 800b544:	2b00      	cmp	r3, #0
 800b546:	dd09      	ble.n	800b55c <_dtoa_r+0x74c>
 800b548:	42b3      	cmp	r3, r6
 800b54a:	9a00      	ldr	r2, [sp, #0]
 800b54c:	bfa8      	it	ge
 800b54e:	4633      	movge	r3, r6
 800b550:	1ad2      	subs	r2, r2, r3
 800b552:	9200      	str	r2, [sp, #0]
 800b554:	9a06      	ldr	r2, [sp, #24]
 800b556:	1af6      	subs	r6, r6, r3
 800b558:	1ad3      	subs	r3, r2, r3
 800b55a:	9306      	str	r3, [sp, #24]
 800b55c:	9b08      	ldr	r3, [sp, #32]
 800b55e:	b30b      	cbz	r3, 800b5a4 <_dtoa_r+0x794>
 800b560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b562:	2b00      	cmp	r3, #0
 800b564:	f000 80c6 	beq.w	800b6f4 <_dtoa_r+0x8e4>
 800b568:	2c00      	cmp	r4, #0
 800b56a:	f000 80c0 	beq.w	800b6ee <_dtoa_r+0x8de>
 800b56e:	4629      	mov	r1, r5
 800b570:	4622      	mov	r2, r4
 800b572:	4648      	mov	r0, r9
 800b574:	f000 fd12 	bl	800bf9c <__pow5mult>
 800b578:	9a02      	ldr	r2, [sp, #8]
 800b57a:	4601      	mov	r1, r0
 800b57c:	4605      	mov	r5, r0
 800b57e:	4648      	mov	r0, r9
 800b580:	f000 fc6a 	bl	800be58 <__multiply>
 800b584:	9902      	ldr	r1, [sp, #8]
 800b586:	4680      	mov	r8, r0
 800b588:	4648      	mov	r0, r9
 800b58a:	f000 fb51 	bl	800bc30 <_Bfree>
 800b58e:	9b08      	ldr	r3, [sp, #32]
 800b590:	1b1b      	subs	r3, r3, r4
 800b592:	9308      	str	r3, [sp, #32]
 800b594:	f000 80b1 	beq.w	800b6fa <_dtoa_r+0x8ea>
 800b598:	9a08      	ldr	r2, [sp, #32]
 800b59a:	4641      	mov	r1, r8
 800b59c:	4648      	mov	r0, r9
 800b59e:	f000 fcfd 	bl	800bf9c <__pow5mult>
 800b5a2:	9002      	str	r0, [sp, #8]
 800b5a4:	2101      	movs	r1, #1
 800b5a6:	4648      	mov	r0, r9
 800b5a8:	f000 fc40 	bl	800be2c <__i2b>
 800b5ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b5ae:	4604      	mov	r4, r0
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	f000 81d8 	beq.w	800b966 <_dtoa_r+0xb56>
 800b5b6:	461a      	mov	r2, r3
 800b5b8:	4601      	mov	r1, r0
 800b5ba:	4648      	mov	r0, r9
 800b5bc:	f000 fcee 	bl	800bf9c <__pow5mult>
 800b5c0:	9b07      	ldr	r3, [sp, #28]
 800b5c2:	2b01      	cmp	r3, #1
 800b5c4:	4604      	mov	r4, r0
 800b5c6:	f300 809f 	bgt.w	800b708 <_dtoa_r+0x8f8>
 800b5ca:	9b04      	ldr	r3, [sp, #16]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	f040 8097 	bne.w	800b700 <_dtoa_r+0x8f0>
 800b5d2:	9b05      	ldr	r3, [sp, #20]
 800b5d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	f040 8093 	bne.w	800b704 <_dtoa_r+0x8f4>
 800b5de:	9b05      	ldr	r3, [sp, #20]
 800b5e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b5e4:	0d1b      	lsrs	r3, r3, #20
 800b5e6:	051b      	lsls	r3, r3, #20
 800b5e8:	b133      	cbz	r3, 800b5f8 <_dtoa_r+0x7e8>
 800b5ea:	9b00      	ldr	r3, [sp, #0]
 800b5ec:	3301      	adds	r3, #1
 800b5ee:	9300      	str	r3, [sp, #0]
 800b5f0:	9b06      	ldr	r3, [sp, #24]
 800b5f2:	3301      	adds	r3, #1
 800b5f4:	9306      	str	r3, [sp, #24]
 800b5f6:	2301      	movs	r3, #1
 800b5f8:	9308      	str	r3, [sp, #32]
 800b5fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	f000 81b8 	beq.w	800b972 <_dtoa_r+0xb62>
 800b602:	6923      	ldr	r3, [r4, #16]
 800b604:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b608:	6918      	ldr	r0, [r3, #16]
 800b60a:	f000 fbc3 	bl	800bd94 <__hi0bits>
 800b60e:	f1c0 0020 	rsb	r0, r0, #32
 800b612:	9b06      	ldr	r3, [sp, #24]
 800b614:	4418      	add	r0, r3
 800b616:	f010 001f 	ands.w	r0, r0, #31
 800b61a:	f000 8082 	beq.w	800b722 <_dtoa_r+0x912>
 800b61e:	f1c0 0320 	rsb	r3, r0, #32
 800b622:	2b04      	cmp	r3, #4
 800b624:	dd73      	ble.n	800b70e <_dtoa_r+0x8fe>
 800b626:	9b00      	ldr	r3, [sp, #0]
 800b628:	f1c0 001c 	rsb	r0, r0, #28
 800b62c:	4403      	add	r3, r0
 800b62e:	9300      	str	r3, [sp, #0]
 800b630:	9b06      	ldr	r3, [sp, #24]
 800b632:	4403      	add	r3, r0
 800b634:	4406      	add	r6, r0
 800b636:	9306      	str	r3, [sp, #24]
 800b638:	9b00      	ldr	r3, [sp, #0]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	dd05      	ble.n	800b64a <_dtoa_r+0x83a>
 800b63e:	9902      	ldr	r1, [sp, #8]
 800b640:	461a      	mov	r2, r3
 800b642:	4648      	mov	r0, r9
 800b644:	f000 fd04 	bl	800c050 <__lshift>
 800b648:	9002      	str	r0, [sp, #8]
 800b64a:	9b06      	ldr	r3, [sp, #24]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	dd05      	ble.n	800b65c <_dtoa_r+0x84c>
 800b650:	4621      	mov	r1, r4
 800b652:	461a      	mov	r2, r3
 800b654:	4648      	mov	r0, r9
 800b656:	f000 fcfb 	bl	800c050 <__lshift>
 800b65a:	4604      	mov	r4, r0
 800b65c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d061      	beq.n	800b726 <_dtoa_r+0x916>
 800b662:	9802      	ldr	r0, [sp, #8]
 800b664:	4621      	mov	r1, r4
 800b666:	f000 fd5f 	bl	800c128 <__mcmp>
 800b66a:	2800      	cmp	r0, #0
 800b66c:	da5b      	bge.n	800b726 <_dtoa_r+0x916>
 800b66e:	2300      	movs	r3, #0
 800b670:	9902      	ldr	r1, [sp, #8]
 800b672:	220a      	movs	r2, #10
 800b674:	4648      	mov	r0, r9
 800b676:	f000 fafd 	bl	800bc74 <__multadd>
 800b67a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b67c:	9002      	str	r0, [sp, #8]
 800b67e:	f107 38ff 	add.w	r8, r7, #4294967295
 800b682:	2b00      	cmp	r3, #0
 800b684:	f000 8177 	beq.w	800b976 <_dtoa_r+0xb66>
 800b688:	4629      	mov	r1, r5
 800b68a:	2300      	movs	r3, #0
 800b68c:	220a      	movs	r2, #10
 800b68e:	4648      	mov	r0, r9
 800b690:	f000 faf0 	bl	800bc74 <__multadd>
 800b694:	f1bb 0f00 	cmp.w	fp, #0
 800b698:	4605      	mov	r5, r0
 800b69a:	dc6f      	bgt.n	800b77c <_dtoa_r+0x96c>
 800b69c:	9b07      	ldr	r3, [sp, #28]
 800b69e:	2b02      	cmp	r3, #2
 800b6a0:	dc49      	bgt.n	800b736 <_dtoa_r+0x926>
 800b6a2:	e06b      	b.n	800b77c <_dtoa_r+0x96c>
 800b6a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b6a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b6aa:	e73c      	b.n	800b526 <_dtoa_r+0x716>
 800b6ac:	3fe00000 	.word	0x3fe00000
 800b6b0:	40240000 	.word	0x40240000
 800b6b4:	9b03      	ldr	r3, [sp, #12]
 800b6b6:	1e5c      	subs	r4, r3, #1
 800b6b8:	9b08      	ldr	r3, [sp, #32]
 800b6ba:	42a3      	cmp	r3, r4
 800b6bc:	db09      	blt.n	800b6d2 <_dtoa_r+0x8c2>
 800b6be:	1b1c      	subs	r4, r3, r4
 800b6c0:	9b03      	ldr	r3, [sp, #12]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	f6bf af30 	bge.w	800b528 <_dtoa_r+0x718>
 800b6c8:	9b00      	ldr	r3, [sp, #0]
 800b6ca:	9a03      	ldr	r2, [sp, #12]
 800b6cc:	1a9e      	subs	r6, r3, r2
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	e72b      	b.n	800b52a <_dtoa_r+0x71a>
 800b6d2:	9b08      	ldr	r3, [sp, #32]
 800b6d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b6d6:	9408      	str	r4, [sp, #32]
 800b6d8:	1ae3      	subs	r3, r4, r3
 800b6da:	441a      	add	r2, r3
 800b6dc:	9e00      	ldr	r6, [sp, #0]
 800b6de:	9b03      	ldr	r3, [sp, #12]
 800b6e0:	920d      	str	r2, [sp, #52]	@ 0x34
 800b6e2:	2400      	movs	r4, #0
 800b6e4:	e721      	b.n	800b52a <_dtoa_r+0x71a>
 800b6e6:	9c08      	ldr	r4, [sp, #32]
 800b6e8:	9e00      	ldr	r6, [sp, #0]
 800b6ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b6ec:	e728      	b.n	800b540 <_dtoa_r+0x730>
 800b6ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b6f2:	e751      	b.n	800b598 <_dtoa_r+0x788>
 800b6f4:	9a08      	ldr	r2, [sp, #32]
 800b6f6:	9902      	ldr	r1, [sp, #8]
 800b6f8:	e750      	b.n	800b59c <_dtoa_r+0x78c>
 800b6fa:	f8cd 8008 	str.w	r8, [sp, #8]
 800b6fe:	e751      	b.n	800b5a4 <_dtoa_r+0x794>
 800b700:	2300      	movs	r3, #0
 800b702:	e779      	b.n	800b5f8 <_dtoa_r+0x7e8>
 800b704:	9b04      	ldr	r3, [sp, #16]
 800b706:	e777      	b.n	800b5f8 <_dtoa_r+0x7e8>
 800b708:	2300      	movs	r3, #0
 800b70a:	9308      	str	r3, [sp, #32]
 800b70c:	e779      	b.n	800b602 <_dtoa_r+0x7f2>
 800b70e:	d093      	beq.n	800b638 <_dtoa_r+0x828>
 800b710:	9a00      	ldr	r2, [sp, #0]
 800b712:	331c      	adds	r3, #28
 800b714:	441a      	add	r2, r3
 800b716:	9200      	str	r2, [sp, #0]
 800b718:	9a06      	ldr	r2, [sp, #24]
 800b71a:	441a      	add	r2, r3
 800b71c:	441e      	add	r6, r3
 800b71e:	9206      	str	r2, [sp, #24]
 800b720:	e78a      	b.n	800b638 <_dtoa_r+0x828>
 800b722:	4603      	mov	r3, r0
 800b724:	e7f4      	b.n	800b710 <_dtoa_r+0x900>
 800b726:	9b03      	ldr	r3, [sp, #12]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	46b8      	mov	r8, r7
 800b72c:	dc20      	bgt.n	800b770 <_dtoa_r+0x960>
 800b72e:	469b      	mov	fp, r3
 800b730:	9b07      	ldr	r3, [sp, #28]
 800b732:	2b02      	cmp	r3, #2
 800b734:	dd1e      	ble.n	800b774 <_dtoa_r+0x964>
 800b736:	f1bb 0f00 	cmp.w	fp, #0
 800b73a:	f47f adb1 	bne.w	800b2a0 <_dtoa_r+0x490>
 800b73e:	4621      	mov	r1, r4
 800b740:	465b      	mov	r3, fp
 800b742:	2205      	movs	r2, #5
 800b744:	4648      	mov	r0, r9
 800b746:	f000 fa95 	bl	800bc74 <__multadd>
 800b74a:	4601      	mov	r1, r0
 800b74c:	4604      	mov	r4, r0
 800b74e:	9802      	ldr	r0, [sp, #8]
 800b750:	f000 fcea 	bl	800c128 <__mcmp>
 800b754:	2800      	cmp	r0, #0
 800b756:	f77f ada3 	ble.w	800b2a0 <_dtoa_r+0x490>
 800b75a:	4656      	mov	r6, sl
 800b75c:	2331      	movs	r3, #49	@ 0x31
 800b75e:	f806 3b01 	strb.w	r3, [r6], #1
 800b762:	f108 0801 	add.w	r8, r8, #1
 800b766:	e59f      	b.n	800b2a8 <_dtoa_r+0x498>
 800b768:	9c03      	ldr	r4, [sp, #12]
 800b76a:	46b8      	mov	r8, r7
 800b76c:	4625      	mov	r5, r4
 800b76e:	e7f4      	b.n	800b75a <_dtoa_r+0x94a>
 800b770:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b776:	2b00      	cmp	r3, #0
 800b778:	f000 8101 	beq.w	800b97e <_dtoa_r+0xb6e>
 800b77c:	2e00      	cmp	r6, #0
 800b77e:	dd05      	ble.n	800b78c <_dtoa_r+0x97c>
 800b780:	4629      	mov	r1, r5
 800b782:	4632      	mov	r2, r6
 800b784:	4648      	mov	r0, r9
 800b786:	f000 fc63 	bl	800c050 <__lshift>
 800b78a:	4605      	mov	r5, r0
 800b78c:	9b08      	ldr	r3, [sp, #32]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d05c      	beq.n	800b84c <_dtoa_r+0xa3c>
 800b792:	6869      	ldr	r1, [r5, #4]
 800b794:	4648      	mov	r0, r9
 800b796:	f000 fa0b 	bl	800bbb0 <_Balloc>
 800b79a:	4606      	mov	r6, r0
 800b79c:	b928      	cbnz	r0, 800b7aa <_dtoa_r+0x99a>
 800b79e:	4b82      	ldr	r3, [pc, #520]	@ (800b9a8 <_dtoa_r+0xb98>)
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b7a6:	f7ff bb4a 	b.w	800ae3e <_dtoa_r+0x2e>
 800b7aa:	692a      	ldr	r2, [r5, #16]
 800b7ac:	3202      	adds	r2, #2
 800b7ae:	0092      	lsls	r2, r2, #2
 800b7b0:	f105 010c 	add.w	r1, r5, #12
 800b7b4:	300c      	adds	r0, #12
 800b7b6:	f7ff fa8c 	bl	800acd2 <memcpy>
 800b7ba:	2201      	movs	r2, #1
 800b7bc:	4631      	mov	r1, r6
 800b7be:	4648      	mov	r0, r9
 800b7c0:	f000 fc46 	bl	800c050 <__lshift>
 800b7c4:	f10a 0301 	add.w	r3, sl, #1
 800b7c8:	9300      	str	r3, [sp, #0]
 800b7ca:	eb0a 030b 	add.w	r3, sl, fp
 800b7ce:	9308      	str	r3, [sp, #32]
 800b7d0:	9b04      	ldr	r3, [sp, #16]
 800b7d2:	f003 0301 	and.w	r3, r3, #1
 800b7d6:	462f      	mov	r7, r5
 800b7d8:	9306      	str	r3, [sp, #24]
 800b7da:	4605      	mov	r5, r0
 800b7dc:	9b00      	ldr	r3, [sp, #0]
 800b7de:	9802      	ldr	r0, [sp, #8]
 800b7e0:	4621      	mov	r1, r4
 800b7e2:	f103 3bff 	add.w	fp, r3, #4294967295
 800b7e6:	f7ff fa89 	bl	800acfc <quorem>
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	3330      	adds	r3, #48	@ 0x30
 800b7ee:	9003      	str	r0, [sp, #12]
 800b7f0:	4639      	mov	r1, r7
 800b7f2:	9802      	ldr	r0, [sp, #8]
 800b7f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7f6:	f000 fc97 	bl	800c128 <__mcmp>
 800b7fa:	462a      	mov	r2, r5
 800b7fc:	9004      	str	r0, [sp, #16]
 800b7fe:	4621      	mov	r1, r4
 800b800:	4648      	mov	r0, r9
 800b802:	f000 fcad 	bl	800c160 <__mdiff>
 800b806:	68c2      	ldr	r2, [r0, #12]
 800b808:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b80a:	4606      	mov	r6, r0
 800b80c:	bb02      	cbnz	r2, 800b850 <_dtoa_r+0xa40>
 800b80e:	4601      	mov	r1, r0
 800b810:	9802      	ldr	r0, [sp, #8]
 800b812:	f000 fc89 	bl	800c128 <__mcmp>
 800b816:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b818:	4602      	mov	r2, r0
 800b81a:	4631      	mov	r1, r6
 800b81c:	4648      	mov	r0, r9
 800b81e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b820:	9309      	str	r3, [sp, #36]	@ 0x24
 800b822:	f000 fa05 	bl	800bc30 <_Bfree>
 800b826:	9b07      	ldr	r3, [sp, #28]
 800b828:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b82a:	9e00      	ldr	r6, [sp, #0]
 800b82c:	ea42 0103 	orr.w	r1, r2, r3
 800b830:	9b06      	ldr	r3, [sp, #24]
 800b832:	4319      	orrs	r1, r3
 800b834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b836:	d10d      	bne.n	800b854 <_dtoa_r+0xa44>
 800b838:	2b39      	cmp	r3, #57	@ 0x39
 800b83a:	d027      	beq.n	800b88c <_dtoa_r+0xa7c>
 800b83c:	9a04      	ldr	r2, [sp, #16]
 800b83e:	2a00      	cmp	r2, #0
 800b840:	dd01      	ble.n	800b846 <_dtoa_r+0xa36>
 800b842:	9b03      	ldr	r3, [sp, #12]
 800b844:	3331      	adds	r3, #49	@ 0x31
 800b846:	f88b 3000 	strb.w	r3, [fp]
 800b84a:	e52e      	b.n	800b2aa <_dtoa_r+0x49a>
 800b84c:	4628      	mov	r0, r5
 800b84e:	e7b9      	b.n	800b7c4 <_dtoa_r+0x9b4>
 800b850:	2201      	movs	r2, #1
 800b852:	e7e2      	b.n	800b81a <_dtoa_r+0xa0a>
 800b854:	9904      	ldr	r1, [sp, #16]
 800b856:	2900      	cmp	r1, #0
 800b858:	db04      	blt.n	800b864 <_dtoa_r+0xa54>
 800b85a:	9807      	ldr	r0, [sp, #28]
 800b85c:	4301      	orrs	r1, r0
 800b85e:	9806      	ldr	r0, [sp, #24]
 800b860:	4301      	orrs	r1, r0
 800b862:	d120      	bne.n	800b8a6 <_dtoa_r+0xa96>
 800b864:	2a00      	cmp	r2, #0
 800b866:	ddee      	ble.n	800b846 <_dtoa_r+0xa36>
 800b868:	9902      	ldr	r1, [sp, #8]
 800b86a:	9300      	str	r3, [sp, #0]
 800b86c:	2201      	movs	r2, #1
 800b86e:	4648      	mov	r0, r9
 800b870:	f000 fbee 	bl	800c050 <__lshift>
 800b874:	4621      	mov	r1, r4
 800b876:	9002      	str	r0, [sp, #8]
 800b878:	f000 fc56 	bl	800c128 <__mcmp>
 800b87c:	2800      	cmp	r0, #0
 800b87e:	9b00      	ldr	r3, [sp, #0]
 800b880:	dc02      	bgt.n	800b888 <_dtoa_r+0xa78>
 800b882:	d1e0      	bne.n	800b846 <_dtoa_r+0xa36>
 800b884:	07da      	lsls	r2, r3, #31
 800b886:	d5de      	bpl.n	800b846 <_dtoa_r+0xa36>
 800b888:	2b39      	cmp	r3, #57	@ 0x39
 800b88a:	d1da      	bne.n	800b842 <_dtoa_r+0xa32>
 800b88c:	2339      	movs	r3, #57	@ 0x39
 800b88e:	f88b 3000 	strb.w	r3, [fp]
 800b892:	4633      	mov	r3, r6
 800b894:	461e      	mov	r6, r3
 800b896:	3b01      	subs	r3, #1
 800b898:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b89c:	2a39      	cmp	r2, #57	@ 0x39
 800b89e:	d04e      	beq.n	800b93e <_dtoa_r+0xb2e>
 800b8a0:	3201      	adds	r2, #1
 800b8a2:	701a      	strb	r2, [r3, #0]
 800b8a4:	e501      	b.n	800b2aa <_dtoa_r+0x49a>
 800b8a6:	2a00      	cmp	r2, #0
 800b8a8:	dd03      	ble.n	800b8b2 <_dtoa_r+0xaa2>
 800b8aa:	2b39      	cmp	r3, #57	@ 0x39
 800b8ac:	d0ee      	beq.n	800b88c <_dtoa_r+0xa7c>
 800b8ae:	3301      	adds	r3, #1
 800b8b0:	e7c9      	b.n	800b846 <_dtoa_r+0xa36>
 800b8b2:	9a00      	ldr	r2, [sp, #0]
 800b8b4:	9908      	ldr	r1, [sp, #32]
 800b8b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b8ba:	428a      	cmp	r2, r1
 800b8bc:	d028      	beq.n	800b910 <_dtoa_r+0xb00>
 800b8be:	9902      	ldr	r1, [sp, #8]
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	220a      	movs	r2, #10
 800b8c4:	4648      	mov	r0, r9
 800b8c6:	f000 f9d5 	bl	800bc74 <__multadd>
 800b8ca:	42af      	cmp	r7, r5
 800b8cc:	9002      	str	r0, [sp, #8]
 800b8ce:	f04f 0300 	mov.w	r3, #0
 800b8d2:	f04f 020a 	mov.w	r2, #10
 800b8d6:	4639      	mov	r1, r7
 800b8d8:	4648      	mov	r0, r9
 800b8da:	d107      	bne.n	800b8ec <_dtoa_r+0xadc>
 800b8dc:	f000 f9ca 	bl	800bc74 <__multadd>
 800b8e0:	4607      	mov	r7, r0
 800b8e2:	4605      	mov	r5, r0
 800b8e4:	9b00      	ldr	r3, [sp, #0]
 800b8e6:	3301      	adds	r3, #1
 800b8e8:	9300      	str	r3, [sp, #0]
 800b8ea:	e777      	b.n	800b7dc <_dtoa_r+0x9cc>
 800b8ec:	f000 f9c2 	bl	800bc74 <__multadd>
 800b8f0:	4629      	mov	r1, r5
 800b8f2:	4607      	mov	r7, r0
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	220a      	movs	r2, #10
 800b8f8:	4648      	mov	r0, r9
 800b8fa:	f000 f9bb 	bl	800bc74 <__multadd>
 800b8fe:	4605      	mov	r5, r0
 800b900:	e7f0      	b.n	800b8e4 <_dtoa_r+0xad4>
 800b902:	f1bb 0f00 	cmp.w	fp, #0
 800b906:	bfcc      	ite	gt
 800b908:	465e      	movgt	r6, fp
 800b90a:	2601      	movle	r6, #1
 800b90c:	4456      	add	r6, sl
 800b90e:	2700      	movs	r7, #0
 800b910:	9902      	ldr	r1, [sp, #8]
 800b912:	9300      	str	r3, [sp, #0]
 800b914:	2201      	movs	r2, #1
 800b916:	4648      	mov	r0, r9
 800b918:	f000 fb9a 	bl	800c050 <__lshift>
 800b91c:	4621      	mov	r1, r4
 800b91e:	9002      	str	r0, [sp, #8]
 800b920:	f000 fc02 	bl	800c128 <__mcmp>
 800b924:	2800      	cmp	r0, #0
 800b926:	dcb4      	bgt.n	800b892 <_dtoa_r+0xa82>
 800b928:	d102      	bne.n	800b930 <_dtoa_r+0xb20>
 800b92a:	9b00      	ldr	r3, [sp, #0]
 800b92c:	07db      	lsls	r3, r3, #31
 800b92e:	d4b0      	bmi.n	800b892 <_dtoa_r+0xa82>
 800b930:	4633      	mov	r3, r6
 800b932:	461e      	mov	r6, r3
 800b934:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b938:	2a30      	cmp	r2, #48	@ 0x30
 800b93a:	d0fa      	beq.n	800b932 <_dtoa_r+0xb22>
 800b93c:	e4b5      	b.n	800b2aa <_dtoa_r+0x49a>
 800b93e:	459a      	cmp	sl, r3
 800b940:	d1a8      	bne.n	800b894 <_dtoa_r+0xa84>
 800b942:	2331      	movs	r3, #49	@ 0x31
 800b944:	f108 0801 	add.w	r8, r8, #1
 800b948:	f88a 3000 	strb.w	r3, [sl]
 800b94c:	e4ad      	b.n	800b2aa <_dtoa_r+0x49a>
 800b94e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b950:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b9ac <_dtoa_r+0xb9c>
 800b954:	b11b      	cbz	r3, 800b95e <_dtoa_r+0xb4e>
 800b956:	f10a 0308 	add.w	r3, sl, #8
 800b95a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b95c:	6013      	str	r3, [r2, #0]
 800b95e:	4650      	mov	r0, sl
 800b960:	b017      	add	sp, #92	@ 0x5c
 800b962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b966:	9b07      	ldr	r3, [sp, #28]
 800b968:	2b01      	cmp	r3, #1
 800b96a:	f77f ae2e 	ble.w	800b5ca <_dtoa_r+0x7ba>
 800b96e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b970:	9308      	str	r3, [sp, #32]
 800b972:	2001      	movs	r0, #1
 800b974:	e64d      	b.n	800b612 <_dtoa_r+0x802>
 800b976:	f1bb 0f00 	cmp.w	fp, #0
 800b97a:	f77f aed9 	ble.w	800b730 <_dtoa_r+0x920>
 800b97e:	4656      	mov	r6, sl
 800b980:	9802      	ldr	r0, [sp, #8]
 800b982:	4621      	mov	r1, r4
 800b984:	f7ff f9ba 	bl	800acfc <quorem>
 800b988:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b98c:	f806 3b01 	strb.w	r3, [r6], #1
 800b990:	eba6 020a 	sub.w	r2, r6, sl
 800b994:	4593      	cmp	fp, r2
 800b996:	ddb4      	ble.n	800b902 <_dtoa_r+0xaf2>
 800b998:	9902      	ldr	r1, [sp, #8]
 800b99a:	2300      	movs	r3, #0
 800b99c:	220a      	movs	r2, #10
 800b99e:	4648      	mov	r0, r9
 800b9a0:	f000 f968 	bl	800bc74 <__multadd>
 800b9a4:	9002      	str	r0, [sp, #8]
 800b9a6:	e7eb      	b.n	800b980 <_dtoa_r+0xb70>
 800b9a8:	0800e725 	.word	0x0800e725
 800b9ac:	0800e6a9 	.word	0x0800e6a9

0800b9b0 <_free_r>:
 800b9b0:	b538      	push	{r3, r4, r5, lr}
 800b9b2:	4605      	mov	r5, r0
 800b9b4:	2900      	cmp	r1, #0
 800b9b6:	d041      	beq.n	800ba3c <_free_r+0x8c>
 800b9b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9bc:	1f0c      	subs	r4, r1, #4
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	bfb8      	it	lt
 800b9c2:	18e4      	addlt	r4, r4, r3
 800b9c4:	f000 f8e8 	bl	800bb98 <__malloc_lock>
 800b9c8:	4a1d      	ldr	r2, [pc, #116]	@ (800ba40 <_free_r+0x90>)
 800b9ca:	6813      	ldr	r3, [r2, #0]
 800b9cc:	b933      	cbnz	r3, 800b9dc <_free_r+0x2c>
 800b9ce:	6063      	str	r3, [r4, #4]
 800b9d0:	6014      	str	r4, [r2, #0]
 800b9d2:	4628      	mov	r0, r5
 800b9d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9d8:	f000 b8e4 	b.w	800bba4 <__malloc_unlock>
 800b9dc:	42a3      	cmp	r3, r4
 800b9de:	d908      	bls.n	800b9f2 <_free_r+0x42>
 800b9e0:	6820      	ldr	r0, [r4, #0]
 800b9e2:	1821      	adds	r1, r4, r0
 800b9e4:	428b      	cmp	r3, r1
 800b9e6:	bf01      	itttt	eq
 800b9e8:	6819      	ldreq	r1, [r3, #0]
 800b9ea:	685b      	ldreq	r3, [r3, #4]
 800b9ec:	1809      	addeq	r1, r1, r0
 800b9ee:	6021      	streq	r1, [r4, #0]
 800b9f0:	e7ed      	b.n	800b9ce <_free_r+0x1e>
 800b9f2:	461a      	mov	r2, r3
 800b9f4:	685b      	ldr	r3, [r3, #4]
 800b9f6:	b10b      	cbz	r3, 800b9fc <_free_r+0x4c>
 800b9f8:	42a3      	cmp	r3, r4
 800b9fa:	d9fa      	bls.n	800b9f2 <_free_r+0x42>
 800b9fc:	6811      	ldr	r1, [r2, #0]
 800b9fe:	1850      	adds	r0, r2, r1
 800ba00:	42a0      	cmp	r0, r4
 800ba02:	d10b      	bne.n	800ba1c <_free_r+0x6c>
 800ba04:	6820      	ldr	r0, [r4, #0]
 800ba06:	4401      	add	r1, r0
 800ba08:	1850      	adds	r0, r2, r1
 800ba0a:	4283      	cmp	r3, r0
 800ba0c:	6011      	str	r1, [r2, #0]
 800ba0e:	d1e0      	bne.n	800b9d2 <_free_r+0x22>
 800ba10:	6818      	ldr	r0, [r3, #0]
 800ba12:	685b      	ldr	r3, [r3, #4]
 800ba14:	6053      	str	r3, [r2, #4]
 800ba16:	4408      	add	r0, r1
 800ba18:	6010      	str	r0, [r2, #0]
 800ba1a:	e7da      	b.n	800b9d2 <_free_r+0x22>
 800ba1c:	d902      	bls.n	800ba24 <_free_r+0x74>
 800ba1e:	230c      	movs	r3, #12
 800ba20:	602b      	str	r3, [r5, #0]
 800ba22:	e7d6      	b.n	800b9d2 <_free_r+0x22>
 800ba24:	6820      	ldr	r0, [r4, #0]
 800ba26:	1821      	adds	r1, r4, r0
 800ba28:	428b      	cmp	r3, r1
 800ba2a:	bf04      	itt	eq
 800ba2c:	6819      	ldreq	r1, [r3, #0]
 800ba2e:	685b      	ldreq	r3, [r3, #4]
 800ba30:	6063      	str	r3, [r4, #4]
 800ba32:	bf04      	itt	eq
 800ba34:	1809      	addeq	r1, r1, r0
 800ba36:	6021      	streq	r1, [r4, #0]
 800ba38:	6054      	str	r4, [r2, #4]
 800ba3a:	e7ca      	b.n	800b9d2 <_free_r+0x22>
 800ba3c:	bd38      	pop	{r3, r4, r5, pc}
 800ba3e:	bf00      	nop
 800ba40:	20004e84 	.word	0x20004e84

0800ba44 <malloc>:
 800ba44:	4b02      	ldr	r3, [pc, #8]	@ (800ba50 <malloc+0xc>)
 800ba46:	4601      	mov	r1, r0
 800ba48:	6818      	ldr	r0, [r3, #0]
 800ba4a:	f000 b825 	b.w	800ba98 <_malloc_r>
 800ba4e:	bf00      	nop
 800ba50:	2000002c 	.word	0x2000002c

0800ba54 <sbrk_aligned>:
 800ba54:	b570      	push	{r4, r5, r6, lr}
 800ba56:	4e0f      	ldr	r6, [pc, #60]	@ (800ba94 <sbrk_aligned+0x40>)
 800ba58:	460c      	mov	r4, r1
 800ba5a:	6831      	ldr	r1, [r6, #0]
 800ba5c:	4605      	mov	r5, r0
 800ba5e:	b911      	cbnz	r1, 800ba66 <sbrk_aligned+0x12>
 800ba60:	f001 ffca 	bl	800d9f8 <_sbrk_r>
 800ba64:	6030      	str	r0, [r6, #0]
 800ba66:	4621      	mov	r1, r4
 800ba68:	4628      	mov	r0, r5
 800ba6a:	f001 ffc5 	bl	800d9f8 <_sbrk_r>
 800ba6e:	1c43      	adds	r3, r0, #1
 800ba70:	d103      	bne.n	800ba7a <sbrk_aligned+0x26>
 800ba72:	f04f 34ff 	mov.w	r4, #4294967295
 800ba76:	4620      	mov	r0, r4
 800ba78:	bd70      	pop	{r4, r5, r6, pc}
 800ba7a:	1cc4      	adds	r4, r0, #3
 800ba7c:	f024 0403 	bic.w	r4, r4, #3
 800ba80:	42a0      	cmp	r0, r4
 800ba82:	d0f8      	beq.n	800ba76 <sbrk_aligned+0x22>
 800ba84:	1a21      	subs	r1, r4, r0
 800ba86:	4628      	mov	r0, r5
 800ba88:	f001 ffb6 	bl	800d9f8 <_sbrk_r>
 800ba8c:	3001      	adds	r0, #1
 800ba8e:	d1f2      	bne.n	800ba76 <sbrk_aligned+0x22>
 800ba90:	e7ef      	b.n	800ba72 <sbrk_aligned+0x1e>
 800ba92:	bf00      	nop
 800ba94:	20004e80 	.word	0x20004e80

0800ba98 <_malloc_r>:
 800ba98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba9c:	1ccd      	adds	r5, r1, #3
 800ba9e:	f025 0503 	bic.w	r5, r5, #3
 800baa2:	3508      	adds	r5, #8
 800baa4:	2d0c      	cmp	r5, #12
 800baa6:	bf38      	it	cc
 800baa8:	250c      	movcc	r5, #12
 800baaa:	2d00      	cmp	r5, #0
 800baac:	4606      	mov	r6, r0
 800baae:	db01      	blt.n	800bab4 <_malloc_r+0x1c>
 800bab0:	42a9      	cmp	r1, r5
 800bab2:	d904      	bls.n	800babe <_malloc_r+0x26>
 800bab4:	230c      	movs	r3, #12
 800bab6:	6033      	str	r3, [r6, #0]
 800bab8:	2000      	movs	r0, #0
 800baba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800babe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bb94 <_malloc_r+0xfc>
 800bac2:	f000 f869 	bl	800bb98 <__malloc_lock>
 800bac6:	f8d8 3000 	ldr.w	r3, [r8]
 800baca:	461c      	mov	r4, r3
 800bacc:	bb44      	cbnz	r4, 800bb20 <_malloc_r+0x88>
 800bace:	4629      	mov	r1, r5
 800bad0:	4630      	mov	r0, r6
 800bad2:	f7ff ffbf 	bl	800ba54 <sbrk_aligned>
 800bad6:	1c43      	adds	r3, r0, #1
 800bad8:	4604      	mov	r4, r0
 800bada:	d158      	bne.n	800bb8e <_malloc_r+0xf6>
 800badc:	f8d8 4000 	ldr.w	r4, [r8]
 800bae0:	4627      	mov	r7, r4
 800bae2:	2f00      	cmp	r7, #0
 800bae4:	d143      	bne.n	800bb6e <_malloc_r+0xd6>
 800bae6:	2c00      	cmp	r4, #0
 800bae8:	d04b      	beq.n	800bb82 <_malloc_r+0xea>
 800baea:	6823      	ldr	r3, [r4, #0]
 800baec:	4639      	mov	r1, r7
 800baee:	4630      	mov	r0, r6
 800baf0:	eb04 0903 	add.w	r9, r4, r3
 800baf4:	f001 ff80 	bl	800d9f8 <_sbrk_r>
 800baf8:	4581      	cmp	r9, r0
 800bafa:	d142      	bne.n	800bb82 <_malloc_r+0xea>
 800bafc:	6821      	ldr	r1, [r4, #0]
 800bafe:	1a6d      	subs	r5, r5, r1
 800bb00:	4629      	mov	r1, r5
 800bb02:	4630      	mov	r0, r6
 800bb04:	f7ff ffa6 	bl	800ba54 <sbrk_aligned>
 800bb08:	3001      	adds	r0, #1
 800bb0a:	d03a      	beq.n	800bb82 <_malloc_r+0xea>
 800bb0c:	6823      	ldr	r3, [r4, #0]
 800bb0e:	442b      	add	r3, r5
 800bb10:	6023      	str	r3, [r4, #0]
 800bb12:	f8d8 3000 	ldr.w	r3, [r8]
 800bb16:	685a      	ldr	r2, [r3, #4]
 800bb18:	bb62      	cbnz	r2, 800bb74 <_malloc_r+0xdc>
 800bb1a:	f8c8 7000 	str.w	r7, [r8]
 800bb1e:	e00f      	b.n	800bb40 <_malloc_r+0xa8>
 800bb20:	6822      	ldr	r2, [r4, #0]
 800bb22:	1b52      	subs	r2, r2, r5
 800bb24:	d420      	bmi.n	800bb68 <_malloc_r+0xd0>
 800bb26:	2a0b      	cmp	r2, #11
 800bb28:	d917      	bls.n	800bb5a <_malloc_r+0xc2>
 800bb2a:	1961      	adds	r1, r4, r5
 800bb2c:	42a3      	cmp	r3, r4
 800bb2e:	6025      	str	r5, [r4, #0]
 800bb30:	bf18      	it	ne
 800bb32:	6059      	strne	r1, [r3, #4]
 800bb34:	6863      	ldr	r3, [r4, #4]
 800bb36:	bf08      	it	eq
 800bb38:	f8c8 1000 	streq.w	r1, [r8]
 800bb3c:	5162      	str	r2, [r4, r5]
 800bb3e:	604b      	str	r3, [r1, #4]
 800bb40:	4630      	mov	r0, r6
 800bb42:	f000 f82f 	bl	800bba4 <__malloc_unlock>
 800bb46:	f104 000b 	add.w	r0, r4, #11
 800bb4a:	1d23      	adds	r3, r4, #4
 800bb4c:	f020 0007 	bic.w	r0, r0, #7
 800bb50:	1ac2      	subs	r2, r0, r3
 800bb52:	bf1c      	itt	ne
 800bb54:	1a1b      	subne	r3, r3, r0
 800bb56:	50a3      	strne	r3, [r4, r2]
 800bb58:	e7af      	b.n	800baba <_malloc_r+0x22>
 800bb5a:	6862      	ldr	r2, [r4, #4]
 800bb5c:	42a3      	cmp	r3, r4
 800bb5e:	bf0c      	ite	eq
 800bb60:	f8c8 2000 	streq.w	r2, [r8]
 800bb64:	605a      	strne	r2, [r3, #4]
 800bb66:	e7eb      	b.n	800bb40 <_malloc_r+0xa8>
 800bb68:	4623      	mov	r3, r4
 800bb6a:	6864      	ldr	r4, [r4, #4]
 800bb6c:	e7ae      	b.n	800bacc <_malloc_r+0x34>
 800bb6e:	463c      	mov	r4, r7
 800bb70:	687f      	ldr	r7, [r7, #4]
 800bb72:	e7b6      	b.n	800bae2 <_malloc_r+0x4a>
 800bb74:	461a      	mov	r2, r3
 800bb76:	685b      	ldr	r3, [r3, #4]
 800bb78:	42a3      	cmp	r3, r4
 800bb7a:	d1fb      	bne.n	800bb74 <_malloc_r+0xdc>
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	6053      	str	r3, [r2, #4]
 800bb80:	e7de      	b.n	800bb40 <_malloc_r+0xa8>
 800bb82:	230c      	movs	r3, #12
 800bb84:	6033      	str	r3, [r6, #0]
 800bb86:	4630      	mov	r0, r6
 800bb88:	f000 f80c 	bl	800bba4 <__malloc_unlock>
 800bb8c:	e794      	b.n	800bab8 <_malloc_r+0x20>
 800bb8e:	6005      	str	r5, [r0, #0]
 800bb90:	e7d6      	b.n	800bb40 <_malloc_r+0xa8>
 800bb92:	bf00      	nop
 800bb94:	20004e84 	.word	0x20004e84

0800bb98 <__malloc_lock>:
 800bb98:	4801      	ldr	r0, [pc, #4]	@ (800bba0 <__malloc_lock+0x8>)
 800bb9a:	f7ff b898 	b.w	800acce <__retarget_lock_acquire_recursive>
 800bb9e:	bf00      	nop
 800bba0:	20004e7c 	.word	0x20004e7c

0800bba4 <__malloc_unlock>:
 800bba4:	4801      	ldr	r0, [pc, #4]	@ (800bbac <__malloc_unlock+0x8>)
 800bba6:	f7ff b893 	b.w	800acd0 <__retarget_lock_release_recursive>
 800bbaa:	bf00      	nop
 800bbac:	20004e7c 	.word	0x20004e7c

0800bbb0 <_Balloc>:
 800bbb0:	b570      	push	{r4, r5, r6, lr}
 800bbb2:	69c6      	ldr	r6, [r0, #28]
 800bbb4:	4604      	mov	r4, r0
 800bbb6:	460d      	mov	r5, r1
 800bbb8:	b976      	cbnz	r6, 800bbd8 <_Balloc+0x28>
 800bbba:	2010      	movs	r0, #16
 800bbbc:	f7ff ff42 	bl	800ba44 <malloc>
 800bbc0:	4602      	mov	r2, r0
 800bbc2:	61e0      	str	r0, [r4, #28]
 800bbc4:	b920      	cbnz	r0, 800bbd0 <_Balloc+0x20>
 800bbc6:	4b18      	ldr	r3, [pc, #96]	@ (800bc28 <_Balloc+0x78>)
 800bbc8:	4818      	ldr	r0, [pc, #96]	@ (800bc2c <_Balloc+0x7c>)
 800bbca:	216b      	movs	r1, #107	@ 0x6b
 800bbcc:	f001 ff2c 	bl	800da28 <__assert_func>
 800bbd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bbd4:	6006      	str	r6, [r0, #0]
 800bbd6:	60c6      	str	r6, [r0, #12]
 800bbd8:	69e6      	ldr	r6, [r4, #28]
 800bbda:	68f3      	ldr	r3, [r6, #12]
 800bbdc:	b183      	cbz	r3, 800bc00 <_Balloc+0x50>
 800bbde:	69e3      	ldr	r3, [r4, #28]
 800bbe0:	68db      	ldr	r3, [r3, #12]
 800bbe2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bbe6:	b9b8      	cbnz	r0, 800bc18 <_Balloc+0x68>
 800bbe8:	2101      	movs	r1, #1
 800bbea:	fa01 f605 	lsl.w	r6, r1, r5
 800bbee:	1d72      	adds	r2, r6, #5
 800bbf0:	0092      	lsls	r2, r2, #2
 800bbf2:	4620      	mov	r0, r4
 800bbf4:	f001 ff36 	bl	800da64 <_calloc_r>
 800bbf8:	b160      	cbz	r0, 800bc14 <_Balloc+0x64>
 800bbfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bbfe:	e00e      	b.n	800bc1e <_Balloc+0x6e>
 800bc00:	2221      	movs	r2, #33	@ 0x21
 800bc02:	2104      	movs	r1, #4
 800bc04:	4620      	mov	r0, r4
 800bc06:	f001 ff2d 	bl	800da64 <_calloc_r>
 800bc0a:	69e3      	ldr	r3, [r4, #28]
 800bc0c:	60f0      	str	r0, [r6, #12]
 800bc0e:	68db      	ldr	r3, [r3, #12]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d1e4      	bne.n	800bbde <_Balloc+0x2e>
 800bc14:	2000      	movs	r0, #0
 800bc16:	bd70      	pop	{r4, r5, r6, pc}
 800bc18:	6802      	ldr	r2, [r0, #0]
 800bc1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bc1e:	2300      	movs	r3, #0
 800bc20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bc24:	e7f7      	b.n	800bc16 <_Balloc+0x66>
 800bc26:	bf00      	nop
 800bc28:	0800e6b6 	.word	0x0800e6b6
 800bc2c:	0800e736 	.word	0x0800e736

0800bc30 <_Bfree>:
 800bc30:	b570      	push	{r4, r5, r6, lr}
 800bc32:	69c6      	ldr	r6, [r0, #28]
 800bc34:	4605      	mov	r5, r0
 800bc36:	460c      	mov	r4, r1
 800bc38:	b976      	cbnz	r6, 800bc58 <_Bfree+0x28>
 800bc3a:	2010      	movs	r0, #16
 800bc3c:	f7ff ff02 	bl	800ba44 <malloc>
 800bc40:	4602      	mov	r2, r0
 800bc42:	61e8      	str	r0, [r5, #28]
 800bc44:	b920      	cbnz	r0, 800bc50 <_Bfree+0x20>
 800bc46:	4b09      	ldr	r3, [pc, #36]	@ (800bc6c <_Bfree+0x3c>)
 800bc48:	4809      	ldr	r0, [pc, #36]	@ (800bc70 <_Bfree+0x40>)
 800bc4a:	218f      	movs	r1, #143	@ 0x8f
 800bc4c:	f001 feec 	bl	800da28 <__assert_func>
 800bc50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc54:	6006      	str	r6, [r0, #0]
 800bc56:	60c6      	str	r6, [r0, #12]
 800bc58:	b13c      	cbz	r4, 800bc6a <_Bfree+0x3a>
 800bc5a:	69eb      	ldr	r3, [r5, #28]
 800bc5c:	6862      	ldr	r2, [r4, #4]
 800bc5e:	68db      	ldr	r3, [r3, #12]
 800bc60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bc64:	6021      	str	r1, [r4, #0]
 800bc66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bc6a:	bd70      	pop	{r4, r5, r6, pc}
 800bc6c:	0800e6b6 	.word	0x0800e6b6
 800bc70:	0800e736 	.word	0x0800e736

0800bc74 <__multadd>:
 800bc74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc78:	690d      	ldr	r5, [r1, #16]
 800bc7a:	4607      	mov	r7, r0
 800bc7c:	460c      	mov	r4, r1
 800bc7e:	461e      	mov	r6, r3
 800bc80:	f101 0c14 	add.w	ip, r1, #20
 800bc84:	2000      	movs	r0, #0
 800bc86:	f8dc 3000 	ldr.w	r3, [ip]
 800bc8a:	b299      	uxth	r1, r3
 800bc8c:	fb02 6101 	mla	r1, r2, r1, r6
 800bc90:	0c1e      	lsrs	r6, r3, #16
 800bc92:	0c0b      	lsrs	r3, r1, #16
 800bc94:	fb02 3306 	mla	r3, r2, r6, r3
 800bc98:	b289      	uxth	r1, r1
 800bc9a:	3001      	adds	r0, #1
 800bc9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bca0:	4285      	cmp	r5, r0
 800bca2:	f84c 1b04 	str.w	r1, [ip], #4
 800bca6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bcaa:	dcec      	bgt.n	800bc86 <__multadd+0x12>
 800bcac:	b30e      	cbz	r6, 800bcf2 <__multadd+0x7e>
 800bcae:	68a3      	ldr	r3, [r4, #8]
 800bcb0:	42ab      	cmp	r3, r5
 800bcb2:	dc19      	bgt.n	800bce8 <__multadd+0x74>
 800bcb4:	6861      	ldr	r1, [r4, #4]
 800bcb6:	4638      	mov	r0, r7
 800bcb8:	3101      	adds	r1, #1
 800bcba:	f7ff ff79 	bl	800bbb0 <_Balloc>
 800bcbe:	4680      	mov	r8, r0
 800bcc0:	b928      	cbnz	r0, 800bcce <__multadd+0x5a>
 800bcc2:	4602      	mov	r2, r0
 800bcc4:	4b0c      	ldr	r3, [pc, #48]	@ (800bcf8 <__multadd+0x84>)
 800bcc6:	480d      	ldr	r0, [pc, #52]	@ (800bcfc <__multadd+0x88>)
 800bcc8:	21ba      	movs	r1, #186	@ 0xba
 800bcca:	f001 fead 	bl	800da28 <__assert_func>
 800bcce:	6922      	ldr	r2, [r4, #16]
 800bcd0:	3202      	adds	r2, #2
 800bcd2:	f104 010c 	add.w	r1, r4, #12
 800bcd6:	0092      	lsls	r2, r2, #2
 800bcd8:	300c      	adds	r0, #12
 800bcda:	f7fe fffa 	bl	800acd2 <memcpy>
 800bcde:	4621      	mov	r1, r4
 800bce0:	4638      	mov	r0, r7
 800bce2:	f7ff ffa5 	bl	800bc30 <_Bfree>
 800bce6:	4644      	mov	r4, r8
 800bce8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bcec:	3501      	adds	r5, #1
 800bcee:	615e      	str	r6, [r3, #20]
 800bcf0:	6125      	str	r5, [r4, #16]
 800bcf2:	4620      	mov	r0, r4
 800bcf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcf8:	0800e725 	.word	0x0800e725
 800bcfc:	0800e736 	.word	0x0800e736

0800bd00 <__s2b>:
 800bd00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd04:	460c      	mov	r4, r1
 800bd06:	4615      	mov	r5, r2
 800bd08:	461f      	mov	r7, r3
 800bd0a:	2209      	movs	r2, #9
 800bd0c:	3308      	adds	r3, #8
 800bd0e:	4606      	mov	r6, r0
 800bd10:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd14:	2100      	movs	r1, #0
 800bd16:	2201      	movs	r2, #1
 800bd18:	429a      	cmp	r2, r3
 800bd1a:	db09      	blt.n	800bd30 <__s2b+0x30>
 800bd1c:	4630      	mov	r0, r6
 800bd1e:	f7ff ff47 	bl	800bbb0 <_Balloc>
 800bd22:	b940      	cbnz	r0, 800bd36 <__s2b+0x36>
 800bd24:	4602      	mov	r2, r0
 800bd26:	4b19      	ldr	r3, [pc, #100]	@ (800bd8c <__s2b+0x8c>)
 800bd28:	4819      	ldr	r0, [pc, #100]	@ (800bd90 <__s2b+0x90>)
 800bd2a:	21d3      	movs	r1, #211	@ 0xd3
 800bd2c:	f001 fe7c 	bl	800da28 <__assert_func>
 800bd30:	0052      	lsls	r2, r2, #1
 800bd32:	3101      	adds	r1, #1
 800bd34:	e7f0      	b.n	800bd18 <__s2b+0x18>
 800bd36:	9b08      	ldr	r3, [sp, #32]
 800bd38:	6143      	str	r3, [r0, #20]
 800bd3a:	2d09      	cmp	r5, #9
 800bd3c:	f04f 0301 	mov.w	r3, #1
 800bd40:	6103      	str	r3, [r0, #16]
 800bd42:	dd16      	ble.n	800bd72 <__s2b+0x72>
 800bd44:	f104 0909 	add.w	r9, r4, #9
 800bd48:	46c8      	mov	r8, r9
 800bd4a:	442c      	add	r4, r5
 800bd4c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bd50:	4601      	mov	r1, r0
 800bd52:	3b30      	subs	r3, #48	@ 0x30
 800bd54:	220a      	movs	r2, #10
 800bd56:	4630      	mov	r0, r6
 800bd58:	f7ff ff8c 	bl	800bc74 <__multadd>
 800bd5c:	45a0      	cmp	r8, r4
 800bd5e:	d1f5      	bne.n	800bd4c <__s2b+0x4c>
 800bd60:	f1a5 0408 	sub.w	r4, r5, #8
 800bd64:	444c      	add	r4, r9
 800bd66:	1b2d      	subs	r5, r5, r4
 800bd68:	1963      	adds	r3, r4, r5
 800bd6a:	42bb      	cmp	r3, r7
 800bd6c:	db04      	blt.n	800bd78 <__s2b+0x78>
 800bd6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd72:	340a      	adds	r4, #10
 800bd74:	2509      	movs	r5, #9
 800bd76:	e7f6      	b.n	800bd66 <__s2b+0x66>
 800bd78:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bd7c:	4601      	mov	r1, r0
 800bd7e:	3b30      	subs	r3, #48	@ 0x30
 800bd80:	220a      	movs	r2, #10
 800bd82:	4630      	mov	r0, r6
 800bd84:	f7ff ff76 	bl	800bc74 <__multadd>
 800bd88:	e7ee      	b.n	800bd68 <__s2b+0x68>
 800bd8a:	bf00      	nop
 800bd8c:	0800e725 	.word	0x0800e725
 800bd90:	0800e736 	.word	0x0800e736

0800bd94 <__hi0bits>:
 800bd94:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bd98:	4603      	mov	r3, r0
 800bd9a:	bf36      	itet	cc
 800bd9c:	0403      	lslcc	r3, r0, #16
 800bd9e:	2000      	movcs	r0, #0
 800bda0:	2010      	movcc	r0, #16
 800bda2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bda6:	bf3c      	itt	cc
 800bda8:	021b      	lslcc	r3, r3, #8
 800bdaa:	3008      	addcc	r0, #8
 800bdac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bdb0:	bf3c      	itt	cc
 800bdb2:	011b      	lslcc	r3, r3, #4
 800bdb4:	3004      	addcc	r0, #4
 800bdb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdba:	bf3c      	itt	cc
 800bdbc:	009b      	lslcc	r3, r3, #2
 800bdbe:	3002      	addcc	r0, #2
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	db05      	blt.n	800bdd0 <__hi0bits+0x3c>
 800bdc4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bdc8:	f100 0001 	add.w	r0, r0, #1
 800bdcc:	bf08      	it	eq
 800bdce:	2020      	moveq	r0, #32
 800bdd0:	4770      	bx	lr

0800bdd2 <__lo0bits>:
 800bdd2:	6803      	ldr	r3, [r0, #0]
 800bdd4:	4602      	mov	r2, r0
 800bdd6:	f013 0007 	ands.w	r0, r3, #7
 800bdda:	d00b      	beq.n	800bdf4 <__lo0bits+0x22>
 800bddc:	07d9      	lsls	r1, r3, #31
 800bdde:	d421      	bmi.n	800be24 <__lo0bits+0x52>
 800bde0:	0798      	lsls	r0, r3, #30
 800bde2:	bf49      	itett	mi
 800bde4:	085b      	lsrmi	r3, r3, #1
 800bde6:	089b      	lsrpl	r3, r3, #2
 800bde8:	2001      	movmi	r0, #1
 800bdea:	6013      	strmi	r3, [r2, #0]
 800bdec:	bf5c      	itt	pl
 800bdee:	6013      	strpl	r3, [r2, #0]
 800bdf0:	2002      	movpl	r0, #2
 800bdf2:	4770      	bx	lr
 800bdf4:	b299      	uxth	r1, r3
 800bdf6:	b909      	cbnz	r1, 800bdfc <__lo0bits+0x2a>
 800bdf8:	0c1b      	lsrs	r3, r3, #16
 800bdfa:	2010      	movs	r0, #16
 800bdfc:	b2d9      	uxtb	r1, r3
 800bdfe:	b909      	cbnz	r1, 800be04 <__lo0bits+0x32>
 800be00:	3008      	adds	r0, #8
 800be02:	0a1b      	lsrs	r3, r3, #8
 800be04:	0719      	lsls	r1, r3, #28
 800be06:	bf04      	itt	eq
 800be08:	091b      	lsreq	r3, r3, #4
 800be0a:	3004      	addeq	r0, #4
 800be0c:	0799      	lsls	r1, r3, #30
 800be0e:	bf04      	itt	eq
 800be10:	089b      	lsreq	r3, r3, #2
 800be12:	3002      	addeq	r0, #2
 800be14:	07d9      	lsls	r1, r3, #31
 800be16:	d403      	bmi.n	800be20 <__lo0bits+0x4e>
 800be18:	085b      	lsrs	r3, r3, #1
 800be1a:	f100 0001 	add.w	r0, r0, #1
 800be1e:	d003      	beq.n	800be28 <__lo0bits+0x56>
 800be20:	6013      	str	r3, [r2, #0]
 800be22:	4770      	bx	lr
 800be24:	2000      	movs	r0, #0
 800be26:	4770      	bx	lr
 800be28:	2020      	movs	r0, #32
 800be2a:	4770      	bx	lr

0800be2c <__i2b>:
 800be2c:	b510      	push	{r4, lr}
 800be2e:	460c      	mov	r4, r1
 800be30:	2101      	movs	r1, #1
 800be32:	f7ff febd 	bl	800bbb0 <_Balloc>
 800be36:	4602      	mov	r2, r0
 800be38:	b928      	cbnz	r0, 800be46 <__i2b+0x1a>
 800be3a:	4b05      	ldr	r3, [pc, #20]	@ (800be50 <__i2b+0x24>)
 800be3c:	4805      	ldr	r0, [pc, #20]	@ (800be54 <__i2b+0x28>)
 800be3e:	f240 1145 	movw	r1, #325	@ 0x145
 800be42:	f001 fdf1 	bl	800da28 <__assert_func>
 800be46:	2301      	movs	r3, #1
 800be48:	6144      	str	r4, [r0, #20]
 800be4a:	6103      	str	r3, [r0, #16]
 800be4c:	bd10      	pop	{r4, pc}
 800be4e:	bf00      	nop
 800be50:	0800e725 	.word	0x0800e725
 800be54:	0800e736 	.word	0x0800e736

0800be58 <__multiply>:
 800be58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be5c:	4617      	mov	r7, r2
 800be5e:	690a      	ldr	r2, [r1, #16]
 800be60:	693b      	ldr	r3, [r7, #16]
 800be62:	429a      	cmp	r2, r3
 800be64:	bfa8      	it	ge
 800be66:	463b      	movge	r3, r7
 800be68:	4689      	mov	r9, r1
 800be6a:	bfa4      	itt	ge
 800be6c:	460f      	movge	r7, r1
 800be6e:	4699      	movge	r9, r3
 800be70:	693d      	ldr	r5, [r7, #16]
 800be72:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800be76:	68bb      	ldr	r3, [r7, #8]
 800be78:	6879      	ldr	r1, [r7, #4]
 800be7a:	eb05 060a 	add.w	r6, r5, sl
 800be7e:	42b3      	cmp	r3, r6
 800be80:	b085      	sub	sp, #20
 800be82:	bfb8      	it	lt
 800be84:	3101      	addlt	r1, #1
 800be86:	f7ff fe93 	bl	800bbb0 <_Balloc>
 800be8a:	b930      	cbnz	r0, 800be9a <__multiply+0x42>
 800be8c:	4602      	mov	r2, r0
 800be8e:	4b41      	ldr	r3, [pc, #260]	@ (800bf94 <__multiply+0x13c>)
 800be90:	4841      	ldr	r0, [pc, #260]	@ (800bf98 <__multiply+0x140>)
 800be92:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800be96:	f001 fdc7 	bl	800da28 <__assert_func>
 800be9a:	f100 0414 	add.w	r4, r0, #20
 800be9e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bea2:	4623      	mov	r3, r4
 800bea4:	2200      	movs	r2, #0
 800bea6:	4573      	cmp	r3, lr
 800bea8:	d320      	bcc.n	800beec <__multiply+0x94>
 800beaa:	f107 0814 	add.w	r8, r7, #20
 800beae:	f109 0114 	add.w	r1, r9, #20
 800beb2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800beb6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800beba:	9302      	str	r3, [sp, #8]
 800bebc:	1beb      	subs	r3, r5, r7
 800bebe:	3b15      	subs	r3, #21
 800bec0:	f023 0303 	bic.w	r3, r3, #3
 800bec4:	3304      	adds	r3, #4
 800bec6:	3715      	adds	r7, #21
 800bec8:	42bd      	cmp	r5, r7
 800beca:	bf38      	it	cc
 800becc:	2304      	movcc	r3, #4
 800bece:	9301      	str	r3, [sp, #4]
 800bed0:	9b02      	ldr	r3, [sp, #8]
 800bed2:	9103      	str	r1, [sp, #12]
 800bed4:	428b      	cmp	r3, r1
 800bed6:	d80c      	bhi.n	800bef2 <__multiply+0x9a>
 800bed8:	2e00      	cmp	r6, #0
 800beda:	dd03      	ble.n	800bee4 <__multiply+0x8c>
 800bedc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d055      	beq.n	800bf90 <__multiply+0x138>
 800bee4:	6106      	str	r6, [r0, #16]
 800bee6:	b005      	add	sp, #20
 800bee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beec:	f843 2b04 	str.w	r2, [r3], #4
 800bef0:	e7d9      	b.n	800bea6 <__multiply+0x4e>
 800bef2:	f8b1 a000 	ldrh.w	sl, [r1]
 800bef6:	f1ba 0f00 	cmp.w	sl, #0
 800befa:	d01f      	beq.n	800bf3c <__multiply+0xe4>
 800befc:	46c4      	mov	ip, r8
 800befe:	46a1      	mov	r9, r4
 800bf00:	2700      	movs	r7, #0
 800bf02:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bf06:	f8d9 3000 	ldr.w	r3, [r9]
 800bf0a:	fa1f fb82 	uxth.w	fp, r2
 800bf0e:	b29b      	uxth	r3, r3
 800bf10:	fb0a 330b 	mla	r3, sl, fp, r3
 800bf14:	443b      	add	r3, r7
 800bf16:	f8d9 7000 	ldr.w	r7, [r9]
 800bf1a:	0c12      	lsrs	r2, r2, #16
 800bf1c:	0c3f      	lsrs	r7, r7, #16
 800bf1e:	fb0a 7202 	mla	r2, sl, r2, r7
 800bf22:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bf26:	b29b      	uxth	r3, r3
 800bf28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf2c:	4565      	cmp	r5, ip
 800bf2e:	f849 3b04 	str.w	r3, [r9], #4
 800bf32:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bf36:	d8e4      	bhi.n	800bf02 <__multiply+0xaa>
 800bf38:	9b01      	ldr	r3, [sp, #4]
 800bf3a:	50e7      	str	r7, [r4, r3]
 800bf3c:	9b03      	ldr	r3, [sp, #12]
 800bf3e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bf42:	3104      	adds	r1, #4
 800bf44:	f1b9 0f00 	cmp.w	r9, #0
 800bf48:	d020      	beq.n	800bf8c <__multiply+0x134>
 800bf4a:	6823      	ldr	r3, [r4, #0]
 800bf4c:	4647      	mov	r7, r8
 800bf4e:	46a4      	mov	ip, r4
 800bf50:	f04f 0a00 	mov.w	sl, #0
 800bf54:	f8b7 b000 	ldrh.w	fp, [r7]
 800bf58:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bf5c:	fb09 220b 	mla	r2, r9, fp, r2
 800bf60:	4452      	add	r2, sl
 800bf62:	b29b      	uxth	r3, r3
 800bf64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf68:	f84c 3b04 	str.w	r3, [ip], #4
 800bf6c:	f857 3b04 	ldr.w	r3, [r7], #4
 800bf70:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf74:	f8bc 3000 	ldrh.w	r3, [ip]
 800bf78:	fb09 330a 	mla	r3, r9, sl, r3
 800bf7c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bf80:	42bd      	cmp	r5, r7
 800bf82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf86:	d8e5      	bhi.n	800bf54 <__multiply+0xfc>
 800bf88:	9a01      	ldr	r2, [sp, #4]
 800bf8a:	50a3      	str	r3, [r4, r2]
 800bf8c:	3404      	adds	r4, #4
 800bf8e:	e79f      	b.n	800bed0 <__multiply+0x78>
 800bf90:	3e01      	subs	r6, #1
 800bf92:	e7a1      	b.n	800bed8 <__multiply+0x80>
 800bf94:	0800e725 	.word	0x0800e725
 800bf98:	0800e736 	.word	0x0800e736

0800bf9c <__pow5mult>:
 800bf9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfa0:	4615      	mov	r5, r2
 800bfa2:	f012 0203 	ands.w	r2, r2, #3
 800bfa6:	4607      	mov	r7, r0
 800bfa8:	460e      	mov	r6, r1
 800bfaa:	d007      	beq.n	800bfbc <__pow5mult+0x20>
 800bfac:	4c25      	ldr	r4, [pc, #148]	@ (800c044 <__pow5mult+0xa8>)
 800bfae:	3a01      	subs	r2, #1
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bfb6:	f7ff fe5d 	bl	800bc74 <__multadd>
 800bfba:	4606      	mov	r6, r0
 800bfbc:	10ad      	asrs	r5, r5, #2
 800bfbe:	d03d      	beq.n	800c03c <__pow5mult+0xa0>
 800bfc0:	69fc      	ldr	r4, [r7, #28]
 800bfc2:	b97c      	cbnz	r4, 800bfe4 <__pow5mult+0x48>
 800bfc4:	2010      	movs	r0, #16
 800bfc6:	f7ff fd3d 	bl	800ba44 <malloc>
 800bfca:	4602      	mov	r2, r0
 800bfcc:	61f8      	str	r0, [r7, #28]
 800bfce:	b928      	cbnz	r0, 800bfdc <__pow5mult+0x40>
 800bfd0:	4b1d      	ldr	r3, [pc, #116]	@ (800c048 <__pow5mult+0xac>)
 800bfd2:	481e      	ldr	r0, [pc, #120]	@ (800c04c <__pow5mult+0xb0>)
 800bfd4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bfd8:	f001 fd26 	bl	800da28 <__assert_func>
 800bfdc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bfe0:	6004      	str	r4, [r0, #0]
 800bfe2:	60c4      	str	r4, [r0, #12]
 800bfe4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bfe8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bfec:	b94c      	cbnz	r4, 800c002 <__pow5mult+0x66>
 800bfee:	f240 2171 	movw	r1, #625	@ 0x271
 800bff2:	4638      	mov	r0, r7
 800bff4:	f7ff ff1a 	bl	800be2c <__i2b>
 800bff8:	2300      	movs	r3, #0
 800bffa:	f8c8 0008 	str.w	r0, [r8, #8]
 800bffe:	4604      	mov	r4, r0
 800c000:	6003      	str	r3, [r0, #0]
 800c002:	f04f 0900 	mov.w	r9, #0
 800c006:	07eb      	lsls	r3, r5, #31
 800c008:	d50a      	bpl.n	800c020 <__pow5mult+0x84>
 800c00a:	4631      	mov	r1, r6
 800c00c:	4622      	mov	r2, r4
 800c00e:	4638      	mov	r0, r7
 800c010:	f7ff ff22 	bl	800be58 <__multiply>
 800c014:	4631      	mov	r1, r6
 800c016:	4680      	mov	r8, r0
 800c018:	4638      	mov	r0, r7
 800c01a:	f7ff fe09 	bl	800bc30 <_Bfree>
 800c01e:	4646      	mov	r6, r8
 800c020:	106d      	asrs	r5, r5, #1
 800c022:	d00b      	beq.n	800c03c <__pow5mult+0xa0>
 800c024:	6820      	ldr	r0, [r4, #0]
 800c026:	b938      	cbnz	r0, 800c038 <__pow5mult+0x9c>
 800c028:	4622      	mov	r2, r4
 800c02a:	4621      	mov	r1, r4
 800c02c:	4638      	mov	r0, r7
 800c02e:	f7ff ff13 	bl	800be58 <__multiply>
 800c032:	6020      	str	r0, [r4, #0]
 800c034:	f8c0 9000 	str.w	r9, [r0]
 800c038:	4604      	mov	r4, r0
 800c03a:	e7e4      	b.n	800c006 <__pow5mult+0x6a>
 800c03c:	4630      	mov	r0, r6
 800c03e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c042:	bf00      	nop
 800c044:	0800e848 	.word	0x0800e848
 800c048:	0800e6b6 	.word	0x0800e6b6
 800c04c:	0800e736 	.word	0x0800e736

0800c050 <__lshift>:
 800c050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c054:	460c      	mov	r4, r1
 800c056:	6849      	ldr	r1, [r1, #4]
 800c058:	6923      	ldr	r3, [r4, #16]
 800c05a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c05e:	68a3      	ldr	r3, [r4, #8]
 800c060:	4607      	mov	r7, r0
 800c062:	4691      	mov	r9, r2
 800c064:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c068:	f108 0601 	add.w	r6, r8, #1
 800c06c:	42b3      	cmp	r3, r6
 800c06e:	db0b      	blt.n	800c088 <__lshift+0x38>
 800c070:	4638      	mov	r0, r7
 800c072:	f7ff fd9d 	bl	800bbb0 <_Balloc>
 800c076:	4605      	mov	r5, r0
 800c078:	b948      	cbnz	r0, 800c08e <__lshift+0x3e>
 800c07a:	4602      	mov	r2, r0
 800c07c:	4b28      	ldr	r3, [pc, #160]	@ (800c120 <__lshift+0xd0>)
 800c07e:	4829      	ldr	r0, [pc, #164]	@ (800c124 <__lshift+0xd4>)
 800c080:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c084:	f001 fcd0 	bl	800da28 <__assert_func>
 800c088:	3101      	adds	r1, #1
 800c08a:	005b      	lsls	r3, r3, #1
 800c08c:	e7ee      	b.n	800c06c <__lshift+0x1c>
 800c08e:	2300      	movs	r3, #0
 800c090:	f100 0114 	add.w	r1, r0, #20
 800c094:	f100 0210 	add.w	r2, r0, #16
 800c098:	4618      	mov	r0, r3
 800c09a:	4553      	cmp	r3, sl
 800c09c:	db33      	blt.n	800c106 <__lshift+0xb6>
 800c09e:	6920      	ldr	r0, [r4, #16]
 800c0a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c0a4:	f104 0314 	add.w	r3, r4, #20
 800c0a8:	f019 091f 	ands.w	r9, r9, #31
 800c0ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c0b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c0b4:	d02b      	beq.n	800c10e <__lshift+0xbe>
 800c0b6:	f1c9 0e20 	rsb	lr, r9, #32
 800c0ba:	468a      	mov	sl, r1
 800c0bc:	2200      	movs	r2, #0
 800c0be:	6818      	ldr	r0, [r3, #0]
 800c0c0:	fa00 f009 	lsl.w	r0, r0, r9
 800c0c4:	4310      	orrs	r0, r2
 800c0c6:	f84a 0b04 	str.w	r0, [sl], #4
 800c0ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0ce:	459c      	cmp	ip, r3
 800c0d0:	fa22 f20e 	lsr.w	r2, r2, lr
 800c0d4:	d8f3      	bhi.n	800c0be <__lshift+0x6e>
 800c0d6:	ebac 0304 	sub.w	r3, ip, r4
 800c0da:	3b15      	subs	r3, #21
 800c0dc:	f023 0303 	bic.w	r3, r3, #3
 800c0e0:	3304      	adds	r3, #4
 800c0e2:	f104 0015 	add.w	r0, r4, #21
 800c0e6:	4560      	cmp	r0, ip
 800c0e8:	bf88      	it	hi
 800c0ea:	2304      	movhi	r3, #4
 800c0ec:	50ca      	str	r2, [r1, r3]
 800c0ee:	b10a      	cbz	r2, 800c0f4 <__lshift+0xa4>
 800c0f0:	f108 0602 	add.w	r6, r8, #2
 800c0f4:	3e01      	subs	r6, #1
 800c0f6:	4638      	mov	r0, r7
 800c0f8:	612e      	str	r6, [r5, #16]
 800c0fa:	4621      	mov	r1, r4
 800c0fc:	f7ff fd98 	bl	800bc30 <_Bfree>
 800c100:	4628      	mov	r0, r5
 800c102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c106:	f842 0f04 	str.w	r0, [r2, #4]!
 800c10a:	3301      	adds	r3, #1
 800c10c:	e7c5      	b.n	800c09a <__lshift+0x4a>
 800c10e:	3904      	subs	r1, #4
 800c110:	f853 2b04 	ldr.w	r2, [r3], #4
 800c114:	f841 2f04 	str.w	r2, [r1, #4]!
 800c118:	459c      	cmp	ip, r3
 800c11a:	d8f9      	bhi.n	800c110 <__lshift+0xc0>
 800c11c:	e7ea      	b.n	800c0f4 <__lshift+0xa4>
 800c11e:	bf00      	nop
 800c120:	0800e725 	.word	0x0800e725
 800c124:	0800e736 	.word	0x0800e736

0800c128 <__mcmp>:
 800c128:	690a      	ldr	r2, [r1, #16]
 800c12a:	4603      	mov	r3, r0
 800c12c:	6900      	ldr	r0, [r0, #16]
 800c12e:	1a80      	subs	r0, r0, r2
 800c130:	b530      	push	{r4, r5, lr}
 800c132:	d10e      	bne.n	800c152 <__mcmp+0x2a>
 800c134:	3314      	adds	r3, #20
 800c136:	3114      	adds	r1, #20
 800c138:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c13c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c140:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c144:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c148:	4295      	cmp	r5, r2
 800c14a:	d003      	beq.n	800c154 <__mcmp+0x2c>
 800c14c:	d205      	bcs.n	800c15a <__mcmp+0x32>
 800c14e:	f04f 30ff 	mov.w	r0, #4294967295
 800c152:	bd30      	pop	{r4, r5, pc}
 800c154:	42a3      	cmp	r3, r4
 800c156:	d3f3      	bcc.n	800c140 <__mcmp+0x18>
 800c158:	e7fb      	b.n	800c152 <__mcmp+0x2a>
 800c15a:	2001      	movs	r0, #1
 800c15c:	e7f9      	b.n	800c152 <__mcmp+0x2a>
	...

0800c160 <__mdiff>:
 800c160:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c164:	4689      	mov	r9, r1
 800c166:	4606      	mov	r6, r0
 800c168:	4611      	mov	r1, r2
 800c16a:	4648      	mov	r0, r9
 800c16c:	4614      	mov	r4, r2
 800c16e:	f7ff ffdb 	bl	800c128 <__mcmp>
 800c172:	1e05      	subs	r5, r0, #0
 800c174:	d112      	bne.n	800c19c <__mdiff+0x3c>
 800c176:	4629      	mov	r1, r5
 800c178:	4630      	mov	r0, r6
 800c17a:	f7ff fd19 	bl	800bbb0 <_Balloc>
 800c17e:	4602      	mov	r2, r0
 800c180:	b928      	cbnz	r0, 800c18e <__mdiff+0x2e>
 800c182:	4b3f      	ldr	r3, [pc, #252]	@ (800c280 <__mdiff+0x120>)
 800c184:	f240 2137 	movw	r1, #567	@ 0x237
 800c188:	483e      	ldr	r0, [pc, #248]	@ (800c284 <__mdiff+0x124>)
 800c18a:	f001 fc4d 	bl	800da28 <__assert_func>
 800c18e:	2301      	movs	r3, #1
 800c190:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c194:	4610      	mov	r0, r2
 800c196:	b003      	add	sp, #12
 800c198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c19c:	bfbc      	itt	lt
 800c19e:	464b      	movlt	r3, r9
 800c1a0:	46a1      	movlt	r9, r4
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c1a8:	bfba      	itte	lt
 800c1aa:	461c      	movlt	r4, r3
 800c1ac:	2501      	movlt	r5, #1
 800c1ae:	2500      	movge	r5, #0
 800c1b0:	f7ff fcfe 	bl	800bbb0 <_Balloc>
 800c1b4:	4602      	mov	r2, r0
 800c1b6:	b918      	cbnz	r0, 800c1c0 <__mdiff+0x60>
 800c1b8:	4b31      	ldr	r3, [pc, #196]	@ (800c280 <__mdiff+0x120>)
 800c1ba:	f240 2145 	movw	r1, #581	@ 0x245
 800c1be:	e7e3      	b.n	800c188 <__mdiff+0x28>
 800c1c0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c1c4:	6926      	ldr	r6, [r4, #16]
 800c1c6:	60c5      	str	r5, [r0, #12]
 800c1c8:	f109 0310 	add.w	r3, r9, #16
 800c1cc:	f109 0514 	add.w	r5, r9, #20
 800c1d0:	f104 0e14 	add.w	lr, r4, #20
 800c1d4:	f100 0b14 	add.w	fp, r0, #20
 800c1d8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c1dc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c1e0:	9301      	str	r3, [sp, #4]
 800c1e2:	46d9      	mov	r9, fp
 800c1e4:	f04f 0c00 	mov.w	ip, #0
 800c1e8:	9b01      	ldr	r3, [sp, #4]
 800c1ea:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c1ee:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c1f2:	9301      	str	r3, [sp, #4]
 800c1f4:	fa1f f38a 	uxth.w	r3, sl
 800c1f8:	4619      	mov	r1, r3
 800c1fa:	b283      	uxth	r3, r0
 800c1fc:	1acb      	subs	r3, r1, r3
 800c1fe:	0c00      	lsrs	r0, r0, #16
 800c200:	4463      	add	r3, ip
 800c202:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c206:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c20a:	b29b      	uxth	r3, r3
 800c20c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c210:	4576      	cmp	r6, lr
 800c212:	f849 3b04 	str.w	r3, [r9], #4
 800c216:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c21a:	d8e5      	bhi.n	800c1e8 <__mdiff+0x88>
 800c21c:	1b33      	subs	r3, r6, r4
 800c21e:	3b15      	subs	r3, #21
 800c220:	f023 0303 	bic.w	r3, r3, #3
 800c224:	3415      	adds	r4, #21
 800c226:	3304      	adds	r3, #4
 800c228:	42a6      	cmp	r6, r4
 800c22a:	bf38      	it	cc
 800c22c:	2304      	movcc	r3, #4
 800c22e:	441d      	add	r5, r3
 800c230:	445b      	add	r3, fp
 800c232:	461e      	mov	r6, r3
 800c234:	462c      	mov	r4, r5
 800c236:	4544      	cmp	r4, r8
 800c238:	d30e      	bcc.n	800c258 <__mdiff+0xf8>
 800c23a:	f108 0103 	add.w	r1, r8, #3
 800c23e:	1b49      	subs	r1, r1, r5
 800c240:	f021 0103 	bic.w	r1, r1, #3
 800c244:	3d03      	subs	r5, #3
 800c246:	45a8      	cmp	r8, r5
 800c248:	bf38      	it	cc
 800c24a:	2100      	movcc	r1, #0
 800c24c:	440b      	add	r3, r1
 800c24e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c252:	b191      	cbz	r1, 800c27a <__mdiff+0x11a>
 800c254:	6117      	str	r7, [r2, #16]
 800c256:	e79d      	b.n	800c194 <__mdiff+0x34>
 800c258:	f854 1b04 	ldr.w	r1, [r4], #4
 800c25c:	46e6      	mov	lr, ip
 800c25e:	0c08      	lsrs	r0, r1, #16
 800c260:	fa1c fc81 	uxtah	ip, ip, r1
 800c264:	4471      	add	r1, lr
 800c266:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c26a:	b289      	uxth	r1, r1
 800c26c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c270:	f846 1b04 	str.w	r1, [r6], #4
 800c274:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c278:	e7dd      	b.n	800c236 <__mdiff+0xd6>
 800c27a:	3f01      	subs	r7, #1
 800c27c:	e7e7      	b.n	800c24e <__mdiff+0xee>
 800c27e:	bf00      	nop
 800c280:	0800e725 	.word	0x0800e725
 800c284:	0800e736 	.word	0x0800e736

0800c288 <__ulp>:
 800c288:	b082      	sub	sp, #8
 800c28a:	ed8d 0b00 	vstr	d0, [sp]
 800c28e:	9a01      	ldr	r2, [sp, #4]
 800c290:	4b0f      	ldr	r3, [pc, #60]	@ (800c2d0 <__ulp+0x48>)
 800c292:	4013      	ands	r3, r2
 800c294:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c298:	2b00      	cmp	r3, #0
 800c29a:	dc08      	bgt.n	800c2ae <__ulp+0x26>
 800c29c:	425b      	negs	r3, r3
 800c29e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c2a2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c2a6:	da04      	bge.n	800c2b2 <__ulp+0x2a>
 800c2a8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c2ac:	4113      	asrs	r3, r2
 800c2ae:	2200      	movs	r2, #0
 800c2b0:	e008      	b.n	800c2c4 <__ulp+0x3c>
 800c2b2:	f1a2 0314 	sub.w	r3, r2, #20
 800c2b6:	2b1e      	cmp	r3, #30
 800c2b8:	bfda      	itte	le
 800c2ba:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c2be:	40da      	lsrle	r2, r3
 800c2c0:	2201      	movgt	r2, #1
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	4619      	mov	r1, r3
 800c2c6:	4610      	mov	r0, r2
 800c2c8:	ec41 0b10 	vmov	d0, r0, r1
 800c2cc:	b002      	add	sp, #8
 800c2ce:	4770      	bx	lr
 800c2d0:	7ff00000 	.word	0x7ff00000

0800c2d4 <__b2d>:
 800c2d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2d8:	6906      	ldr	r6, [r0, #16]
 800c2da:	f100 0814 	add.w	r8, r0, #20
 800c2de:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c2e2:	1f37      	subs	r7, r6, #4
 800c2e4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c2e8:	4610      	mov	r0, r2
 800c2ea:	f7ff fd53 	bl	800bd94 <__hi0bits>
 800c2ee:	f1c0 0320 	rsb	r3, r0, #32
 800c2f2:	280a      	cmp	r0, #10
 800c2f4:	600b      	str	r3, [r1, #0]
 800c2f6:	491b      	ldr	r1, [pc, #108]	@ (800c364 <__b2d+0x90>)
 800c2f8:	dc15      	bgt.n	800c326 <__b2d+0x52>
 800c2fa:	f1c0 0c0b 	rsb	ip, r0, #11
 800c2fe:	fa22 f30c 	lsr.w	r3, r2, ip
 800c302:	45b8      	cmp	r8, r7
 800c304:	ea43 0501 	orr.w	r5, r3, r1
 800c308:	bf34      	ite	cc
 800c30a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c30e:	2300      	movcs	r3, #0
 800c310:	3015      	adds	r0, #21
 800c312:	fa02 f000 	lsl.w	r0, r2, r0
 800c316:	fa23 f30c 	lsr.w	r3, r3, ip
 800c31a:	4303      	orrs	r3, r0
 800c31c:	461c      	mov	r4, r3
 800c31e:	ec45 4b10 	vmov	d0, r4, r5
 800c322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c326:	45b8      	cmp	r8, r7
 800c328:	bf3a      	itte	cc
 800c32a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c32e:	f1a6 0708 	subcc.w	r7, r6, #8
 800c332:	2300      	movcs	r3, #0
 800c334:	380b      	subs	r0, #11
 800c336:	d012      	beq.n	800c35e <__b2d+0x8a>
 800c338:	f1c0 0120 	rsb	r1, r0, #32
 800c33c:	fa23 f401 	lsr.w	r4, r3, r1
 800c340:	4082      	lsls	r2, r0
 800c342:	4322      	orrs	r2, r4
 800c344:	4547      	cmp	r7, r8
 800c346:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c34a:	bf8c      	ite	hi
 800c34c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c350:	2200      	movls	r2, #0
 800c352:	4083      	lsls	r3, r0
 800c354:	40ca      	lsrs	r2, r1
 800c356:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c35a:	4313      	orrs	r3, r2
 800c35c:	e7de      	b.n	800c31c <__b2d+0x48>
 800c35e:	ea42 0501 	orr.w	r5, r2, r1
 800c362:	e7db      	b.n	800c31c <__b2d+0x48>
 800c364:	3ff00000 	.word	0x3ff00000

0800c368 <__d2b>:
 800c368:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c36c:	460f      	mov	r7, r1
 800c36e:	2101      	movs	r1, #1
 800c370:	ec59 8b10 	vmov	r8, r9, d0
 800c374:	4616      	mov	r6, r2
 800c376:	f7ff fc1b 	bl	800bbb0 <_Balloc>
 800c37a:	4604      	mov	r4, r0
 800c37c:	b930      	cbnz	r0, 800c38c <__d2b+0x24>
 800c37e:	4602      	mov	r2, r0
 800c380:	4b23      	ldr	r3, [pc, #140]	@ (800c410 <__d2b+0xa8>)
 800c382:	4824      	ldr	r0, [pc, #144]	@ (800c414 <__d2b+0xac>)
 800c384:	f240 310f 	movw	r1, #783	@ 0x30f
 800c388:	f001 fb4e 	bl	800da28 <__assert_func>
 800c38c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c390:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c394:	b10d      	cbz	r5, 800c39a <__d2b+0x32>
 800c396:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c39a:	9301      	str	r3, [sp, #4]
 800c39c:	f1b8 0300 	subs.w	r3, r8, #0
 800c3a0:	d023      	beq.n	800c3ea <__d2b+0x82>
 800c3a2:	4668      	mov	r0, sp
 800c3a4:	9300      	str	r3, [sp, #0]
 800c3a6:	f7ff fd14 	bl	800bdd2 <__lo0bits>
 800c3aa:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c3ae:	b1d0      	cbz	r0, 800c3e6 <__d2b+0x7e>
 800c3b0:	f1c0 0320 	rsb	r3, r0, #32
 800c3b4:	fa02 f303 	lsl.w	r3, r2, r3
 800c3b8:	430b      	orrs	r3, r1
 800c3ba:	40c2      	lsrs	r2, r0
 800c3bc:	6163      	str	r3, [r4, #20]
 800c3be:	9201      	str	r2, [sp, #4]
 800c3c0:	9b01      	ldr	r3, [sp, #4]
 800c3c2:	61a3      	str	r3, [r4, #24]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	bf0c      	ite	eq
 800c3c8:	2201      	moveq	r2, #1
 800c3ca:	2202      	movne	r2, #2
 800c3cc:	6122      	str	r2, [r4, #16]
 800c3ce:	b1a5      	cbz	r5, 800c3fa <__d2b+0x92>
 800c3d0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c3d4:	4405      	add	r5, r0
 800c3d6:	603d      	str	r5, [r7, #0]
 800c3d8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c3dc:	6030      	str	r0, [r6, #0]
 800c3de:	4620      	mov	r0, r4
 800c3e0:	b003      	add	sp, #12
 800c3e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c3e6:	6161      	str	r1, [r4, #20]
 800c3e8:	e7ea      	b.n	800c3c0 <__d2b+0x58>
 800c3ea:	a801      	add	r0, sp, #4
 800c3ec:	f7ff fcf1 	bl	800bdd2 <__lo0bits>
 800c3f0:	9b01      	ldr	r3, [sp, #4]
 800c3f2:	6163      	str	r3, [r4, #20]
 800c3f4:	3020      	adds	r0, #32
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	e7e8      	b.n	800c3cc <__d2b+0x64>
 800c3fa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c3fe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c402:	6038      	str	r0, [r7, #0]
 800c404:	6918      	ldr	r0, [r3, #16]
 800c406:	f7ff fcc5 	bl	800bd94 <__hi0bits>
 800c40a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c40e:	e7e5      	b.n	800c3dc <__d2b+0x74>
 800c410:	0800e725 	.word	0x0800e725
 800c414:	0800e736 	.word	0x0800e736

0800c418 <__ratio>:
 800c418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c41c:	b085      	sub	sp, #20
 800c41e:	e9cd 1000 	strd	r1, r0, [sp]
 800c422:	a902      	add	r1, sp, #8
 800c424:	f7ff ff56 	bl	800c2d4 <__b2d>
 800c428:	9800      	ldr	r0, [sp, #0]
 800c42a:	a903      	add	r1, sp, #12
 800c42c:	ec55 4b10 	vmov	r4, r5, d0
 800c430:	f7ff ff50 	bl	800c2d4 <__b2d>
 800c434:	9b01      	ldr	r3, [sp, #4]
 800c436:	6919      	ldr	r1, [r3, #16]
 800c438:	9b00      	ldr	r3, [sp, #0]
 800c43a:	691b      	ldr	r3, [r3, #16]
 800c43c:	1ac9      	subs	r1, r1, r3
 800c43e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c442:	1a9b      	subs	r3, r3, r2
 800c444:	ec5b ab10 	vmov	sl, fp, d0
 800c448:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	bfce      	itee	gt
 800c450:	462a      	movgt	r2, r5
 800c452:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c456:	465a      	movle	r2, fp
 800c458:	462f      	mov	r7, r5
 800c45a:	46d9      	mov	r9, fp
 800c45c:	bfcc      	ite	gt
 800c45e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c462:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c466:	464b      	mov	r3, r9
 800c468:	4652      	mov	r2, sl
 800c46a:	4620      	mov	r0, r4
 800c46c:	4639      	mov	r1, r7
 800c46e:	f7f4 f9ed 	bl	800084c <__aeabi_ddiv>
 800c472:	ec41 0b10 	vmov	d0, r0, r1
 800c476:	b005      	add	sp, #20
 800c478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c47c <__copybits>:
 800c47c:	3901      	subs	r1, #1
 800c47e:	b570      	push	{r4, r5, r6, lr}
 800c480:	1149      	asrs	r1, r1, #5
 800c482:	6914      	ldr	r4, [r2, #16]
 800c484:	3101      	adds	r1, #1
 800c486:	f102 0314 	add.w	r3, r2, #20
 800c48a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c48e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c492:	1f05      	subs	r5, r0, #4
 800c494:	42a3      	cmp	r3, r4
 800c496:	d30c      	bcc.n	800c4b2 <__copybits+0x36>
 800c498:	1aa3      	subs	r3, r4, r2
 800c49a:	3b11      	subs	r3, #17
 800c49c:	f023 0303 	bic.w	r3, r3, #3
 800c4a0:	3211      	adds	r2, #17
 800c4a2:	42a2      	cmp	r2, r4
 800c4a4:	bf88      	it	hi
 800c4a6:	2300      	movhi	r3, #0
 800c4a8:	4418      	add	r0, r3
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	4288      	cmp	r0, r1
 800c4ae:	d305      	bcc.n	800c4bc <__copybits+0x40>
 800c4b0:	bd70      	pop	{r4, r5, r6, pc}
 800c4b2:	f853 6b04 	ldr.w	r6, [r3], #4
 800c4b6:	f845 6f04 	str.w	r6, [r5, #4]!
 800c4ba:	e7eb      	b.n	800c494 <__copybits+0x18>
 800c4bc:	f840 3b04 	str.w	r3, [r0], #4
 800c4c0:	e7f4      	b.n	800c4ac <__copybits+0x30>

0800c4c2 <__any_on>:
 800c4c2:	f100 0214 	add.w	r2, r0, #20
 800c4c6:	6900      	ldr	r0, [r0, #16]
 800c4c8:	114b      	asrs	r3, r1, #5
 800c4ca:	4298      	cmp	r0, r3
 800c4cc:	b510      	push	{r4, lr}
 800c4ce:	db11      	blt.n	800c4f4 <__any_on+0x32>
 800c4d0:	dd0a      	ble.n	800c4e8 <__any_on+0x26>
 800c4d2:	f011 011f 	ands.w	r1, r1, #31
 800c4d6:	d007      	beq.n	800c4e8 <__any_on+0x26>
 800c4d8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c4dc:	fa24 f001 	lsr.w	r0, r4, r1
 800c4e0:	fa00 f101 	lsl.w	r1, r0, r1
 800c4e4:	428c      	cmp	r4, r1
 800c4e6:	d10b      	bne.n	800c500 <__any_on+0x3e>
 800c4e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c4ec:	4293      	cmp	r3, r2
 800c4ee:	d803      	bhi.n	800c4f8 <__any_on+0x36>
 800c4f0:	2000      	movs	r0, #0
 800c4f2:	bd10      	pop	{r4, pc}
 800c4f4:	4603      	mov	r3, r0
 800c4f6:	e7f7      	b.n	800c4e8 <__any_on+0x26>
 800c4f8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c4fc:	2900      	cmp	r1, #0
 800c4fe:	d0f5      	beq.n	800c4ec <__any_on+0x2a>
 800c500:	2001      	movs	r0, #1
 800c502:	e7f6      	b.n	800c4f2 <__any_on+0x30>

0800c504 <sulp>:
 800c504:	b570      	push	{r4, r5, r6, lr}
 800c506:	4604      	mov	r4, r0
 800c508:	460d      	mov	r5, r1
 800c50a:	ec45 4b10 	vmov	d0, r4, r5
 800c50e:	4616      	mov	r6, r2
 800c510:	f7ff feba 	bl	800c288 <__ulp>
 800c514:	ec51 0b10 	vmov	r0, r1, d0
 800c518:	b17e      	cbz	r6, 800c53a <sulp+0x36>
 800c51a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c51e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c522:	2b00      	cmp	r3, #0
 800c524:	dd09      	ble.n	800c53a <sulp+0x36>
 800c526:	051b      	lsls	r3, r3, #20
 800c528:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c52c:	2400      	movs	r4, #0
 800c52e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c532:	4622      	mov	r2, r4
 800c534:	462b      	mov	r3, r5
 800c536:	f7f4 f85f 	bl	80005f8 <__aeabi_dmul>
 800c53a:	ec41 0b10 	vmov	d0, r0, r1
 800c53e:	bd70      	pop	{r4, r5, r6, pc}

0800c540 <_strtod_l>:
 800c540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c544:	b09f      	sub	sp, #124	@ 0x7c
 800c546:	460c      	mov	r4, r1
 800c548:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c54a:	2200      	movs	r2, #0
 800c54c:	921a      	str	r2, [sp, #104]	@ 0x68
 800c54e:	9005      	str	r0, [sp, #20]
 800c550:	f04f 0a00 	mov.w	sl, #0
 800c554:	f04f 0b00 	mov.w	fp, #0
 800c558:	460a      	mov	r2, r1
 800c55a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c55c:	7811      	ldrb	r1, [r2, #0]
 800c55e:	292b      	cmp	r1, #43	@ 0x2b
 800c560:	d04a      	beq.n	800c5f8 <_strtod_l+0xb8>
 800c562:	d838      	bhi.n	800c5d6 <_strtod_l+0x96>
 800c564:	290d      	cmp	r1, #13
 800c566:	d832      	bhi.n	800c5ce <_strtod_l+0x8e>
 800c568:	2908      	cmp	r1, #8
 800c56a:	d832      	bhi.n	800c5d2 <_strtod_l+0x92>
 800c56c:	2900      	cmp	r1, #0
 800c56e:	d03b      	beq.n	800c5e8 <_strtod_l+0xa8>
 800c570:	2200      	movs	r2, #0
 800c572:	920e      	str	r2, [sp, #56]	@ 0x38
 800c574:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c576:	782a      	ldrb	r2, [r5, #0]
 800c578:	2a30      	cmp	r2, #48	@ 0x30
 800c57a:	f040 80b2 	bne.w	800c6e2 <_strtod_l+0x1a2>
 800c57e:	786a      	ldrb	r2, [r5, #1]
 800c580:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c584:	2a58      	cmp	r2, #88	@ 0x58
 800c586:	d16e      	bne.n	800c666 <_strtod_l+0x126>
 800c588:	9302      	str	r3, [sp, #8]
 800c58a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c58c:	9301      	str	r3, [sp, #4]
 800c58e:	ab1a      	add	r3, sp, #104	@ 0x68
 800c590:	9300      	str	r3, [sp, #0]
 800c592:	4a8f      	ldr	r2, [pc, #572]	@ (800c7d0 <_strtod_l+0x290>)
 800c594:	9805      	ldr	r0, [sp, #20]
 800c596:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c598:	a919      	add	r1, sp, #100	@ 0x64
 800c59a:	f001 fadf 	bl	800db5c <__gethex>
 800c59e:	f010 060f 	ands.w	r6, r0, #15
 800c5a2:	4604      	mov	r4, r0
 800c5a4:	d005      	beq.n	800c5b2 <_strtod_l+0x72>
 800c5a6:	2e06      	cmp	r6, #6
 800c5a8:	d128      	bne.n	800c5fc <_strtod_l+0xbc>
 800c5aa:	3501      	adds	r5, #1
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	9519      	str	r5, [sp, #100]	@ 0x64
 800c5b0:	930e      	str	r3, [sp, #56]	@ 0x38
 800c5b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	f040 858e 	bne.w	800d0d6 <_strtod_l+0xb96>
 800c5ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5bc:	b1cb      	cbz	r3, 800c5f2 <_strtod_l+0xb2>
 800c5be:	4652      	mov	r2, sl
 800c5c0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c5c4:	ec43 2b10 	vmov	d0, r2, r3
 800c5c8:	b01f      	add	sp, #124	@ 0x7c
 800c5ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5ce:	2920      	cmp	r1, #32
 800c5d0:	d1ce      	bne.n	800c570 <_strtod_l+0x30>
 800c5d2:	3201      	adds	r2, #1
 800c5d4:	e7c1      	b.n	800c55a <_strtod_l+0x1a>
 800c5d6:	292d      	cmp	r1, #45	@ 0x2d
 800c5d8:	d1ca      	bne.n	800c570 <_strtod_l+0x30>
 800c5da:	2101      	movs	r1, #1
 800c5dc:	910e      	str	r1, [sp, #56]	@ 0x38
 800c5de:	1c51      	adds	r1, r2, #1
 800c5e0:	9119      	str	r1, [sp, #100]	@ 0x64
 800c5e2:	7852      	ldrb	r2, [r2, #1]
 800c5e4:	2a00      	cmp	r2, #0
 800c5e6:	d1c5      	bne.n	800c574 <_strtod_l+0x34>
 800c5e8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c5ea:	9419      	str	r4, [sp, #100]	@ 0x64
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	f040 8570 	bne.w	800d0d2 <_strtod_l+0xb92>
 800c5f2:	4652      	mov	r2, sl
 800c5f4:	465b      	mov	r3, fp
 800c5f6:	e7e5      	b.n	800c5c4 <_strtod_l+0x84>
 800c5f8:	2100      	movs	r1, #0
 800c5fa:	e7ef      	b.n	800c5dc <_strtod_l+0x9c>
 800c5fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c5fe:	b13a      	cbz	r2, 800c610 <_strtod_l+0xd0>
 800c600:	2135      	movs	r1, #53	@ 0x35
 800c602:	a81c      	add	r0, sp, #112	@ 0x70
 800c604:	f7ff ff3a 	bl	800c47c <__copybits>
 800c608:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c60a:	9805      	ldr	r0, [sp, #20]
 800c60c:	f7ff fb10 	bl	800bc30 <_Bfree>
 800c610:	3e01      	subs	r6, #1
 800c612:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c614:	2e04      	cmp	r6, #4
 800c616:	d806      	bhi.n	800c626 <_strtod_l+0xe6>
 800c618:	e8df f006 	tbb	[pc, r6]
 800c61c:	201d0314 	.word	0x201d0314
 800c620:	14          	.byte	0x14
 800c621:	00          	.byte	0x00
 800c622:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c626:	05e1      	lsls	r1, r4, #23
 800c628:	bf48      	it	mi
 800c62a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c62e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c632:	0d1b      	lsrs	r3, r3, #20
 800c634:	051b      	lsls	r3, r3, #20
 800c636:	2b00      	cmp	r3, #0
 800c638:	d1bb      	bne.n	800c5b2 <_strtod_l+0x72>
 800c63a:	f7fe fb1d 	bl	800ac78 <__errno>
 800c63e:	2322      	movs	r3, #34	@ 0x22
 800c640:	6003      	str	r3, [r0, #0]
 800c642:	e7b6      	b.n	800c5b2 <_strtod_l+0x72>
 800c644:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c648:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c64c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c650:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c654:	e7e7      	b.n	800c626 <_strtod_l+0xe6>
 800c656:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c7d8 <_strtod_l+0x298>
 800c65a:	e7e4      	b.n	800c626 <_strtod_l+0xe6>
 800c65c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c660:	f04f 3aff 	mov.w	sl, #4294967295
 800c664:	e7df      	b.n	800c626 <_strtod_l+0xe6>
 800c666:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c668:	1c5a      	adds	r2, r3, #1
 800c66a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c66c:	785b      	ldrb	r3, [r3, #1]
 800c66e:	2b30      	cmp	r3, #48	@ 0x30
 800c670:	d0f9      	beq.n	800c666 <_strtod_l+0x126>
 800c672:	2b00      	cmp	r3, #0
 800c674:	d09d      	beq.n	800c5b2 <_strtod_l+0x72>
 800c676:	2301      	movs	r3, #1
 800c678:	2700      	movs	r7, #0
 800c67a:	9308      	str	r3, [sp, #32]
 800c67c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c67e:	930c      	str	r3, [sp, #48]	@ 0x30
 800c680:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c682:	46b9      	mov	r9, r7
 800c684:	220a      	movs	r2, #10
 800c686:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c688:	7805      	ldrb	r5, [r0, #0]
 800c68a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c68e:	b2d9      	uxtb	r1, r3
 800c690:	2909      	cmp	r1, #9
 800c692:	d928      	bls.n	800c6e6 <_strtod_l+0x1a6>
 800c694:	494f      	ldr	r1, [pc, #316]	@ (800c7d4 <_strtod_l+0x294>)
 800c696:	2201      	movs	r2, #1
 800c698:	f001 f97a 	bl	800d990 <strncmp>
 800c69c:	2800      	cmp	r0, #0
 800c69e:	d032      	beq.n	800c706 <_strtod_l+0x1c6>
 800c6a0:	2000      	movs	r0, #0
 800c6a2:	462a      	mov	r2, r5
 800c6a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800c6a6:	464d      	mov	r5, r9
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	2a65      	cmp	r2, #101	@ 0x65
 800c6ac:	d001      	beq.n	800c6b2 <_strtod_l+0x172>
 800c6ae:	2a45      	cmp	r2, #69	@ 0x45
 800c6b0:	d114      	bne.n	800c6dc <_strtod_l+0x19c>
 800c6b2:	b91d      	cbnz	r5, 800c6bc <_strtod_l+0x17c>
 800c6b4:	9a08      	ldr	r2, [sp, #32]
 800c6b6:	4302      	orrs	r2, r0
 800c6b8:	d096      	beq.n	800c5e8 <_strtod_l+0xa8>
 800c6ba:	2500      	movs	r5, #0
 800c6bc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c6be:	1c62      	adds	r2, r4, #1
 800c6c0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c6c2:	7862      	ldrb	r2, [r4, #1]
 800c6c4:	2a2b      	cmp	r2, #43	@ 0x2b
 800c6c6:	d07a      	beq.n	800c7be <_strtod_l+0x27e>
 800c6c8:	2a2d      	cmp	r2, #45	@ 0x2d
 800c6ca:	d07e      	beq.n	800c7ca <_strtod_l+0x28a>
 800c6cc:	f04f 0c00 	mov.w	ip, #0
 800c6d0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c6d4:	2909      	cmp	r1, #9
 800c6d6:	f240 8085 	bls.w	800c7e4 <_strtod_l+0x2a4>
 800c6da:	9419      	str	r4, [sp, #100]	@ 0x64
 800c6dc:	f04f 0800 	mov.w	r8, #0
 800c6e0:	e0a5      	b.n	800c82e <_strtod_l+0x2ee>
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	e7c8      	b.n	800c678 <_strtod_l+0x138>
 800c6e6:	f1b9 0f08 	cmp.w	r9, #8
 800c6ea:	bfd8      	it	le
 800c6ec:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c6ee:	f100 0001 	add.w	r0, r0, #1
 800c6f2:	bfda      	itte	le
 800c6f4:	fb02 3301 	mlale	r3, r2, r1, r3
 800c6f8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c6fa:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c6fe:	f109 0901 	add.w	r9, r9, #1
 800c702:	9019      	str	r0, [sp, #100]	@ 0x64
 800c704:	e7bf      	b.n	800c686 <_strtod_l+0x146>
 800c706:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c708:	1c5a      	adds	r2, r3, #1
 800c70a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c70c:	785a      	ldrb	r2, [r3, #1]
 800c70e:	f1b9 0f00 	cmp.w	r9, #0
 800c712:	d03b      	beq.n	800c78c <_strtod_l+0x24c>
 800c714:	900a      	str	r0, [sp, #40]	@ 0x28
 800c716:	464d      	mov	r5, r9
 800c718:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c71c:	2b09      	cmp	r3, #9
 800c71e:	d912      	bls.n	800c746 <_strtod_l+0x206>
 800c720:	2301      	movs	r3, #1
 800c722:	e7c2      	b.n	800c6aa <_strtod_l+0x16a>
 800c724:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c726:	1c5a      	adds	r2, r3, #1
 800c728:	9219      	str	r2, [sp, #100]	@ 0x64
 800c72a:	785a      	ldrb	r2, [r3, #1]
 800c72c:	3001      	adds	r0, #1
 800c72e:	2a30      	cmp	r2, #48	@ 0x30
 800c730:	d0f8      	beq.n	800c724 <_strtod_l+0x1e4>
 800c732:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c736:	2b08      	cmp	r3, #8
 800c738:	f200 84d2 	bhi.w	800d0e0 <_strtod_l+0xba0>
 800c73c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c73e:	900a      	str	r0, [sp, #40]	@ 0x28
 800c740:	2000      	movs	r0, #0
 800c742:	930c      	str	r3, [sp, #48]	@ 0x30
 800c744:	4605      	mov	r5, r0
 800c746:	3a30      	subs	r2, #48	@ 0x30
 800c748:	f100 0301 	add.w	r3, r0, #1
 800c74c:	d018      	beq.n	800c780 <_strtod_l+0x240>
 800c74e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c750:	4419      	add	r1, r3
 800c752:	910a      	str	r1, [sp, #40]	@ 0x28
 800c754:	462e      	mov	r6, r5
 800c756:	f04f 0e0a 	mov.w	lr, #10
 800c75a:	1c71      	adds	r1, r6, #1
 800c75c:	eba1 0c05 	sub.w	ip, r1, r5
 800c760:	4563      	cmp	r3, ip
 800c762:	dc15      	bgt.n	800c790 <_strtod_l+0x250>
 800c764:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c768:	182b      	adds	r3, r5, r0
 800c76a:	2b08      	cmp	r3, #8
 800c76c:	f105 0501 	add.w	r5, r5, #1
 800c770:	4405      	add	r5, r0
 800c772:	dc1a      	bgt.n	800c7aa <_strtod_l+0x26a>
 800c774:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c776:	230a      	movs	r3, #10
 800c778:	fb03 2301 	mla	r3, r3, r1, r2
 800c77c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c77e:	2300      	movs	r3, #0
 800c780:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c782:	1c51      	adds	r1, r2, #1
 800c784:	9119      	str	r1, [sp, #100]	@ 0x64
 800c786:	7852      	ldrb	r2, [r2, #1]
 800c788:	4618      	mov	r0, r3
 800c78a:	e7c5      	b.n	800c718 <_strtod_l+0x1d8>
 800c78c:	4648      	mov	r0, r9
 800c78e:	e7ce      	b.n	800c72e <_strtod_l+0x1ee>
 800c790:	2e08      	cmp	r6, #8
 800c792:	dc05      	bgt.n	800c7a0 <_strtod_l+0x260>
 800c794:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c796:	fb0e f606 	mul.w	r6, lr, r6
 800c79a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c79c:	460e      	mov	r6, r1
 800c79e:	e7dc      	b.n	800c75a <_strtod_l+0x21a>
 800c7a0:	2910      	cmp	r1, #16
 800c7a2:	bfd8      	it	le
 800c7a4:	fb0e f707 	mulle.w	r7, lr, r7
 800c7a8:	e7f8      	b.n	800c79c <_strtod_l+0x25c>
 800c7aa:	2b0f      	cmp	r3, #15
 800c7ac:	bfdc      	itt	le
 800c7ae:	230a      	movle	r3, #10
 800c7b0:	fb03 2707 	mlale	r7, r3, r7, r2
 800c7b4:	e7e3      	b.n	800c77e <_strtod_l+0x23e>
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7ba:	2301      	movs	r3, #1
 800c7bc:	e77a      	b.n	800c6b4 <_strtod_l+0x174>
 800c7be:	f04f 0c00 	mov.w	ip, #0
 800c7c2:	1ca2      	adds	r2, r4, #2
 800c7c4:	9219      	str	r2, [sp, #100]	@ 0x64
 800c7c6:	78a2      	ldrb	r2, [r4, #2]
 800c7c8:	e782      	b.n	800c6d0 <_strtod_l+0x190>
 800c7ca:	f04f 0c01 	mov.w	ip, #1
 800c7ce:	e7f8      	b.n	800c7c2 <_strtod_l+0x282>
 800c7d0:	0800e95c 	.word	0x0800e95c
 800c7d4:	0800e78f 	.word	0x0800e78f
 800c7d8:	7ff00000 	.word	0x7ff00000
 800c7dc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c7de:	1c51      	adds	r1, r2, #1
 800c7e0:	9119      	str	r1, [sp, #100]	@ 0x64
 800c7e2:	7852      	ldrb	r2, [r2, #1]
 800c7e4:	2a30      	cmp	r2, #48	@ 0x30
 800c7e6:	d0f9      	beq.n	800c7dc <_strtod_l+0x29c>
 800c7e8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c7ec:	2908      	cmp	r1, #8
 800c7ee:	f63f af75 	bhi.w	800c6dc <_strtod_l+0x19c>
 800c7f2:	3a30      	subs	r2, #48	@ 0x30
 800c7f4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c7f8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c7fa:	f04f 080a 	mov.w	r8, #10
 800c7fe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c800:	1c56      	adds	r6, r2, #1
 800c802:	9619      	str	r6, [sp, #100]	@ 0x64
 800c804:	7852      	ldrb	r2, [r2, #1]
 800c806:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c80a:	f1be 0f09 	cmp.w	lr, #9
 800c80e:	d939      	bls.n	800c884 <_strtod_l+0x344>
 800c810:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c812:	1a76      	subs	r6, r6, r1
 800c814:	2e08      	cmp	r6, #8
 800c816:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c81a:	dc03      	bgt.n	800c824 <_strtod_l+0x2e4>
 800c81c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c81e:	4588      	cmp	r8, r1
 800c820:	bfa8      	it	ge
 800c822:	4688      	movge	r8, r1
 800c824:	f1bc 0f00 	cmp.w	ip, #0
 800c828:	d001      	beq.n	800c82e <_strtod_l+0x2ee>
 800c82a:	f1c8 0800 	rsb	r8, r8, #0
 800c82e:	2d00      	cmp	r5, #0
 800c830:	d14e      	bne.n	800c8d0 <_strtod_l+0x390>
 800c832:	9908      	ldr	r1, [sp, #32]
 800c834:	4308      	orrs	r0, r1
 800c836:	f47f aebc 	bne.w	800c5b2 <_strtod_l+0x72>
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	f47f aed4 	bne.w	800c5e8 <_strtod_l+0xa8>
 800c840:	2a69      	cmp	r2, #105	@ 0x69
 800c842:	d028      	beq.n	800c896 <_strtod_l+0x356>
 800c844:	dc25      	bgt.n	800c892 <_strtod_l+0x352>
 800c846:	2a49      	cmp	r2, #73	@ 0x49
 800c848:	d025      	beq.n	800c896 <_strtod_l+0x356>
 800c84a:	2a4e      	cmp	r2, #78	@ 0x4e
 800c84c:	f47f aecc 	bne.w	800c5e8 <_strtod_l+0xa8>
 800c850:	499a      	ldr	r1, [pc, #616]	@ (800cabc <_strtod_l+0x57c>)
 800c852:	a819      	add	r0, sp, #100	@ 0x64
 800c854:	f001 fba4 	bl	800dfa0 <__match>
 800c858:	2800      	cmp	r0, #0
 800c85a:	f43f aec5 	beq.w	800c5e8 <_strtod_l+0xa8>
 800c85e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c860:	781b      	ldrb	r3, [r3, #0]
 800c862:	2b28      	cmp	r3, #40	@ 0x28
 800c864:	d12e      	bne.n	800c8c4 <_strtod_l+0x384>
 800c866:	4996      	ldr	r1, [pc, #600]	@ (800cac0 <_strtod_l+0x580>)
 800c868:	aa1c      	add	r2, sp, #112	@ 0x70
 800c86a:	a819      	add	r0, sp, #100	@ 0x64
 800c86c:	f001 fbac 	bl	800dfc8 <__hexnan>
 800c870:	2805      	cmp	r0, #5
 800c872:	d127      	bne.n	800c8c4 <_strtod_l+0x384>
 800c874:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c876:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c87a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c87e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c882:	e696      	b.n	800c5b2 <_strtod_l+0x72>
 800c884:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c886:	fb08 2101 	mla	r1, r8, r1, r2
 800c88a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c88e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c890:	e7b5      	b.n	800c7fe <_strtod_l+0x2be>
 800c892:	2a6e      	cmp	r2, #110	@ 0x6e
 800c894:	e7da      	b.n	800c84c <_strtod_l+0x30c>
 800c896:	498b      	ldr	r1, [pc, #556]	@ (800cac4 <_strtod_l+0x584>)
 800c898:	a819      	add	r0, sp, #100	@ 0x64
 800c89a:	f001 fb81 	bl	800dfa0 <__match>
 800c89e:	2800      	cmp	r0, #0
 800c8a0:	f43f aea2 	beq.w	800c5e8 <_strtod_l+0xa8>
 800c8a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c8a6:	4988      	ldr	r1, [pc, #544]	@ (800cac8 <_strtod_l+0x588>)
 800c8a8:	3b01      	subs	r3, #1
 800c8aa:	a819      	add	r0, sp, #100	@ 0x64
 800c8ac:	9319      	str	r3, [sp, #100]	@ 0x64
 800c8ae:	f001 fb77 	bl	800dfa0 <__match>
 800c8b2:	b910      	cbnz	r0, 800c8ba <_strtod_l+0x37a>
 800c8b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c8b6:	3301      	adds	r3, #1
 800c8b8:	9319      	str	r3, [sp, #100]	@ 0x64
 800c8ba:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800cad8 <_strtod_l+0x598>
 800c8be:	f04f 0a00 	mov.w	sl, #0
 800c8c2:	e676      	b.n	800c5b2 <_strtod_l+0x72>
 800c8c4:	4881      	ldr	r0, [pc, #516]	@ (800cacc <_strtod_l+0x58c>)
 800c8c6:	f001 f8a7 	bl	800da18 <nan>
 800c8ca:	ec5b ab10 	vmov	sl, fp, d0
 800c8ce:	e670      	b.n	800c5b2 <_strtod_l+0x72>
 800c8d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8d2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c8d4:	eba8 0303 	sub.w	r3, r8, r3
 800c8d8:	f1b9 0f00 	cmp.w	r9, #0
 800c8dc:	bf08      	it	eq
 800c8de:	46a9      	moveq	r9, r5
 800c8e0:	2d10      	cmp	r5, #16
 800c8e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8e4:	462c      	mov	r4, r5
 800c8e6:	bfa8      	it	ge
 800c8e8:	2410      	movge	r4, #16
 800c8ea:	f7f3 fe0b 	bl	8000504 <__aeabi_ui2d>
 800c8ee:	2d09      	cmp	r5, #9
 800c8f0:	4682      	mov	sl, r0
 800c8f2:	468b      	mov	fp, r1
 800c8f4:	dc13      	bgt.n	800c91e <_strtod_l+0x3de>
 800c8f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	f43f ae5a 	beq.w	800c5b2 <_strtod_l+0x72>
 800c8fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c900:	dd78      	ble.n	800c9f4 <_strtod_l+0x4b4>
 800c902:	2b16      	cmp	r3, #22
 800c904:	dc5f      	bgt.n	800c9c6 <_strtod_l+0x486>
 800c906:	4972      	ldr	r1, [pc, #456]	@ (800cad0 <_strtod_l+0x590>)
 800c908:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c90c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c910:	4652      	mov	r2, sl
 800c912:	465b      	mov	r3, fp
 800c914:	f7f3 fe70 	bl	80005f8 <__aeabi_dmul>
 800c918:	4682      	mov	sl, r0
 800c91a:	468b      	mov	fp, r1
 800c91c:	e649      	b.n	800c5b2 <_strtod_l+0x72>
 800c91e:	4b6c      	ldr	r3, [pc, #432]	@ (800cad0 <_strtod_l+0x590>)
 800c920:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c924:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c928:	f7f3 fe66 	bl	80005f8 <__aeabi_dmul>
 800c92c:	4682      	mov	sl, r0
 800c92e:	4638      	mov	r0, r7
 800c930:	468b      	mov	fp, r1
 800c932:	f7f3 fde7 	bl	8000504 <__aeabi_ui2d>
 800c936:	4602      	mov	r2, r0
 800c938:	460b      	mov	r3, r1
 800c93a:	4650      	mov	r0, sl
 800c93c:	4659      	mov	r1, fp
 800c93e:	f7f3 fca5 	bl	800028c <__adddf3>
 800c942:	2d0f      	cmp	r5, #15
 800c944:	4682      	mov	sl, r0
 800c946:	468b      	mov	fp, r1
 800c948:	ddd5      	ble.n	800c8f6 <_strtod_l+0x3b6>
 800c94a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c94c:	1b2c      	subs	r4, r5, r4
 800c94e:	441c      	add	r4, r3
 800c950:	2c00      	cmp	r4, #0
 800c952:	f340 8093 	ble.w	800ca7c <_strtod_l+0x53c>
 800c956:	f014 030f 	ands.w	r3, r4, #15
 800c95a:	d00a      	beq.n	800c972 <_strtod_l+0x432>
 800c95c:	495c      	ldr	r1, [pc, #368]	@ (800cad0 <_strtod_l+0x590>)
 800c95e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c962:	4652      	mov	r2, sl
 800c964:	465b      	mov	r3, fp
 800c966:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c96a:	f7f3 fe45 	bl	80005f8 <__aeabi_dmul>
 800c96e:	4682      	mov	sl, r0
 800c970:	468b      	mov	fp, r1
 800c972:	f034 040f 	bics.w	r4, r4, #15
 800c976:	d073      	beq.n	800ca60 <_strtod_l+0x520>
 800c978:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c97c:	dd49      	ble.n	800ca12 <_strtod_l+0x4d2>
 800c97e:	2400      	movs	r4, #0
 800c980:	46a0      	mov	r8, r4
 800c982:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c984:	46a1      	mov	r9, r4
 800c986:	9a05      	ldr	r2, [sp, #20]
 800c988:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800cad8 <_strtod_l+0x598>
 800c98c:	2322      	movs	r3, #34	@ 0x22
 800c98e:	6013      	str	r3, [r2, #0]
 800c990:	f04f 0a00 	mov.w	sl, #0
 800c994:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c996:	2b00      	cmp	r3, #0
 800c998:	f43f ae0b 	beq.w	800c5b2 <_strtod_l+0x72>
 800c99c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c99e:	9805      	ldr	r0, [sp, #20]
 800c9a0:	f7ff f946 	bl	800bc30 <_Bfree>
 800c9a4:	9805      	ldr	r0, [sp, #20]
 800c9a6:	4649      	mov	r1, r9
 800c9a8:	f7ff f942 	bl	800bc30 <_Bfree>
 800c9ac:	9805      	ldr	r0, [sp, #20]
 800c9ae:	4641      	mov	r1, r8
 800c9b0:	f7ff f93e 	bl	800bc30 <_Bfree>
 800c9b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c9b6:	9805      	ldr	r0, [sp, #20]
 800c9b8:	f7ff f93a 	bl	800bc30 <_Bfree>
 800c9bc:	9805      	ldr	r0, [sp, #20]
 800c9be:	4621      	mov	r1, r4
 800c9c0:	f7ff f936 	bl	800bc30 <_Bfree>
 800c9c4:	e5f5      	b.n	800c5b2 <_strtod_l+0x72>
 800c9c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c9c8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c9cc:	4293      	cmp	r3, r2
 800c9ce:	dbbc      	blt.n	800c94a <_strtod_l+0x40a>
 800c9d0:	4c3f      	ldr	r4, [pc, #252]	@ (800cad0 <_strtod_l+0x590>)
 800c9d2:	f1c5 050f 	rsb	r5, r5, #15
 800c9d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c9da:	4652      	mov	r2, sl
 800c9dc:	465b      	mov	r3, fp
 800c9de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9e2:	f7f3 fe09 	bl	80005f8 <__aeabi_dmul>
 800c9e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9e8:	1b5d      	subs	r5, r3, r5
 800c9ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c9ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c9f2:	e78f      	b.n	800c914 <_strtod_l+0x3d4>
 800c9f4:	3316      	adds	r3, #22
 800c9f6:	dba8      	blt.n	800c94a <_strtod_l+0x40a>
 800c9f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9fa:	eba3 0808 	sub.w	r8, r3, r8
 800c9fe:	4b34      	ldr	r3, [pc, #208]	@ (800cad0 <_strtod_l+0x590>)
 800ca00:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ca04:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ca08:	4650      	mov	r0, sl
 800ca0a:	4659      	mov	r1, fp
 800ca0c:	f7f3 ff1e 	bl	800084c <__aeabi_ddiv>
 800ca10:	e782      	b.n	800c918 <_strtod_l+0x3d8>
 800ca12:	2300      	movs	r3, #0
 800ca14:	4f2f      	ldr	r7, [pc, #188]	@ (800cad4 <_strtod_l+0x594>)
 800ca16:	1124      	asrs	r4, r4, #4
 800ca18:	4650      	mov	r0, sl
 800ca1a:	4659      	mov	r1, fp
 800ca1c:	461e      	mov	r6, r3
 800ca1e:	2c01      	cmp	r4, #1
 800ca20:	dc21      	bgt.n	800ca66 <_strtod_l+0x526>
 800ca22:	b10b      	cbz	r3, 800ca28 <_strtod_l+0x4e8>
 800ca24:	4682      	mov	sl, r0
 800ca26:	468b      	mov	fp, r1
 800ca28:	492a      	ldr	r1, [pc, #168]	@ (800cad4 <_strtod_l+0x594>)
 800ca2a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ca2e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ca32:	4652      	mov	r2, sl
 800ca34:	465b      	mov	r3, fp
 800ca36:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca3a:	f7f3 fddd 	bl	80005f8 <__aeabi_dmul>
 800ca3e:	4b26      	ldr	r3, [pc, #152]	@ (800cad8 <_strtod_l+0x598>)
 800ca40:	460a      	mov	r2, r1
 800ca42:	400b      	ands	r3, r1
 800ca44:	4925      	ldr	r1, [pc, #148]	@ (800cadc <_strtod_l+0x59c>)
 800ca46:	428b      	cmp	r3, r1
 800ca48:	4682      	mov	sl, r0
 800ca4a:	d898      	bhi.n	800c97e <_strtod_l+0x43e>
 800ca4c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ca50:	428b      	cmp	r3, r1
 800ca52:	bf86      	itte	hi
 800ca54:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800cae0 <_strtod_l+0x5a0>
 800ca58:	f04f 3aff 	movhi.w	sl, #4294967295
 800ca5c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ca60:	2300      	movs	r3, #0
 800ca62:	9308      	str	r3, [sp, #32]
 800ca64:	e076      	b.n	800cb54 <_strtod_l+0x614>
 800ca66:	07e2      	lsls	r2, r4, #31
 800ca68:	d504      	bpl.n	800ca74 <_strtod_l+0x534>
 800ca6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca6e:	f7f3 fdc3 	bl	80005f8 <__aeabi_dmul>
 800ca72:	2301      	movs	r3, #1
 800ca74:	3601      	adds	r6, #1
 800ca76:	1064      	asrs	r4, r4, #1
 800ca78:	3708      	adds	r7, #8
 800ca7a:	e7d0      	b.n	800ca1e <_strtod_l+0x4de>
 800ca7c:	d0f0      	beq.n	800ca60 <_strtod_l+0x520>
 800ca7e:	4264      	negs	r4, r4
 800ca80:	f014 020f 	ands.w	r2, r4, #15
 800ca84:	d00a      	beq.n	800ca9c <_strtod_l+0x55c>
 800ca86:	4b12      	ldr	r3, [pc, #72]	@ (800cad0 <_strtod_l+0x590>)
 800ca88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca8c:	4650      	mov	r0, sl
 800ca8e:	4659      	mov	r1, fp
 800ca90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca94:	f7f3 feda 	bl	800084c <__aeabi_ddiv>
 800ca98:	4682      	mov	sl, r0
 800ca9a:	468b      	mov	fp, r1
 800ca9c:	1124      	asrs	r4, r4, #4
 800ca9e:	d0df      	beq.n	800ca60 <_strtod_l+0x520>
 800caa0:	2c1f      	cmp	r4, #31
 800caa2:	dd1f      	ble.n	800cae4 <_strtod_l+0x5a4>
 800caa4:	2400      	movs	r4, #0
 800caa6:	46a0      	mov	r8, r4
 800caa8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800caaa:	46a1      	mov	r9, r4
 800caac:	9a05      	ldr	r2, [sp, #20]
 800caae:	2322      	movs	r3, #34	@ 0x22
 800cab0:	f04f 0a00 	mov.w	sl, #0
 800cab4:	f04f 0b00 	mov.w	fp, #0
 800cab8:	6013      	str	r3, [r2, #0]
 800caba:	e76b      	b.n	800c994 <_strtod_l+0x454>
 800cabc:	0800e67d 	.word	0x0800e67d
 800cac0:	0800e948 	.word	0x0800e948
 800cac4:	0800e675 	.word	0x0800e675
 800cac8:	0800e6ac 	.word	0x0800e6ac
 800cacc:	0800e7e5 	.word	0x0800e7e5
 800cad0:	0800e880 	.word	0x0800e880
 800cad4:	0800e858 	.word	0x0800e858
 800cad8:	7ff00000 	.word	0x7ff00000
 800cadc:	7ca00000 	.word	0x7ca00000
 800cae0:	7fefffff 	.word	0x7fefffff
 800cae4:	f014 0310 	ands.w	r3, r4, #16
 800cae8:	bf18      	it	ne
 800caea:	236a      	movne	r3, #106	@ 0x6a
 800caec:	4ea9      	ldr	r6, [pc, #676]	@ (800cd94 <_strtod_l+0x854>)
 800caee:	9308      	str	r3, [sp, #32]
 800caf0:	4650      	mov	r0, sl
 800caf2:	4659      	mov	r1, fp
 800caf4:	2300      	movs	r3, #0
 800caf6:	07e7      	lsls	r7, r4, #31
 800caf8:	d504      	bpl.n	800cb04 <_strtod_l+0x5c4>
 800cafa:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cafe:	f7f3 fd7b 	bl	80005f8 <__aeabi_dmul>
 800cb02:	2301      	movs	r3, #1
 800cb04:	1064      	asrs	r4, r4, #1
 800cb06:	f106 0608 	add.w	r6, r6, #8
 800cb0a:	d1f4      	bne.n	800caf6 <_strtod_l+0x5b6>
 800cb0c:	b10b      	cbz	r3, 800cb12 <_strtod_l+0x5d2>
 800cb0e:	4682      	mov	sl, r0
 800cb10:	468b      	mov	fp, r1
 800cb12:	9b08      	ldr	r3, [sp, #32]
 800cb14:	b1b3      	cbz	r3, 800cb44 <_strtod_l+0x604>
 800cb16:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cb1a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	4659      	mov	r1, fp
 800cb22:	dd0f      	ble.n	800cb44 <_strtod_l+0x604>
 800cb24:	2b1f      	cmp	r3, #31
 800cb26:	dd56      	ble.n	800cbd6 <_strtod_l+0x696>
 800cb28:	2b34      	cmp	r3, #52	@ 0x34
 800cb2a:	bfde      	ittt	le
 800cb2c:	f04f 33ff 	movle.w	r3, #4294967295
 800cb30:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cb34:	4093      	lslle	r3, r2
 800cb36:	f04f 0a00 	mov.w	sl, #0
 800cb3a:	bfcc      	ite	gt
 800cb3c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cb40:	ea03 0b01 	andle.w	fp, r3, r1
 800cb44:	2200      	movs	r2, #0
 800cb46:	2300      	movs	r3, #0
 800cb48:	4650      	mov	r0, sl
 800cb4a:	4659      	mov	r1, fp
 800cb4c:	f7f3 ffbc 	bl	8000ac8 <__aeabi_dcmpeq>
 800cb50:	2800      	cmp	r0, #0
 800cb52:	d1a7      	bne.n	800caa4 <_strtod_l+0x564>
 800cb54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb56:	9300      	str	r3, [sp, #0]
 800cb58:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cb5a:	9805      	ldr	r0, [sp, #20]
 800cb5c:	462b      	mov	r3, r5
 800cb5e:	464a      	mov	r2, r9
 800cb60:	f7ff f8ce 	bl	800bd00 <__s2b>
 800cb64:	900b      	str	r0, [sp, #44]	@ 0x2c
 800cb66:	2800      	cmp	r0, #0
 800cb68:	f43f af09 	beq.w	800c97e <_strtod_l+0x43e>
 800cb6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb70:	2a00      	cmp	r2, #0
 800cb72:	eba3 0308 	sub.w	r3, r3, r8
 800cb76:	bfa8      	it	ge
 800cb78:	2300      	movge	r3, #0
 800cb7a:	9312      	str	r3, [sp, #72]	@ 0x48
 800cb7c:	2400      	movs	r4, #0
 800cb7e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cb82:	9316      	str	r3, [sp, #88]	@ 0x58
 800cb84:	46a0      	mov	r8, r4
 800cb86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb88:	9805      	ldr	r0, [sp, #20]
 800cb8a:	6859      	ldr	r1, [r3, #4]
 800cb8c:	f7ff f810 	bl	800bbb0 <_Balloc>
 800cb90:	4681      	mov	r9, r0
 800cb92:	2800      	cmp	r0, #0
 800cb94:	f43f aef7 	beq.w	800c986 <_strtod_l+0x446>
 800cb98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb9a:	691a      	ldr	r2, [r3, #16]
 800cb9c:	3202      	adds	r2, #2
 800cb9e:	f103 010c 	add.w	r1, r3, #12
 800cba2:	0092      	lsls	r2, r2, #2
 800cba4:	300c      	adds	r0, #12
 800cba6:	f7fe f894 	bl	800acd2 <memcpy>
 800cbaa:	ec4b ab10 	vmov	d0, sl, fp
 800cbae:	9805      	ldr	r0, [sp, #20]
 800cbb0:	aa1c      	add	r2, sp, #112	@ 0x70
 800cbb2:	a91b      	add	r1, sp, #108	@ 0x6c
 800cbb4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cbb8:	f7ff fbd6 	bl	800c368 <__d2b>
 800cbbc:	901a      	str	r0, [sp, #104]	@ 0x68
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	f43f aee1 	beq.w	800c986 <_strtod_l+0x446>
 800cbc4:	9805      	ldr	r0, [sp, #20]
 800cbc6:	2101      	movs	r1, #1
 800cbc8:	f7ff f930 	bl	800be2c <__i2b>
 800cbcc:	4680      	mov	r8, r0
 800cbce:	b948      	cbnz	r0, 800cbe4 <_strtod_l+0x6a4>
 800cbd0:	f04f 0800 	mov.w	r8, #0
 800cbd4:	e6d7      	b.n	800c986 <_strtod_l+0x446>
 800cbd6:	f04f 32ff 	mov.w	r2, #4294967295
 800cbda:	fa02 f303 	lsl.w	r3, r2, r3
 800cbde:	ea03 0a0a 	and.w	sl, r3, sl
 800cbe2:	e7af      	b.n	800cb44 <_strtod_l+0x604>
 800cbe4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cbe6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cbe8:	2d00      	cmp	r5, #0
 800cbea:	bfab      	itete	ge
 800cbec:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cbee:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cbf0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cbf2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cbf4:	bfac      	ite	ge
 800cbf6:	18ef      	addge	r7, r5, r3
 800cbf8:	1b5e      	sublt	r6, r3, r5
 800cbfa:	9b08      	ldr	r3, [sp, #32]
 800cbfc:	1aed      	subs	r5, r5, r3
 800cbfe:	4415      	add	r5, r2
 800cc00:	4b65      	ldr	r3, [pc, #404]	@ (800cd98 <_strtod_l+0x858>)
 800cc02:	3d01      	subs	r5, #1
 800cc04:	429d      	cmp	r5, r3
 800cc06:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cc0a:	da50      	bge.n	800ccae <_strtod_l+0x76e>
 800cc0c:	1b5b      	subs	r3, r3, r5
 800cc0e:	2b1f      	cmp	r3, #31
 800cc10:	eba2 0203 	sub.w	r2, r2, r3
 800cc14:	f04f 0101 	mov.w	r1, #1
 800cc18:	dc3d      	bgt.n	800cc96 <_strtod_l+0x756>
 800cc1a:	fa01 f303 	lsl.w	r3, r1, r3
 800cc1e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cc20:	2300      	movs	r3, #0
 800cc22:	9310      	str	r3, [sp, #64]	@ 0x40
 800cc24:	18bd      	adds	r5, r7, r2
 800cc26:	9b08      	ldr	r3, [sp, #32]
 800cc28:	42af      	cmp	r7, r5
 800cc2a:	4416      	add	r6, r2
 800cc2c:	441e      	add	r6, r3
 800cc2e:	463b      	mov	r3, r7
 800cc30:	bfa8      	it	ge
 800cc32:	462b      	movge	r3, r5
 800cc34:	42b3      	cmp	r3, r6
 800cc36:	bfa8      	it	ge
 800cc38:	4633      	movge	r3, r6
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	bfc2      	ittt	gt
 800cc3e:	1aed      	subgt	r5, r5, r3
 800cc40:	1af6      	subgt	r6, r6, r3
 800cc42:	1aff      	subgt	r7, r7, r3
 800cc44:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	dd16      	ble.n	800cc78 <_strtod_l+0x738>
 800cc4a:	4641      	mov	r1, r8
 800cc4c:	9805      	ldr	r0, [sp, #20]
 800cc4e:	461a      	mov	r2, r3
 800cc50:	f7ff f9a4 	bl	800bf9c <__pow5mult>
 800cc54:	4680      	mov	r8, r0
 800cc56:	2800      	cmp	r0, #0
 800cc58:	d0ba      	beq.n	800cbd0 <_strtod_l+0x690>
 800cc5a:	4601      	mov	r1, r0
 800cc5c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cc5e:	9805      	ldr	r0, [sp, #20]
 800cc60:	f7ff f8fa 	bl	800be58 <__multiply>
 800cc64:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc66:	2800      	cmp	r0, #0
 800cc68:	f43f ae8d 	beq.w	800c986 <_strtod_l+0x446>
 800cc6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cc6e:	9805      	ldr	r0, [sp, #20]
 800cc70:	f7fe ffde 	bl	800bc30 <_Bfree>
 800cc74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc76:	931a      	str	r3, [sp, #104]	@ 0x68
 800cc78:	2d00      	cmp	r5, #0
 800cc7a:	dc1d      	bgt.n	800ccb8 <_strtod_l+0x778>
 800cc7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	dd23      	ble.n	800ccca <_strtod_l+0x78a>
 800cc82:	4649      	mov	r1, r9
 800cc84:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cc86:	9805      	ldr	r0, [sp, #20]
 800cc88:	f7ff f988 	bl	800bf9c <__pow5mult>
 800cc8c:	4681      	mov	r9, r0
 800cc8e:	b9e0      	cbnz	r0, 800ccca <_strtod_l+0x78a>
 800cc90:	f04f 0900 	mov.w	r9, #0
 800cc94:	e677      	b.n	800c986 <_strtod_l+0x446>
 800cc96:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800cc9a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800cc9e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800cca2:	35e2      	adds	r5, #226	@ 0xe2
 800cca4:	fa01 f305 	lsl.w	r3, r1, r5
 800cca8:	9310      	str	r3, [sp, #64]	@ 0x40
 800ccaa:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ccac:	e7ba      	b.n	800cc24 <_strtod_l+0x6e4>
 800ccae:	2300      	movs	r3, #0
 800ccb0:	9310      	str	r3, [sp, #64]	@ 0x40
 800ccb2:	2301      	movs	r3, #1
 800ccb4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ccb6:	e7b5      	b.n	800cc24 <_strtod_l+0x6e4>
 800ccb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ccba:	9805      	ldr	r0, [sp, #20]
 800ccbc:	462a      	mov	r2, r5
 800ccbe:	f7ff f9c7 	bl	800c050 <__lshift>
 800ccc2:	901a      	str	r0, [sp, #104]	@ 0x68
 800ccc4:	2800      	cmp	r0, #0
 800ccc6:	d1d9      	bne.n	800cc7c <_strtod_l+0x73c>
 800ccc8:	e65d      	b.n	800c986 <_strtod_l+0x446>
 800ccca:	2e00      	cmp	r6, #0
 800cccc:	dd07      	ble.n	800ccde <_strtod_l+0x79e>
 800ccce:	4649      	mov	r1, r9
 800ccd0:	9805      	ldr	r0, [sp, #20]
 800ccd2:	4632      	mov	r2, r6
 800ccd4:	f7ff f9bc 	bl	800c050 <__lshift>
 800ccd8:	4681      	mov	r9, r0
 800ccda:	2800      	cmp	r0, #0
 800ccdc:	d0d8      	beq.n	800cc90 <_strtod_l+0x750>
 800ccde:	2f00      	cmp	r7, #0
 800cce0:	dd08      	ble.n	800ccf4 <_strtod_l+0x7b4>
 800cce2:	4641      	mov	r1, r8
 800cce4:	9805      	ldr	r0, [sp, #20]
 800cce6:	463a      	mov	r2, r7
 800cce8:	f7ff f9b2 	bl	800c050 <__lshift>
 800ccec:	4680      	mov	r8, r0
 800ccee:	2800      	cmp	r0, #0
 800ccf0:	f43f ae49 	beq.w	800c986 <_strtod_l+0x446>
 800ccf4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ccf6:	9805      	ldr	r0, [sp, #20]
 800ccf8:	464a      	mov	r2, r9
 800ccfa:	f7ff fa31 	bl	800c160 <__mdiff>
 800ccfe:	4604      	mov	r4, r0
 800cd00:	2800      	cmp	r0, #0
 800cd02:	f43f ae40 	beq.w	800c986 <_strtod_l+0x446>
 800cd06:	68c3      	ldr	r3, [r0, #12]
 800cd08:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	60c3      	str	r3, [r0, #12]
 800cd0e:	4641      	mov	r1, r8
 800cd10:	f7ff fa0a 	bl	800c128 <__mcmp>
 800cd14:	2800      	cmp	r0, #0
 800cd16:	da45      	bge.n	800cda4 <_strtod_l+0x864>
 800cd18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd1a:	ea53 030a 	orrs.w	r3, r3, sl
 800cd1e:	d16b      	bne.n	800cdf8 <_strtod_l+0x8b8>
 800cd20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d167      	bne.n	800cdf8 <_strtod_l+0x8b8>
 800cd28:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cd2c:	0d1b      	lsrs	r3, r3, #20
 800cd2e:	051b      	lsls	r3, r3, #20
 800cd30:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cd34:	d960      	bls.n	800cdf8 <_strtod_l+0x8b8>
 800cd36:	6963      	ldr	r3, [r4, #20]
 800cd38:	b913      	cbnz	r3, 800cd40 <_strtod_l+0x800>
 800cd3a:	6923      	ldr	r3, [r4, #16]
 800cd3c:	2b01      	cmp	r3, #1
 800cd3e:	dd5b      	ble.n	800cdf8 <_strtod_l+0x8b8>
 800cd40:	4621      	mov	r1, r4
 800cd42:	2201      	movs	r2, #1
 800cd44:	9805      	ldr	r0, [sp, #20]
 800cd46:	f7ff f983 	bl	800c050 <__lshift>
 800cd4a:	4641      	mov	r1, r8
 800cd4c:	4604      	mov	r4, r0
 800cd4e:	f7ff f9eb 	bl	800c128 <__mcmp>
 800cd52:	2800      	cmp	r0, #0
 800cd54:	dd50      	ble.n	800cdf8 <_strtod_l+0x8b8>
 800cd56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cd5a:	9a08      	ldr	r2, [sp, #32]
 800cd5c:	0d1b      	lsrs	r3, r3, #20
 800cd5e:	051b      	lsls	r3, r3, #20
 800cd60:	2a00      	cmp	r2, #0
 800cd62:	d06a      	beq.n	800ce3a <_strtod_l+0x8fa>
 800cd64:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cd68:	d867      	bhi.n	800ce3a <_strtod_l+0x8fa>
 800cd6a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cd6e:	f67f ae9d 	bls.w	800caac <_strtod_l+0x56c>
 800cd72:	4b0a      	ldr	r3, [pc, #40]	@ (800cd9c <_strtod_l+0x85c>)
 800cd74:	4650      	mov	r0, sl
 800cd76:	4659      	mov	r1, fp
 800cd78:	2200      	movs	r2, #0
 800cd7a:	f7f3 fc3d 	bl	80005f8 <__aeabi_dmul>
 800cd7e:	4b08      	ldr	r3, [pc, #32]	@ (800cda0 <_strtod_l+0x860>)
 800cd80:	400b      	ands	r3, r1
 800cd82:	4682      	mov	sl, r0
 800cd84:	468b      	mov	fp, r1
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	f47f ae08 	bne.w	800c99c <_strtod_l+0x45c>
 800cd8c:	9a05      	ldr	r2, [sp, #20]
 800cd8e:	2322      	movs	r3, #34	@ 0x22
 800cd90:	6013      	str	r3, [r2, #0]
 800cd92:	e603      	b.n	800c99c <_strtod_l+0x45c>
 800cd94:	0800e970 	.word	0x0800e970
 800cd98:	fffffc02 	.word	0xfffffc02
 800cd9c:	39500000 	.word	0x39500000
 800cda0:	7ff00000 	.word	0x7ff00000
 800cda4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cda8:	d165      	bne.n	800ce76 <_strtod_l+0x936>
 800cdaa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cdac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cdb0:	b35a      	cbz	r2, 800ce0a <_strtod_l+0x8ca>
 800cdb2:	4a9f      	ldr	r2, [pc, #636]	@ (800d030 <_strtod_l+0xaf0>)
 800cdb4:	4293      	cmp	r3, r2
 800cdb6:	d12b      	bne.n	800ce10 <_strtod_l+0x8d0>
 800cdb8:	9b08      	ldr	r3, [sp, #32]
 800cdba:	4651      	mov	r1, sl
 800cdbc:	b303      	cbz	r3, 800ce00 <_strtod_l+0x8c0>
 800cdbe:	4b9d      	ldr	r3, [pc, #628]	@ (800d034 <_strtod_l+0xaf4>)
 800cdc0:	465a      	mov	r2, fp
 800cdc2:	4013      	ands	r3, r2
 800cdc4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cdc8:	f04f 32ff 	mov.w	r2, #4294967295
 800cdcc:	d81b      	bhi.n	800ce06 <_strtod_l+0x8c6>
 800cdce:	0d1b      	lsrs	r3, r3, #20
 800cdd0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cdd4:	fa02 f303 	lsl.w	r3, r2, r3
 800cdd8:	4299      	cmp	r1, r3
 800cdda:	d119      	bne.n	800ce10 <_strtod_l+0x8d0>
 800cddc:	4b96      	ldr	r3, [pc, #600]	@ (800d038 <_strtod_l+0xaf8>)
 800cdde:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cde0:	429a      	cmp	r2, r3
 800cde2:	d102      	bne.n	800cdea <_strtod_l+0x8aa>
 800cde4:	3101      	adds	r1, #1
 800cde6:	f43f adce 	beq.w	800c986 <_strtod_l+0x446>
 800cdea:	4b92      	ldr	r3, [pc, #584]	@ (800d034 <_strtod_l+0xaf4>)
 800cdec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cdee:	401a      	ands	r2, r3
 800cdf0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cdf4:	f04f 0a00 	mov.w	sl, #0
 800cdf8:	9b08      	ldr	r3, [sp, #32]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d1b9      	bne.n	800cd72 <_strtod_l+0x832>
 800cdfe:	e5cd      	b.n	800c99c <_strtod_l+0x45c>
 800ce00:	f04f 33ff 	mov.w	r3, #4294967295
 800ce04:	e7e8      	b.n	800cdd8 <_strtod_l+0x898>
 800ce06:	4613      	mov	r3, r2
 800ce08:	e7e6      	b.n	800cdd8 <_strtod_l+0x898>
 800ce0a:	ea53 030a 	orrs.w	r3, r3, sl
 800ce0e:	d0a2      	beq.n	800cd56 <_strtod_l+0x816>
 800ce10:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ce12:	b1db      	cbz	r3, 800ce4c <_strtod_l+0x90c>
 800ce14:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce16:	4213      	tst	r3, r2
 800ce18:	d0ee      	beq.n	800cdf8 <_strtod_l+0x8b8>
 800ce1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce1c:	9a08      	ldr	r2, [sp, #32]
 800ce1e:	4650      	mov	r0, sl
 800ce20:	4659      	mov	r1, fp
 800ce22:	b1bb      	cbz	r3, 800ce54 <_strtod_l+0x914>
 800ce24:	f7ff fb6e 	bl	800c504 <sulp>
 800ce28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce2c:	ec53 2b10 	vmov	r2, r3, d0
 800ce30:	f7f3 fa2c 	bl	800028c <__adddf3>
 800ce34:	4682      	mov	sl, r0
 800ce36:	468b      	mov	fp, r1
 800ce38:	e7de      	b.n	800cdf8 <_strtod_l+0x8b8>
 800ce3a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ce3e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ce42:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ce46:	f04f 3aff 	mov.w	sl, #4294967295
 800ce4a:	e7d5      	b.n	800cdf8 <_strtod_l+0x8b8>
 800ce4c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ce4e:	ea13 0f0a 	tst.w	r3, sl
 800ce52:	e7e1      	b.n	800ce18 <_strtod_l+0x8d8>
 800ce54:	f7ff fb56 	bl	800c504 <sulp>
 800ce58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce5c:	ec53 2b10 	vmov	r2, r3, d0
 800ce60:	f7f3 fa12 	bl	8000288 <__aeabi_dsub>
 800ce64:	2200      	movs	r2, #0
 800ce66:	2300      	movs	r3, #0
 800ce68:	4682      	mov	sl, r0
 800ce6a:	468b      	mov	fp, r1
 800ce6c:	f7f3 fe2c 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce70:	2800      	cmp	r0, #0
 800ce72:	d0c1      	beq.n	800cdf8 <_strtod_l+0x8b8>
 800ce74:	e61a      	b.n	800caac <_strtod_l+0x56c>
 800ce76:	4641      	mov	r1, r8
 800ce78:	4620      	mov	r0, r4
 800ce7a:	f7ff facd 	bl	800c418 <__ratio>
 800ce7e:	ec57 6b10 	vmov	r6, r7, d0
 800ce82:	2200      	movs	r2, #0
 800ce84:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ce88:	4630      	mov	r0, r6
 800ce8a:	4639      	mov	r1, r7
 800ce8c:	f7f3 fe30 	bl	8000af0 <__aeabi_dcmple>
 800ce90:	2800      	cmp	r0, #0
 800ce92:	d06f      	beq.n	800cf74 <_strtod_l+0xa34>
 800ce94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d17a      	bne.n	800cf90 <_strtod_l+0xa50>
 800ce9a:	f1ba 0f00 	cmp.w	sl, #0
 800ce9e:	d158      	bne.n	800cf52 <_strtod_l+0xa12>
 800cea0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cea2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d15a      	bne.n	800cf60 <_strtod_l+0xa20>
 800ceaa:	4b64      	ldr	r3, [pc, #400]	@ (800d03c <_strtod_l+0xafc>)
 800ceac:	2200      	movs	r2, #0
 800ceae:	4630      	mov	r0, r6
 800ceb0:	4639      	mov	r1, r7
 800ceb2:	f7f3 fe13 	bl	8000adc <__aeabi_dcmplt>
 800ceb6:	2800      	cmp	r0, #0
 800ceb8:	d159      	bne.n	800cf6e <_strtod_l+0xa2e>
 800ceba:	4630      	mov	r0, r6
 800cebc:	4639      	mov	r1, r7
 800cebe:	4b60      	ldr	r3, [pc, #384]	@ (800d040 <_strtod_l+0xb00>)
 800cec0:	2200      	movs	r2, #0
 800cec2:	f7f3 fb99 	bl	80005f8 <__aeabi_dmul>
 800cec6:	4606      	mov	r6, r0
 800cec8:	460f      	mov	r7, r1
 800ceca:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cece:	9606      	str	r6, [sp, #24]
 800ced0:	9307      	str	r3, [sp, #28]
 800ced2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ced6:	4d57      	ldr	r5, [pc, #348]	@ (800d034 <_strtod_l+0xaf4>)
 800ced8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cedc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cede:	401d      	ands	r5, r3
 800cee0:	4b58      	ldr	r3, [pc, #352]	@ (800d044 <_strtod_l+0xb04>)
 800cee2:	429d      	cmp	r5, r3
 800cee4:	f040 80b2 	bne.w	800d04c <_strtod_l+0xb0c>
 800cee8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ceea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ceee:	ec4b ab10 	vmov	d0, sl, fp
 800cef2:	f7ff f9c9 	bl	800c288 <__ulp>
 800cef6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cefa:	ec51 0b10 	vmov	r0, r1, d0
 800cefe:	f7f3 fb7b 	bl	80005f8 <__aeabi_dmul>
 800cf02:	4652      	mov	r2, sl
 800cf04:	465b      	mov	r3, fp
 800cf06:	f7f3 f9c1 	bl	800028c <__adddf3>
 800cf0a:	460b      	mov	r3, r1
 800cf0c:	4949      	ldr	r1, [pc, #292]	@ (800d034 <_strtod_l+0xaf4>)
 800cf0e:	4a4e      	ldr	r2, [pc, #312]	@ (800d048 <_strtod_l+0xb08>)
 800cf10:	4019      	ands	r1, r3
 800cf12:	4291      	cmp	r1, r2
 800cf14:	4682      	mov	sl, r0
 800cf16:	d942      	bls.n	800cf9e <_strtod_l+0xa5e>
 800cf18:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf1a:	4b47      	ldr	r3, [pc, #284]	@ (800d038 <_strtod_l+0xaf8>)
 800cf1c:	429a      	cmp	r2, r3
 800cf1e:	d103      	bne.n	800cf28 <_strtod_l+0x9e8>
 800cf20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cf22:	3301      	adds	r3, #1
 800cf24:	f43f ad2f 	beq.w	800c986 <_strtod_l+0x446>
 800cf28:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d038 <_strtod_l+0xaf8>
 800cf2c:	f04f 3aff 	mov.w	sl, #4294967295
 800cf30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cf32:	9805      	ldr	r0, [sp, #20]
 800cf34:	f7fe fe7c 	bl	800bc30 <_Bfree>
 800cf38:	9805      	ldr	r0, [sp, #20]
 800cf3a:	4649      	mov	r1, r9
 800cf3c:	f7fe fe78 	bl	800bc30 <_Bfree>
 800cf40:	9805      	ldr	r0, [sp, #20]
 800cf42:	4641      	mov	r1, r8
 800cf44:	f7fe fe74 	bl	800bc30 <_Bfree>
 800cf48:	9805      	ldr	r0, [sp, #20]
 800cf4a:	4621      	mov	r1, r4
 800cf4c:	f7fe fe70 	bl	800bc30 <_Bfree>
 800cf50:	e619      	b.n	800cb86 <_strtod_l+0x646>
 800cf52:	f1ba 0f01 	cmp.w	sl, #1
 800cf56:	d103      	bne.n	800cf60 <_strtod_l+0xa20>
 800cf58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	f43f ada6 	beq.w	800caac <_strtod_l+0x56c>
 800cf60:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d010 <_strtod_l+0xad0>
 800cf64:	4f35      	ldr	r7, [pc, #212]	@ (800d03c <_strtod_l+0xafc>)
 800cf66:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cf6a:	2600      	movs	r6, #0
 800cf6c:	e7b1      	b.n	800ced2 <_strtod_l+0x992>
 800cf6e:	4f34      	ldr	r7, [pc, #208]	@ (800d040 <_strtod_l+0xb00>)
 800cf70:	2600      	movs	r6, #0
 800cf72:	e7aa      	b.n	800ceca <_strtod_l+0x98a>
 800cf74:	4b32      	ldr	r3, [pc, #200]	@ (800d040 <_strtod_l+0xb00>)
 800cf76:	4630      	mov	r0, r6
 800cf78:	4639      	mov	r1, r7
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	f7f3 fb3c 	bl	80005f8 <__aeabi_dmul>
 800cf80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf82:	4606      	mov	r6, r0
 800cf84:	460f      	mov	r7, r1
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d09f      	beq.n	800ceca <_strtod_l+0x98a>
 800cf8a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cf8e:	e7a0      	b.n	800ced2 <_strtod_l+0x992>
 800cf90:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d018 <_strtod_l+0xad8>
 800cf94:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cf98:	ec57 6b17 	vmov	r6, r7, d7
 800cf9c:	e799      	b.n	800ced2 <_strtod_l+0x992>
 800cf9e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cfa2:	9b08      	ldr	r3, [sp, #32]
 800cfa4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d1c1      	bne.n	800cf30 <_strtod_l+0x9f0>
 800cfac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cfb0:	0d1b      	lsrs	r3, r3, #20
 800cfb2:	051b      	lsls	r3, r3, #20
 800cfb4:	429d      	cmp	r5, r3
 800cfb6:	d1bb      	bne.n	800cf30 <_strtod_l+0x9f0>
 800cfb8:	4630      	mov	r0, r6
 800cfba:	4639      	mov	r1, r7
 800cfbc:	f7f3 fe7c 	bl	8000cb8 <__aeabi_d2lz>
 800cfc0:	f7f3 faec 	bl	800059c <__aeabi_l2d>
 800cfc4:	4602      	mov	r2, r0
 800cfc6:	460b      	mov	r3, r1
 800cfc8:	4630      	mov	r0, r6
 800cfca:	4639      	mov	r1, r7
 800cfcc:	f7f3 f95c 	bl	8000288 <__aeabi_dsub>
 800cfd0:	460b      	mov	r3, r1
 800cfd2:	4602      	mov	r2, r0
 800cfd4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cfd8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cfdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cfde:	ea46 060a 	orr.w	r6, r6, sl
 800cfe2:	431e      	orrs	r6, r3
 800cfe4:	d06f      	beq.n	800d0c6 <_strtod_l+0xb86>
 800cfe6:	a30e      	add	r3, pc, #56	@ (adr r3, 800d020 <_strtod_l+0xae0>)
 800cfe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfec:	f7f3 fd76 	bl	8000adc <__aeabi_dcmplt>
 800cff0:	2800      	cmp	r0, #0
 800cff2:	f47f acd3 	bne.w	800c99c <_strtod_l+0x45c>
 800cff6:	a30c      	add	r3, pc, #48	@ (adr r3, 800d028 <_strtod_l+0xae8>)
 800cff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d000:	f7f3 fd8a 	bl	8000b18 <__aeabi_dcmpgt>
 800d004:	2800      	cmp	r0, #0
 800d006:	d093      	beq.n	800cf30 <_strtod_l+0x9f0>
 800d008:	e4c8      	b.n	800c99c <_strtod_l+0x45c>
 800d00a:	bf00      	nop
 800d00c:	f3af 8000 	nop.w
 800d010:	00000000 	.word	0x00000000
 800d014:	bff00000 	.word	0xbff00000
 800d018:	00000000 	.word	0x00000000
 800d01c:	3ff00000 	.word	0x3ff00000
 800d020:	94a03595 	.word	0x94a03595
 800d024:	3fdfffff 	.word	0x3fdfffff
 800d028:	35afe535 	.word	0x35afe535
 800d02c:	3fe00000 	.word	0x3fe00000
 800d030:	000fffff 	.word	0x000fffff
 800d034:	7ff00000 	.word	0x7ff00000
 800d038:	7fefffff 	.word	0x7fefffff
 800d03c:	3ff00000 	.word	0x3ff00000
 800d040:	3fe00000 	.word	0x3fe00000
 800d044:	7fe00000 	.word	0x7fe00000
 800d048:	7c9fffff 	.word	0x7c9fffff
 800d04c:	9b08      	ldr	r3, [sp, #32]
 800d04e:	b323      	cbz	r3, 800d09a <_strtod_l+0xb5a>
 800d050:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d054:	d821      	bhi.n	800d09a <_strtod_l+0xb5a>
 800d056:	a328      	add	r3, pc, #160	@ (adr r3, 800d0f8 <_strtod_l+0xbb8>)
 800d058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d05c:	4630      	mov	r0, r6
 800d05e:	4639      	mov	r1, r7
 800d060:	f7f3 fd46 	bl	8000af0 <__aeabi_dcmple>
 800d064:	b1a0      	cbz	r0, 800d090 <_strtod_l+0xb50>
 800d066:	4639      	mov	r1, r7
 800d068:	4630      	mov	r0, r6
 800d06a:	f7f3 fd9d 	bl	8000ba8 <__aeabi_d2uiz>
 800d06e:	2801      	cmp	r0, #1
 800d070:	bf38      	it	cc
 800d072:	2001      	movcc	r0, #1
 800d074:	f7f3 fa46 	bl	8000504 <__aeabi_ui2d>
 800d078:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d07a:	4606      	mov	r6, r0
 800d07c:	460f      	mov	r7, r1
 800d07e:	b9fb      	cbnz	r3, 800d0c0 <_strtod_l+0xb80>
 800d080:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d084:	9014      	str	r0, [sp, #80]	@ 0x50
 800d086:	9315      	str	r3, [sp, #84]	@ 0x54
 800d088:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d08c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d090:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d092:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d096:	1b5b      	subs	r3, r3, r5
 800d098:	9311      	str	r3, [sp, #68]	@ 0x44
 800d09a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d09e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d0a2:	f7ff f8f1 	bl	800c288 <__ulp>
 800d0a6:	4650      	mov	r0, sl
 800d0a8:	ec53 2b10 	vmov	r2, r3, d0
 800d0ac:	4659      	mov	r1, fp
 800d0ae:	f7f3 faa3 	bl	80005f8 <__aeabi_dmul>
 800d0b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d0b6:	f7f3 f8e9 	bl	800028c <__adddf3>
 800d0ba:	4682      	mov	sl, r0
 800d0bc:	468b      	mov	fp, r1
 800d0be:	e770      	b.n	800cfa2 <_strtod_l+0xa62>
 800d0c0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d0c4:	e7e0      	b.n	800d088 <_strtod_l+0xb48>
 800d0c6:	a30e      	add	r3, pc, #56	@ (adr r3, 800d100 <_strtod_l+0xbc0>)
 800d0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0cc:	f7f3 fd06 	bl	8000adc <__aeabi_dcmplt>
 800d0d0:	e798      	b.n	800d004 <_strtod_l+0xac4>
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	930e      	str	r3, [sp, #56]	@ 0x38
 800d0d6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d0d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d0da:	6013      	str	r3, [r2, #0]
 800d0dc:	f7ff ba6d 	b.w	800c5ba <_strtod_l+0x7a>
 800d0e0:	2a65      	cmp	r2, #101	@ 0x65
 800d0e2:	f43f ab68 	beq.w	800c7b6 <_strtod_l+0x276>
 800d0e6:	2a45      	cmp	r2, #69	@ 0x45
 800d0e8:	f43f ab65 	beq.w	800c7b6 <_strtod_l+0x276>
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	f7ff bba0 	b.w	800c832 <_strtod_l+0x2f2>
 800d0f2:	bf00      	nop
 800d0f4:	f3af 8000 	nop.w
 800d0f8:	ffc00000 	.word	0xffc00000
 800d0fc:	41dfffff 	.word	0x41dfffff
 800d100:	94a03595 	.word	0x94a03595
 800d104:	3fcfffff 	.word	0x3fcfffff

0800d108 <_strtod_r>:
 800d108:	4b01      	ldr	r3, [pc, #4]	@ (800d110 <_strtod_r+0x8>)
 800d10a:	f7ff ba19 	b.w	800c540 <_strtod_l>
 800d10e:	bf00      	nop
 800d110:	2000007c 	.word	0x2000007c

0800d114 <_strtol_l.isra.0>:
 800d114:	2b24      	cmp	r3, #36	@ 0x24
 800d116:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d11a:	4686      	mov	lr, r0
 800d11c:	4690      	mov	r8, r2
 800d11e:	d801      	bhi.n	800d124 <_strtol_l.isra.0+0x10>
 800d120:	2b01      	cmp	r3, #1
 800d122:	d106      	bne.n	800d132 <_strtol_l.isra.0+0x1e>
 800d124:	f7fd fda8 	bl	800ac78 <__errno>
 800d128:	2316      	movs	r3, #22
 800d12a:	6003      	str	r3, [r0, #0]
 800d12c:	2000      	movs	r0, #0
 800d12e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d132:	4834      	ldr	r0, [pc, #208]	@ (800d204 <_strtol_l.isra.0+0xf0>)
 800d134:	460d      	mov	r5, r1
 800d136:	462a      	mov	r2, r5
 800d138:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d13c:	5d06      	ldrb	r6, [r0, r4]
 800d13e:	f016 0608 	ands.w	r6, r6, #8
 800d142:	d1f8      	bne.n	800d136 <_strtol_l.isra.0+0x22>
 800d144:	2c2d      	cmp	r4, #45	@ 0x2d
 800d146:	d110      	bne.n	800d16a <_strtol_l.isra.0+0x56>
 800d148:	782c      	ldrb	r4, [r5, #0]
 800d14a:	2601      	movs	r6, #1
 800d14c:	1c95      	adds	r5, r2, #2
 800d14e:	f033 0210 	bics.w	r2, r3, #16
 800d152:	d115      	bne.n	800d180 <_strtol_l.isra.0+0x6c>
 800d154:	2c30      	cmp	r4, #48	@ 0x30
 800d156:	d10d      	bne.n	800d174 <_strtol_l.isra.0+0x60>
 800d158:	782a      	ldrb	r2, [r5, #0]
 800d15a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d15e:	2a58      	cmp	r2, #88	@ 0x58
 800d160:	d108      	bne.n	800d174 <_strtol_l.isra.0+0x60>
 800d162:	786c      	ldrb	r4, [r5, #1]
 800d164:	3502      	adds	r5, #2
 800d166:	2310      	movs	r3, #16
 800d168:	e00a      	b.n	800d180 <_strtol_l.isra.0+0x6c>
 800d16a:	2c2b      	cmp	r4, #43	@ 0x2b
 800d16c:	bf04      	itt	eq
 800d16e:	782c      	ldrbeq	r4, [r5, #0]
 800d170:	1c95      	addeq	r5, r2, #2
 800d172:	e7ec      	b.n	800d14e <_strtol_l.isra.0+0x3a>
 800d174:	2b00      	cmp	r3, #0
 800d176:	d1f6      	bne.n	800d166 <_strtol_l.isra.0+0x52>
 800d178:	2c30      	cmp	r4, #48	@ 0x30
 800d17a:	bf14      	ite	ne
 800d17c:	230a      	movne	r3, #10
 800d17e:	2308      	moveq	r3, #8
 800d180:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d184:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d188:	2200      	movs	r2, #0
 800d18a:	fbbc f9f3 	udiv	r9, ip, r3
 800d18e:	4610      	mov	r0, r2
 800d190:	fb03 ca19 	mls	sl, r3, r9, ip
 800d194:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d198:	2f09      	cmp	r7, #9
 800d19a:	d80f      	bhi.n	800d1bc <_strtol_l.isra.0+0xa8>
 800d19c:	463c      	mov	r4, r7
 800d19e:	42a3      	cmp	r3, r4
 800d1a0:	dd1b      	ble.n	800d1da <_strtol_l.isra.0+0xc6>
 800d1a2:	1c57      	adds	r7, r2, #1
 800d1a4:	d007      	beq.n	800d1b6 <_strtol_l.isra.0+0xa2>
 800d1a6:	4581      	cmp	r9, r0
 800d1a8:	d314      	bcc.n	800d1d4 <_strtol_l.isra.0+0xc0>
 800d1aa:	d101      	bne.n	800d1b0 <_strtol_l.isra.0+0x9c>
 800d1ac:	45a2      	cmp	sl, r4
 800d1ae:	db11      	blt.n	800d1d4 <_strtol_l.isra.0+0xc0>
 800d1b0:	fb00 4003 	mla	r0, r0, r3, r4
 800d1b4:	2201      	movs	r2, #1
 800d1b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d1ba:	e7eb      	b.n	800d194 <_strtol_l.isra.0+0x80>
 800d1bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d1c0:	2f19      	cmp	r7, #25
 800d1c2:	d801      	bhi.n	800d1c8 <_strtol_l.isra.0+0xb4>
 800d1c4:	3c37      	subs	r4, #55	@ 0x37
 800d1c6:	e7ea      	b.n	800d19e <_strtol_l.isra.0+0x8a>
 800d1c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d1cc:	2f19      	cmp	r7, #25
 800d1ce:	d804      	bhi.n	800d1da <_strtol_l.isra.0+0xc6>
 800d1d0:	3c57      	subs	r4, #87	@ 0x57
 800d1d2:	e7e4      	b.n	800d19e <_strtol_l.isra.0+0x8a>
 800d1d4:	f04f 32ff 	mov.w	r2, #4294967295
 800d1d8:	e7ed      	b.n	800d1b6 <_strtol_l.isra.0+0xa2>
 800d1da:	1c53      	adds	r3, r2, #1
 800d1dc:	d108      	bne.n	800d1f0 <_strtol_l.isra.0+0xdc>
 800d1de:	2322      	movs	r3, #34	@ 0x22
 800d1e0:	f8ce 3000 	str.w	r3, [lr]
 800d1e4:	4660      	mov	r0, ip
 800d1e6:	f1b8 0f00 	cmp.w	r8, #0
 800d1ea:	d0a0      	beq.n	800d12e <_strtol_l.isra.0+0x1a>
 800d1ec:	1e69      	subs	r1, r5, #1
 800d1ee:	e006      	b.n	800d1fe <_strtol_l.isra.0+0xea>
 800d1f0:	b106      	cbz	r6, 800d1f4 <_strtol_l.isra.0+0xe0>
 800d1f2:	4240      	negs	r0, r0
 800d1f4:	f1b8 0f00 	cmp.w	r8, #0
 800d1f8:	d099      	beq.n	800d12e <_strtol_l.isra.0+0x1a>
 800d1fa:	2a00      	cmp	r2, #0
 800d1fc:	d1f6      	bne.n	800d1ec <_strtol_l.isra.0+0xd8>
 800d1fe:	f8c8 1000 	str.w	r1, [r8]
 800d202:	e794      	b.n	800d12e <_strtol_l.isra.0+0x1a>
 800d204:	0800e999 	.word	0x0800e999

0800d208 <_strtol_r>:
 800d208:	f7ff bf84 	b.w	800d114 <_strtol_l.isra.0>

0800d20c <__ssputs_r>:
 800d20c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d210:	688e      	ldr	r6, [r1, #8]
 800d212:	461f      	mov	r7, r3
 800d214:	42be      	cmp	r6, r7
 800d216:	680b      	ldr	r3, [r1, #0]
 800d218:	4682      	mov	sl, r0
 800d21a:	460c      	mov	r4, r1
 800d21c:	4690      	mov	r8, r2
 800d21e:	d82d      	bhi.n	800d27c <__ssputs_r+0x70>
 800d220:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d224:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d228:	d026      	beq.n	800d278 <__ssputs_r+0x6c>
 800d22a:	6965      	ldr	r5, [r4, #20]
 800d22c:	6909      	ldr	r1, [r1, #16]
 800d22e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d232:	eba3 0901 	sub.w	r9, r3, r1
 800d236:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d23a:	1c7b      	adds	r3, r7, #1
 800d23c:	444b      	add	r3, r9
 800d23e:	106d      	asrs	r5, r5, #1
 800d240:	429d      	cmp	r5, r3
 800d242:	bf38      	it	cc
 800d244:	461d      	movcc	r5, r3
 800d246:	0553      	lsls	r3, r2, #21
 800d248:	d527      	bpl.n	800d29a <__ssputs_r+0x8e>
 800d24a:	4629      	mov	r1, r5
 800d24c:	f7fe fc24 	bl	800ba98 <_malloc_r>
 800d250:	4606      	mov	r6, r0
 800d252:	b360      	cbz	r0, 800d2ae <__ssputs_r+0xa2>
 800d254:	6921      	ldr	r1, [r4, #16]
 800d256:	464a      	mov	r2, r9
 800d258:	f7fd fd3b 	bl	800acd2 <memcpy>
 800d25c:	89a3      	ldrh	r3, [r4, #12]
 800d25e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d266:	81a3      	strh	r3, [r4, #12]
 800d268:	6126      	str	r6, [r4, #16]
 800d26a:	6165      	str	r5, [r4, #20]
 800d26c:	444e      	add	r6, r9
 800d26e:	eba5 0509 	sub.w	r5, r5, r9
 800d272:	6026      	str	r6, [r4, #0]
 800d274:	60a5      	str	r5, [r4, #8]
 800d276:	463e      	mov	r6, r7
 800d278:	42be      	cmp	r6, r7
 800d27a:	d900      	bls.n	800d27e <__ssputs_r+0x72>
 800d27c:	463e      	mov	r6, r7
 800d27e:	6820      	ldr	r0, [r4, #0]
 800d280:	4632      	mov	r2, r6
 800d282:	4641      	mov	r1, r8
 800d284:	f000 fb6a 	bl	800d95c <memmove>
 800d288:	68a3      	ldr	r3, [r4, #8]
 800d28a:	1b9b      	subs	r3, r3, r6
 800d28c:	60a3      	str	r3, [r4, #8]
 800d28e:	6823      	ldr	r3, [r4, #0]
 800d290:	4433      	add	r3, r6
 800d292:	6023      	str	r3, [r4, #0]
 800d294:	2000      	movs	r0, #0
 800d296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d29a:	462a      	mov	r2, r5
 800d29c:	f000 ff41 	bl	800e122 <_realloc_r>
 800d2a0:	4606      	mov	r6, r0
 800d2a2:	2800      	cmp	r0, #0
 800d2a4:	d1e0      	bne.n	800d268 <__ssputs_r+0x5c>
 800d2a6:	6921      	ldr	r1, [r4, #16]
 800d2a8:	4650      	mov	r0, sl
 800d2aa:	f7fe fb81 	bl	800b9b0 <_free_r>
 800d2ae:	230c      	movs	r3, #12
 800d2b0:	f8ca 3000 	str.w	r3, [sl]
 800d2b4:	89a3      	ldrh	r3, [r4, #12]
 800d2b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2ba:	81a3      	strh	r3, [r4, #12]
 800d2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d2c0:	e7e9      	b.n	800d296 <__ssputs_r+0x8a>
	...

0800d2c4 <_svfiprintf_r>:
 800d2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2c8:	4698      	mov	r8, r3
 800d2ca:	898b      	ldrh	r3, [r1, #12]
 800d2cc:	061b      	lsls	r3, r3, #24
 800d2ce:	b09d      	sub	sp, #116	@ 0x74
 800d2d0:	4607      	mov	r7, r0
 800d2d2:	460d      	mov	r5, r1
 800d2d4:	4614      	mov	r4, r2
 800d2d6:	d510      	bpl.n	800d2fa <_svfiprintf_r+0x36>
 800d2d8:	690b      	ldr	r3, [r1, #16]
 800d2da:	b973      	cbnz	r3, 800d2fa <_svfiprintf_r+0x36>
 800d2dc:	2140      	movs	r1, #64	@ 0x40
 800d2de:	f7fe fbdb 	bl	800ba98 <_malloc_r>
 800d2e2:	6028      	str	r0, [r5, #0]
 800d2e4:	6128      	str	r0, [r5, #16]
 800d2e6:	b930      	cbnz	r0, 800d2f6 <_svfiprintf_r+0x32>
 800d2e8:	230c      	movs	r3, #12
 800d2ea:	603b      	str	r3, [r7, #0]
 800d2ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d2f0:	b01d      	add	sp, #116	@ 0x74
 800d2f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2f6:	2340      	movs	r3, #64	@ 0x40
 800d2f8:	616b      	str	r3, [r5, #20]
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2fe:	2320      	movs	r3, #32
 800d300:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d304:	f8cd 800c 	str.w	r8, [sp, #12]
 800d308:	2330      	movs	r3, #48	@ 0x30
 800d30a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d4a8 <_svfiprintf_r+0x1e4>
 800d30e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d312:	f04f 0901 	mov.w	r9, #1
 800d316:	4623      	mov	r3, r4
 800d318:	469a      	mov	sl, r3
 800d31a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d31e:	b10a      	cbz	r2, 800d324 <_svfiprintf_r+0x60>
 800d320:	2a25      	cmp	r2, #37	@ 0x25
 800d322:	d1f9      	bne.n	800d318 <_svfiprintf_r+0x54>
 800d324:	ebba 0b04 	subs.w	fp, sl, r4
 800d328:	d00b      	beq.n	800d342 <_svfiprintf_r+0x7e>
 800d32a:	465b      	mov	r3, fp
 800d32c:	4622      	mov	r2, r4
 800d32e:	4629      	mov	r1, r5
 800d330:	4638      	mov	r0, r7
 800d332:	f7ff ff6b 	bl	800d20c <__ssputs_r>
 800d336:	3001      	adds	r0, #1
 800d338:	f000 80a7 	beq.w	800d48a <_svfiprintf_r+0x1c6>
 800d33c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d33e:	445a      	add	r2, fp
 800d340:	9209      	str	r2, [sp, #36]	@ 0x24
 800d342:	f89a 3000 	ldrb.w	r3, [sl]
 800d346:	2b00      	cmp	r3, #0
 800d348:	f000 809f 	beq.w	800d48a <_svfiprintf_r+0x1c6>
 800d34c:	2300      	movs	r3, #0
 800d34e:	f04f 32ff 	mov.w	r2, #4294967295
 800d352:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d356:	f10a 0a01 	add.w	sl, sl, #1
 800d35a:	9304      	str	r3, [sp, #16]
 800d35c:	9307      	str	r3, [sp, #28]
 800d35e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d362:	931a      	str	r3, [sp, #104]	@ 0x68
 800d364:	4654      	mov	r4, sl
 800d366:	2205      	movs	r2, #5
 800d368:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d36c:	484e      	ldr	r0, [pc, #312]	@ (800d4a8 <_svfiprintf_r+0x1e4>)
 800d36e:	f7f2 ff2f 	bl	80001d0 <memchr>
 800d372:	9a04      	ldr	r2, [sp, #16]
 800d374:	b9d8      	cbnz	r0, 800d3ae <_svfiprintf_r+0xea>
 800d376:	06d0      	lsls	r0, r2, #27
 800d378:	bf44      	itt	mi
 800d37a:	2320      	movmi	r3, #32
 800d37c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d380:	0711      	lsls	r1, r2, #28
 800d382:	bf44      	itt	mi
 800d384:	232b      	movmi	r3, #43	@ 0x2b
 800d386:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d38a:	f89a 3000 	ldrb.w	r3, [sl]
 800d38e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d390:	d015      	beq.n	800d3be <_svfiprintf_r+0xfa>
 800d392:	9a07      	ldr	r2, [sp, #28]
 800d394:	4654      	mov	r4, sl
 800d396:	2000      	movs	r0, #0
 800d398:	f04f 0c0a 	mov.w	ip, #10
 800d39c:	4621      	mov	r1, r4
 800d39e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3a2:	3b30      	subs	r3, #48	@ 0x30
 800d3a4:	2b09      	cmp	r3, #9
 800d3a6:	d94b      	bls.n	800d440 <_svfiprintf_r+0x17c>
 800d3a8:	b1b0      	cbz	r0, 800d3d8 <_svfiprintf_r+0x114>
 800d3aa:	9207      	str	r2, [sp, #28]
 800d3ac:	e014      	b.n	800d3d8 <_svfiprintf_r+0x114>
 800d3ae:	eba0 0308 	sub.w	r3, r0, r8
 800d3b2:	fa09 f303 	lsl.w	r3, r9, r3
 800d3b6:	4313      	orrs	r3, r2
 800d3b8:	9304      	str	r3, [sp, #16]
 800d3ba:	46a2      	mov	sl, r4
 800d3bc:	e7d2      	b.n	800d364 <_svfiprintf_r+0xa0>
 800d3be:	9b03      	ldr	r3, [sp, #12]
 800d3c0:	1d19      	adds	r1, r3, #4
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	9103      	str	r1, [sp, #12]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	bfbb      	ittet	lt
 800d3ca:	425b      	neglt	r3, r3
 800d3cc:	f042 0202 	orrlt.w	r2, r2, #2
 800d3d0:	9307      	strge	r3, [sp, #28]
 800d3d2:	9307      	strlt	r3, [sp, #28]
 800d3d4:	bfb8      	it	lt
 800d3d6:	9204      	strlt	r2, [sp, #16]
 800d3d8:	7823      	ldrb	r3, [r4, #0]
 800d3da:	2b2e      	cmp	r3, #46	@ 0x2e
 800d3dc:	d10a      	bne.n	800d3f4 <_svfiprintf_r+0x130>
 800d3de:	7863      	ldrb	r3, [r4, #1]
 800d3e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d3e2:	d132      	bne.n	800d44a <_svfiprintf_r+0x186>
 800d3e4:	9b03      	ldr	r3, [sp, #12]
 800d3e6:	1d1a      	adds	r2, r3, #4
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	9203      	str	r2, [sp, #12]
 800d3ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d3f0:	3402      	adds	r4, #2
 800d3f2:	9305      	str	r3, [sp, #20]
 800d3f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d4b8 <_svfiprintf_r+0x1f4>
 800d3f8:	7821      	ldrb	r1, [r4, #0]
 800d3fa:	2203      	movs	r2, #3
 800d3fc:	4650      	mov	r0, sl
 800d3fe:	f7f2 fee7 	bl	80001d0 <memchr>
 800d402:	b138      	cbz	r0, 800d414 <_svfiprintf_r+0x150>
 800d404:	9b04      	ldr	r3, [sp, #16]
 800d406:	eba0 000a 	sub.w	r0, r0, sl
 800d40a:	2240      	movs	r2, #64	@ 0x40
 800d40c:	4082      	lsls	r2, r0
 800d40e:	4313      	orrs	r3, r2
 800d410:	3401      	adds	r4, #1
 800d412:	9304      	str	r3, [sp, #16]
 800d414:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d418:	4824      	ldr	r0, [pc, #144]	@ (800d4ac <_svfiprintf_r+0x1e8>)
 800d41a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d41e:	2206      	movs	r2, #6
 800d420:	f7f2 fed6 	bl	80001d0 <memchr>
 800d424:	2800      	cmp	r0, #0
 800d426:	d036      	beq.n	800d496 <_svfiprintf_r+0x1d2>
 800d428:	4b21      	ldr	r3, [pc, #132]	@ (800d4b0 <_svfiprintf_r+0x1ec>)
 800d42a:	bb1b      	cbnz	r3, 800d474 <_svfiprintf_r+0x1b0>
 800d42c:	9b03      	ldr	r3, [sp, #12]
 800d42e:	3307      	adds	r3, #7
 800d430:	f023 0307 	bic.w	r3, r3, #7
 800d434:	3308      	adds	r3, #8
 800d436:	9303      	str	r3, [sp, #12]
 800d438:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d43a:	4433      	add	r3, r6
 800d43c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d43e:	e76a      	b.n	800d316 <_svfiprintf_r+0x52>
 800d440:	fb0c 3202 	mla	r2, ip, r2, r3
 800d444:	460c      	mov	r4, r1
 800d446:	2001      	movs	r0, #1
 800d448:	e7a8      	b.n	800d39c <_svfiprintf_r+0xd8>
 800d44a:	2300      	movs	r3, #0
 800d44c:	3401      	adds	r4, #1
 800d44e:	9305      	str	r3, [sp, #20]
 800d450:	4619      	mov	r1, r3
 800d452:	f04f 0c0a 	mov.w	ip, #10
 800d456:	4620      	mov	r0, r4
 800d458:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d45c:	3a30      	subs	r2, #48	@ 0x30
 800d45e:	2a09      	cmp	r2, #9
 800d460:	d903      	bls.n	800d46a <_svfiprintf_r+0x1a6>
 800d462:	2b00      	cmp	r3, #0
 800d464:	d0c6      	beq.n	800d3f4 <_svfiprintf_r+0x130>
 800d466:	9105      	str	r1, [sp, #20]
 800d468:	e7c4      	b.n	800d3f4 <_svfiprintf_r+0x130>
 800d46a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d46e:	4604      	mov	r4, r0
 800d470:	2301      	movs	r3, #1
 800d472:	e7f0      	b.n	800d456 <_svfiprintf_r+0x192>
 800d474:	ab03      	add	r3, sp, #12
 800d476:	9300      	str	r3, [sp, #0]
 800d478:	462a      	mov	r2, r5
 800d47a:	4b0e      	ldr	r3, [pc, #56]	@ (800d4b4 <_svfiprintf_r+0x1f0>)
 800d47c:	a904      	add	r1, sp, #16
 800d47e:	4638      	mov	r0, r7
 800d480:	f7fc fb5a 	bl	8009b38 <_printf_float>
 800d484:	1c42      	adds	r2, r0, #1
 800d486:	4606      	mov	r6, r0
 800d488:	d1d6      	bne.n	800d438 <_svfiprintf_r+0x174>
 800d48a:	89ab      	ldrh	r3, [r5, #12]
 800d48c:	065b      	lsls	r3, r3, #25
 800d48e:	f53f af2d 	bmi.w	800d2ec <_svfiprintf_r+0x28>
 800d492:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d494:	e72c      	b.n	800d2f0 <_svfiprintf_r+0x2c>
 800d496:	ab03      	add	r3, sp, #12
 800d498:	9300      	str	r3, [sp, #0]
 800d49a:	462a      	mov	r2, r5
 800d49c:	4b05      	ldr	r3, [pc, #20]	@ (800d4b4 <_svfiprintf_r+0x1f0>)
 800d49e:	a904      	add	r1, sp, #16
 800d4a0:	4638      	mov	r0, r7
 800d4a2:	f7fc fde1 	bl	800a068 <_printf_i>
 800d4a6:	e7ed      	b.n	800d484 <_svfiprintf_r+0x1c0>
 800d4a8:	0800e791 	.word	0x0800e791
 800d4ac:	0800e79b 	.word	0x0800e79b
 800d4b0:	08009b39 	.word	0x08009b39
 800d4b4:	0800d20d 	.word	0x0800d20d
 800d4b8:	0800e797 	.word	0x0800e797

0800d4bc <__sfputc_r>:
 800d4bc:	6893      	ldr	r3, [r2, #8]
 800d4be:	3b01      	subs	r3, #1
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	b410      	push	{r4}
 800d4c4:	6093      	str	r3, [r2, #8]
 800d4c6:	da08      	bge.n	800d4da <__sfputc_r+0x1e>
 800d4c8:	6994      	ldr	r4, [r2, #24]
 800d4ca:	42a3      	cmp	r3, r4
 800d4cc:	db01      	blt.n	800d4d2 <__sfputc_r+0x16>
 800d4ce:	290a      	cmp	r1, #10
 800d4d0:	d103      	bne.n	800d4da <__sfputc_r+0x1e>
 800d4d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d4d6:	f7fd ba8a 	b.w	800a9ee <__swbuf_r>
 800d4da:	6813      	ldr	r3, [r2, #0]
 800d4dc:	1c58      	adds	r0, r3, #1
 800d4de:	6010      	str	r0, [r2, #0]
 800d4e0:	7019      	strb	r1, [r3, #0]
 800d4e2:	4608      	mov	r0, r1
 800d4e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d4e8:	4770      	bx	lr

0800d4ea <__sfputs_r>:
 800d4ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ec:	4606      	mov	r6, r0
 800d4ee:	460f      	mov	r7, r1
 800d4f0:	4614      	mov	r4, r2
 800d4f2:	18d5      	adds	r5, r2, r3
 800d4f4:	42ac      	cmp	r4, r5
 800d4f6:	d101      	bne.n	800d4fc <__sfputs_r+0x12>
 800d4f8:	2000      	movs	r0, #0
 800d4fa:	e007      	b.n	800d50c <__sfputs_r+0x22>
 800d4fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d500:	463a      	mov	r2, r7
 800d502:	4630      	mov	r0, r6
 800d504:	f7ff ffda 	bl	800d4bc <__sfputc_r>
 800d508:	1c43      	adds	r3, r0, #1
 800d50a:	d1f3      	bne.n	800d4f4 <__sfputs_r+0xa>
 800d50c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d510 <_vfiprintf_r>:
 800d510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d514:	460d      	mov	r5, r1
 800d516:	b09d      	sub	sp, #116	@ 0x74
 800d518:	4614      	mov	r4, r2
 800d51a:	4698      	mov	r8, r3
 800d51c:	4606      	mov	r6, r0
 800d51e:	b118      	cbz	r0, 800d528 <_vfiprintf_r+0x18>
 800d520:	6a03      	ldr	r3, [r0, #32]
 800d522:	b90b      	cbnz	r3, 800d528 <_vfiprintf_r+0x18>
 800d524:	f7fd f958 	bl	800a7d8 <__sinit>
 800d528:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d52a:	07d9      	lsls	r1, r3, #31
 800d52c:	d405      	bmi.n	800d53a <_vfiprintf_r+0x2a>
 800d52e:	89ab      	ldrh	r3, [r5, #12]
 800d530:	059a      	lsls	r2, r3, #22
 800d532:	d402      	bmi.n	800d53a <_vfiprintf_r+0x2a>
 800d534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d536:	f7fd fbca 	bl	800acce <__retarget_lock_acquire_recursive>
 800d53a:	89ab      	ldrh	r3, [r5, #12]
 800d53c:	071b      	lsls	r3, r3, #28
 800d53e:	d501      	bpl.n	800d544 <_vfiprintf_r+0x34>
 800d540:	692b      	ldr	r3, [r5, #16]
 800d542:	b99b      	cbnz	r3, 800d56c <_vfiprintf_r+0x5c>
 800d544:	4629      	mov	r1, r5
 800d546:	4630      	mov	r0, r6
 800d548:	f7fd fa90 	bl	800aa6c <__swsetup_r>
 800d54c:	b170      	cbz	r0, 800d56c <_vfiprintf_r+0x5c>
 800d54e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d550:	07dc      	lsls	r4, r3, #31
 800d552:	d504      	bpl.n	800d55e <_vfiprintf_r+0x4e>
 800d554:	f04f 30ff 	mov.w	r0, #4294967295
 800d558:	b01d      	add	sp, #116	@ 0x74
 800d55a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d55e:	89ab      	ldrh	r3, [r5, #12]
 800d560:	0598      	lsls	r0, r3, #22
 800d562:	d4f7      	bmi.n	800d554 <_vfiprintf_r+0x44>
 800d564:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d566:	f7fd fbb3 	bl	800acd0 <__retarget_lock_release_recursive>
 800d56a:	e7f3      	b.n	800d554 <_vfiprintf_r+0x44>
 800d56c:	2300      	movs	r3, #0
 800d56e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d570:	2320      	movs	r3, #32
 800d572:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d576:	f8cd 800c 	str.w	r8, [sp, #12]
 800d57a:	2330      	movs	r3, #48	@ 0x30
 800d57c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d72c <_vfiprintf_r+0x21c>
 800d580:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d584:	f04f 0901 	mov.w	r9, #1
 800d588:	4623      	mov	r3, r4
 800d58a:	469a      	mov	sl, r3
 800d58c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d590:	b10a      	cbz	r2, 800d596 <_vfiprintf_r+0x86>
 800d592:	2a25      	cmp	r2, #37	@ 0x25
 800d594:	d1f9      	bne.n	800d58a <_vfiprintf_r+0x7a>
 800d596:	ebba 0b04 	subs.w	fp, sl, r4
 800d59a:	d00b      	beq.n	800d5b4 <_vfiprintf_r+0xa4>
 800d59c:	465b      	mov	r3, fp
 800d59e:	4622      	mov	r2, r4
 800d5a0:	4629      	mov	r1, r5
 800d5a2:	4630      	mov	r0, r6
 800d5a4:	f7ff ffa1 	bl	800d4ea <__sfputs_r>
 800d5a8:	3001      	adds	r0, #1
 800d5aa:	f000 80a7 	beq.w	800d6fc <_vfiprintf_r+0x1ec>
 800d5ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d5b0:	445a      	add	r2, fp
 800d5b2:	9209      	str	r2, [sp, #36]	@ 0x24
 800d5b4:	f89a 3000 	ldrb.w	r3, [sl]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	f000 809f 	beq.w	800d6fc <_vfiprintf_r+0x1ec>
 800d5be:	2300      	movs	r3, #0
 800d5c0:	f04f 32ff 	mov.w	r2, #4294967295
 800d5c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d5c8:	f10a 0a01 	add.w	sl, sl, #1
 800d5cc:	9304      	str	r3, [sp, #16]
 800d5ce:	9307      	str	r3, [sp, #28]
 800d5d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d5d4:	931a      	str	r3, [sp, #104]	@ 0x68
 800d5d6:	4654      	mov	r4, sl
 800d5d8:	2205      	movs	r2, #5
 800d5da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5de:	4853      	ldr	r0, [pc, #332]	@ (800d72c <_vfiprintf_r+0x21c>)
 800d5e0:	f7f2 fdf6 	bl	80001d0 <memchr>
 800d5e4:	9a04      	ldr	r2, [sp, #16]
 800d5e6:	b9d8      	cbnz	r0, 800d620 <_vfiprintf_r+0x110>
 800d5e8:	06d1      	lsls	r1, r2, #27
 800d5ea:	bf44      	itt	mi
 800d5ec:	2320      	movmi	r3, #32
 800d5ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d5f2:	0713      	lsls	r3, r2, #28
 800d5f4:	bf44      	itt	mi
 800d5f6:	232b      	movmi	r3, #43	@ 0x2b
 800d5f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d5fc:	f89a 3000 	ldrb.w	r3, [sl]
 800d600:	2b2a      	cmp	r3, #42	@ 0x2a
 800d602:	d015      	beq.n	800d630 <_vfiprintf_r+0x120>
 800d604:	9a07      	ldr	r2, [sp, #28]
 800d606:	4654      	mov	r4, sl
 800d608:	2000      	movs	r0, #0
 800d60a:	f04f 0c0a 	mov.w	ip, #10
 800d60e:	4621      	mov	r1, r4
 800d610:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d614:	3b30      	subs	r3, #48	@ 0x30
 800d616:	2b09      	cmp	r3, #9
 800d618:	d94b      	bls.n	800d6b2 <_vfiprintf_r+0x1a2>
 800d61a:	b1b0      	cbz	r0, 800d64a <_vfiprintf_r+0x13a>
 800d61c:	9207      	str	r2, [sp, #28]
 800d61e:	e014      	b.n	800d64a <_vfiprintf_r+0x13a>
 800d620:	eba0 0308 	sub.w	r3, r0, r8
 800d624:	fa09 f303 	lsl.w	r3, r9, r3
 800d628:	4313      	orrs	r3, r2
 800d62a:	9304      	str	r3, [sp, #16]
 800d62c:	46a2      	mov	sl, r4
 800d62e:	e7d2      	b.n	800d5d6 <_vfiprintf_r+0xc6>
 800d630:	9b03      	ldr	r3, [sp, #12]
 800d632:	1d19      	adds	r1, r3, #4
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	9103      	str	r1, [sp, #12]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	bfbb      	ittet	lt
 800d63c:	425b      	neglt	r3, r3
 800d63e:	f042 0202 	orrlt.w	r2, r2, #2
 800d642:	9307      	strge	r3, [sp, #28]
 800d644:	9307      	strlt	r3, [sp, #28]
 800d646:	bfb8      	it	lt
 800d648:	9204      	strlt	r2, [sp, #16]
 800d64a:	7823      	ldrb	r3, [r4, #0]
 800d64c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d64e:	d10a      	bne.n	800d666 <_vfiprintf_r+0x156>
 800d650:	7863      	ldrb	r3, [r4, #1]
 800d652:	2b2a      	cmp	r3, #42	@ 0x2a
 800d654:	d132      	bne.n	800d6bc <_vfiprintf_r+0x1ac>
 800d656:	9b03      	ldr	r3, [sp, #12]
 800d658:	1d1a      	adds	r2, r3, #4
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	9203      	str	r2, [sp, #12]
 800d65e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d662:	3402      	adds	r4, #2
 800d664:	9305      	str	r3, [sp, #20]
 800d666:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d73c <_vfiprintf_r+0x22c>
 800d66a:	7821      	ldrb	r1, [r4, #0]
 800d66c:	2203      	movs	r2, #3
 800d66e:	4650      	mov	r0, sl
 800d670:	f7f2 fdae 	bl	80001d0 <memchr>
 800d674:	b138      	cbz	r0, 800d686 <_vfiprintf_r+0x176>
 800d676:	9b04      	ldr	r3, [sp, #16]
 800d678:	eba0 000a 	sub.w	r0, r0, sl
 800d67c:	2240      	movs	r2, #64	@ 0x40
 800d67e:	4082      	lsls	r2, r0
 800d680:	4313      	orrs	r3, r2
 800d682:	3401      	adds	r4, #1
 800d684:	9304      	str	r3, [sp, #16]
 800d686:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d68a:	4829      	ldr	r0, [pc, #164]	@ (800d730 <_vfiprintf_r+0x220>)
 800d68c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d690:	2206      	movs	r2, #6
 800d692:	f7f2 fd9d 	bl	80001d0 <memchr>
 800d696:	2800      	cmp	r0, #0
 800d698:	d03f      	beq.n	800d71a <_vfiprintf_r+0x20a>
 800d69a:	4b26      	ldr	r3, [pc, #152]	@ (800d734 <_vfiprintf_r+0x224>)
 800d69c:	bb1b      	cbnz	r3, 800d6e6 <_vfiprintf_r+0x1d6>
 800d69e:	9b03      	ldr	r3, [sp, #12]
 800d6a0:	3307      	adds	r3, #7
 800d6a2:	f023 0307 	bic.w	r3, r3, #7
 800d6a6:	3308      	adds	r3, #8
 800d6a8:	9303      	str	r3, [sp, #12]
 800d6aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6ac:	443b      	add	r3, r7
 800d6ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6b0:	e76a      	b.n	800d588 <_vfiprintf_r+0x78>
 800d6b2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d6b6:	460c      	mov	r4, r1
 800d6b8:	2001      	movs	r0, #1
 800d6ba:	e7a8      	b.n	800d60e <_vfiprintf_r+0xfe>
 800d6bc:	2300      	movs	r3, #0
 800d6be:	3401      	adds	r4, #1
 800d6c0:	9305      	str	r3, [sp, #20]
 800d6c2:	4619      	mov	r1, r3
 800d6c4:	f04f 0c0a 	mov.w	ip, #10
 800d6c8:	4620      	mov	r0, r4
 800d6ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d6ce:	3a30      	subs	r2, #48	@ 0x30
 800d6d0:	2a09      	cmp	r2, #9
 800d6d2:	d903      	bls.n	800d6dc <_vfiprintf_r+0x1cc>
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d0c6      	beq.n	800d666 <_vfiprintf_r+0x156>
 800d6d8:	9105      	str	r1, [sp, #20]
 800d6da:	e7c4      	b.n	800d666 <_vfiprintf_r+0x156>
 800d6dc:	fb0c 2101 	mla	r1, ip, r1, r2
 800d6e0:	4604      	mov	r4, r0
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	e7f0      	b.n	800d6c8 <_vfiprintf_r+0x1b8>
 800d6e6:	ab03      	add	r3, sp, #12
 800d6e8:	9300      	str	r3, [sp, #0]
 800d6ea:	462a      	mov	r2, r5
 800d6ec:	4b12      	ldr	r3, [pc, #72]	@ (800d738 <_vfiprintf_r+0x228>)
 800d6ee:	a904      	add	r1, sp, #16
 800d6f0:	4630      	mov	r0, r6
 800d6f2:	f7fc fa21 	bl	8009b38 <_printf_float>
 800d6f6:	4607      	mov	r7, r0
 800d6f8:	1c78      	adds	r0, r7, #1
 800d6fa:	d1d6      	bne.n	800d6aa <_vfiprintf_r+0x19a>
 800d6fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d6fe:	07d9      	lsls	r1, r3, #31
 800d700:	d405      	bmi.n	800d70e <_vfiprintf_r+0x1fe>
 800d702:	89ab      	ldrh	r3, [r5, #12]
 800d704:	059a      	lsls	r2, r3, #22
 800d706:	d402      	bmi.n	800d70e <_vfiprintf_r+0x1fe>
 800d708:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d70a:	f7fd fae1 	bl	800acd0 <__retarget_lock_release_recursive>
 800d70e:	89ab      	ldrh	r3, [r5, #12]
 800d710:	065b      	lsls	r3, r3, #25
 800d712:	f53f af1f 	bmi.w	800d554 <_vfiprintf_r+0x44>
 800d716:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d718:	e71e      	b.n	800d558 <_vfiprintf_r+0x48>
 800d71a:	ab03      	add	r3, sp, #12
 800d71c:	9300      	str	r3, [sp, #0]
 800d71e:	462a      	mov	r2, r5
 800d720:	4b05      	ldr	r3, [pc, #20]	@ (800d738 <_vfiprintf_r+0x228>)
 800d722:	a904      	add	r1, sp, #16
 800d724:	4630      	mov	r0, r6
 800d726:	f7fc fc9f 	bl	800a068 <_printf_i>
 800d72a:	e7e4      	b.n	800d6f6 <_vfiprintf_r+0x1e6>
 800d72c:	0800e791 	.word	0x0800e791
 800d730:	0800e79b 	.word	0x0800e79b
 800d734:	08009b39 	.word	0x08009b39
 800d738:	0800d4eb 	.word	0x0800d4eb
 800d73c:	0800e797 	.word	0x0800e797

0800d740 <__sflush_r>:
 800d740:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d748:	0716      	lsls	r6, r2, #28
 800d74a:	4605      	mov	r5, r0
 800d74c:	460c      	mov	r4, r1
 800d74e:	d454      	bmi.n	800d7fa <__sflush_r+0xba>
 800d750:	684b      	ldr	r3, [r1, #4]
 800d752:	2b00      	cmp	r3, #0
 800d754:	dc02      	bgt.n	800d75c <__sflush_r+0x1c>
 800d756:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d758:	2b00      	cmp	r3, #0
 800d75a:	dd48      	ble.n	800d7ee <__sflush_r+0xae>
 800d75c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d75e:	2e00      	cmp	r6, #0
 800d760:	d045      	beq.n	800d7ee <__sflush_r+0xae>
 800d762:	2300      	movs	r3, #0
 800d764:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d768:	682f      	ldr	r7, [r5, #0]
 800d76a:	6a21      	ldr	r1, [r4, #32]
 800d76c:	602b      	str	r3, [r5, #0]
 800d76e:	d030      	beq.n	800d7d2 <__sflush_r+0x92>
 800d770:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d772:	89a3      	ldrh	r3, [r4, #12]
 800d774:	0759      	lsls	r1, r3, #29
 800d776:	d505      	bpl.n	800d784 <__sflush_r+0x44>
 800d778:	6863      	ldr	r3, [r4, #4]
 800d77a:	1ad2      	subs	r2, r2, r3
 800d77c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d77e:	b10b      	cbz	r3, 800d784 <__sflush_r+0x44>
 800d780:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d782:	1ad2      	subs	r2, r2, r3
 800d784:	2300      	movs	r3, #0
 800d786:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d788:	6a21      	ldr	r1, [r4, #32]
 800d78a:	4628      	mov	r0, r5
 800d78c:	47b0      	blx	r6
 800d78e:	1c43      	adds	r3, r0, #1
 800d790:	89a3      	ldrh	r3, [r4, #12]
 800d792:	d106      	bne.n	800d7a2 <__sflush_r+0x62>
 800d794:	6829      	ldr	r1, [r5, #0]
 800d796:	291d      	cmp	r1, #29
 800d798:	d82b      	bhi.n	800d7f2 <__sflush_r+0xb2>
 800d79a:	4a2a      	ldr	r2, [pc, #168]	@ (800d844 <__sflush_r+0x104>)
 800d79c:	40ca      	lsrs	r2, r1
 800d79e:	07d6      	lsls	r6, r2, #31
 800d7a0:	d527      	bpl.n	800d7f2 <__sflush_r+0xb2>
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	6062      	str	r2, [r4, #4]
 800d7a6:	04d9      	lsls	r1, r3, #19
 800d7a8:	6922      	ldr	r2, [r4, #16]
 800d7aa:	6022      	str	r2, [r4, #0]
 800d7ac:	d504      	bpl.n	800d7b8 <__sflush_r+0x78>
 800d7ae:	1c42      	adds	r2, r0, #1
 800d7b0:	d101      	bne.n	800d7b6 <__sflush_r+0x76>
 800d7b2:	682b      	ldr	r3, [r5, #0]
 800d7b4:	b903      	cbnz	r3, 800d7b8 <__sflush_r+0x78>
 800d7b6:	6560      	str	r0, [r4, #84]	@ 0x54
 800d7b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d7ba:	602f      	str	r7, [r5, #0]
 800d7bc:	b1b9      	cbz	r1, 800d7ee <__sflush_r+0xae>
 800d7be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d7c2:	4299      	cmp	r1, r3
 800d7c4:	d002      	beq.n	800d7cc <__sflush_r+0x8c>
 800d7c6:	4628      	mov	r0, r5
 800d7c8:	f7fe f8f2 	bl	800b9b0 <_free_r>
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	6363      	str	r3, [r4, #52]	@ 0x34
 800d7d0:	e00d      	b.n	800d7ee <__sflush_r+0xae>
 800d7d2:	2301      	movs	r3, #1
 800d7d4:	4628      	mov	r0, r5
 800d7d6:	47b0      	blx	r6
 800d7d8:	4602      	mov	r2, r0
 800d7da:	1c50      	adds	r0, r2, #1
 800d7dc:	d1c9      	bne.n	800d772 <__sflush_r+0x32>
 800d7de:	682b      	ldr	r3, [r5, #0]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d0c6      	beq.n	800d772 <__sflush_r+0x32>
 800d7e4:	2b1d      	cmp	r3, #29
 800d7e6:	d001      	beq.n	800d7ec <__sflush_r+0xac>
 800d7e8:	2b16      	cmp	r3, #22
 800d7ea:	d11e      	bne.n	800d82a <__sflush_r+0xea>
 800d7ec:	602f      	str	r7, [r5, #0]
 800d7ee:	2000      	movs	r0, #0
 800d7f0:	e022      	b.n	800d838 <__sflush_r+0xf8>
 800d7f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7f6:	b21b      	sxth	r3, r3
 800d7f8:	e01b      	b.n	800d832 <__sflush_r+0xf2>
 800d7fa:	690f      	ldr	r7, [r1, #16]
 800d7fc:	2f00      	cmp	r7, #0
 800d7fe:	d0f6      	beq.n	800d7ee <__sflush_r+0xae>
 800d800:	0793      	lsls	r3, r2, #30
 800d802:	680e      	ldr	r6, [r1, #0]
 800d804:	bf08      	it	eq
 800d806:	694b      	ldreq	r3, [r1, #20]
 800d808:	600f      	str	r7, [r1, #0]
 800d80a:	bf18      	it	ne
 800d80c:	2300      	movne	r3, #0
 800d80e:	eba6 0807 	sub.w	r8, r6, r7
 800d812:	608b      	str	r3, [r1, #8]
 800d814:	f1b8 0f00 	cmp.w	r8, #0
 800d818:	dde9      	ble.n	800d7ee <__sflush_r+0xae>
 800d81a:	6a21      	ldr	r1, [r4, #32]
 800d81c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d81e:	4643      	mov	r3, r8
 800d820:	463a      	mov	r2, r7
 800d822:	4628      	mov	r0, r5
 800d824:	47b0      	blx	r6
 800d826:	2800      	cmp	r0, #0
 800d828:	dc08      	bgt.n	800d83c <__sflush_r+0xfc>
 800d82a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d82e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d832:	81a3      	strh	r3, [r4, #12]
 800d834:	f04f 30ff 	mov.w	r0, #4294967295
 800d838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d83c:	4407      	add	r7, r0
 800d83e:	eba8 0800 	sub.w	r8, r8, r0
 800d842:	e7e7      	b.n	800d814 <__sflush_r+0xd4>
 800d844:	20400001 	.word	0x20400001

0800d848 <_fflush_r>:
 800d848:	b538      	push	{r3, r4, r5, lr}
 800d84a:	690b      	ldr	r3, [r1, #16]
 800d84c:	4605      	mov	r5, r0
 800d84e:	460c      	mov	r4, r1
 800d850:	b913      	cbnz	r3, 800d858 <_fflush_r+0x10>
 800d852:	2500      	movs	r5, #0
 800d854:	4628      	mov	r0, r5
 800d856:	bd38      	pop	{r3, r4, r5, pc}
 800d858:	b118      	cbz	r0, 800d862 <_fflush_r+0x1a>
 800d85a:	6a03      	ldr	r3, [r0, #32]
 800d85c:	b90b      	cbnz	r3, 800d862 <_fflush_r+0x1a>
 800d85e:	f7fc ffbb 	bl	800a7d8 <__sinit>
 800d862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d0f3      	beq.n	800d852 <_fflush_r+0xa>
 800d86a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d86c:	07d0      	lsls	r0, r2, #31
 800d86e:	d404      	bmi.n	800d87a <_fflush_r+0x32>
 800d870:	0599      	lsls	r1, r3, #22
 800d872:	d402      	bmi.n	800d87a <_fflush_r+0x32>
 800d874:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d876:	f7fd fa2a 	bl	800acce <__retarget_lock_acquire_recursive>
 800d87a:	4628      	mov	r0, r5
 800d87c:	4621      	mov	r1, r4
 800d87e:	f7ff ff5f 	bl	800d740 <__sflush_r>
 800d882:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d884:	07da      	lsls	r2, r3, #31
 800d886:	4605      	mov	r5, r0
 800d888:	d4e4      	bmi.n	800d854 <_fflush_r+0xc>
 800d88a:	89a3      	ldrh	r3, [r4, #12]
 800d88c:	059b      	lsls	r3, r3, #22
 800d88e:	d4e1      	bmi.n	800d854 <_fflush_r+0xc>
 800d890:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d892:	f7fd fa1d 	bl	800acd0 <__retarget_lock_release_recursive>
 800d896:	e7dd      	b.n	800d854 <_fflush_r+0xc>

0800d898 <__swhatbuf_r>:
 800d898:	b570      	push	{r4, r5, r6, lr}
 800d89a:	460c      	mov	r4, r1
 800d89c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8a0:	2900      	cmp	r1, #0
 800d8a2:	b096      	sub	sp, #88	@ 0x58
 800d8a4:	4615      	mov	r5, r2
 800d8a6:	461e      	mov	r6, r3
 800d8a8:	da0d      	bge.n	800d8c6 <__swhatbuf_r+0x2e>
 800d8aa:	89a3      	ldrh	r3, [r4, #12]
 800d8ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d8b0:	f04f 0100 	mov.w	r1, #0
 800d8b4:	bf14      	ite	ne
 800d8b6:	2340      	movne	r3, #64	@ 0x40
 800d8b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d8bc:	2000      	movs	r0, #0
 800d8be:	6031      	str	r1, [r6, #0]
 800d8c0:	602b      	str	r3, [r5, #0]
 800d8c2:	b016      	add	sp, #88	@ 0x58
 800d8c4:	bd70      	pop	{r4, r5, r6, pc}
 800d8c6:	466a      	mov	r2, sp
 800d8c8:	f000 f874 	bl	800d9b4 <_fstat_r>
 800d8cc:	2800      	cmp	r0, #0
 800d8ce:	dbec      	blt.n	800d8aa <__swhatbuf_r+0x12>
 800d8d0:	9901      	ldr	r1, [sp, #4]
 800d8d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d8d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d8da:	4259      	negs	r1, r3
 800d8dc:	4159      	adcs	r1, r3
 800d8de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d8e2:	e7eb      	b.n	800d8bc <__swhatbuf_r+0x24>

0800d8e4 <__smakebuf_r>:
 800d8e4:	898b      	ldrh	r3, [r1, #12]
 800d8e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d8e8:	079d      	lsls	r5, r3, #30
 800d8ea:	4606      	mov	r6, r0
 800d8ec:	460c      	mov	r4, r1
 800d8ee:	d507      	bpl.n	800d900 <__smakebuf_r+0x1c>
 800d8f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d8f4:	6023      	str	r3, [r4, #0]
 800d8f6:	6123      	str	r3, [r4, #16]
 800d8f8:	2301      	movs	r3, #1
 800d8fa:	6163      	str	r3, [r4, #20]
 800d8fc:	b003      	add	sp, #12
 800d8fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d900:	ab01      	add	r3, sp, #4
 800d902:	466a      	mov	r2, sp
 800d904:	f7ff ffc8 	bl	800d898 <__swhatbuf_r>
 800d908:	9f00      	ldr	r7, [sp, #0]
 800d90a:	4605      	mov	r5, r0
 800d90c:	4639      	mov	r1, r7
 800d90e:	4630      	mov	r0, r6
 800d910:	f7fe f8c2 	bl	800ba98 <_malloc_r>
 800d914:	b948      	cbnz	r0, 800d92a <__smakebuf_r+0x46>
 800d916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d91a:	059a      	lsls	r2, r3, #22
 800d91c:	d4ee      	bmi.n	800d8fc <__smakebuf_r+0x18>
 800d91e:	f023 0303 	bic.w	r3, r3, #3
 800d922:	f043 0302 	orr.w	r3, r3, #2
 800d926:	81a3      	strh	r3, [r4, #12]
 800d928:	e7e2      	b.n	800d8f0 <__smakebuf_r+0xc>
 800d92a:	89a3      	ldrh	r3, [r4, #12]
 800d92c:	6020      	str	r0, [r4, #0]
 800d92e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d932:	81a3      	strh	r3, [r4, #12]
 800d934:	9b01      	ldr	r3, [sp, #4]
 800d936:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d93a:	b15b      	cbz	r3, 800d954 <__smakebuf_r+0x70>
 800d93c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d940:	4630      	mov	r0, r6
 800d942:	f000 f849 	bl	800d9d8 <_isatty_r>
 800d946:	b128      	cbz	r0, 800d954 <__smakebuf_r+0x70>
 800d948:	89a3      	ldrh	r3, [r4, #12]
 800d94a:	f023 0303 	bic.w	r3, r3, #3
 800d94e:	f043 0301 	orr.w	r3, r3, #1
 800d952:	81a3      	strh	r3, [r4, #12]
 800d954:	89a3      	ldrh	r3, [r4, #12]
 800d956:	431d      	orrs	r5, r3
 800d958:	81a5      	strh	r5, [r4, #12]
 800d95a:	e7cf      	b.n	800d8fc <__smakebuf_r+0x18>

0800d95c <memmove>:
 800d95c:	4288      	cmp	r0, r1
 800d95e:	b510      	push	{r4, lr}
 800d960:	eb01 0402 	add.w	r4, r1, r2
 800d964:	d902      	bls.n	800d96c <memmove+0x10>
 800d966:	4284      	cmp	r4, r0
 800d968:	4623      	mov	r3, r4
 800d96a:	d807      	bhi.n	800d97c <memmove+0x20>
 800d96c:	1e43      	subs	r3, r0, #1
 800d96e:	42a1      	cmp	r1, r4
 800d970:	d008      	beq.n	800d984 <memmove+0x28>
 800d972:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d976:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d97a:	e7f8      	b.n	800d96e <memmove+0x12>
 800d97c:	4402      	add	r2, r0
 800d97e:	4601      	mov	r1, r0
 800d980:	428a      	cmp	r2, r1
 800d982:	d100      	bne.n	800d986 <memmove+0x2a>
 800d984:	bd10      	pop	{r4, pc}
 800d986:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d98a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d98e:	e7f7      	b.n	800d980 <memmove+0x24>

0800d990 <strncmp>:
 800d990:	b510      	push	{r4, lr}
 800d992:	b16a      	cbz	r2, 800d9b0 <strncmp+0x20>
 800d994:	3901      	subs	r1, #1
 800d996:	1884      	adds	r4, r0, r2
 800d998:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d99c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d9a0:	429a      	cmp	r2, r3
 800d9a2:	d103      	bne.n	800d9ac <strncmp+0x1c>
 800d9a4:	42a0      	cmp	r0, r4
 800d9a6:	d001      	beq.n	800d9ac <strncmp+0x1c>
 800d9a8:	2a00      	cmp	r2, #0
 800d9aa:	d1f5      	bne.n	800d998 <strncmp+0x8>
 800d9ac:	1ad0      	subs	r0, r2, r3
 800d9ae:	bd10      	pop	{r4, pc}
 800d9b0:	4610      	mov	r0, r2
 800d9b2:	e7fc      	b.n	800d9ae <strncmp+0x1e>

0800d9b4 <_fstat_r>:
 800d9b4:	b538      	push	{r3, r4, r5, lr}
 800d9b6:	4d07      	ldr	r5, [pc, #28]	@ (800d9d4 <_fstat_r+0x20>)
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	4604      	mov	r4, r0
 800d9bc:	4608      	mov	r0, r1
 800d9be:	4611      	mov	r1, r2
 800d9c0:	602b      	str	r3, [r5, #0]
 800d9c2:	f7f4 fca5 	bl	8002310 <_fstat>
 800d9c6:	1c43      	adds	r3, r0, #1
 800d9c8:	d102      	bne.n	800d9d0 <_fstat_r+0x1c>
 800d9ca:	682b      	ldr	r3, [r5, #0]
 800d9cc:	b103      	cbz	r3, 800d9d0 <_fstat_r+0x1c>
 800d9ce:	6023      	str	r3, [r4, #0]
 800d9d0:	bd38      	pop	{r3, r4, r5, pc}
 800d9d2:	bf00      	nop
 800d9d4:	20004e78 	.word	0x20004e78

0800d9d8 <_isatty_r>:
 800d9d8:	b538      	push	{r3, r4, r5, lr}
 800d9da:	4d06      	ldr	r5, [pc, #24]	@ (800d9f4 <_isatty_r+0x1c>)
 800d9dc:	2300      	movs	r3, #0
 800d9de:	4604      	mov	r4, r0
 800d9e0:	4608      	mov	r0, r1
 800d9e2:	602b      	str	r3, [r5, #0]
 800d9e4:	f7f4 fca4 	bl	8002330 <_isatty>
 800d9e8:	1c43      	adds	r3, r0, #1
 800d9ea:	d102      	bne.n	800d9f2 <_isatty_r+0x1a>
 800d9ec:	682b      	ldr	r3, [r5, #0]
 800d9ee:	b103      	cbz	r3, 800d9f2 <_isatty_r+0x1a>
 800d9f0:	6023      	str	r3, [r4, #0]
 800d9f2:	bd38      	pop	{r3, r4, r5, pc}
 800d9f4:	20004e78 	.word	0x20004e78

0800d9f8 <_sbrk_r>:
 800d9f8:	b538      	push	{r3, r4, r5, lr}
 800d9fa:	4d06      	ldr	r5, [pc, #24]	@ (800da14 <_sbrk_r+0x1c>)
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	4604      	mov	r4, r0
 800da00:	4608      	mov	r0, r1
 800da02:	602b      	str	r3, [r5, #0]
 800da04:	f7f4 fcac 	bl	8002360 <_sbrk>
 800da08:	1c43      	adds	r3, r0, #1
 800da0a:	d102      	bne.n	800da12 <_sbrk_r+0x1a>
 800da0c:	682b      	ldr	r3, [r5, #0]
 800da0e:	b103      	cbz	r3, 800da12 <_sbrk_r+0x1a>
 800da10:	6023      	str	r3, [r4, #0]
 800da12:	bd38      	pop	{r3, r4, r5, pc}
 800da14:	20004e78 	.word	0x20004e78

0800da18 <nan>:
 800da18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800da20 <nan+0x8>
 800da1c:	4770      	bx	lr
 800da1e:	bf00      	nop
 800da20:	00000000 	.word	0x00000000
 800da24:	7ff80000 	.word	0x7ff80000

0800da28 <__assert_func>:
 800da28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800da2a:	4614      	mov	r4, r2
 800da2c:	461a      	mov	r2, r3
 800da2e:	4b09      	ldr	r3, [pc, #36]	@ (800da54 <__assert_func+0x2c>)
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	4605      	mov	r5, r0
 800da34:	68d8      	ldr	r0, [r3, #12]
 800da36:	b14c      	cbz	r4, 800da4c <__assert_func+0x24>
 800da38:	4b07      	ldr	r3, [pc, #28]	@ (800da58 <__assert_func+0x30>)
 800da3a:	9100      	str	r1, [sp, #0]
 800da3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800da40:	4906      	ldr	r1, [pc, #24]	@ (800da5c <__assert_func+0x34>)
 800da42:	462b      	mov	r3, r5
 800da44:	f000 fba8 	bl	800e198 <fiprintf>
 800da48:	f000 fbb8 	bl	800e1bc <abort>
 800da4c:	4b04      	ldr	r3, [pc, #16]	@ (800da60 <__assert_func+0x38>)
 800da4e:	461c      	mov	r4, r3
 800da50:	e7f3      	b.n	800da3a <__assert_func+0x12>
 800da52:	bf00      	nop
 800da54:	2000002c 	.word	0x2000002c
 800da58:	0800e7aa 	.word	0x0800e7aa
 800da5c:	0800e7b7 	.word	0x0800e7b7
 800da60:	0800e7e5 	.word	0x0800e7e5

0800da64 <_calloc_r>:
 800da64:	b570      	push	{r4, r5, r6, lr}
 800da66:	fba1 5402 	umull	r5, r4, r1, r2
 800da6a:	b934      	cbnz	r4, 800da7a <_calloc_r+0x16>
 800da6c:	4629      	mov	r1, r5
 800da6e:	f7fe f813 	bl	800ba98 <_malloc_r>
 800da72:	4606      	mov	r6, r0
 800da74:	b928      	cbnz	r0, 800da82 <_calloc_r+0x1e>
 800da76:	4630      	mov	r0, r6
 800da78:	bd70      	pop	{r4, r5, r6, pc}
 800da7a:	220c      	movs	r2, #12
 800da7c:	6002      	str	r2, [r0, #0]
 800da7e:	2600      	movs	r6, #0
 800da80:	e7f9      	b.n	800da76 <_calloc_r+0x12>
 800da82:	462a      	mov	r2, r5
 800da84:	4621      	mov	r1, r4
 800da86:	f7fd f847 	bl	800ab18 <memset>
 800da8a:	e7f4      	b.n	800da76 <_calloc_r+0x12>

0800da8c <rshift>:
 800da8c:	6903      	ldr	r3, [r0, #16]
 800da8e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800da92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da96:	ea4f 1261 	mov.w	r2, r1, asr #5
 800da9a:	f100 0414 	add.w	r4, r0, #20
 800da9e:	dd45      	ble.n	800db2c <rshift+0xa0>
 800daa0:	f011 011f 	ands.w	r1, r1, #31
 800daa4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800daa8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800daac:	d10c      	bne.n	800dac8 <rshift+0x3c>
 800daae:	f100 0710 	add.w	r7, r0, #16
 800dab2:	4629      	mov	r1, r5
 800dab4:	42b1      	cmp	r1, r6
 800dab6:	d334      	bcc.n	800db22 <rshift+0x96>
 800dab8:	1a9b      	subs	r3, r3, r2
 800daba:	009b      	lsls	r3, r3, #2
 800dabc:	1eea      	subs	r2, r5, #3
 800dabe:	4296      	cmp	r6, r2
 800dac0:	bf38      	it	cc
 800dac2:	2300      	movcc	r3, #0
 800dac4:	4423      	add	r3, r4
 800dac6:	e015      	b.n	800daf4 <rshift+0x68>
 800dac8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dacc:	f1c1 0820 	rsb	r8, r1, #32
 800dad0:	40cf      	lsrs	r7, r1
 800dad2:	f105 0e04 	add.w	lr, r5, #4
 800dad6:	46a1      	mov	r9, r4
 800dad8:	4576      	cmp	r6, lr
 800dada:	46f4      	mov	ip, lr
 800dadc:	d815      	bhi.n	800db0a <rshift+0x7e>
 800dade:	1a9a      	subs	r2, r3, r2
 800dae0:	0092      	lsls	r2, r2, #2
 800dae2:	3a04      	subs	r2, #4
 800dae4:	3501      	adds	r5, #1
 800dae6:	42ae      	cmp	r6, r5
 800dae8:	bf38      	it	cc
 800daea:	2200      	movcc	r2, #0
 800daec:	18a3      	adds	r3, r4, r2
 800daee:	50a7      	str	r7, [r4, r2]
 800daf0:	b107      	cbz	r7, 800daf4 <rshift+0x68>
 800daf2:	3304      	adds	r3, #4
 800daf4:	1b1a      	subs	r2, r3, r4
 800daf6:	42a3      	cmp	r3, r4
 800daf8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dafc:	bf08      	it	eq
 800dafe:	2300      	moveq	r3, #0
 800db00:	6102      	str	r2, [r0, #16]
 800db02:	bf08      	it	eq
 800db04:	6143      	streq	r3, [r0, #20]
 800db06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db0a:	f8dc c000 	ldr.w	ip, [ip]
 800db0e:	fa0c fc08 	lsl.w	ip, ip, r8
 800db12:	ea4c 0707 	orr.w	r7, ip, r7
 800db16:	f849 7b04 	str.w	r7, [r9], #4
 800db1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800db1e:	40cf      	lsrs	r7, r1
 800db20:	e7da      	b.n	800dad8 <rshift+0x4c>
 800db22:	f851 cb04 	ldr.w	ip, [r1], #4
 800db26:	f847 cf04 	str.w	ip, [r7, #4]!
 800db2a:	e7c3      	b.n	800dab4 <rshift+0x28>
 800db2c:	4623      	mov	r3, r4
 800db2e:	e7e1      	b.n	800daf4 <rshift+0x68>

0800db30 <__hexdig_fun>:
 800db30:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800db34:	2b09      	cmp	r3, #9
 800db36:	d802      	bhi.n	800db3e <__hexdig_fun+0xe>
 800db38:	3820      	subs	r0, #32
 800db3a:	b2c0      	uxtb	r0, r0
 800db3c:	4770      	bx	lr
 800db3e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800db42:	2b05      	cmp	r3, #5
 800db44:	d801      	bhi.n	800db4a <__hexdig_fun+0x1a>
 800db46:	3847      	subs	r0, #71	@ 0x47
 800db48:	e7f7      	b.n	800db3a <__hexdig_fun+0xa>
 800db4a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800db4e:	2b05      	cmp	r3, #5
 800db50:	d801      	bhi.n	800db56 <__hexdig_fun+0x26>
 800db52:	3827      	subs	r0, #39	@ 0x27
 800db54:	e7f1      	b.n	800db3a <__hexdig_fun+0xa>
 800db56:	2000      	movs	r0, #0
 800db58:	4770      	bx	lr
	...

0800db5c <__gethex>:
 800db5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db60:	b085      	sub	sp, #20
 800db62:	468a      	mov	sl, r1
 800db64:	9302      	str	r3, [sp, #8]
 800db66:	680b      	ldr	r3, [r1, #0]
 800db68:	9001      	str	r0, [sp, #4]
 800db6a:	4690      	mov	r8, r2
 800db6c:	1c9c      	adds	r4, r3, #2
 800db6e:	46a1      	mov	r9, r4
 800db70:	f814 0b01 	ldrb.w	r0, [r4], #1
 800db74:	2830      	cmp	r0, #48	@ 0x30
 800db76:	d0fa      	beq.n	800db6e <__gethex+0x12>
 800db78:	eba9 0303 	sub.w	r3, r9, r3
 800db7c:	f1a3 0b02 	sub.w	fp, r3, #2
 800db80:	f7ff ffd6 	bl	800db30 <__hexdig_fun>
 800db84:	4605      	mov	r5, r0
 800db86:	2800      	cmp	r0, #0
 800db88:	d168      	bne.n	800dc5c <__gethex+0x100>
 800db8a:	49a0      	ldr	r1, [pc, #640]	@ (800de0c <__gethex+0x2b0>)
 800db8c:	2201      	movs	r2, #1
 800db8e:	4648      	mov	r0, r9
 800db90:	f7ff fefe 	bl	800d990 <strncmp>
 800db94:	4607      	mov	r7, r0
 800db96:	2800      	cmp	r0, #0
 800db98:	d167      	bne.n	800dc6a <__gethex+0x10e>
 800db9a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800db9e:	4626      	mov	r6, r4
 800dba0:	f7ff ffc6 	bl	800db30 <__hexdig_fun>
 800dba4:	2800      	cmp	r0, #0
 800dba6:	d062      	beq.n	800dc6e <__gethex+0x112>
 800dba8:	4623      	mov	r3, r4
 800dbaa:	7818      	ldrb	r0, [r3, #0]
 800dbac:	2830      	cmp	r0, #48	@ 0x30
 800dbae:	4699      	mov	r9, r3
 800dbb0:	f103 0301 	add.w	r3, r3, #1
 800dbb4:	d0f9      	beq.n	800dbaa <__gethex+0x4e>
 800dbb6:	f7ff ffbb 	bl	800db30 <__hexdig_fun>
 800dbba:	fab0 f580 	clz	r5, r0
 800dbbe:	096d      	lsrs	r5, r5, #5
 800dbc0:	f04f 0b01 	mov.w	fp, #1
 800dbc4:	464a      	mov	r2, r9
 800dbc6:	4616      	mov	r6, r2
 800dbc8:	3201      	adds	r2, #1
 800dbca:	7830      	ldrb	r0, [r6, #0]
 800dbcc:	f7ff ffb0 	bl	800db30 <__hexdig_fun>
 800dbd0:	2800      	cmp	r0, #0
 800dbd2:	d1f8      	bne.n	800dbc6 <__gethex+0x6a>
 800dbd4:	498d      	ldr	r1, [pc, #564]	@ (800de0c <__gethex+0x2b0>)
 800dbd6:	2201      	movs	r2, #1
 800dbd8:	4630      	mov	r0, r6
 800dbda:	f7ff fed9 	bl	800d990 <strncmp>
 800dbde:	2800      	cmp	r0, #0
 800dbe0:	d13f      	bne.n	800dc62 <__gethex+0x106>
 800dbe2:	b944      	cbnz	r4, 800dbf6 <__gethex+0x9a>
 800dbe4:	1c74      	adds	r4, r6, #1
 800dbe6:	4622      	mov	r2, r4
 800dbe8:	4616      	mov	r6, r2
 800dbea:	3201      	adds	r2, #1
 800dbec:	7830      	ldrb	r0, [r6, #0]
 800dbee:	f7ff ff9f 	bl	800db30 <__hexdig_fun>
 800dbf2:	2800      	cmp	r0, #0
 800dbf4:	d1f8      	bne.n	800dbe8 <__gethex+0x8c>
 800dbf6:	1ba4      	subs	r4, r4, r6
 800dbf8:	00a7      	lsls	r7, r4, #2
 800dbfa:	7833      	ldrb	r3, [r6, #0]
 800dbfc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800dc00:	2b50      	cmp	r3, #80	@ 0x50
 800dc02:	d13e      	bne.n	800dc82 <__gethex+0x126>
 800dc04:	7873      	ldrb	r3, [r6, #1]
 800dc06:	2b2b      	cmp	r3, #43	@ 0x2b
 800dc08:	d033      	beq.n	800dc72 <__gethex+0x116>
 800dc0a:	2b2d      	cmp	r3, #45	@ 0x2d
 800dc0c:	d034      	beq.n	800dc78 <__gethex+0x11c>
 800dc0e:	1c71      	adds	r1, r6, #1
 800dc10:	2400      	movs	r4, #0
 800dc12:	7808      	ldrb	r0, [r1, #0]
 800dc14:	f7ff ff8c 	bl	800db30 <__hexdig_fun>
 800dc18:	1e43      	subs	r3, r0, #1
 800dc1a:	b2db      	uxtb	r3, r3
 800dc1c:	2b18      	cmp	r3, #24
 800dc1e:	d830      	bhi.n	800dc82 <__gethex+0x126>
 800dc20:	f1a0 0210 	sub.w	r2, r0, #16
 800dc24:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dc28:	f7ff ff82 	bl	800db30 <__hexdig_fun>
 800dc2c:	f100 3cff 	add.w	ip, r0, #4294967295
 800dc30:	fa5f fc8c 	uxtb.w	ip, ip
 800dc34:	f1bc 0f18 	cmp.w	ip, #24
 800dc38:	f04f 030a 	mov.w	r3, #10
 800dc3c:	d91e      	bls.n	800dc7c <__gethex+0x120>
 800dc3e:	b104      	cbz	r4, 800dc42 <__gethex+0xe6>
 800dc40:	4252      	negs	r2, r2
 800dc42:	4417      	add	r7, r2
 800dc44:	f8ca 1000 	str.w	r1, [sl]
 800dc48:	b1ed      	cbz	r5, 800dc86 <__gethex+0x12a>
 800dc4a:	f1bb 0f00 	cmp.w	fp, #0
 800dc4e:	bf0c      	ite	eq
 800dc50:	2506      	moveq	r5, #6
 800dc52:	2500      	movne	r5, #0
 800dc54:	4628      	mov	r0, r5
 800dc56:	b005      	add	sp, #20
 800dc58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc5c:	2500      	movs	r5, #0
 800dc5e:	462c      	mov	r4, r5
 800dc60:	e7b0      	b.n	800dbc4 <__gethex+0x68>
 800dc62:	2c00      	cmp	r4, #0
 800dc64:	d1c7      	bne.n	800dbf6 <__gethex+0x9a>
 800dc66:	4627      	mov	r7, r4
 800dc68:	e7c7      	b.n	800dbfa <__gethex+0x9e>
 800dc6a:	464e      	mov	r6, r9
 800dc6c:	462f      	mov	r7, r5
 800dc6e:	2501      	movs	r5, #1
 800dc70:	e7c3      	b.n	800dbfa <__gethex+0x9e>
 800dc72:	2400      	movs	r4, #0
 800dc74:	1cb1      	adds	r1, r6, #2
 800dc76:	e7cc      	b.n	800dc12 <__gethex+0xb6>
 800dc78:	2401      	movs	r4, #1
 800dc7a:	e7fb      	b.n	800dc74 <__gethex+0x118>
 800dc7c:	fb03 0002 	mla	r0, r3, r2, r0
 800dc80:	e7ce      	b.n	800dc20 <__gethex+0xc4>
 800dc82:	4631      	mov	r1, r6
 800dc84:	e7de      	b.n	800dc44 <__gethex+0xe8>
 800dc86:	eba6 0309 	sub.w	r3, r6, r9
 800dc8a:	3b01      	subs	r3, #1
 800dc8c:	4629      	mov	r1, r5
 800dc8e:	2b07      	cmp	r3, #7
 800dc90:	dc0a      	bgt.n	800dca8 <__gethex+0x14c>
 800dc92:	9801      	ldr	r0, [sp, #4]
 800dc94:	f7fd ff8c 	bl	800bbb0 <_Balloc>
 800dc98:	4604      	mov	r4, r0
 800dc9a:	b940      	cbnz	r0, 800dcae <__gethex+0x152>
 800dc9c:	4b5c      	ldr	r3, [pc, #368]	@ (800de10 <__gethex+0x2b4>)
 800dc9e:	4602      	mov	r2, r0
 800dca0:	21e4      	movs	r1, #228	@ 0xe4
 800dca2:	485c      	ldr	r0, [pc, #368]	@ (800de14 <__gethex+0x2b8>)
 800dca4:	f7ff fec0 	bl	800da28 <__assert_func>
 800dca8:	3101      	adds	r1, #1
 800dcaa:	105b      	asrs	r3, r3, #1
 800dcac:	e7ef      	b.n	800dc8e <__gethex+0x132>
 800dcae:	f100 0a14 	add.w	sl, r0, #20
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	4655      	mov	r5, sl
 800dcb6:	469b      	mov	fp, r3
 800dcb8:	45b1      	cmp	r9, r6
 800dcba:	d337      	bcc.n	800dd2c <__gethex+0x1d0>
 800dcbc:	f845 bb04 	str.w	fp, [r5], #4
 800dcc0:	eba5 050a 	sub.w	r5, r5, sl
 800dcc4:	10ad      	asrs	r5, r5, #2
 800dcc6:	6125      	str	r5, [r4, #16]
 800dcc8:	4658      	mov	r0, fp
 800dcca:	f7fe f863 	bl	800bd94 <__hi0bits>
 800dcce:	016d      	lsls	r5, r5, #5
 800dcd0:	f8d8 6000 	ldr.w	r6, [r8]
 800dcd4:	1a2d      	subs	r5, r5, r0
 800dcd6:	42b5      	cmp	r5, r6
 800dcd8:	dd54      	ble.n	800dd84 <__gethex+0x228>
 800dcda:	1bad      	subs	r5, r5, r6
 800dcdc:	4629      	mov	r1, r5
 800dcde:	4620      	mov	r0, r4
 800dce0:	f7fe fbef 	bl	800c4c2 <__any_on>
 800dce4:	4681      	mov	r9, r0
 800dce6:	b178      	cbz	r0, 800dd08 <__gethex+0x1ac>
 800dce8:	1e6b      	subs	r3, r5, #1
 800dcea:	1159      	asrs	r1, r3, #5
 800dcec:	f003 021f 	and.w	r2, r3, #31
 800dcf0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800dcf4:	f04f 0901 	mov.w	r9, #1
 800dcf8:	fa09 f202 	lsl.w	r2, r9, r2
 800dcfc:	420a      	tst	r2, r1
 800dcfe:	d003      	beq.n	800dd08 <__gethex+0x1ac>
 800dd00:	454b      	cmp	r3, r9
 800dd02:	dc36      	bgt.n	800dd72 <__gethex+0x216>
 800dd04:	f04f 0902 	mov.w	r9, #2
 800dd08:	4629      	mov	r1, r5
 800dd0a:	4620      	mov	r0, r4
 800dd0c:	f7ff febe 	bl	800da8c <rshift>
 800dd10:	442f      	add	r7, r5
 800dd12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dd16:	42bb      	cmp	r3, r7
 800dd18:	da42      	bge.n	800dda0 <__gethex+0x244>
 800dd1a:	9801      	ldr	r0, [sp, #4]
 800dd1c:	4621      	mov	r1, r4
 800dd1e:	f7fd ff87 	bl	800bc30 <_Bfree>
 800dd22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dd24:	2300      	movs	r3, #0
 800dd26:	6013      	str	r3, [r2, #0]
 800dd28:	25a3      	movs	r5, #163	@ 0xa3
 800dd2a:	e793      	b.n	800dc54 <__gethex+0xf8>
 800dd2c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800dd30:	2a2e      	cmp	r2, #46	@ 0x2e
 800dd32:	d012      	beq.n	800dd5a <__gethex+0x1fe>
 800dd34:	2b20      	cmp	r3, #32
 800dd36:	d104      	bne.n	800dd42 <__gethex+0x1e6>
 800dd38:	f845 bb04 	str.w	fp, [r5], #4
 800dd3c:	f04f 0b00 	mov.w	fp, #0
 800dd40:	465b      	mov	r3, fp
 800dd42:	7830      	ldrb	r0, [r6, #0]
 800dd44:	9303      	str	r3, [sp, #12]
 800dd46:	f7ff fef3 	bl	800db30 <__hexdig_fun>
 800dd4a:	9b03      	ldr	r3, [sp, #12]
 800dd4c:	f000 000f 	and.w	r0, r0, #15
 800dd50:	4098      	lsls	r0, r3
 800dd52:	ea4b 0b00 	orr.w	fp, fp, r0
 800dd56:	3304      	adds	r3, #4
 800dd58:	e7ae      	b.n	800dcb8 <__gethex+0x15c>
 800dd5a:	45b1      	cmp	r9, r6
 800dd5c:	d8ea      	bhi.n	800dd34 <__gethex+0x1d8>
 800dd5e:	492b      	ldr	r1, [pc, #172]	@ (800de0c <__gethex+0x2b0>)
 800dd60:	9303      	str	r3, [sp, #12]
 800dd62:	2201      	movs	r2, #1
 800dd64:	4630      	mov	r0, r6
 800dd66:	f7ff fe13 	bl	800d990 <strncmp>
 800dd6a:	9b03      	ldr	r3, [sp, #12]
 800dd6c:	2800      	cmp	r0, #0
 800dd6e:	d1e1      	bne.n	800dd34 <__gethex+0x1d8>
 800dd70:	e7a2      	b.n	800dcb8 <__gethex+0x15c>
 800dd72:	1ea9      	subs	r1, r5, #2
 800dd74:	4620      	mov	r0, r4
 800dd76:	f7fe fba4 	bl	800c4c2 <__any_on>
 800dd7a:	2800      	cmp	r0, #0
 800dd7c:	d0c2      	beq.n	800dd04 <__gethex+0x1a8>
 800dd7e:	f04f 0903 	mov.w	r9, #3
 800dd82:	e7c1      	b.n	800dd08 <__gethex+0x1ac>
 800dd84:	da09      	bge.n	800dd9a <__gethex+0x23e>
 800dd86:	1b75      	subs	r5, r6, r5
 800dd88:	4621      	mov	r1, r4
 800dd8a:	9801      	ldr	r0, [sp, #4]
 800dd8c:	462a      	mov	r2, r5
 800dd8e:	f7fe f95f 	bl	800c050 <__lshift>
 800dd92:	1b7f      	subs	r7, r7, r5
 800dd94:	4604      	mov	r4, r0
 800dd96:	f100 0a14 	add.w	sl, r0, #20
 800dd9a:	f04f 0900 	mov.w	r9, #0
 800dd9e:	e7b8      	b.n	800dd12 <__gethex+0x1b6>
 800dda0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800dda4:	42bd      	cmp	r5, r7
 800dda6:	dd6f      	ble.n	800de88 <__gethex+0x32c>
 800dda8:	1bed      	subs	r5, r5, r7
 800ddaa:	42ae      	cmp	r6, r5
 800ddac:	dc34      	bgt.n	800de18 <__gethex+0x2bc>
 800ddae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ddb2:	2b02      	cmp	r3, #2
 800ddb4:	d022      	beq.n	800ddfc <__gethex+0x2a0>
 800ddb6:	2b03      	cmp	r3, #3
 800ddb8:	d024      	beq.n	800de04 <__gethex+0x2a8>
 800ddba:	2b01      	cmp	r3, #1
 800ddbc:	d115      	bne.n	800ddea <__gethex+0x28e>
 800ddbe:	42ae      	cmp	r6, r5
 800ddc0:	d113      	bne.n	800ddea <__gethex+0x28e>
 800ddc2:	2e01      	cmp	r6, #1
 800ddc4:	d10b      	bne.n	800ddde <__gethex+0x282>
 800ddc6:	9a02      	ldr	r2, [sp, #8]
 800ddc8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ddcc:	6013      	str	r3, [r2, #0]
 800ddce:	2301      	movs	r3, #1
 800ddd0:	6123      	str	r3, [r4, #16]
 800ddd2:	f8ca 3000 	str.w	r3, [sl]
 800ddd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ddd8:	2562      	movs	r5, #98	@ 0x62
 800ddda:	601c      	str	r4, [r3, #0]
 800dddc:	e73a      	b.n	800dc54 <__gethex+0xf8>
 800ddde:	1e71      	subs	r1, r6, #1
 800dde0:	4620      	mov	r0, r4
 800dde2:	f7fe fb6e 	bl	800c4c2 <__any_on>
 800dde6:	2800      	cmp	r0, #0
 800dde8:	d1ed      	bne.n	800ddc6 <__gethex+0x26a>
 800ddea:	9801      	ldr	r0, [sp, #4]
 800ddec:	4621      	mov	r1, r4
 800ddee:	f7fd ff1f 	bl	800bc30 <_Bfree>
 800ddf2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	6013      	str	r3, [r2, #0]
 800ddf8:	2550      	movs	r5, #80	@ 0x50
 800ddfa:	e72b      	b.n	800dc54 <__gethex+0xf8>
 800ddfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d1f3      	bne.n	800ddea <__gethex+0x28e>
 800de02:	e7e0      	b.n	800ddc6 <__gethex+0x26a>
 800de04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de06:	2b00      	cmp	r3, #0
 800de08:	d1dd      	bne.n	800ddc6 <__gethex+0x26a>
 800de0a:	e7ee      	b.n	800ddea <__gethex+0x28e>
 800de0c:	0800e78f 	.word	0x0800e78f
 800de10:	0800e725 	.word	0x0800e725
 800de14:	0800e7e6 	.word	0x0800e7e6
 800de18:	1e6f      	subs	r7, r5, #1
 800de1a:	f1b9 0f00 	cmp.w	r9, #0
 800de1e:	d130      	bne.n	800de82 <__gethex+0x326>
 800de20:	b127      	cbz	r7, 800de2c <__gethex+0x2d0>
 800de22:	4639      	mov	r1, r7
 800de24:	4620      	mov	r0, r4
 800de26:	f7fe fb4c 	bl	800c4c2 <__any_on>
 800de2a:	4681      	mov	r9, r0
 800de2c:	117a      	asrs	r2, r7, #5
 800de2e:	2301      	movs	r3, #1
 800de30:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800de34:	f007 071f 	and.w	r7, r7, #31
 800de38:	40bb      	lsls	r3, r7
 800de3a:	4213      	tst	r3, r2
 800de3c:	4629      	mov	r1, r5
 800de3e:	4620      	mov	r0, r4
 800de40:	bf18      	it	ne
 800de42:	f049 0902 	orrne.w	r9, r9, #2
 800de46:	f7ff fe21 	bl	800da8c <rshift>
 800de4a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800de4e:	1b76      	subs	r6, r6, r5
 800de50:	2502      	movs	r5, #2
 800de52:	f1b9 0f00 	cmp.w	r9, #0
 800de56:	d047      	beq.n	800dee8 <__gethex+0x38c>
 800de58:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800de5c:	2b02      	cmp	r3, #2
 800de5e:	d015      	beq.n	800de8c <__gethex+0x330>
 800de60:	2b03      	cmp	r3, #3
 800de62:	d017      	beq.n	800de94 <__gethex+0x338>
 800de64:	2b01      	cmp	r3, #1
 800de66:	d109      	bne.n	800de7c <__gethex+0x320>
 800de68:	f019 0f02 	tst.w	r9, #2
 800de6c:	d006      	beq.n	800de7c <__gethex+0x320>
 800de6e:	f8da 3000 	ldr.w	r3, [sl]
 800de72:	ea49 0903 	orr.w	r9, r9, r3
 800de76:	f019 0f01 	tst.w	r9, #1
 800de7a:	d10e      	bne.n	800de9a <__gethex+0x33e>
 800de7c:	f045 0510 	orr.w	r5, r5, #16
 800de80:	e032      	b.n	800dee8 <__gethex+0x38c>
 800de82:	f04f 0901 	mov.w	r9, #1
 800de86:	e7d1      	b.n	800de2c <__gethex+0x2d0>
 800de88:	2501      	movs	r5, #1
 800de8a:	e7e2      	b.n	800de52 <__gethex+0x2f6>
 800de8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de8e:	f1c3 0301 	rsb	r3, r3, #1
 800de92:	930f      	str	r3, [sp, #60]	@ 0x3c
 800de94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de96:	2b00      	cmp	r3, #0
 800de98:	d0f0      	beq.n	800de7c <__gethex+0x320>
 800de9a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800de9e:	f104 0314 	add.w	r3, r4, #20
 800dea2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dea6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800deaa:	f04f 0c00 	mov.w	ip, #0
 800deae:	4618      	mov	r0, r3
 800deb0:	f853 2b04 	ldr.w	r2, [r3], #4
 800deb4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800deb8:	d01b      	beq.n	800def2 <__gethex+0x396>
 800deba:	3201      	adds	r2, #1
 800debc:	6002      	str	r2, [r0, #0]
 800debe:	2d02      	cmp	r5, #2
 800dec0:	f104 0314 	add.w	r3, r4, #20
 800dec4:	d13c      	bne.n	800df40 <__gethex+0x3e4>
 800dec6:	f8d8 2000 	ldr.w	r2, [r8]
 800deca:	3a01      	subs	r2, #1
 800decc:	42b2      	cmp	r2, r6
 800dece:	d109      	bne.n	800dee4 <__gethex+0x388>
 800ded0:	1171      	asrs	r1, r6, #5
 800ded2:	2201      	movs	r2, #1
 800ded4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ded8:	f006 061f 	and.w	r6, r6, #31
 800dedc:	fa02 f606 	lsl.w	r6, r2, r6
 800dee0:	421e      	tst	r6, r3
 800dee2:	d13a      	bne.n	800df5a <__gethex+0x3fe>
 800dee4:	f045 0520 	orr.w	r5, r5, #32
 800dee8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800deea:	601c      	str	r4, [r3, #0]
 800deec:	9b02      	ldr	r3, [sp, #8]
 800deee:	601f      	str	r7, [r3, #0]
 800def0:	e6b0      	b.n	800dc54 <__gethex+0xf8>
 800def2:	4299      	cmp	r1, r3
 800def4:	f843 cc04 	str.w	ip, [r3, #-4]
 800def8:	d8d9      	bhi.n	800deae <__gethex+0x352>
 800defa:	68a3      	ldr	r3, [r4, #8]
 800defc:	459b      	cmp	fp, r3
 800defe:	db17      	blt.n	800df30 <__gethex+0x3d4>
 800df00:	6861      	ldr	r1, [r4, #4]
 800df02:	9801      	ldr	r0, [sp, #4]
 800df04:	3101      	adds	r1, #1
 800df06:	f7fd fe53 	bl	800bbb0 <_Balloc>
 800df0a:	4681      	mov	r9, r0
 800df0c:	b918      	cbnz	r0, 800df16 <__gethex+0x3ba>
 800df0e:	4b1a      	ldr	r3, [pc, #104]	@ (800df78 <__gethex+0x41c>)
 800df10:	4602      	mov	r2, r0
 800df12:	2184      	movs	r1, #132	@ 0x84
 800df14:	e6c5      	b.n	800dca2 <__gethex+0x146>
 800df16:	6922      	ldr	r2, [r4, #16]
 800df18:	3202      	adds	r2, #2
 800df1a:	f104 010c 	add.w	r1, r4, #12
 800df1e:	0092      	lsls	r2, r2, #2
 800df20:	300c      	adds	r0, #12
 800df22:	f7fc fed6 	bl	800acd2 <memcpy>
 800df26:	4621      	mov	r1, r4
 800df28:	9801      	ldr	r0, [sp, #4]
 800df2a:	f7fd fe81 	bl	800bc30 <_Bfree>
 800df2e:	464c      	mov	r4, r9
 800df30:	6923      	ldr	r3, [r4, #16]
 800df32:	1c5a      	adds	r2, r3, #1
 800df34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800df38:	6122      	str	r2, [r4, #16]
 800df3a:	2201      	movs	r2, #1
 800df3c:	615a      	str	r2, [r3, #20]
 800df3e:	e7be      	b.n	800debe <__gethex+0x362>
 800df40:	6922      	ldr	r2, [r4, #16]
 800df42:	455a      	cmp	r2, fp
 800df44:	dd0b      	ble.n	800df5e <__gethex+0x402>
 800df46:	2101      	movs	r1, #1
 800df48:	4620      	mov	r0, r4
 800df4a:	f7ff fd9f 	bl	800da8c <rshift>
 800df4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800df52:	3701      	adds	r7, #1
 800df54:	42bb      	cmp	r3, r7
 800df56:	f6ff aee0 	blt.w	800dd1a <__gethex+0x1be>
 800df5a:	2501      	movs	r5, #1
 800df5c:	e7c2      	b.n	800dee4 <__gethex+0x388>
 800df5e:	f016 061f 	ands.w	r6, r6, #31
 800df62:	d0fa      	beq.n	800df5a <__gethex+0x3fe>
 800df64:	4453      	add	r3, sl
 800df66:	f1c6 0620 	rsb	r6, r6, #32
 800df6a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800df6e:	f7fd ff11 	bl	800bd94 <__hi0bits>
 800df72:	42b0      	cmp	r0, r6
 800df74:	dbe7      	blt.n	800df46 <__gethex+0x3ea>
 800df76:	e7f0      	b.n	800df5a <__gethex+0x3fe>
 800df78:	0800e725 	.word	0x0800e725

0800df7c <L_shift>:
 800df7c:	f1c2 0208 	rsb	r2, r2, #8
 800df80:	0092      	lsls	r2, r2, #2
 800df82:	b570      	push	{r4, r5, r6, lr}
 800df84:	f1c2 0620 	rsb	r6, r2, #32
 800df88:	6843      	ldr	r3, [r0, #4]
 800df8a:	6804      	ldr	r4, [r0, #0]
 800df8c:	fa03 f506 	lsl.w	r5, r3, r6
 800df90:	432c      	orrs	r4, r5
 800df92:	40d3      	lsrs	r3, r2
 800df94:	6004      	str	r4, [r0, #0]
 800df96:	f840 3f04 	str.w	r3, [r0, #4]!
 800df9a:	4288      	cmp	r0, r1
 800df9c:	d3f4      	bcc.n	800df88 <L_shift+0xc>
 800df9e:	bd70      	pop	{r4, r5, r6, pc}

0800dfa0 <__match>:
 800dfa0:	b530      	push	{r4, r5, lr}
 800dfa2:	6803      	ldr	r3, [r0, #0]
 800dfa4:	3301      	adds	r3, #1
 800dfa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dfaa:	b914      	cbnz	r4, 800dfb2 <__match+0x12>
 800dfac:	6003      	str	r3, [r0, #0]
 800dfae:	2001      	movs	r0, #1
 800dfb0:	bd30      	pop	{r4, r5, pc}
 800dfb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dfb6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800dfba:	2d19      	cmp	r5, #25
 800dfbc:	bf98      	it	ls
 800dfbe:	3220      	addls	r2, #32
 800dfc0:	42a2      	cmp	r2, r4
 800dfc2:	d0f0      	beq.n	800dfa6 <__match+0x6>
 800dfc4:	2000      	movs	r0, #0
 800dfc6:	e7f3      	b.n	800dfb0 <__match+0x10>

0800dfc8 <__hexnan>:
 800dfc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfcc:	680b      	ldr	r3, [r1, #0]
 800dfce:	6801      	ldr	r1, [r0, #0]
 800dfd0:	115e      	asrs	r6, r3, #5
 800dfd2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dfd6:	f013 031f 	ands.w	r3, r3, #31
 800dfda:	b087      	sub	sp, #28
 800dfdc:	bf18      	it	ne
 800dfde:	3604      	addne	r6, #4
 800dfe0:	2500      	movs	r5, #0
 800dfe2:	1f37      	subs	r7, r6, #4
 800dfe4:	4682      	mov	sl, r0
 800dfe6:	4690      	mov	r8, r2
 800dfe8:	9301      	str	r3, [sp, #4]
 800dfea:	f846 5c04 	str.w	r5, [r6, #-4]
 800dfee:	46b9      	mov	r9, r7
 800dff0:	463c      	mov	r4, r7
 800dff2:	9502      	str	r5, [sp, #8]
 800dff4:	46ab      	mov	fp, r5
 800dff6:	784a      	ldrb	r2, [r1, #1]
 800dff8:	1c4b      	adds	r3, r1, #1
 800dffa:	9303      	str	r3, [sp, #12]
 800dffc:	b342      	cbz	r2, 800e050 <__hexnan+0x88>
 800dffe:	4610      	mov	r0, r2
 800e000:	9105      	str	r1, [sp, #20]
 800e002:	9204      	str	r2, [sp, #16]
 800e004:	f7ff fd94 	bl	800db30 <__hexdig_fun>
 800e008:	2800      	cmp	r0, #0
 800e00a:	d151      	bne.n	800e0b0 <__hexnan+0xe8>
 800e00c:	9a04      	ldr	r2, [sp, #16]
 800e00e:	9905      	ldr	r1, [sp, #20]
 800e010:	2a20      	cmp	r2, #32
 800e012:	d818      	bhi.n	800e046 <__hexnan+0x7e>
 800e014:	9b02      	ldr	r3, [sp, #8]
 800e016:	459b      	cmp	fp, r3
 800e018:	dd13      	ble.n	800e042 <__hexnan+0x7a>
 800e01a:	454c      	cmp	r4, r9
 800e01c:	d206      	bcs.n	800e02c <__hexnan+0x64>
 800e01e:	2d07      	cmp	r5, #7
 800e020:	dc04      	bgt.n	800e02c <__hexnan+0x64>
 800e022:	462a      	mov	r2, r5
 800e024:	4649      	mov	r1, r9
 800e026:	4620      	mov	r0, r4
 800e028:	f7ff ffa8 	bl	800df7c <L_shift>
 800e02c:	4544      	cmp	r4, r8
 800e02e:	d952      	bls.n	800e0d6 <__hexnan+0x10e>
 800e030:	2300      	movs	r3, #0
 800e032:	f1a4 0904 	sub.w	r9, r4, #4
 800e036:	f844 3c04 	str.w	r3, [r4, #-4]
 800e03a:	f8cd b008 	str.w	fp, [sp, #8]
 800e03e:	464c      	mov	r4, r9
 800e040:	461d      	mov	r5, r3
 800e042:	9903      	ldr	r1, [sp, #12]
 800e044:	e7d7      	b.n	800dff6 <__hexnan+0x2e>
 800e046:	2a29      	cmp	r2, #41	@ 0x29
 800e048:	d157      	bne.n	800e0fa <__hexnan+0x132>
 800e04a:	3102      	adds	r1, #2
 800e04c:	f8ca 1000 	str.w	r1, [sl]
 800e050:	f1bb 0f00 	cmp.w	fp, #0
 800e054:	d051      	beq.n	800e0fa <__hexnan+0x132>
 800e056:	454c      	cmp	r4, r9
 800e058:	d206      	bcs.n	800e068 <__hexnan+0xa0>
 800e05a:	2d07      	cmp	r5, #7
 800e05c:	dc04      	bgt.n	800e068 <__hexnan+0xa0>
 800e05e:	462a      	mov	r2, r5
 800e060:	4649      	mov	r1, r9
 800e062:	4620      	mov	r0, r4
 800e064:	f7ff ff8a 	bl	800df7c <L_shift>
 800e068:	4544      	cmp	r4, r8
 800e06a:	d936      	bls.n	800e0da <__hexnan+0x112>
 800e06c:	f1a8 0204 	sub.w	r2, r8, #4
 800e070:	4623      	mov	r3, r4
 800e072:	f853 1b04 	ldr.w	r1, [r3], #4
 800e076:	f842 1f04 	str.w	r1, [r2, #4]!
 800e07a:	429f      	cmp	r7, r3
 800e07c:	d2f9      	bcs.n	800e072 <__hexnan+0xaa>
 800e07e:	1b3b      	subs	r3, r7, r4
 800e080:	f023 0303 	bic.w	r3, r3, #3
 800e084:	3304      	adds	r3, #4
 800e086:	3401      	adds	r4, #1
 800e088:	3e03      	subs	r6, #3
 800e08a:	42b4      	cmp	r4, r6
 800e08c:	bf88      	it	hi
 800e08e:	2304      	movhi	r3, #4
 800e090:	4443      	add	r3, r8
 800e092:	2200      	movs	r2, #0
 800e094:	f843 2b04 	str.w	r2, [r3], #4
 800e098:	429f      	cmp	r7, r3
 800e09a:	d2fb      	bcs.n	800e094 <__hexnan+0xcc>
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	b91b      	cbnz	r3, 800e0a8 <__hexnan+0xe0>
 800e0a0:	4547      	cmp	r7, r8
 800e0a2:	d128      	bne.n	800e0f6 <__hexnan+0x12e>
 800e0a4:	2301      	movs	r3, #1
 800e0a6:	603b      	str	r3, [r7, #0]
 800e0a8:	2005      	movs	r0, #5
 800e0aa:	b007      	add	sp, #28
 800e0ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0b0:	3501      	adds	r5, #1
 800e0b2:	2d08      	cmp	r5, #8
 800e0b4:	f10b 0b01 	add.w	fp, fp, #1
 800e0b8:	dd06      	ble.n	800e0c8 <__hexnan+0x100>
 800e0ba:	4544      	cmp	r4, r8
 800e0bc:	d9c1      	bls.n	800e042 <__hexnan+0x7a>
 800e0be:	2300      	movs	r3, #0
 800e0c0:	f844 3c04 	str.w	r3, [r4, #-4]
 800e0c4:	2501      	movs	r5, #1
 800e0c6:	3c04      	subs	r4, #4
 800e0c8:	6822      	ldr	r2, [r4, #0]
 800e0ca:	f000 000f 	and.w	r0, r0, #15
 800e0ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e0d2:	6020      	str	r0, [r4, #0]
 800e0d4:	e7b5      	b.n	800e042 <__hexnan+0x7a>
 800e0d6:	2508      	movs	r5, #8
 800e0d8:	e7b3      	b.n	800e042 <__hexnan+0x7a>
 800e0da:	9b01      	ldr	r3, [sp, #4]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d0dd      	beq.n	800e09c <__hexnan+0xd4>
 800e0e0:	f1c3 0320 	rsb	r3, r3, #32
 800e0e4:	f04f 32ff 	mov.w	r2, #4294967295
 800e0e8:	40da      	lsrs	r2, r3
 800e0ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e0ee:	4013      	ands	r3, r2
 800e0f0:	f846 3c04 	str.w	r3, [r6, #-4]
 800e0f4:	e7d2      	b.n	800e09c <__hexnan+0xd4>
 800e0f6:	3f04      	subs	r7, #4
 800e0f8:	e7d0      	b.n	800e09c <__hexnan+0xd4>
 800e0fa:	2004      	movs	r0, #4
 800e0fc:	e7d5      	b.n	800e0aa <__hexnan+0xe2>

0800e0fe <__ascii_mbtowc>:
 800e0fe:	b082      	sub	sp, #8
 800e100:	b901      	cbnz	r1, 800e104 <__ascii_mbtowc+0x6>
 800e102:	a901      	add	r1, sp, #4
 800e104:	b142      	cbz	r2, 800e118 <__ascii_mbtowc+0x1a>
 800e106:	b14b      	cbz	r3, 800e11c <__ascii_mbtowc+0x1e>
 800e108:	7813      	ldrb	r3, [r2, #0]
 800e10a:	600b      	str	r3, [r1, #0]
 800e10c:	7812      	ldrb	r2, [r2, #0]
 800e10e:	1e10      	subs	r0, r2, #0
 800e110:	bf18      	it	ne
 800e112:	2001      	movne	r0, #1
 800e114:	b002      	add	sp, #8
 800e116:	4770      	bx	lr
 800e118:	4610      	mov	r0, r2
 800e11a:	e7fb      	b.n	800e114 <__ascii_mbtowc+0x16>
 800e11c:	f06f 0001 	mvn.w	r0, #1
 800e120:	e7f8      	b.n	800e114 <__ascii_mbtowc+0x16>

0800e122 <_realloc_r>:
 800e122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e126:	4607      	mov	r7, r0
 800e128:	4614      	mov	r4, r2
 800e12a:	460d      	mov	r5, r1
 800e12c:	b921      	cbnz	r1, 800e138 <_realloc_r+0x16>
 800e12e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e132:	4611      	mov	r1, r2
 800e134:	f7fd bcb0 	b.w	800ba98 <_malloc_r>
 800e138:	b92a      	cbnz	r2, 800e146 <_realloc_r+0x24>
 800e13a:	f7fd fc39 	bl	800b9b0 <_free_r>
 800e13e:	4625      	mov	r5, r4
 800e140:	4628      	mov	r0, r5
 800e142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e146:	f000 f840 	bl	800e1ca <_malloc_usable_size_r>
 800e14a:	4284      	cmp	r4, r0
 800e14c:	4606      	mov	r6, r0
 800e14e:	d802      	bhi.n	800e156 <_realloc_r+0x34>
 800e150:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e154:	d8f4      	bhi.n	800e140 <_realloc_r+0x1e>
 800e156:	4621      	mov	r1, r4
 800e158:	4638      	mov	r0, r7
 800e15a:	f7fd fc9d 	bl	800ba98 <_malloc_r>
 800e15e:	4680      	mov	r8, r0
 800e160:	b908      	cbnz	r0, 800e166 <_realloc_r+0x44>
 800e162:	4645      	mov	r5, r8
 800e164:	e7ec      	b.n	800e140 <_realloc_r+0x1e>
 800e166:	42b4      	cmp	r4, r6
 800e168:	4622      	mov	r2, r4
 800e16a:	4629      	mov	r1, r5
 800e16c:	bf28      	it	cs
 800e16e:	4632      	movcs	r2, r6
 800e170:	f7fc fdaf 	bl	800acd2 <memcpy>
 800e174:	4629      	mov	r1, r5
 800e176:	4638      	mov	r0, r7
 800e178:	f7fd fc1a 	bl	800b9b0 <_free_r>
 800e17c:	e7f1      	b.n	800e162 <_realloc_r+0x40>

0800e17e <__ascii_wctomb>:
 800e17e:	4603      	mov	r3, r0
 800e180:	4608      	mov	r0, r1
 800e182:	b141      	cbz	r1, 800e196 <__ascii_wctomb+0x18>
 800e184:	2aff      	cmp	r2, #255	@ 0xff
 800e186:	d904      	bls.n	800e192 <__ascii_wctomb+0x14>
 800e188:	228a      	movs	r2, #138	@ 0x8a
 800e18a:	601a      	str	r2, [r3, #0]
 800e18c:	f04f 30ff 	mov.w	r0, #4294967295
 800e190:	4770      	bx	lr
 800e192:	700a      	strb	r2, [r1, #0]
 800e194:	2001      	movs	r0, #1
 800e196:	4770      	bx	lr

0800e198 <fiprintf>:
 800e198:	b40e      	push	{r1, r2, r3}
 800e19a:	b503      	push	{r0, r1, lr}
 800e19c:	4601      	mov	r1, r0
 800e19e:	ab03      	add	r3, sp, #12
 800e1a0:	4805      	ldr	r0, [pc, #20]	@ (800e1b8 <fiprintf+0x20>)
 800e1a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1a6:	6800      	ldr	r0, [r0, #0]
 800e1a8:	9301      	str	r3, [sp, #4]
 800e1aa:	f7ff f9b1 	bl	800d510 <_vfiprintf_r>
 800e1ae:	b002      	add	sp, #8
 800e1b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1b4:	b003      	add	sp, #12
 800e1b6:	4770      	bx	lr
 800e1b8:	2000002c 	.word	0x2000002c

0800e1bc <abort>:
 800e1bc:	b508      	push	{r3, lr}
 800e1be:	2006      	movs	r0, #6
 800e1c0:	f000 f834 	bl	800e22c <raise>
 800e1c4:	2001      	movs	r0, #1
 800e1c6:	f7f4 f86f 	bl	80022a8 <_exit>

0800e1ca <_malloc_usable_size_r>:
 800e1ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e1ce:	1f18      	subs	r0, r3, #4
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	bfbc      	itt	lt
 800e1d4:	580b      	ldrlt	r3, [r1, r0]
 800e1d6:	18c0      	addlt	r0, r0, r3
 800e1d8:	4770      	bx	lr

0800e1da <_raise_r>:
 800e1da:	291f      	cmp	r1, #31
 800e1dc:	b538      	push	{r3, r4, r5, lr}
 800e1de:	4605      	mov	r5, r0
 800e1e0:	460c      	mov	r4, r1
 800e1e2:	d904      	bls.n	800e1ee <_raise_r+0x14>
 800e1e4:	2316      	movs	r3, #22
 800e1e6:	6003      	str	r3, [r0, #0]
 800e1e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e1ec:	bd38      	pop	{r3, r4, r5, pc}
 800e1ee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e1f0:	b112      	cbz	r2, 800e1f8 <_raise_r+0x1e>
 800e1f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e1f6:	b94b      	cbnz	r3, 800e20c <_raise_r+0x32>
 800e1f8:	4628      	mov	r0, r5
 800e1fa:	f000 f831 	bl	800e260 <_getpid_r>
 800e1fe:	4622      	mov	r2, r4
 800e200:	4601      	mov	r1, r0
 800e202:	4628      	mov	r0, r5
 800e204:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e208:	f000 b818 	b.w	800e23c <_kill_r>
 800e20c:	2b01      	cmp	r3, #1
 800e20e:	d00a      	beq.n	800e226 <_raise_r+0x4c>
 800e210:	1c59      	adds	r1, r3, #1
 800e212:	d103      	bne.n	800e21c <_raise_r+0x42>
 800e214:	2316      	movs	r3, #22
 800e216:	6003      	str	r3, [r0, #0]
 800e218:	2001      	movs	r0, #1
 800e21a:	e7e7      	b.n	800e1ec <_raise_r+0x12>
 800e21c:	2100      	movs	r1, #0
 800e21e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e222:	4620      	mov	r0, r4
 800e224:	4798      	blx	r3
 800e226:	2000      	movs	r0, #0
 800e228:	e7e0      	b.n	800e1ec <_raise_r+0x12>
	...

0800e22c <raise>:
 800e22c:	4b02      	ldr	r3, [pc, #8]	@ (800e238 <raise+0xc>)
 800e22e:	4601      	mov	r1, r0
 800e230:	6818      	ldr	r0, [r3, #0]
 800e232:	f7ff bfd2 	b.w	800e1da <_raise_r>
 800e236:	bf00      	nop
 800e238:	2000002c 	.word	0x2000002c

0800e23c <_kill_r>:
 800e23c:	b538      	push	{r3, r4, r5, lr}
 800e23e:	4d07      	ldr	r5, [pc, #28]	@ (800e25c <_kill_r+0x20>)
 800e240:	2300      	movs	r3, #0
 800e242:	4604      	mov	r4, r0
 800e244:	4608      	mov	r0, r1
 800e246:	4611      	mov	r1, r2
 800e248:	602b      	str	r3, [r5, #0]
 800e24a:	f7f4 f81d 	bl	8002288 <_kill>
 800e24e:	1c43      	adds	r3, r0, #1
 800e250:	d102      	bne.n	800e258 <_kill_r+0x1c>
 800e252:	682b      	ldr	r3, [r5, #0]
 800e254:	b103      	cbz	r3, 800e258 <_kill_r+0x1c>
 800e256:	6023      	str	r3, [r4, #0]
 800e258:	bd38      	pop	{r3, r4, r5, pc}
 800e25a:	bf00      	nop
 800e25c:	20004e78 	.word	0x20004e78

0800e260 <_getpid_r>:
 800e260:	f7f4 b80a 	b.w	8002278 <_getpid>

0800e264 <_init>:
 800e264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e266:	bf00      	nop
 800e268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e26a:	bc08      	pop	{r3}
 800e26c:	469e      	mov	lr, r3
 800e26e:	4770      	bx	lr

0800e270 <_fini>:
 800e270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e272:	bf00      	nop
 800e274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e276:	bc08      	pop	{r3}
 800e278:	469e      	mov	lr, r3
 800e27a:	4770      	bx	lr
