Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Jul 27 18:40:36 2023
| Host         : gaphs17.portoalegre.pucrsnet.br running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.407        0.000                      0                  124        0.179        0.000                      0                  124        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.407        0.000                      0                  124        0.179        0.000                      0                  124        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.199ns (27.673%)  route 3.134ns (72.327%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.694     5.296    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  uart/uart_tx_inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.123     6.839    uart/uart_tx_inst/clk_cnt[3]
    SLICE_X82Y124        LUT5 (Prop_lut5_I0_O)        0.299     7.138 r  uart/uart_tx_inst/clk_cnt[8]_i_3/O
                         net (fo=7, routed)           0.819     7.957    uart/uart_tx_inst/clk_cnt[8]_i_3_n_0
    SLICE_X82Y123        LUT5 (Prop_lut5_I1_O)        0.149     8.106 r  uart/uart_tx_inst/clk_cnt[10]_i_3/O
                         net (fo=10, routed)          0.695     8.801    uart/uart_tx_inst/clk_cnt[10]_i_3_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I0_O)        0.332     9.133 r  uart/uart_tx_inst/clk_cnt[10]_i_1/O
                         net (fo=11, routed)          0.496     9.629    uart/uart_tx_inst/clk_cnt_0
    SLICE_X83Y123        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.579    15.001    uart/uart_tx_inst/CLK
    SLICE_X83Y123        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[10]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    15.036    uart/uart_tx_inst/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.199ns (27.673%)  route 3.134ns (72.327%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.694     5.296    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  uart/uart_tx_inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.123     6.839    uart/uart_tx_inst/clk_cnt[3]
    SLICE_X82Y124        LUT5 (Prop_lut5_I0_O)        0.299     7.138 r  uart/uart_tx_inst/clk_cnt[8]_i_3/O
                         net (fo=7, routed)           0.819     7.957    uart/uart_tx_inst/clk_cnt[8]_i_3_n_0
    SLICE_X82Y123        LUT5 (Prop_lut5_I1_O)        0.149     8.106 r  uart/uart_tx_inst/clk_cnt[10]_i_3/O
                         net (fo=10, routed)          0.695     8.801    uart/uart_tx_inst/clk_cnt[10]_i_3_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I0_O)        0.332     9.133 r  uart/uart_tx_inst/clk_cnt[10]_i_1/O
                         net (fo=11, routed)          0.496     9.629    uart/uart_tx_inst/clk_cnt_0
    SLICE_X82Y123        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.579    15.001    uart/uart_tx_inst/CLK
    SLICE_X82Y123        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[4]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X82Y123        FDRE (Setup_fdre_C_CE)      -0.205    15.036    uart/uart_tx_inst/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.199ns (27.673%)  route 3.134ns (72.327%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.694     5.296    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  uart/uart_tx_inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.123     6.839    uart/uart_tx_inst/clk_cnt[3]
    SLICE_X82Y124        LUT5 (Prop_lut5_I0_O)        0.299     7.138 r  uart/uart_tx_inst/clk_cnt[8]_i_3/O
                         net (fo=7, routed)           0.819     7.957    uart/uart_tx_inst/clk_cnt[8]_i_3_n_0
    SLICE_X82Y123        LUT5 (Prop_lut5_I1_O)        0.149     8.106 r  uart/uart_tx_inst/clk_cnt[10]_i_3/O
                         net (fo=10, routed)          0.695     8.801    uart/uart_tx_inst/clk_cnt[10]_i_3_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I0_O)        0.332     9.133 r  uart/uart_tx_inst/clk_cnt[10]_i_1/O
                         net (fo=11, routed)          0.496     9.629    uart/uart_tx_inst/clk_cnt_0
    SLICE_X82Y123        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.579    15.001    uart/uart_tx_inst/CLK
    SLICE_X82Y123        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[7]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X82Y123        FDRE (Setup_fdre_C_CE)      -0.205    15.036    uart/uart_tx_inst/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.199ns (27.673%)  route 3.134ns (72.327%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.694     5.296    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  uart/uart_tx_inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.123     6.839    uart/uart_tx_inst/clk_cnt[3]
    SLICE_X82Y124        LUT5 (Prop_lut5_I0_O)        0.299     7.138 r  uart/uart_tx_inst/clk_cnt[8]_i_3/O
                         net (fo=7, routed)           0.819     7.957    uart/uart_tx_inst/clk_cnt[8]_i_3_n_0
    SLICE_X82Y123        LUT5 (Prop_lut5_I1_O)        0.149     8.106 r  uart/uart_tx_inst/clk_cnt[10]_i_3/O
                         net (fo=10, routed)          0.695     8.801    uart/uart_tx_inst/clk_cnt[10]_i_3_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I0_O)        0.332     9.133 r  uart/uart_tx_inst/clk_cnt[10]_i_1/O
                         net (fo=11, routed)          0.496     9.629    uart/uart_tx_inst/clk_cnt_0
    SLICE_X82Y123        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.579    15.001    uart/uart_tx_inst/CLK
    SLICE_X82Y123        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[8]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X82Y123        FDRE (Setup_fdre_C_CE)      -0.205    15.036    uart/uart_tx_inst/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.199ns (27.673%)  route 3.134ns (72.327%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.694     5.296    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  uart/uart_tx_inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.123     6.839    uart/uart_tx_inst/clk_cnt[3]
    SLICE_X82Y124        LUT5 (Prop_lut5_I0_O)        0.299     7.138 r  uart/uart_tx_inst/clk_cnt[8]_i_3/O
                         net (fo=7, routed)           0.819     7.957    uart/uart_tx_inst/clk_cnt[8]_i_3_n_0
    SLICE_X82Y123        LUT5 (Prop_lut5_I1_O)        0.149     8.106 r  uart/uart_tx_inst/clk_cnt[10]_i_3/O
                         net (fo=10, routed)          0.695     8.801    uart/uart_tx_inst/clk_cnt[10]_i_3_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I0_O)        0.332     9.133 r  uart/uart_tx_inst/clk_cnt[10]_i_1/O
                         net (fo=11, routed)          0.496     9.629    uart/uart_tx_inst/clk_cnt_0
    SLICE_X83Y123        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.579    15.001    uart/uart_tx_inst/CLK
    SLICE_X83Y123        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[9]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    15.036    uart/uart_tx_inst/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.199ns (27.728%)  route 3.125ns (72.272%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.694     5.296    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  uart/uart_tx_inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.123     6.839    uart/uart_tx_inst/clk_cnt[3]
    SLICE_X82Y124        LUT5 (Prop_lut5_I0_O)        0.299     7.138 r  uart/uart_tx_inst/clk_cnt[8]_i_3/O
                         net (fo=7, routed)           0.819     7.957    uart/uart_tx_inst/clk_cnt[8]_i_3_n_0
    SLICE_X82Y123        LUT5 (Prop_lut5_I1_O)        0.149     8.106 r  uart/uart_tx_inst/clk_cnt[10]_i_3/O
                         net (fo=10, routed)          0.695     8.801    uart/uart_tx_inst/clk_cnt[10]_i_3_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I0_O)        0.332     9.133 r  uart/uart_tx_inst/clk_cnt[10]_i_1/O
                         net (fo=11, routed)          0.488     9.620    uart/uart_tx_inst/clk_cnt_0
    SLICE_X82Y122        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.580    15.002    uart/uart_tx_inst/CLK
    SLICE_X82Y122        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[5]/C
                         clock pessimism              0.275    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X82Y122        FDRE (Setup_fdre_C_CE)      -0.205    15.037    uart/uart_tx_inst/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.199ns (27.728%)  route 3.125ns (72.272%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.694     5.296    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  uart/uart_tx_inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.123     6.839    uart/uart_tx_inst/clk_cnt[3]
    SLICE_X82Y124        LUT5 (Prop_lut5_I0_O)        0.299     7.138 r  uart/uart_tx_inst/clk_cnt[8]_i_3/O
                         net (fo=7, routed)           0.819     7.957    uart/uart_tx_inst/clk_cnt[8]_i_3_n_0
    SLICE_X82Y123        LUT5 (Prop_lut5_I1_O)        0.149     8.106 r  uart/uart_tx_inst/clk_cnt[10]_i_3/O
                         net (fo=10, routed)          0.695     8.801    uart/uart_tx_inst/clk_cnt[10]_i_3_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I0_O)        0.332     9.133 r  uart/uart_tx_inst/clk_cnt[10]_i_1/O
                         net (fo=11, routed)          0.488     9.620    uart/uart_tx_inst/clk_cnt_0
    SLICE_X82Y122        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.580    15.002    uart/uart_tx_inst/CLK
    SLICE_X82Y122        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[6]/C
                         clock pessimism              0.275    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X82Y122        FDRE (Setup_fdre_C_CE)      -0.205    15.037    uart/uart_tx_inst/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 1.199ns (28.603%)  route 2.993ns (71.397%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.694     5.296    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  uart/uart_tx_inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.123     6.839    uart/uart_tx_inst/clk_cnt[3]
    SLICE_X82Y124        LUT5 (Prop_lut5_I0_O)        0.299     7.138 r  uart/uart_tx_inst/clk_cnt[8]_i_3/O
                         net (fo=7, routed)           0.819     7.957    uart/uart_tx_inst/clk_cnt[8]_i_3_n_0
    SLICE_X82Y123        LUT5 (Prop_lut5_I1_O)        0.149     8.106 r  uart/uart_tx_inst/clk_cnt[10]_i_3/O
                         net (fo=10, routed)          0.695     8.801    uart/uart_tx_inst/clk_cnt[10]_i_3_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I0_O)        0.332     9.133 r  uart/uart_tx_inst/clk_cnt[10]_i_1/O
                         net (fo=11, routed)          0.356     9.488    uart/uart_tx_inst/clk_cnt_0
    SLICE_X83Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.577    14.999    uart/uart_tx_inst/CLK
    SLICE_X83Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[1]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X83Y124        FDRE (Setup_fdre_C_CE)      -0.205    15.034    uart/uart_tx_inst/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 1.199ns (28.603%)  route 2.993ns (71.397%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.694     5.296    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  uart/uart_tx_inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.123     6.839    uart/uart_tx_inst/clk_cnt[3]
    SLICE_X82Y124        LUT5 (Prop_lut5_I0_O)        0.299     7.138 r  uart/uart_tx_inst/clk_cnt[8]_i_3/O
                         net (fo=7, routed)           0.819     7.957    uart/uart_tx_inst/clk_cnt[8]_i_3_n_0
    SLICE_X82Y123        LUT5 (Prop_lut5_I1_O)        0.149     8.106 r  uart/uart_tx_inst/clk_cnt[10]_i_3/O
                         net (fo=10, routed)          0.695     8.801    uart/uart_tx_inst/clk_cnt[10]_i_3_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I0_O)        0.332     9.133 r  uart/uart_tx_inst/clk_cnt[10]_i_1/O
                         net (fo=11, routed)          0.356     9.488    uart/uart_tx_inst/clk_cnt_0
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.577    14.999    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[0]/C
                         clock pessimism              0.297    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X82Y124        FDRE (Setup_fdre_C_CE)      -0.205    15.056    uart/uart_tx_inst/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 1.199ns (28.603%)  route 2.993ns (71.397%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.694     5.296    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  uart/uart_tx_inst/clk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.123     6.839    uart/uart_tx_inst/clk_cnt[3]
    SLICE_X82Y124        LUT5 (Prop_lut5_I0_O)        0.299     7.138 r  uart/uart_tx_inst/clk_cnt[8]_i_3/O
                         net (fo=7, routed)           0.819     7.957    uart/uart_tx_inst/clk_cnt[8]_i_3_n_0
    SLICE_X82Y123        LUT5 (Prop_lut5_I1_O)        0.149     8.106 r  uart/uart_tx_inst/clk_cnt[10]_i_3/O
                         net (fo=10, routed)          0.695     8.801    uart/uart_tx_inst/clk_cnt[10]_i_3_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I0_O)        0.332     9.133 r  uart/uart_tx_inst/clk_cnt[10]_i_1/O
                         net (fo=11, routed)          0.356     9.488    uart/uart_tx_inst/clk_cnt_0
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.577    14.999    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[2]/C
                         clock pessimism              0.297    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X82Y124        FDRE (Setup_fdre_C_CE)      -0.205    15.056    uart/uart_tx_inst/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.587     1.506    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  uart/uart_tx_inst/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.097     1.744    uart/uart_tx_inst/clk_cnt[0]
    SLICE_X83Y124        LUT4 (Prop_lut4_I3_O)        0.045     1.789 r  uart/uart_tx_inst/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    uart/uart_tx_inst/clk_cnt[1]_i_1_n_0
    SLICE_X83Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     2.021    uart/uart_tx_inst/CLK
    SLICE_X83Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[1]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X83Y124        FDRE (Hold_fdre_C_D)         0.091     1.610    uart/uart_tx_inst/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart/uart_rx_inst/data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/data_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.509    uart/uart_rx_inst/CLK
    SLICE_X85Y128        FDRE                                         r  uart/uart_rx_inst/data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  uart/uart_rx_inst/data_r_reg[1]/Q
                         net (fo=1, routed)           0.107     1.758    uart/uart_tx_inst/D[1]
    SLICE_X85Y127        FDRE                                         r  uart/uart_tx_inst/data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.859     2.024    uart/uart_tx_inst/CLK
    SLICE_X85Y127        FDRE                                         r  uart/uart_tx_inst/data_r_reg[1]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.047     1.569    uart/uart_tx_inst/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart/uart_rx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_rx_inst/clk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.877%)  route 0.147ns (44.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.587     1.506    uart/uart_rx_inst/CLK
    SLICE_X85Y124        FDRE                                         r  uart/uart_rx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  uart/uart_rx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.147     1.794    uart/uart_rx_inst/state__0[0]
    SLICE_X84Y124        LUT5 (Prop_lut5_I0_O)        0.045     1.839 r  uart/uart_rx_inst/clk_cnt[10]_i_2__0/O
                         net (fo=1, routed)           0.000     1.839    uart/uart_rx_inst/clk_cnt1_in[10]
    SLICE_X84Y124        FDRE                                         r  uart/uart_rx_inst/clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     2.021    uart/uart_rx_inst/CLK
    SLICE_X84Y124        FDRE                                         r  uart/uart_rx_inst/clk_cnt_reg[10]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X84Y124        FDRE (Hold_fdre_C_D)         0.120     1.639    uart/uart_rx_inst/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart/uart_rx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_rx_inst/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.214%)  route 0.151ns (44.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.587     1.506    uart/uart_rx_inst/CLK
    SLICE_X85Y124        FDRE                                         r  uart/uart_rx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  uart/uart_rx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.151     1.798    uart/uart_rx_inst/state__0[0]
    SLICE_X84Y124        LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  uart/uart_rx_inst/clk_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    uart/uart_rx_inst/clk_cnt1_in[0]
    SLICE_X84Y124        FDRE                                         r  uart/uart_rx_inst/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     2.021    uart/uart_rx_inst/CLK
    SLICE_X84Y124        FDRE                                         r  uart/uart_rx_inst/clk_cnt_reg[0]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X84Y124        FDRE (Hold_fdre_C_D)         0.121     1.640    uart/uart_rx_inst/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart/uart_rx_inst/data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.509    uart/uart_rx_inst/CLK
    SLICE_X85Y128        FDRE                                         r  uart/uart_rx_inst/data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.128     1.637 r  uart/uart_rx_inst/data_r_reg[6]/Q
                         net (fo=1, routed)           0.115     1.753    uart/uart_tx_inst/D[6]
    SLICE_X85Y127        FDRE                                         r  uart/uart_tx_inst/data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.859     2.024    uart/uart_tx_inst/CLK
    SLICE_X85Y127        FDRE                                         r  uart/uart_tx_inst/data_r_reg[6]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.023     1.545    uart/uart_tx_inst/data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart/uart_rx_inst/data_tmp_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_rx_inst/data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.509    uart/uart_rx_inst/CLK
    SLICE_X84Y128        FDRE                                         r  uart/uart_rx_inst/data_tmp_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  uart/uart_rx_inst/data_tmp_r_reg[0]/Q
                         net (fo=1, routed)           0.105     1.779    uart/uart_rx_inst/data_tmp_r[0]
    SLICE_X85Y128        FDRE                                         r  uart/uart_rx_inst/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     2.025    uart/uart_rx_inst/CLK
    SLICE_X85Y128        FDRE                                         r  uart/uart_rx_inst/data_r_reg[0]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X85Y128        FDRE (Hold_fdre_C_D)         0.046     1.568    uart/uart_rx_inst/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart/uart_tx_inst/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.587     1.506    uart/uart_tx_inst/CLK
    SLICE_X83Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y124        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  uart/uart_tx_inst/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.141     1.789    uart/uart_tx_inst/clk_cnt[1]
    SLICE_X82Y124        LUT5 (Prop_lut5_I2_O)        0.048     1.837 r  uart/uart_tx_inst/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    uart/uart_tx_inst/clk_cnt[3]_i_1_n_0
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     2.021    uart/uart_tx_inst/CLK
    SLICE_X82Y124        FDRE                                         r  uart/uart_tx_inst/clk_cnt_reg[3]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X82Y124        FDRE (Hold_fdre_C_D)         0.107     1.626    uart/uart_tx_inst/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart/uart_rx_inst/data_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_rx_inst/data_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.497%)  route 0.132ns (41.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.588     1.507    uart/uart_rx_inst/CLK
    SLICE_X85Y126        FDRE                                         r  uart/uart_rx_inst/data_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  uart/uart_rx_inst/data_cnt_reg[1]/Q
                         net (fo=4, routed)           0.132     1.780    uart/uart_rx_inst/data_cnt_reg_n_0_[1]
    SLICE_X85Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  uart/uart_rx_inst/data_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.825    uart/uart_rx_inst/data_cnt[3]_i_2_n_0
    SLICE_X85Y126        FDRE                                         r  uart/uart_rx_inst/data_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.856     2.022    uart/uart_rx_inst/CLK
    SLICE_X85Y126        FDRE                                         r  uart/uart_rx_inst/data_cnt_reg[3]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X85Y126        FDRE (Hold_fdre_C_D)         0.092     1.599    uart/uart_rx_inst/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart/uart_tx_inst/ready_r_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_tx_inst/ready_r_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.587     1.506    uart/uart_tx_inst/CLK
    SLICE_X84Y125        FDSE                                         r  uart/uart_tx_inst/ready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDSE (Prop_fdse_C_Q)         0.164     1.670 r  uart/uart_tx_inst/ready_r_reg/Q
                         net (fo=4, routed)           0.138     1.808    uart/uart_tx_inst/ready_r_reg_n_0
    SLICE_X84Y125        LUT4 (Prop_lut4_I3_O)        0.045     1.853 r  uart/uart_tx_inst/ready_r_i_1/O
                         net (fo=1, routed)           0.000     1.853    uart/uart_tx_inst/ready_r_i_1_n_0
    SLICE_X84Y125        FDSE                                         r  uart/uart_tx_inst/ready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     2.021    uart/uart_tx_inst/CLK
    SLICE_X84Y125        FDSE                                         r  uart/uart_tx_inst/ready_r_reg/C
                         clock pessimism             -0.514     1.506    
    SLICE_X84Y125        FDSE (Hold_fdse_C_D)         0.121     1.627    uart/uart_tx_inst/ready_r_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart/uart_rx_inst/sig_r_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uart_rx_inst/data_tmp_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.510    uart/uart_rx_inst/CLK
    SLICE_X87Y127        FDSE                                         r  uart/uart_rx_inst/sig_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDSE (Prop_fdse_C_Q)         0.141     1.651 r  uart/uart_rx_inst/sig_r_reg/Q
                         net (fo=9, routed)           0.195     1.847    uart/uart_rx_inst/sig_r
    SLICE_X84Y128        FDRE                                         r  uart/uart_rx_inst/data_tmp_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     2.025    uart/uart_rx_inst/CLK
    SLICE_X84Y128        FDRE                                         r  uart/uart_rx_inst/data_tmp_r_reg[7]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X84Y128        FDRE (Hold_fdre_C_D)         0.064     1.609    uart/uart_rx_inst/data_tmp_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y124   uart/uart_rx_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y124   uart/uart_rx_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y124   uart/uart_rx_inst/clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y124   uart/uart_rx_inst/clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y123   uart/uart_rx_inst/clk_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y123   uart/uart_rx_inst/clk_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y123   uart/uart_rx_inst/clk_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y123   uart/uart_rx_inst/clk_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y123   uart/uart_rx_inst/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   uart/uart_rx_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   uart/uart_rx_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   uart/uart_rx_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   uart/uart_rx_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   uart/uart_rx_inst/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   uart/uart_rx_inst/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   uart/uart_rx_inst/clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   uart/uart_rx_inst/clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y123   uart/uart_rx_inst/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y123   uart/uart_rx_inst/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   uart/uart_rx_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   uart/uart_rx_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   uart/uart_rx_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y124   uart/uart_rx_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   uart/uart_rx_inst/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   uart/uart_rx_inst/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   uart/uart_rx_inst/clk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   uart/uart_rx_inst/clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y123   uart/uart_rx_inst/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y123   uart/uart_rx_inst/clk_cnt_reg[1]/C



