// Seed: 548020271
macromodule module_0;
  wire id_1;
  assign id_1 = id_1;
  wire \id_2 ;
  assign module_2.id_8 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    output wor id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wire id_8,
    input tri0 id_9,
    input wire id_10,
    input wand id_11,
    input wire id_12,
    output tri0 id_13
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd20,
    parameter id_1 = 32'd80
) (
    input  uwire _id_0,
    input  tri0  _id_1,
    output uwire id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    output tri1  id_6
);
  tri1 [id_1  ?  -1 : 1  ?  id_0 : (  1  ) : id_1] id_8 = 1;
  module_0 modCall_1 ();
endmodule
