
Motor_control_stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1d8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  0800a378  0800a378  0000b378  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a7c4  0800a7c4  0000c224  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a7c4  0800a7c4  0000b7c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a7cc  0800a7cc  0000c224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a7cc  0800a7cc  0000b7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a7d0  0800a7d0  0000b7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000224  20000000  0800a7d4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a0  20000224  0800a9f8  0000c224  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008c4  0800a9f8  0000c8c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c224  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010a77  00000000  00000000  0000c254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002236  00000000  00000000  0001cccb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001048  00000000  00000000  0001ef08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ced  00000000  00000000  0001ff50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cc9  00000000  00000000  00020c3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012c4b  00000000  00000000  00038906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093c4f  00000000  00000000  0004b551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df1a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059ec  00000000  00000000  000df1e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000e4bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000224 	.word	0x20000224
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a360 	.word	0x0800a360

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000228 	.word	0x20000228
 80001dc:	0800a360 	.word	0x0800a360

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2uiz>:
 8000b3c:	004a      	lsls	r2, r1, #1
 8000b3e:	d211      	bcs.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b44:	d211      	bcs.n	8000b6a <__aeabi_d2uiz+0x2e>
 8000b46:	d50d      	bpl.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d40e      	bmi.n	8000b70 <__aeabi_d2uiz+0x34>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d102      	bne.n	8000b76 <__aeabi_d2uiz+0x3a>
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295
 8000b74:	4770      	bx	lr
 8000b76:	f04f 0000 	mov.w	r0, #0
 8000b7a:	4770      	bx	lr

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_uldivmod>:
 8000c1c:	b953      	cbnz	r3, 8000c34 <__aeabi_uldivmod+0x18>
 8000c1e:	b94a      	cbnz	r2, 8000c34 <__aeabi_uldivmod+0x18>
 8000c20:	2900      	cmp	r1, #0
 8000c22:	bf08      	it	eq
 8000c24:	2800      	cmpeq	r0, #0
 8000c26:	bf1c      	itt	ne
 8000c28:	f04f 31ff 	movne.w	r1, #4294967295
 8000c2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c30:	f000 b9be 	b.w	8000fb0 <__aeabi_idiv0>
 8000c34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c3c:	f000 f83c 	bl	8000cb8 <__udivmoddi4>
 8000c40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c48:	b004      	add	sp, #16
 8000c4a:	4770      	bx	lr

08000c4c <__aeabi_d2lz>:
 8000c4c:	b538      	push	{r3, r4, r5, lr}
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2300      	movs	r3, #0
 8000c52:	4604      	mov	r4, r0
 8000c54:	460d      	mov	r5, r1
 8000c56:	f7ff ff49 	bl	8000aec <__aeabi_dcmplt>
 8000c5a:	b928      	cbnz	r0, 8000c68 <__aeabi_d2lz+0x1c>
 8000c5c:	4620      	mov	r0, r4
 8000c5e:	4629      	mov	r1, r5
 8000c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c64:	f000 b80a 	b.w	8000c7c <__aeabi_d2ulz>
 8000c68:	4620      	mov	r0, r4
 8000c6a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c6e:	f000 f805 	bl	8000c7c <__aeabi_d2ulz>
 8000c72:	4240      	negs	r0, r0
 8000c74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c78:	bd38      	pop	{r3, r4, r5, pc}
 8000c7a:	bf00      	nop

08000c7c <__aeabi_d2ulz>:
 8000c7c:	b5d0      	push	{r4, r6, r7, lr}
 8000c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb0 <__aeabi_d2ulz+0x34>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	4606      	mov	r6, r0
 8000c84:	460f      	mov	r7, r1
 8000c86:	f7ff fcbf 	bl	8000608 <__aeabi_dmul>
 8000c8a:	f7ff ff57 	bl	8000b3c <__aeabi_d2uiz>
 8000c8e:	4604      	mov	r4, r0
 8000c90:	f7ff fc40 	bl	8000514 <__aeabi_ui2d>
 8000c94:	4b07      	ldr	r3, [pc, #28]	@ (8000cb4 <__aeabi_d2ulz+0x38>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	f7ff fcb6 	bl	8000608 <__aeabi_dmul>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4630      	mov	r0, r6
 8000ca2:	4639      	mov	r1, r7
 8000ca4:	f7ff faf8 	bl	8000298 <__aeabi_dsub>
 8000ca8:	f7ff ff48 	bl	8000b3c <__aeabi_d2uiz>
 8000cac:	4621      	mov	r1, r4
 8000cae:	bdd0      	pop	{r4, r6, r7, pc}
 8000cb0:	3df00000 	.word	0x3df00000
 8000cb4:	41f00000 	.word	0x41f00000

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* Timer callback */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM11)          // kim tra ng timer
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a07      	ldr	r2, [pc, #28]	@ (8000fe0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d105      	bne.n	8000fd2 <HAL_TIM_PeriodElapsedCallback+0x1e>
    {
        // t code cn chy mi chu k  y
    	encoder_flag = TRUE;
 8000fc6:	4b07      	ldr	r3, [pc, #28]	@ (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	701a      	strb	r2, [r3, #0]
    	imu_flag = TRUE;
 8000fcc:	4b06      	ldr	r3, [pc, #24]	@ (8000fe8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
    }
}
 8000fd2:	bf00      	nop
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	40014800 	.word	0x40014800
 8000fe4:	200005dc 	.word	0x200005dc
 8000fe8:	200005dd 	.word	0x200005dd

08000fec <HAL_UART_TxCpltCallback>:

/* UART callback */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a05      	ldr	r2, [pc, #20]	@ (8001010 <HAL_UART_TxCpltCallback+0x24>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d102      	bne.n	8001004 <HAL_UART_TxCpltCallback+0x18>
    {
        uart_tx_ready = 1;
 8000ffe:	4b05      	ldr	r3, [pc, #20]	@ (8001014 <HAL_UART_TxCpltCallback+0x28>)
 8001000:	2201      	movs	r2, #1
 8001002:	701a      	strb	r2, [r3, #0]
    }
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	40011400 	.word	0x40011400
 8001014:	2000070d 	.word	0x2000070d

08001018 <user_init>:

void user_init()
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af04      	add	r7, sp, #16
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3); //M2
 800101e:	2108      	movs	r1, #8
 8001020:	484e      	ldr	r0, [pc, #312]	@ (800115c <user_init+0x144>)
 8001022:	f004 fb3b 	bl	800569c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4); //M3
 8001026:	210c      	movs	r1, #12
 8001028:	484c      	ldr	r0, [pc, #304]	@ (800115c <user_init+0x144>)
 800102a:	f004 fb37 	bl	800569c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); //M1
 800102e:	2104      	movs	r1, #4
 8001030:	484b      	ldr	r0, [pc, #300]	@ (8001160 <user_init+0x148>)
 8001032:	f004 fb33 	bl	800569c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1); //M4
 8001036:	2100      	movs	r1, #0
 8001038:	484a      	ldr	r0, [pc, #296]	@ (8001164 <user_init+0x14c>)
 800103a:	f004 fb2f 	bl	800569c <HAL_TIM_PWM_Start>

	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL); //M1
 800103e:	213c      	movs	r1, #60	@ 0x3c
 8001040:	4849      	ldr	r0, [pc, #292]	@ (8001168 <user_init+0x150>)
 8001042:	f004 fc81 	bl	8005948 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //M3
 8001046:	213c      	movs	r1, #60	@ 0x3c
 8001048:	4848      	ldr	r0, [pc, #288]	@ (800116c <user_init+0x154>)
 800104a:	f004 fc7d 	bl	8005948 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); //M4
 800104e:	213c      	movs	r1, #60	@ 0x3c
 8001050:	4847      	ldr	r0, [pc, #284]	@ (8001170 <user_init+0x158>)
 8001052:	f004 fc79 	bl	8005948 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); //M2
 8001056:	213c      	movs	r1, #60	@ 0x3c
 8001058:	4846      	ldr	r0, [pc, #280]	@ (8001174 <user_init+0x15c>)
 800105a:	f004 fc75 	bl	8005948 <HAL_TIM_Encoder_Start>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, 0);
 800105e:	4b3f      	ldr	r3, [pc, #252]	@ (800115c <user_init+0x144>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2200      	movs	r2, #0
 8001064:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, 0);
 8001066:	4b3d      	ldr	r3, [pc, #244]	@ (800115c <user_init+0x144>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	2200      	movs	r2, #0
 800106c:	641a      	str	r2, [r3, #64]	@ 0x40
	__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 800106e:	4b3c      	ldr	r3, [pc, #240]	@ (8001160 <user_init+0x148>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2200      	movs	r2, #0
 8001074:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, 0);
 8001076:	4b3b      	ldr	r3, [pc, #236]	@ (8001164 <user_init+0x14c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2200      	movs	r2, #0
 800107c:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_UART_Receive_DMA(&huart6, rx_buffer, RX_BUFFER_SIZE);
 800107e:	2264      	movs	r2, #100	@ 0x64
 8001080:	493d      	ldr	r1, [pc, #244]	@ (8001178 <user_init+0x160>)
 8001082:	483e      	ldr	r0, [pc, #248]	@ (800117c <user_init+0x164>)
 8001084:	f005 fbb0 	bl	80067e8 <HAL_UART_Receive_DMA>
	HAL_TIM_Base_Start_IT(&htim11);
 8001088:	483d      	ldr	r0, [pc, #244]	@ (8001180 <user_init+0x168>)
 800108a:	f004 fa4b 	bl	8005524 <HAL_TIM_Base_Start_IT>
	// Set chiu quay THUN CHIU KIM NG H:
	// M1: IN1_1 = 1, IN2_1 = 0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);   // IN1_1
 800108e:	2201      	movs	r2, #1
 8001090:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001094:	483b      	ldr	r0, [pc, #236]	@ (8001184 <user_init+0x16c>)
 8001096:	f002 fd1f 	bl	8003ad8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET); // IN2_1
 800109a:	2200      	movs	r2, #0
 800109c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80010a0:	4839      	ldr	r0, [pc, #228]	@ (8001188 <user_init+0x170>)
 80010a2:	f002 fd19 	bl	8003ad8 <HAL_GPIO_WritePin>

	// M2: IN1_2 = 1, IN2_2 = 0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);    // IN1_2
 80010a6:	2200      	movs	r2, #0
 80010a8:	2104      	movs	r1, #4
 80010aa:	4838      	ldr	r0, [pc, #224]	@ (800118c <user_init+0x174>)
 80010ac:	f002 fd14 	bl	8003ad8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);  // IN2_2
 80010b0:	2201      	movs	r2, #1
 80010b2:	2140      	movs	r1, #64	@ 0x40
 80010b4:	4835      	ldr	r0, [pc, #212]	@ (800118c <user_init+0x174>)
 80010b6:	f002 fd0f 	bl	8003ad8 <HAL_GPIO_WritePin>

	// M3: IN1_3 = 1, IN2_3 = 0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);    // IN1_3
 80010ba:	2200      	movs	r2, #0
 80010bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010c0:	4833      	ldr	r0, [pc, #204]	@ (8001190 <user_init+0x178>)
 80010c2:	f002 fd09 	bl	8003ad8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);  // IN2_3
 80010c6:	2201      	movs	r2, #1
 80010c8:	2108      	movs	r1, #8
 80010ca:	4832      	ldr	r0, [pc, #200]	@ (8001194 <user_init+0x17c>)
 80010cc:	f002 fd04 	bl	8003ad8 <HAL_GPIO_WritePin>

	// M4: IN1_4 = 1, IN2_4 = 0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);    // IN1_4
 80010d0:	2201      	movs	r2, #1
 80010d2:	2101      	movs	r1, #1
 80010d4:	482c      	ldr	r0, [pc, #176]	@ (8001188 <user_init+0x170>)
 80010d6:	f002 fcff 	bl	8003ad8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);  // IN2_4
 80010da:	2200      	movs	r2, #0
 80010dc:	2104      	movs	r1, #4
 80010de:	482a      	ldr	r0, [pc, #168]	@ (8001188 <user_init+0x170>)
 80010e0:	f002 fcfa 	bl	8003ad8 <HAL_GPIO_WritePin>

	 // Reset BNO055
	uint8_t reset_cmd = 0x20;
 80010e4:	2320      	movs	r3, #32
 80010e6:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c3, BNO055_ADDRESS, 0x3F, 1, &reset_cmd, 1, HAL_MAX_DELAY);
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ec:	9302      	str	r3, [sp, #8]
 80010ee:	2301      	movs	r3, #1
 80010f0:	9301      	str	r3, [sp, #4]
 80010f2:	1dfb      	adds	r3, r7, #7
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	2301      	movs	r3, #1
 80010f8:	223f      	movs	r2, #63	@ 0x3f
 80010fa:	2150      	movs	r1, #80	@ 0x50
 80010fc:	4826      	ldr	r0, [pc, #152]	@ (8001198 <user_init+0x180>)
 80010fe:	f002 fe49 	bl	8003d94 <HAL_I2C_Mem_Write>
	HAL_Delay(3000);  // Rt quan trng!
 8001102:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001106:	f001 febd 	bl	8002e84 <HAL_Delay>

	// Set to config mode
	uint8_t config_mode = 0x00;
 800110a:	2300      	movs	r3, #0
 800110c:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c3, BNO055_ADDRESS, 0x3D, 1, &config_mode, 1, HAL_MAX_DELAY);
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	9302      	str	r3, [sp, #8]
 8001114:	2301      	movs	r3, #1
 8001116:	9301      	str	r3, [sp, #4]
 8001118:	1dbb      	adds	r3, r7, #6
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	2301      	movs	r3, #1
 800111e:	223d      	movs	r2, #61	@ 0x3d
 8001120:	2150      	movs	r1, #80	@ 0x50
 8001122:	481d      	ldr	r0, [pc, #116]	@ (8001198 <user_init+0x180>)
 8001124:	f002 fe36 	bl	8003d94 <HAL_I2C_Mem_Write>
	HAL_Delay(25);
 8001128:	2019      	movs	r0, #25
 800112a:	f001 feab 	bl	8002e84 <HAL_Delay>

	// Set to NDOF mode
	uint8_t ndof_mode = 0x0C;
 800112e:	230c      	movs	r3, #12
 8001130:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c3, BNO055_ADDRESS, 0x3D, 1, &ndof_mode, 1, HAL_MAX_DELAY);
 8001132:	f04f 33ff 	mov.w	r3, #4294967295
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	2301      	movs	r3, #1
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	1d7b      	adds	r3, r7, #5
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2301      	movs	r3, #1
 8001142:	223d      	movs	r2, #61	@ 0x3d
 8001144:	2150      	movs	r1, #80	@ 0x50
 8001146:	4814      	ldr	r0, [pc, #80]	@ (8001198 <user_init+0x180>)
 8001148:	f002 fe24 	bl	8003d94 <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 800114c:	2014      	movs	r0, #20
 800114e:	f001 fe99 	bl	8002e84 <HAL_Delay>
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	200003b4 	.word	0x200003b4
 8001160:	200003fc 	.word	0x200003fc
 8001164:	20000444 	.word	0x20000444
 8001168:	20000294 	.word	0x20000294
 800116c:	200002dc 	.word	0x200002dc
 8001170:	20000324 	.word	0x20000324
 8001174:	2000036c 	.word	0x2000036c
 8001178:	20000644 	.word	0x20000644
 800117c:	200004d4 	.word	0x200004d4
 8001180:	2000048c 	.word	0x2000048c
 8001184:	40020000 	.word	0x40020000
 8001188:	40020800 	.word	0x40020800
 800118c:	40020c00 	.word	0x40020c00
 8001190:	40020400 	.word	0x40020400
 8001194:	40021000 	.word	0x40021000
 8001198:	20000240 	.word	0x20000240

0800119c <update_encoder_speed>:

void update_encoder_speed(void)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
	for (int i = 0; i < 4; i++)
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	e06f      	b.n	8001288 <update_encoder_speed+0xec>
	{
		switch (i)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2b03      	cmp	r3, #3
 80011ac:	d82e      	bhi.n	800120c <update_encoder_speed+0x70>
 80011ae:	a201      	add	r2, pc, #4	@ (adr r2, 80011b4 <update_encoder_speed+0x18>)
 80011b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b4:	080011c5 	.word	0x080011c5
 80011b8:	080011d7 	.word	0x080011d7
 80011bc:	080011e9 	.word	0x080011e9
 80011c0:	080011fb 	.word	0x080011fb
		{
			case 0:
				encoder_current[i] = __HAL_TIM_GET_COUNTER(&htim4); //M2
 80011c4:	4b35      	ldr	r3, [pc, #212]	@ (800129c <update_encoder_speed+0x100>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ca:	b219      	sxth	r1, r3
 80011cc:	4a34      	ldr	r2, [pc, #208]	@ (80012a0 <update_encoder_speed+0x104>)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 80011d4:	e01b      	b.n	800120e <update_encoder_speed+0x72>
			case 1:
				encoder_current[i] = __HAL_TIM_GET_COUNTER(&htim1); //M1
 80011d6:	4b33      	ldr	r3, [pc, #204]	@ (80012a4 <update_encoder_speed+0x108>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011dc:	b219      	sxth	r1, r3
 80011de:	4a30      	ldr	r2, [pc, #192]	@ (80012a0 <update_encoder_speed+0x104>)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 80011e6:	e012      	b.n	800120e <update_encoder_speed+0x72>
			case 2:
				encoder_current[i] = __HAL_TIM_GET_COUNTER(&htim3); //M3
 80011e8:	4b2f      	ldr	r3, [pc, #188]	@ (80012a8 <update_encoder_speed+0x10c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ee:	b219      	sxth	r1, r3
 80011f0:	4a2b      	ldr	r2, [pc, #172]	@ (80012a0 <update_encoder_speed+0x104>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 80011f8:	e009      	b.n	800120e <update_encoder_speed+0x72>
			case 3:
				encoder_current[i] = __HAL_TIM_GET_COUNTER(&htim2); //M4
 80011fa:	4b2c      	ldr	r3, [pc, #176]	@ (80012ac <update_encoder_speed+0x110>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001200:	b219      	sxth	r1, r3
 8001202:	4a27      	ldr	r2, [pc, #156]	@ (80012a0 <update_encoder_speed+0x104>)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 800120a:	e000      	b.n	800120e <update_encoder_speed+0x72>
			default:
				break;
 800120c:	bf00      	nop
		}

		delta_encoder[i] = encoder_current[i] - encoder_past[i];
 800120e:	4a24      	ldr	r2, [pc, #144]	@ (80012a0 <update_encoder_speed+0x104>)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001216:	b29a      	uxth	r2, r3
 8001218:	4925      	ldr	r1, [pc, #148]	@ (80012b0 <update_encoder_speed+0x114>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8001220:	b29b      	uxth	r3, r3
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	b29b      	uxth	r3, r3
 8001226:	b219      	sxth	r1, r3
 8001228:	4a22      	ldr	r2, [pc, #136]	@ (80012b4 <update_encoder_speed+0x118>)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    if (delta_encoder[i] < -32768)
		{
	    	delta_encoder[i] += 65536;
		}

	    encoder_past[i] = encoder_current[i];
 8001230:	4a1b      	ldr	r2, [pc, #108]	@ (80012a0 <update_encoder_speed+0x104>)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001238:	4a1d      	ldr	r2, [pc, #116]	@ (80012b0 <update_encoder_speed+0x114>)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	    float speed_rps = (float) delta_encoder[i] / PPR / DT;
 8001240:	4a1c      	ldr	r2, [pc, #112]	@ (80012b4 <update_encoder_speed+0x118>)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001248:	ee07 3a90 	vmov	s15, r3
 800124c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001250:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80012b8 <update_encoder_speed+0x11c>
 8001254:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001258:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80012bc <update_encoder_speed+0x120>
 800125c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001260:	edc7 7a00 	vstr	s15, [r7]
	    speed_rpm[i] = speed_rps * 60.0f;
 8001264:	edd7 7a00 	vldr	s15, [r7]
 8001268:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80012c0 <update_encoder_speed+0x124>
 800126c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001270:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001274:	ee17 3a90 	vmov	r3, s15
 8001278:	b219      	sxth	r1, r3
 800127a:	4a12      	ldr	r2, [pc, #72]	@ (80012c4 <update_encoder_speed+0x128>)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < 4; i++)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	3301      	adds	r3, #1
 8001286:	607b      	str	r3, [r7, #4]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b03      	cmp	r3, #3
 800128c:	dd8c      	ble.n	80011a8 <update_encoder_speed+0xc>
	}
}
 800128e:	bf00      	nop
 8001290:	bf00      	nop
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	2000036c 	.word	0x2000036c
 80012a0:	20000718 	.word	0x20000718
 80012a4:	20000294 	.word	0x20000294
 80012a8:	20000324 	.word	0x20000324
 80012ac:	200002dc 	.word	0x200002dc
 80012b0:	20000720 	.word	0x20000720
 80012b4:	20000728 	.word	0x20000728
 80012b8:	43700000 	.word	0x43700000
 80012bc:	3c23d70a 	.word	0x3c23d70a
 80012c0:	42700000 	.word	0x42700000
 80012c4:	20000730 	.word	0x20000730

080012c8 <read_IMU>:

void read_IMU(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af04      	add	r7, sp, #16
    uint8_t buffer[2];

    // ==== Read Yaw (Euler Heading) ====
    HAL_I2C_Mem_Read(&hi2c3, BNO055_ADDRESS, BNO055_EULER_H_LSB, 1, buffer, 2, HAL_MAX_DELAY);
 80012ce:	f04f 33ff 	mov.w	r3, #4294967295
 80012d2:	9302      	str	r3, [sp, #8]
 80012d4:	2302      	movs	r3, #2
 80012d6:	9301      	str	r3, [sp, #4]
 80012d8:	463b      	mov	r3, r7
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	2301      	movs	r3, #1
 80012de:	221a      	movs	r2, #26
 80012e0:	2150      	movs	r1, #80	@ 0x50
 80012e2:	4843      	ldr	r0, [pc, #268]	@ (80013f0 <read_IMU+0x128>)
 80012e4:	f002 fe50 	bl	8003f88 <HAL_I2C_Mem_Read>
    int16_t yaw_raw = (int16_t)((buffer[1] << 8) | buffer[0]);
 80012e8:	787b      	ldrb	r3, [r7, #1]
 80012ea:	b21b      	sxth	r3, r3
 80012ec:	021b      	lsls	r3, r3, #8
 80012ee:	b21a      	sxth	r2, r3
 80012f0:	783b      	ldrb	r3, [r7, #0]
 80012f2:	b21b      	sxth	r3, r3
 80012f4:	4313      	orrs	r3, r2
 80012f6:	80fb      	strh	r3, [r7, #6]
    yaw_deg = ((float)yaw_raw) / 16.0f;  // 1 = 16 LSB
 80012f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012fc:	ee07 3a90 	vmov	s15, r3
 8001300:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001304:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001308:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800130c:	4b39      	ldr	r3, [pc, #228]	@ (80013f4 <read_IMU+0x12c>)
 800130e:	edc3 7a00 	vstr	s15, [r3]
    if (yaw_deg > 180)
 8001312:	4b38      	ldr	r3, [pc, #224]	@ (80013f4 <read_IMU+0x12c>)
 8001314:	edd3 7a00 	vldr	s15, [r3]
 8001318:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80013f8 <read_IMU+0x130>
 800131c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001324:	dd09      	ble.n	800133a <read_IMU+0x72>
        yaw_deg -= 360;
 8001326:	4b33      	ldr	r3, [pc, #204]	@ (80013f4 <read_IMU+0x12c>)
 8001328:	edd3 7a00 	vldr	s15, [r3]
 800132c:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80013fc <read_IMU+0x134>
 8001330:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001334:	4b2f      	ldr	r3, [pc, #188]	@ (80013f4 <read_IMU+0x12c>)
 8001336:	edc3 7a00 	vstr	s15, [r3]
    yaw_deg += 180;
 800133a:	4b2e      	ldr	r3, [pc, #184]	@ (80013f4 <read_IMU+0x12c>)
 800133c:	edd3 7a00 	vldr	s15, [r3]
 8001340:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80013f8 <read_IMU+0x130>
 8001344:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001348:	4b2a      	ldr	r3, [pc, #168]	@ (80013f4 <read_IMU+0x12c>)
 800134a:	edc3 7a00 	vstr	s15, [r3]
    yaw = yaw_deg * (M_PI / 180.0f);  // rad
 800134e:	4b29      	ldr	r3, [pc, #164]	@ (80013f4 <read_IMU+0x12c>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff f900 	bl	8000558 <__aeabi_f2d>
 8001358:	a323      	add	r3, pc, #140	@ (adr r3, 80013e8 <read_IMU+0x120>)
 800135a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800135e:	f7ff f953 	bl	8000608 <__aeabi_dmul>
 8001362:	4602      	mov	r2, r0
 8001364:	460b      	mov	r3, r1
 8001366:	4610      	mov	r0, r2
 8001368:	4619      	mov	r1, r3
 800136a:	f7ff fc07 	bl	8000b7c <__aeabi_d2f>
 800136e:	4603      	mov	r3, r0
 8001370:	4a23      	ldr	r2, [pc, #140]	@ (8001400 <read_IMU+0x138>)
 8001372:	6013      	str	r3, [r2, #0]

    // ==== Read Gyro Z (yaw rate) ====
    HAL_I2C_Mem_Read(&hi2c3, BNO055_ADDRESS, BNO055_GYRO_DATA_Z_LSB, 1, buffer, 2, HAL_MAX_DELAY);
 8001374:	f04f 33ff 	mov.w	r3, #4294967295
 8001378:	9302      	str	r3, [sp, #8]
 800137a:	2302      	movs	r3, #2
 800137c:	9301      	str	r3, [sp, #4]
 800137e:	463b      	mov	r3, r7
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2301      	movs	r3, #1
 8001384:	221e      	movs	r2, #30
 8001386:	2150      	movs	r1, #80	@ 0x50
 8001388:	4819      	ldr	r0, [pc, #100]	@ (80013f0 <read_IMU+0x128>)
 800138a:	f002 fdfd 	bl	8003f88 <HAL_I2C_Mem_Read>
    int16_t gyro_z_raw = (int16_t)((buffer[1] << 8) | buffer[0]);
 800138e:	787b      	ldrb	r3, [r7, #1]
 8001390:	b21b      	sxth	r3, r3
 8001392:	021b      	lsls	r3, r3, #8
 8001394:	b21a      	sxth	r2, r3
 8001396:	783b      	ldrb	r3, [r7, #0]
 8001398:	b21b      	sxth	r3, r3
 800139a:	4313      	orrs	r3, r2
 800139c:	80bb      	strh	r3, [r7, #4]
    theta_dot = ((float)gyro_z_raw) / 16.0f;  // deg/s
 800139e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013a2:	ee07 3a90 	vmov	s15, r3
 80013a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013aa:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80013ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b2:	4b14      	ldr	r3, [pc, #80]	@ (8001404 <read_IMU+0x13c>)
 80013b4:	edc3 7a00 	vstr	s15, [r3]
    theta_dot *= (M_PI / 180.0f);  // rad/s
 80013b8:	4b12      	ldr	r3, [pc, #72]	@ (8001404 <read_IMU+0x13c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff f8cb 	bl	8000558 <__aeabi_f2d>
 80013c2:	a309      	add	r3, pc, #36	@ (adr r3, 80013e8 <read_IMU+0x120>)
 80013c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c8:	f7ff f91e 	bl	8000608 <__aeabi_dmul>
 80013cc:	4602      	mov	r2, r0
 80013ce:	460b      	mov	r3, r1
 80013d0:	4610      	mov	r0, r2
 80013d2:	4619      	mov	r1, r3
 80013d4:	f7ff fbd2 	bl	8000b7c <__aeabi_d2f>
 80013d8:	4603      	mov	r3, r0
 80013da:	4a0a      	ldr	r2, [pc, #40]	@ (8001404 <read_IMU+0x13c>)
 80013dc:	6013      	str	r3, [r2, #0]
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	a2529d39 	.word	0xa2529d39
 80013ec:	3f91df46 	.word	0x3f91df46
 80013f0:	20000240 	.word	0x20000240
 80013f4:	20000738 	.word	0x20000738
 80013f8:	43340000 	.word	0x43340000
 80013fc:	43b40000 	.word	0x43b40000
 8001400:	2000073c 	.word	0x2000073c
 8001404:	20000740 	.word	0x20000740

08001408 <check_uart_command>:

void check_uart_command(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
    static uint16_t old_pos = 0;
    uint16_t new_pos = RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart6.hdmarx);  // v tr mi
 800140e:	4b22      	ldr	r3, [pc, #136]	@ (8001498 <check_uart_command+0x90>)
 8001410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	b29b      	uxth	r3, r3
 8001418:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 800141c:	80fb      	strh	r3, [r7, #6]

    if (new_pos != old_pos)
 800141e:	4b1f      	ldr	r3, [pc, #124]	@ (800149c <check_uart_command+0x94>)
 8001420:	881b      	ldrh	r3, [r3, #0]
 8001422:	88fa      	ldrh	r2, [r7, #6]
 8001424:	429a      	cmp	r2, r3
 8001426:	d033      	beq.n	8001490 <check_uart_command+0x88>
    {
        while (old_pos != new_pos)
 8001428:	e02d      	b.n	8001486 <check_uart_command+0x7e>
        {
            char c = rx_buffer[old_pos++];
 800142a:	4b1c      	ldr	r3, [pc, #112]	@ (800149c <check_uart_command+0x94>)
 800142c:	881b      	ldrh	r3, [r3, #0]
 800142e:	1c5a      	adds	r2, r3, #1
 8001430:	b291      	uxth	r1, r2
 8001432:	4a1a      	ldr	r2, [pc, #104]	@ (800149c <check_uart_command+0x94>)
 8001434:	8011      	strh	r1, [r2, #0]
 8001436:	461a      	mov	r2, r3
 8001438:	4b19      	ldr	r3, [pc, #100]	@ (80014a0 <check_uart_command+0x98>)
 800143a:	5c9b      	ldrb	r3, [r3, r2]
 800143c:	717b      	strb	r3, [r7, #5]

            // X l k t c (dng buffer m ring)
            if (c == '\n')
 800143e:	797b      	ldrb	r3, [r7, #5]
 8001440:	2b0a      	cmp	r3, #10
 8001442:	d10b      	bne.n	800145c <check_uart_command+0x54>
            {
                // Kt thc chui, parse
                parse_uart_line(temp_line);
 8001444:	4817      	ldr	r0, [pc, #92]	@ (80014a4 <check_uart_command+0x9c>)
 8001446:	f000 f831 	bl	80014ac <parse_uart_line>
                temp_line_index = 0;
 800144a:	4b17      	ldr	r3, [pc, #92]	@ (80014a8 <check_uart_command+0xa0>)
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]
                memset(temp_line, 0, sizeof(temp_line));
 8001450:	2264      	movs	r2, #100	@ 0x64
 8001452:	2100      	movs	r1, #0
 8001454:	4813      	ldr	r0, [pc, #76]	@ (80014a4 <check_uart_command+0x9c>)
 8001456:	f006 fe6e 	bl	8008136 <memset>
 800145a:	e00d      	b.n	8001478 <check_uart_command+0x70>
            }
            else if (temp_line_index < sizeof(temp_line) - 1)
 800145c:	4b12      	ldr	r3, [pc, #72]	@ (80014a8 <check_uart_command+0xa0>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b62      	cmp	r3, #98	@ 0x62
 8001462:	d809      	bhi.n	8001478 <check_uart_command+0x70>
            {
                temp_line[temp_line_index++] = c;
 8001464:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <check_uart_command+0xa0>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	1c5a      	adds	r2, r3, #1
 800146a:	b2d1      	uxtb	r1, r2
 800146c:	4a0e      	ldr	r2, [pc, #56]	@ (80014a8 <check_uart_command+0xa0>)
 800146e:	7011      	strb	r1, [r2, #0]
 8001470:	4619      	mov	r1, r3
 8001472:	4a0c      	ldr	r2, [pc, #48]	@ (80014a4 <check_uart_command+0x9c>)
 8001474:	797b      	ldrb	r3, [r7, #5]
 8001476:	5453      	strb	r3, [r2, r1]
            }

            if (old_pos >= RX_BUFFER_SIZE)
 8001478:	4b08      	ldr	r3, [pc, #32]	@ (800149c <check_uart_command+0x94>)
 800147a:	881b      	ldrh	r3, [r3, #0]
 800147c:	2b63      	cmp	r3, #99	@ 0x63
 800147e:	d902      	bls.n	8001486 <check_uart_command+0x7e>
                old_pos = 0;
 8001480:	4b06      	ldr	r3, [pc, #24]	@ (800149c <check_uart_command+0x94>)
 8001482:	2200      	movs	r2, #0
 8001484:	801a      	strh	r2, [r3, #0]
        while (old_pos != new_pos)
 8001486:	4b05      	ldr	r3, [pc, #20]	@ (800149c <check_uart_command+0x94>)
 8001488:	881b      	ldrh	r3, [r3, #0]
 800148a:	88fa      	ldrh	r2, [r7, #6]
 800148c:	429a      	cmp	r2, r3
 800148e:	d1cc      	bne.n	800142a <check_uart_command+0x22>
        }
    }
}
 8001490:	bf00      	nop
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	200004d4 	.word	0x200004d4
 800149c:	2000076c 	.word	0x2000076c
 80014a0:	20000644 	.word	0x20000644
 80014a4:	200005e0 	.word	0x200005e0
 80014a8:	2000070e 	.word	0x2000070e

080014ac <parse_uart_line>:

void parse_uart_line(char *line)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b088      	sub	sp, #32
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
    float vx_local = 0, vy_local = 0, omega_local = 0;
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	61fb      	str	r3, [r7, #28]
 80014ba:	f04f 0300 	mov.w	r3, #0
 80014be:	61bb      	str	r3, [r7, #24]
 80014c0:	f04f 0300 	mov.w	r3, #0
 80014c4:	617b      	str	r3, [r7, #20]

    char *vxStr = strtok(line, " ");
 80014c6:	4931      	ldr	r1, [pc, #196]	@ (800158c <parse_uart_line+0xe0>)
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f006 fe4f 	bl	800816c <strtok>
 80014ce:	6138      	str	r0, [r7, #16]
    char *vyStr = strtok(NULL, " ");
 80014d0:	492e      	ldr	r1, [pc, #184]	@ (800158c <parse_uart_line+0xe0>)
 80014d2:	2000      	movs	r0, #0
 80014d4:	f006 fe4a 	bl	800816c <strtok>
 80014d8:	60f8      	str	r0, [r7, #12]
    char *omegaStr = strtok(NULL, " ");
 80014da:	492c      	ldr	r1, [pc, #176]	@ (800158c <parse_uart_line+0xe0>)
 80014dc:	2000      	movs	r0, #0
 80014de:	f006 fe45 	bl	800816c <strtok>
 80014e2:	60b8      	str	r0, [r7, #8]

    if (vxStr && vyStr && omegaStr)
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d043      	beq.n	8001572 <parse_uart_line+0xc6>
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d040      	beq.n	8001572 <parse_uart_line+0xc6>
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d03d      	beq.n	8001572 <parse_uart_line+0xc6>
    {
        vx_local = atof(vxStr);
 80014f6:	6938      	ldr	r0, [r7, #16]
 80014f8:	f005 fece 	bl	8007298 <atof>
 80014fc:	ec53 2b10 	vmov	r2, r3, d0
 8001500:	4610      	mov	r0, r2
 8001502:	4619      	mov	r1, r3
 8001504:	f7ff fb3a 	bl	8000b7c <__aeabi_d2f>
 8001508:	4603      	mov	r3, r0
 800150a:	61fb      	str	r3, [r7, #28]
        vy_local = atof(vyStr);
 800150c:	68f8      	ldr	r0, [r7, #12]
 800150e:	f005 fec3 	bl	8007298 <atof>
 8001512:	ec53 2b10 	vmov	r2, r3, d0
 8001516:	4610      	mov	r0, r2
 8001518:	4619      	mov	r1, r3
 800151a:	f7ff fb2f 	bl	8000b7c <__aeabi_d2f>
 800151e:	4603      	mov	r3, r0
 8001520:	61bb      	str	r3, [r7, #24]
        omega_local = atof(omegaStr);
 8001522:	68b8      	ldr	r0, [r7, #8]
 8001524:	f005 feb8 	bl	8007298 <atof>
 8001528:	ec53 2b10 	vmov	r2, r3, d0
 800152c:	4610      	mov	r0, r2
 800152e:	4619      	mov	r1, r3
 8001530:	f7ff fb24 	bl	8000b7c <__aeabi_d2f>
 8001534:	4603      	mov	r3, r0
 8001536:	617b      	str	r3, [r7, #20]

        vx = vx_local;
 8001538:	4a15      	ldr	r2, [pc, #84]	@ (8001590 <parse_uart_line+0xe4>)
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	6013      	str	r3, [r2, #0]
        vy = vy_local;
 800153e:	4a15      	ldr	r2, [pc, #84]	@ (8001594 <parse_uart_line+0xe8>)
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	6013      	str	r3, [r2, #0]
        omega = omega_local;
 8001544:	4a14      	ldr	r2, [pc, #80]	@ (8001598 <parse_uart_line+0xec>)
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	6013      	str	r3, [r2, #0]

        started = 1;
 800154a:	4b14      	ldr	r3, [pc, #80]	@ (800159c <parse_uart_line+0xf0>)
 800154c:	2201      	movs	r2, #1
 800154e:	701a      	strb	r2, [r3, #0]
        move(vx, vy, omega);
 8001550:	4b0f      	ldr	r3, [pc, #60]	@ (8001590 <parse_uart_line+0xe4>)
 8001552:	edd3 7a00 	vldr	s15, [r3]
 8001556:	4b0f      	ldr	r3, [pc, #60]	@ (8001594 <parse_uart_line+0xe8>)
 8001558:	ed93 7a00 	vldr	s14, [r3]
 800155c:	4b0e      	ldr	r3, [pc, #56]	@ (8001598 <parse_uart_line+0xec>)
 800155e:	edd3 6a00 	vldr	s13, [r3]
 8001562:	eeb0 1a66 	vmov.f32	s2, s13
 8001566:	eef0 0a47 	vmov.f32	s1, s14
 800156a:	eeb0 0a67 	vmov.f32	s0, s15
 800156e:	f000 f81b 	bl	80015a8 <move>
    }

    manual_mode = 1;
 8001572:	4b0b      	ldr	r3, [pc, #44]	@ (80015a0 <parse_uart_line+0xf4>)
 8001574:	2201      	movs	r2, #1
 8001576:	701a      	strb	r2, [r3, #0]
    last_manual_time = HAL_GetTick();
 8001578:	f001 fc78 	bl	8002e6c <HAL_GetTick>
 800157c:	4603      	mov	r3, r0
 800157e:	4a09      	ldr	r2, [pc, #36]	@ (80015a4 <parse_uart_line+0xf8>)
 8001580:	6013      	str	r3, [r2, #0]
}
 8001582:	bf00      	nop
 8001584:	3720      	adds	r7, #32
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	0800a378 	.word	0x0800a378
 8001590:	20000744 	.word	0x20000744
 8001594:	20000748 	.word	0x20000748
 8001598:	2000074c 	.word	0x2000074c
 800159c:	2000070c 	.word	0x2000070c
 80015a0:	20000710 	.word	0x20000710
 80015a4:	20000714 	.word	0x20000714

080015a8 <move>:

void move(float vx, float vy, float omega)
{
 80015a8:	b5b0      	push	{r4, r5, r7, lr}
 80015aa:	ed2d 8b02 	vpush	{d8}
 80015ae:	b08a      	sub	sp, #40	@ 0x28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	ed87 0a03 	vstr	s0, [r7, #12]
 80015b6:	edc7 0a02 	vstr	s1, [r7, #8]
 80015ba:	ed87 1a01 	vstr	s2, [r7, #4]
    float v1 = (vx - vy - (L1 + L2) * omega) / r;
 80015be:	ed97 7a03 	vldr	s14, [r7, #12]
 80015c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80015c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ca:	ee17 0a90 	vmov	r0, s15
 80015ce:	f7fe ffc3 	bl	8000558 <__aeabi_f2d>
 80015d2:	4604      	mov	r4, r0
 80015d4:	460d      	mov	r5, r1
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7fe ffbe 	bl	8000558 <__aeabi_f2d>
 80015dc:	a3a6      	add	r3, pc, #664	@ (adr r3, 8001878 <move+0x2d0>)
 80015de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e2:	f7ff f811 	bl	8000608 <__aeabi_dmul>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	4620      	mov	r0, r4
 80015ec:	4629      	mov	r1, r5
 80015ee:	f7fe fe53 	bl	8000298 <__aeabi_dsub>
 80015f2:	4602      	mov	r2, r0
 80015f4:	460b      	mov	r3, r1
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	a3a1      	add	r3, pc, #644	@ (adr r3, 8001880 <move+0x2d8>)
 80015fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001600:	f7ff f92c 	bl	800085c <__aeabi_ddiv>
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	f7ff fab6 	bl	8000b7c <__aeabi_d2f>
 8001610:	4603      	mov	r3, r0
 8001612:	627b      	str	r3, [r7, #36]	@ 0x24
    float v2 = (vx + vy + (L1 + L2) * omega) / r;
 8001614:	ed97 7a03 	vldr	s14, [r7, #12]
 8001618:	edd7 7a02 	vldr	s15, [r7, #8]
 800161c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001620:	ee17 0a90 	vmov	r0, s15
 8001624:	f7fe ff98 	bl	8000558 <__aeabi_f2d>
 8001628:	4604      	mov	r4, r0
 800162a:	460d      	mov	r5, r1
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f7fe ff93 	bl	8000558 <__aeabi_f2d>
 8001632:	a391      	add	r3, pc, #580	@ (adr r3, 8001878 <move+0x2d0>)
 8001634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001638:	f7fe ffe6 	bl	8000608 <__aeabi_dmul>
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	4620      	mov	r0, r4
 8001642:	4629      	mov	r1, r5
 8001644:	f7fe fe2a 	bl	800029c <__adddf3>
 8001648:	4602      	mov	r2, r0
 800164a:	460b      	mov	r3, r1
 800164c:	4610      	mov	r0, r2
 800164e:	4619      	mov	r1, r3
 8001650:	a38b      	add	r3, pc, #556	@ (adr r3, 8001880 <move+0x2d8>)
 8001652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001656:	f7ff f901 	bl	800085c <__aeabi_ddiv>
 800165a:	4602      	mov	r2, r0
 800165c:	460b      	mov	r3, r1
 800165e:	4610      	mov	r0, r2
 8001660:	4619      	mov	r1, r3
 8001662:	f7ff fa8b 	bl	8000b7c <__aeabi_d2f>
 8001666:	4603      	mov	r3, r0
 8001668:	623b      	str	r3, [r7, #32]
    float v3 = (vx - vy + (L1 + L2) * omega) / r;
 800166a:	ed97 7a03 	vldr	s14, [r7, #12]
 800166e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001672:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001676:	ee17 0a90 	vmov	r0, s15
 800167a:	f7fe ff6d 	bl	8000558 <__aeabi_f2d>
 800167e:	4604      	mov	r4, r0
 8001680:	460d      	mov	r5, r1
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7fe ff68 	bl	8000558 <__aeabi_f2d>
 8001688:	a37b      	add	r3, pc, #492	@ (adr r3, 8001878 <move+0x2d0>)
 800168a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168e:	f7fe ffbb 	bl	8000608 <__aeabi_dmul>
 8001692:	4602      	mov	r2, r0
 8001694:	460b      	mov	r3, r1
 8001696:	4620      	mov	r0, r4
 8001698:	4629      	mov	r1, r5
 800169a:	f7fe fdff 	bl	800029c <__adddf3>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	4610      	mov	r0, r2
 80016a4:	4619      	mov	r1, r3
 80016a6:	a376      	add	r3, pc, #472	@ (adr r3, 8001880 <move+0x2d8>)
 80016a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ac:	f7ff f8d6 	bl	800085c <__aeabi_ddiv>
 80016b0:	4602      	mov	r2, r0
 80016b2:	460b      	mov	r3, r1
 80016b4:	4610      	mov	r0, r2
 80016b6:	4619      	mov	r1, r3
 80016b8:	f7ff fa60 	bl	8000b7c <__aeabi_d2f>
 80016bc:	4603      	mov	r3, r0
 80016be:	61fb      	str	r3, [r7, #28]
    float v4 = (vx + vy - (L1 + L2) * omega) / r;
 80016c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80016c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80016c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016cc:	ee17 0a90 	vmov	r0, s15
 80016d0:	f7fe ff42 	bl	8000558 <__aeabi_f2d>
 80016d4:	4604      	mov	r4, r0
 80016d6:	460d      	mov	r5, r1
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f7fe ff3d 	bl	8000558 <__aeabi_f2d>
 80016de:	a366      	add	r3, pc, #408	@ (adr r3, 8001878 <move+0x2d0>)
 80016e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e4:	f7fe ff90 	bl	8000608 <__aeabi_dmul>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	4620      	mov	r0, r4
 80016ee:	4629      	mov	r1, r5
 80016f0:	f7fe fdd2 	bl	8000298 <__aeabi_dsub>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	a360      	add	r3, pc, #384	@ (adr r3, 8001880 <move+0x2d8>)
 80016fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001702:	f7ff f8ab 	bl	800085c <__aeabi_ddiv>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	4610      	mov	r0, r2
 800170c:	4619      	mov	r1, r3
 800170e:	f7ff fa35 	bl	8000b7c <__aeabi_d2f>
 8001712:	4603      	mov	r3, r0
 8001714:	61bb      	str	r3, [r7, #24]

    float max_speed = fmaxf(fmaxf(fabsf(v1), fabsf(v2)), fmaxf(fabsf(v3), fabsf(v4)));
 8001716:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800171a:	eeb0 7ae7 	vabs.f32	s14, s15
 800171e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001722:	eef0 7ae7 	vabs.f32	s15, s15
 8001726:	eef0 0a67 	vmov.f32	s1, s15
 800172a:	eeb0 0a47 	vmov.f32	s0, s14
 800172e:	f008 fddd 	bl	800a2ec <fmaxf>
 8001732:	eeb0 8a40 	vmov.f32	s16, s0
 8001736:	edd7 7a07 	vldr	s15, [r7, #28]
 800173a:	eeb0 7ae7 	vabs.f32	s14, s15
 800173e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001742:	eef0 7ae7 	vabs.f32	s15, s15
 8001746:	eef0 0a67 	vmov.f32	s1, s15
 800174a:	eeb0 0a47 	vmov.f32	s0, s14
 800174e:	f008 fdcd 	bl	800a2ec <fmaxf>
 8001752:	eef0 7a40 	vmov.f32	s15, s0
 8001756:	eef0 0a67 	vmov.f32	s1, s15
 800175a:	eeb0 0a48 	vmov.f32	s0, s16
 800175e:	f008 fdc5 	bl	800a2ec <fmaxf>
 8001762:	ed87 0a05 	vstr	s0, [r7, #20]
    if (max_speed > 1.0f)
 8001766:	edd7 7a05 	vldr	s15, [r7, #20]
 800176a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800176e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001776:	dd1f      	ble.n	80017b8 <move+0x210>
    {
        v1 /= max_speed;
 8001778:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800177c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001780:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001784:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        v2 /= max_speed;
 8001788:	edd7 6a08 	vldr	s13, [r7, #32]
 800178c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001790:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001794:	edc7 7a08 	vstr	s15, [r7, #32]
        v3 /= max_speed;
 8001798:	edd7 6a07 	vldr	s13, [r7, #28]
 800179c:	ed97 7a05 	vldr	s14, [r7, #20]
 80017a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017a4:	edc7 7a07 	vstr	s15, [r7, #28]
        v4 /= max_speed;
 80017a8:	edd7 6a06 	vldr	s13, [r7, #24]
 80017ac:	ed97 7a05 	vldr	s14, [r7, #20]
 80017b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017b4:	edc7 7a06 	vstr	s15, [r7, #24]
    }

    Setpoint[0] = v1 * MAX_SPEED;
 80017b8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80017bc:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001870 <move+0x2c8>
 80017c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001874 <move+0x2cc>)
 80017c6:	edc3 7a00 	vstr	s15, [r3]
    Setpoint[1] = v2 * MAX_SPEED;
 80017ca:	edd7 7a08 	vldr	s15, [r7, #32]
 80017ce:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001870 <move+0x2c8>
 80017d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d6:	4b27      	ldr	r3, [pc, #156]	@ (8001874 <move+0x2cc>)
 80017d8:	edc3 7a01 	vstr	s15, [r3, #4]
    Setpoint[2] = v3 * MAX_SPEED;
 80017dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80017e0:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001870 <move+0x2c8>
 80017e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017e8:	4b22      	ldr	r3, [pc, #136]	@ (8001874 <move+0x2cc>)
 80017ea:	edc3 7a02 	vstr	s15, [r3, #8]
    Setpoint[3] = v4 * MAX_SPEED;
 80017ee:	edd7 7a06 	vldr	s15, [r7, #24]
 80017f2:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001870 <move+0x2c8>
 80017f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001874 <move+0x2cc>)
 80017fc:	edc3 7a03 	vstr	s15, [r3, #12]

    driveMotor(0, Setpoint[0] / MAX_SPEED);  // Normalized t -1.0 n 1.0
 8001800:	4b1c      	ldr	r3, [pc, #112]	@ (8001874 <move+0x2cc>)
 8001802:	edd3 7a00 	vldr	s15, [r3]
 8001806:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001870 <move+0x2c8>
 800180a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800180e:	eeb0 0a47 	vmov.f32	s0, s14
 8001812:	2000      	movs	r0, #0
 8001814:	f000 f838 	bl	8001888 <driveMotor>
    driveMotor(1, Setpoint[1] / MAX_SPEED);
 8001818:	4b16      	ldr	r3, [pc, #88]	@ (8001874 <move+0x2cc>)
 800181a:	edd3 7a01 	vldr	s15, [r3, #4]
 800181e:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001870 <move+0x2c8>
 8001822:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001826:	eeb0 0a47 	vmov.f32	s0, s14
 800182a:	2001      	movs	r0, #1
 800182c:	f000 f82c 	bl	8001888 <driveMotor>
    driveMotor(2, Setpoint[2] / MAX_SPEED);
 8001830:	4b10      	ldr	r3, [pc, #64]	@ (8001874 <move+0x2cc>)
 8001832:	edd3 7a02 	vldr	s15, [r3, #8]
 8001836:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001870 <move+0x2c8>
 800183a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800183e:	eeb0 0a47 	vmov.f32	s0, s14
 8001842:	2002      	movs	r0, #2
 8001844:	f000 f820 	bl	8001888 <driveMotor>
    driveMotor(3, Setpoint[3] / MAX_SPEED);
 8001848:	4b0a      	ldr	r3, [pc, #40]	@ (8001874 <move+0x2cc>)
 800184a:	edd3 7a03 	vldr	s15, [r3, #12]
 800184e:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001870 <move+0x2c8>
 8001852:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001856:	eeb0 0a47 	vmov.f32	s0, s14
 800185a:	2003      	movs	r0, #3
 800185c:	f000 f814 	bl	8001888 <driveMotor>
}
 8001860:	bf00      	nop
 8001862:	3728      	adds	r7, #40	@ 0x28
 8001864:	46bd      	mov	sp, r7
 8001866:	ecbd 8b02 	vpop	{d8}
 800186a:	bdb0      	pop	{r4, r5, r7, pc}
 800186c:	f3af 8000 	nop.w
 8001870:	42c80000 	.word	0x42c80000
 8001874:	2000075c 	.word	0x2000075c
 8001878:	ae147ae2 	.word	0xae147ae2
 800187c:	3fcae147 	.word	0x3fcae147
 8001880:	1eb851ec 	.word	0x1eb851ec
 8001884:	3fa1eb85 	.word	0x3fa1eb85

08001888 <driveMotor>:

void driveMotor(int idx, float speed)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	ed87 0a00 	vstr	s0, [r7]
    if (idx < 0 || idx >= 4) return;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2b00      	cmp	r3, #0
 8001898:	db7e      	blt.n	8001998 <driveMotor+0x110>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b03      	cmp	r3, #3
 800189e:	dc7b      	bgt.n	8001998 <driveMotor+0x110>

    uint8_t forward = (speed >= 0);
 80018a0:	edd7 7a00 	vldr	s15, [r7]
 80018a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ac:	bfac      	ite	ge
 80018ae:	2301      	movge	r3, #1
 80018b0:	2300      	movlt	r3, #0
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	74fb      	strb	r3, [r7, #19]
    float abs_speed = fabsf(speed);
 80018b6:	edd7 7a00 	vldr	s15, [r7]
 80018ba:	eef0 7ae7 	vabs.f32	s15, s15
 80018be:	edc7 7a05 	vstr	s15, [r7, #20]

    if (abs_speed > 1.0f) abs_speed = 1.0f;  // Gii hn t -1.0 n 1.0
 80018c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80018c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80018ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d2:	dd02      	ble.n	80018da <driveMotor+0x52>
 80018d4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80018d8:	617b      	str	r3, [r7, #20]

    // Tnh gi tr PWM theo PWM_MAX
    uint32_t pwm_value = (uint32_t)(abs_speed * PWM_MAX);
 80018da:	edd7 7a05 	vldr	s15, [r7, #20]
 80018de:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80019a0 <driveMotor+0x118>
 80018e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018ea:	ee17 3a90 	vmov	r3, s15
 80018ee:	60fb      	str	r3, [r7, #12]

    // iu khin chiu
    HAL_GPIO_WritePin(in1_port[idx], in1_pin[idx], forward ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80018f0:	4a2c      	ldr	r2, [pc, #176]	@ (80019a4 <driveMotor+0x11c>)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018f8:	4a2b      	ldr	r2, [pc, #172]	@ (80019a8 <driveMotor+0x120>)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001900:	7cfb      	ldrb	r3, [r7, #19]
 8001902:	2b00      	cmp	r3, #0
 8001904:	bf14      	ite	ne
 8001906:	2301      	movne	r3, #1
 8001908:	2300      	moveq	r3, #0
 800190a:	b2db      	uxtb	r3, r3
 800190c:	461a      	mov	r2, r3
 800190e:	f002 f8e3 	bl	8003ad8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(in2_port[idx], in2_pin[idx], forward ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001912:	4a26      	ldr	r2, [pc, #152]	@ (80019ac <driveMotor+0x124>)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800191a:	4a25      	ldr	r2, [pc, #148]	@ (80019b0 <driveMotor+0x128>)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001922:	7cfb      	ldrb	r3, [r7, #19]
 8001924:	2b00      	cmp	r3, #0
 8001926:	bf0c      	ite	eq
 8001928:	2301      	moveq	r3, #1
 800192a:	2300      	movne	r3, #0
 800192c:	b2db      	uxtb	r3, r3
 800192e:	461a      	mov	r2, r3
 8001930:	f002 f8d2 	bl	8003ad8 <HAL_GPIO_WritePin>

    // Xut PWM
    __HAL_TIM_SET_COMPARE(htim_pwm[idx], tim_channel[idx], pwm_value);
 8001934:	4a1f      	ldr	r2, [pc, #124]	@ (80019b4 <driveMotor+0x12c>)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d107      	bne.n	8001950 <driveMotor+0xc8>
 8001940:	4a1d      	ldr	r2, [pc, #116]	@ (80019b8 <driveMotor+0x130>)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	635a      	str	r2, [r3, #52]	@ 0x34
 800194e:	e024      	b.n	800199a <driveMotor+0x112>
 8001950:	4a18      	ldr	r2, [pc, #96]	@ (80019b4 <driveMotor+0x12c>)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001958:	2b04      	cmp	r3, #4
 800195a:	d107      	bne.n	800196c <driveMotor+0xe4>
 800195c:	4a16      	ldr	r2, [pc, #88]	@ (80019b8 <driveMotor+0x130>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	6393      	str	r3, [r2, #56]	@ 0x38
 800196a:	e016      	b.n	800199a <driveMotor+0x112>
 800196c:	4a11      	ldr	r2, [pc, #68]	@ (80019b4 <driveMotor+0x12c>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001974:	2b08      	cmp	r3, #8
 8001976:	d107      	bne.n	8001988 <driveMotor+0x100>
 8001978:	4a0f      	ldr	r2, [pc, #60]	@ (80019b8 <driveMotor+0x130>)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001986:	e008      	b.n	800199a <driveMotor+0x112>
 8001988:	4a0b      	ldr	r2, [pc, #44]	@ (80019b8 <driveMotor+0x130>)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6413      	str	r3, [r2, #64]	@ 0x40
 8001996:	e000      	b.n	800199a <driveMotor+0x112>
    if (idx < 0 || idx >= 4) return;
 8001998:	bf00      	nop
}
 800199a:	3718      	adds	r7, #24
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	43960000 	.word	0x43960000
 80019a4:	20000000 	.word	0x20000000
 80019a8:	20000010 	.word	0x20000010
 80019ac:	20000018 	.word	0x20000018
 80019b0:	20000028 	.word	0x20000028
 80019b4:	20000040 	.word	0x20000040
 80019b8:	20000030 	.word	0x20000030

080019bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80019c0:	b086      	sub	sp, #24
 80019c2:	af06      	add	r7, sp, #24
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80019c4:	f001 f9ec 	bl	8002da0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80019c8:	f000 f89c 	bl	8001b04 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80019cc:	f000 fc2e 	bl	800222c <MX_GPIO_Init>
	MX_DMA_Init();
 80019d0:	f000 fc04 	bl	80021dc <MX_DMA_Init>
	MX_TIM1_Init();
 80019d4:	f000 f92c 	bl	8001c30 <MX_TIM1_Init>
	MX_TIM2_Init();
 80019d8:	f000 f982 	bl	8001ce0 <MX_TIM2_Init>
	MX_TIM3_Init();
 80019dc:	f000 f9d4 	bl	8001d88 <MX_TIM3_Init>
	MX_TIM4_Init();
 80019e0:	f000 fa26 	bl	8001e30 <MX_TIM4_Init>
	MX_I2C3_Init();
 80019e4:	f000 f8f6 	bl	8001bd4 <MX_I2C3_Init>
	MX_USART6_UART_Init();
 80019e8:	f000 fbce 	bl	8002188 <MX_USART6_UART_Init>
	MX_TIM5_Init();
 80019ec:	f000 fa74 	bl	8001ed8 <MX_TIM5_Init>
	MX_TIM9_Init();
 80019f0:	f000 faf4 	bl	8001fdc <MX_TIM9_Init>
	MX_TIM10_Init();
 80019f4:	f000 fb56 	bl	80020a4 <MX_TIM10_Init>
	MX_TIM11_Init();
 80019f8:	f000 fba2 	bl	8002140 <MX_TIM11_Init>
	/* USER CODE BEGIN 2 */
	user_init();
 80019fc:	f7ff fb0c 	bl	8001018 <user_init>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (TRUE == encoder_flag)
 8001a00:	4b33      	ldr	r3, [pc, #204]	@ (8001ad0 <main+0x114>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d104      	bne.n	8001a14 <main+0x58>
		{
			update_encoder_speed();
 8001a0a:	f7ff fbc7 	bl	800119c <update_encoder_speed>
			encoder_flag = FALSE;
 8001a0e:	4b30      	ldr	r3, [pc, #192]	@ (8001ad0 <main+0x114>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
		}
		if (TRUE == imu_flag)
 8001a14:	4b2f      	ldr	r3, [pc, #188]	@ (8001ad4 <main+0x118>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d104      	bne.n	8001a28 <main+0x6c>
		{
			read_IMU();
 8001a1e:	f7ff fc53 	bl	80012c8 <read_IMU>
			imu_flag = FALSE;
 8001a22:	4b2c      	ldr	r3, [pc, #176]	@ (8001ad4 <main+0x118>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
		}

		check_uart_command();
 8001a28:	f7ff fcee 	bl	8001408 <check_uart_command>

		if ((manual_mode) && (HAL_GetTick() - last_manual_time > MANUAL_TIMEOUT))
 8001a2c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ad8 <main+0x11c>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d014      	beq.n	8001a5e <main+0xa2>
 8001a34:	f001 fa1a 	bl	8002e6c <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	4b28      	ldr	r3, [pc, #160]	@ (8001adc <main+0x120>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d90a      	bls.n	8001a5e <main+0xa2>
		{
			manual_mode = 0;
 8001a48:	4b23      	ldr	r3, [pc, #140]	@ (8001ad8 <main+0x11c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
			move(0, 0, 0);  // Dng robot nu timeout
 8001a4e:	ed9f 1a24 	vldr	s2, [pc, #144]	@ 8001ae0 <main+0x124>
 8001a52:	eddf 0a23 	vldr	s1, [pc, #140]	@ 8001ae0 <main+0x124>
 8001a56:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 8001ae0 <main+0x124>
 8001a5a:	f7ff fda5 	bl	80015a8 <move>
		}

		if (send_flag && uart_tx_ready)
 8001a5e:	4b21      	ldr	r3, [pc, #132]	@ (8001ae4 <main+0x128>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d0cc      	beq.n	8001a00 <main+0x44>
 8001a66:	4b20      	ldr	r3, [pc, #128]	@ (8001ae8 <main+0x12c>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d0c8      	beq.n	8001a00 <main+0x44>
		{
			send_flag = 0;
 8001a6e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ae4 <main+0x128>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]
			uart_tx_ready = 0;
 8001a74:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae8 <main+0x12c>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	701a      	strb	r2, [r3, #0]

			snprintf(tx_buffer, sizeof(tx_buffer), "%.3f %.3f %.3f\n", V_send, yaw_send, theta_dot_send);
 8001a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001aec <main+0x130>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7fe fd6a 	bl	8000558 <__aeabi_f2d>
 8001a84:	4604      	mov	r4, r0
 8001a86:	460d      	mov	r5, r1
 8001a88:	4b19      	ldr	r3, [pc, #100]	@ (8001af0 <main+0x134>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7fe fd63 	bl	8000558 <__aeabi_f2d>
 8001a92:	4680      	mov	r8, r0
 8001a94:	4689      	mov	r9, r1
 8001a96:	4b17      	ldr	r3, [pc, #92]	@ (8001af4 <main+0x138>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7fe fd5c 	bl	8000558 <__aeabi_f2d>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001aa8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001aac:	e9cd 4500 	strd	r4, r5, [sp]
 8001ab0:	4a11      	ldr	r2, [pc, #68]	@ (8001af8 <main+0x13c>)
 8001ab2:	2164      	movs	r1, #100	@ 0x64
 8001ab4:	4811      	ldr	r0, [pc, #68]	@ (8001afc <main+0x140>)
 8001ab6:	f006 fac5 	bl	8008044 <sniprintf>
			HAL_UART_Transmit_DMA(&huart6, (uint8_t *)tx_buffer, strlen(tx_buffer));
 8001aba:	4810      	ldr	r0, [pc, #64]	@ (8001afc <main+0x140>)
 8001abc:	f7fe fb90 	bl	80001e0 <strlen>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	490d      	ldr	r1, [pc, #52]	@ (8001afc <main+0x140>)
 8001ac8:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <main+0x144>)
 8001aca:	f004 fe11 	bl	80066f0 <HAL_UART_Transmit_DMA>
		if (TRUE == encoder_flag)
 8001ace:	e797      	b.n	8001a00 <main+0x44>
 8001ad0:	200005dc 	.word	0x200005dc
 8001ad4:	200005dd 	.word	0x200005dd
 8001ad8:	20000710 	.word	0x20000710
 8001adc:	20000714 	.word	0x20000714
 8001ae0:	00000000 	.word	0x00000000
 8001ae4:	2000070f 	.word	0x2000070f
 8001ae8:	2000070d 	.word	0x2000070d
 8001aec:	20000750 	.word	0x20000750
 8001af0:	20000754 	.word	0x20000754
 8001af4:	20000758 	.word	0x20000758
 8001af8:	0800a37c 	.word	0x0800a37c
 8001afc:	200006a8 	.word	0x200006a8
 8001b00:	200004d4 	.word	0x200004d4

08001b04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b094      	sub	sp, #80	@ 0x50
 8001b08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b0a:	f107 0320 	add.w	r3, r7, #32
 8001b0e:	2230      	movs	r2, #48	@ 0x30
 8001b10:	2100      	movs	r1, #0
 8001b12:	4618      	mov	r0, r3
 8001b14:	f006 fb0f 	bl	8008136 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b18:	f107 030c 	add.w	r3, r7, #12
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	60da      	str	r2, [r3, #12]
 8001b26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b28:	2300      	movs	r3, #0
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	4b27      	ldr	r3, [pc, #156]	@ (8001bcc <SystemClock_Config+0xc8>)
 8001b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b30:	4a26      	ldr	r2, [pc, #152]	@ (8001bcc <SystemClock_Config+0xc8>)
 8001b32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b36:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b38:	4b24      	ldr	r3, [pc, #144]	@ (8001bcc <SystemClock_Config+0xc8>)
 8001b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b44:	2300      	movs	r3, #0
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	4b21      	ldr	r3, [pc, #132]	@ (8001bd0 <SystemClock_Config+0xcc>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a20      	ldr	r2, [pc, #128]	@ (8001bd0 <SystemClock_Config+0xcc>)
 8001b4e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b52:	6013      	str	r3, [r2, #0]
 8001b54:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd0 <SystemClock_Config+0xcc>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b5c:	607b      	str	r3, [r7, #4]
 8001b5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b60:	2302      	movs	r3, #2
 8001b62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b64:	2301      	movs	r3, #1
 8001b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b68:	2310      	movs	r3, #16
 8001b6a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b70:	2300      	movs	r3, #0
 8001b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b74:	2308      	movs	r3, #8
 8001b76:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001b78:	2390      	movs	r3, #144	@ 0x90
 8001b7a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001b7c:	2304      	movs	r3, #4
 8001b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001b80:	2306      	movs	r3, #6
 8001b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b84:	f107 0320 	add.w	r3, r7, #32
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f002 ffe3 	bl	8004b54 <HAL_RCC_OscConfig>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b94:	f000 fc88 	bl	80024a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b98:	230f      	movs	r3, #15
 8001b9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ba4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ba8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bae:	f107 030c 	add.w	r3, r7, #12
 8001bb2:	2102      	movs	r1, #2
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f003 fa45 	bl	8005044 <HAL_RCC_ClockConfig>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001bc0:	f000 fc72 	bl	80024a8 <Error_Handler>
  }
}
 8001bc4:	bf00      	nop
 8001bc6:	3750      	adds	r7, #80	@ 0x50
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	40007000 	.word	0x40007000

08001bd4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001bd8:	4b12      	ldr	r3, [pc, #72]	@ (8001c24 <MX_I2C3_Init+0x50>)
 8001bda:	4a13      	ldr	r2, [pc, #76]	@ (8001c28 <MX_I2C3_Init+0x54>)
 8001bdc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001bde:	4b11      	ldr	r3, [pc, #68]	@ (8001c24 <MX_I2C3_Init+0x50>)
 8001be0:	4a12      	ldr	r2, [pc, #72]	@ (8001c2c <MX_I2C3_Init+0x58>)
 8001be2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001be4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c24 <MX_I2C3_Init+0x50>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001bea:	4b0e      	ldr	r3, [pc, #56]	@ (8001c24 <MX_I2C3_Init+0x50>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c24 <MX_I2C3_Init+0x50>)
 8001bf2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001bf6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c24 <MX_I2C3_Init+0x50>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001bfe:	4b09      	ldr	r3, [pc, #36]	@ (8001c24 <MX_I2C3_Init+0x50>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c04:	4b07      	ldr	r3, [pc, #28]	@ (8001c24 <MX_I2C3_Init+0x50>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c0a:	4b06      	ldr	r3, [pc, #24]	@ (8001c24 <MX_I2C3_Init+0x50>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001c10:	4804      	ldr	r0, [pc, #16]	@ (8001c24 <MX_I2C3_Init+0x50>)
 8001c12:	f001 ff7b 	bl	8003b0c <HAL_I2C_Init>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001c1c:	f000 fc44 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001c20:	bf00      	nop
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20000240 	.word	0x20000240
 8001c28:	40005c00 	.word	0x40005c00
 8001c2c:	000186a0 	.word	0x000186a0

08001c30 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08c      	sub	sp, #48	@ 0x30
 8001c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c36:	f107 030c 	add.w	r3, r7, #12
 8001c3a:	2224      	movs	r2, #36	@ 0x24
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f006 fa79 	bl	8008136 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c44:	1d3b      	adds	r3, r7, #4
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c4c:	4b22      	ldr	r3, [pc, #136]	@ (8001cd8 <MX_TIM1_Init+0xa8>)
 8001c4e:	4a23      	ldr	r2, [pc, #140]	@ (8001cdc <MX_TIM1_Init+0xac>)
 8001c50:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001c52:	4b21      	ldr	r3, [pc, #132]	@ (8001cd8 <MX_TIM1_Init+0xa8>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c58:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd8 <MX_TIM1_Init+0xa8>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd8 <MX_TIM1_Init+0xa8>)
 8001c60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c64:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c66:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd8 <MX_TIM1_Init+0xa8>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd8 <MX_TIM1_Init+0xa8>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c72:	4b19      	ldr	r3, [pc, #100]	@ (8001cd8 <MX_TIM1_Init+0xa8>)
 8001c74:	2280      	movs	r2, #128	@ 0x80
 8001c76:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c80:	2301      	movs	r3, #1
 8001c82:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c84:	2300      	movs	r3, #0
 8001c86:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c90:	2301      	movs	r3, #1
 8001c92:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c94:	2300      	movs	r3, #0
 8001c96:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001c9c:	f107 030c 	add.w	r3, r7, #12
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	480d      	ldr	r0, [pc, #52]	@ (8001cd8 <MX_TIM1_Init+0xa8>)
 8001ca4:	f003 fdaa 	bl	80057fc <HAL_TIM_Encoder_Init>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001cae:	f000 fbfb 	bl	80024a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cba:	1d3b      	adds	r3, r7, #4
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4806      	ldr	r0, [pc, #24]	@ (8001cd8 <MX_TIM1_Init+0xa8>)
 8001cc0:	f004 fc44 	bl	800654c <HAL_TIMEx_MasterConfigSynchronization>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001cca:	f000 fbed 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001cce:	bf00      	nop
 8001cd0:	3730      	adds	r7, #48	@ 0x30
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000294 	.word	0x20000294
 8001cdc:	40010000 	.word	0x40010000

08001ce0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08c      	sub	sp, #48	@ 0x30
 8001ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ce6:	f107 030c 	add.w	r3, r7, #12
 8001cea:	2224      	movs	r2, #36	@ 0x24
 8001cec:	2100      	movs	r1, #0
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f006 fa21 	bl	8008136 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cf4:	1d3b      	adds	r3, r7, #4
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cfc:	4b21      	ldr	r3, [pc, #132]	@ (8001d84 <MX_TIM2_Init+0xa4>)
 8001cfe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d02:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d04:	4b1f      	ldr	r3, [pc, #124]	@ (8001d84 <MX_TIM2_Init+0xa4>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8001d84 <MX_TIM2_Init+0xa4>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001d10:	4b1c      	ldr	r3, [pc, #112]	@ (8001d84 <MX_TIM2_Init+0xa4>)
 8001d12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d16:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d18:	4b1a      	ldr	r3, [pc, #104]	@ (8001d84 <MX_TIM2_Init+0xa4>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d1e:	4b19      	ldr	r3, [pc, #100]	@ (8001d84 <MX_TIM2_Init+0xa4>)
 8001d20:	2280      	movs	r2, #128	@ 0x80
 8001d22:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d24:	2303      	movs	r3, #3
 8001d26:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d30:	2300      	movs	r3, #0
 8001d32:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d40:	2300      	movs	r3, #0
 8001d42:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001d44:	2300      	movs	r3, #0
 8001d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001d48:	f107 030c 	add.w	r3, r7, #12
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	480d      	ldr	r0, [pc, #52]	@ (8001d84 <MX_TIM2_Init+0xa4>)
 8001d50:	f003 fd54 	bl	80057fc <HAL_TIM_Encoder_Init>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001d5a:	f000 fba5 	bl	80024a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d62:	2300      	movs	r3, #0
 8001d64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d66:	1d3b      	adds	r3, r7, #4
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4806      	ldr	r0, [pc, #24]	@ (8001d84 <MX_TIM2_Init+0xa4>)
 8001d6c:	f004 fbee 	bl	800654c <HAL_TIMEx_MasterConfigSynchronization>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001d76:	f000 fb97 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d7a:	bf00      	nop
 8001d7c:	3730      	adds	r7, #48	@ 0x30
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	200002dc 	.word	0x200002dc

08001d88 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08c      	sub	sp, #48	@ 0x30
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d8e:	f107 030c 	add.w	r3, r7, #12
 8001d92:	2224      	movs	r2, #36	@ 0x24
 8001d94:	2100      	movs	r1, #0
 8001d96:	4618      	mov	r0, r3
 8001d98:	f006 f9cd 	bl	8008136 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d9c:	1d3b      	adds	r3, r7, #4
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001da4:	4b20      	ldr	r3, [pc, #128]	@ (8001e28 <MX_TIM3_Init+0xa0>)
 8001da6:	4a21      	ldr	r2, [pc, #132]	@ (8001e2c <MX_TIM3_Init+0xa4>)
 8001da8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001daa:	4b1f      	ldr	r3, [pc, #124]	@ (8001e28 <MX_TIM3_Init+0xa0>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e28 <MX_TIM3_Init+0xa0>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001db6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e28 <MX_TIM3_Init+0xa0>)
 8001db8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dbc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8001e28 <MX_TIM3_Init+0xa0>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001dc4:	4b18      	ldr	r3, [pc, #96]	@ (8001e28 <MX_TIM3_Init+0xa0>)
 8001dc6:	2280      	movs	r2, #128	@ 0x80
 8001dc8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001dde:	2300      	movs	r3, #0
 8001de0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001de2:	2301      	movs	r3, #1
 8001de4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001de6:	2300      	movs	r3, #0
 8001de8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001dea:	2300      	movs	r3, #0
 8001dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001dee:	f107 030c 	add.w	r3, r7, #12
 8001df2:	4619      	mov	r1, r3
 8001df4:	480c      	ldr	r0, [pc, #48]	@ (8001e28 <MX_TIM3_Init+0xa0>)
 8001df6:	f003 fd01 	bl	80057fc <HAL_TIM_Encoder_Init>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001e00:	f000 fb52 	bl	80024a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e04:	2300      	movs	r3, #0
 8001e06:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e0c:	1d3b      	adds	r3, r7, #4
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4805      	ldr	r0, [pc, #20]	@ (8001e28 <MX_TIM3_Init+0xa0>)
 8001e12:	f004 fb9b 	bl	800654c <HAL_TIMEx_MasterConfigSynchronization>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001e1c:	f000 fb44 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e20:	bf00      	nop
 8001e22:	3730      	adds	r7, #48	@ 0x30
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	20000324 	.word	0x20000324
 8001e2c:	40000400 	.word	0x40000400

08001e30 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08c      	sub	sp, #48	@ 0x30
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e36:	f107 030c 	add.w	r3, r7, #12
 8001e3a:	2224      	movs	r2, #36	@ 0x24
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f006 f979 	bl	8008136 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e44:	1d3b      	adds	r3, r7, #4
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e4c:	4b20      	ldr	r3, [pc, #128]	@ (8001ed0 <MX_TIM4_Init+0xa0>)
 8001e4e:	4a21      	ldr	r2, [pc, #132]	@ (8001ed4 <MX_TIM4_Init+0xa4>)
 8001e50:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001e52:	4b1f      	ldr	r3, [pc, #124]	@ (8001ed0 <MX_TIM4_Init+0xa0>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e58:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed0 <MX_TIM4_Init+0xa0>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001e5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed0 <MX_TIM4_Init+0xa0>)
 8001e60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e64:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e66:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed0 <MX_TIM4_Init+0xa0>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e6c:	4b18      	ldr	r3, [pc, #96]	@ (8001ed0 <MX_TIM4_Init+0xa0>)
 8001e6e:	2280      	movs	r2, #128	@ 0x80
 8001e70:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e72:	2303      	movs	r3, #3
 8001e74:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e76:	2300      	movs	r3, #0
 8001e78:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e86:	2300      	movs	r3, #0
 8001e88:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001e92:	2300      	movs	r3, #0
 8001e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001e96:	f107 030c 	add.w	r3, r7, #12
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	480c      	ldr	r0, [pc, #48]	@ (8001ed0 <MX_TIM4_Init+0xa0>)
 8001e9e:	f003 fcad 	bl	80057fc <HAL_TIM_Encoder_Init>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001ea8:	f000 fafe 	bl	80024a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eac:	2300      	movs	r3, #0
 8001eae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001eb4:	1d3b      	adds	r3, r7, #4
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4805      	ldr	r0, [pc, #20]	@ (8001ed0 <MX_TIM4_Init+0xa0>)
 8001eba:	f004 fb47 	bl	800654c <HAL_TIMEx_MasterConfigSynchronization>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001ec4:	f000 faf0 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001ec8:	bf00      	nop
 8001eca:	3730      	adds	r7, #48	@ 0x30
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	2000036c 	.word	0x2000036c
 8001ed4:	40000800 	.word	0x40000800

08001ed8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08e      	sub	sp, #56	@ 0x38
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ede:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
 8001eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eec:	f107 0320 	add.w	r3, r7, #32
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ef6:	1d3b      	adds	r3, r7, #4
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	611a      	str	r2, [r3, #16]
 8001f04:	615a      	str	r2, [r3, #20]
 8001f06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001f08:	4b32      	ldr	r3, [pc, #200]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001f0a:	4a33      	ldr	r2, [pc, #204]	@ (8001fd8 <MX_TIM5_Init+0x100>)
 8001f0c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 72;
 8001f0e:	4b31      	ldr	r3, [pc, #196]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001f10:	2248      	movs	r2, #72	@ 0x48
 8001f12:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f14:	4b2f      	ldr	r3, [pc, #188]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000;
 8001f1a:	4b2e      	ldr	r3, [pc, #184]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001f1c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001f20:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f22:	4b2c      	ldr	r3, [pc, #176]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f28:	4b2a      	ldr	r3, [pc, #168]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001f2e:	4829      	ldr	r0, [pc, #164]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001f30:	f003 faa8 	bl	8005484 <HAL_TIM_Base_Init>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001f3a:	f000 fab5 	bl	80024a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f42:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001f44:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4822      	ldr	r0, [pc, #136]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001f4c:	f003 ff3c 	bl	8005dc8 <HAL_TIM_ConfigClockSource>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001f56:	f000 faa7 	bl	80024a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001f5a:	481e      	ldr	r0, [pc, #120]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001f5c:	f003 fb44 	bl	80055e8 <HAL_TIM_PWM_Init>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001f66:	f000 fa9f 	bl	80024a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001f72:	f107 0320 	add.w	r3, r7, #32
 8001f76:	4619      	mov	r1, r3
 8001f78:	4816      	ldr	r0, [pc, #88]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001f7a:	f004 fae7 	bl	800654c <HAL_TIMEx_MasterConfigSynchronization>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001f84:	f000 fa90 	bl	80024a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f88:	2360      	movs	r3, #96	@ 0x60
 8001f8a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001f8c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001f90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f92:	2300      	movs	r3, #0
 8001f94:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f96:	2300      	movs	r3, #0
 8001f98:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f9a:	1d3b      	adds	r3, r7, #4
 8001f9c:	2208      	movs	r2, #8
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	480c      	ldr	r0, [pc, #48]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001fa2:	f003 fe4f 	bl	8005c44 <HAL_TIM_PWM_ConfigChannel>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001fac:	f000 fa7c 	bl	80024a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fb0:	1d3b      	adds	r3, r7, #4
 8001fb2:	220c      	movs	r2, #12
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4807      	ldr	r0, [pc, #28]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001fb8:	f003 fe44 	bl	8005c44 <HAL_TIM_PWM_ConfigChannel>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_TIM5_Init+0xee>
  {
    Error_Handler();
 8001fc2:	f000 fa71 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001fc6:	4803      	ldr	r0, [pc, #12]	@ (8001fd4 <MX_TIM5_Init+0xfc>)
 8001fc8:	f000 fc5e 	bl	8002888 <HAL_TIM_MspPostInit>

}
 8001fcc:	bf00      	nop
 8001fce:	3738      	adds	r7, #56	@ 0x38
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	200003b4 	.word	0x200003b4
 8001fd8:	40000c00 	.word	0x40000c00

08001fdc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b08c      	sub	sp, #48	@ 0x30
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fe2:	f107 0320 	add.w	r3, r7, #32
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	605a      	str	r2, [r3, #4]
 8001fec:	609a      	str	r2, [r3, #8]
 8001fee:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ff0:	1d3b      	adds	r3, r7, #4
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	605a      	str	r2, [r3, #4]
 8001ff8:	609a      	str	r2, [r3, #8]
 8001ffa:	60da      	str	r2, [r3, #12]
 8001ffc:	611a      	str	r2, [r3, #16]
 8001ffe:	615a      	str	r2, [r3, #20]
 8002000:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002002:	4b26      	ldr	r3, [pc, #152]	@ (800209c <MX_TIM9_Init+0xc0>)
 8002004:	4a26      	ldr	r2, [pc, #152]	@ (80020a0 <MX_TIM9_Init+0xc4>)
 8002006:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 72;
 8002008:	4b24      	ldr	r3, [pc, #144]	@ (800209c <MX_TIM9_Init+0xc0>)
 800200a:	2248      	movs	r2, #72	@ 0x48
 800200c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800200e:	4b23      	ldr	r3, [pc, #140]	@ (800209c <MX_TIM9_Init+0xc0>)
 8002010:	2200      	movs	r2, #0
 8002012:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000;
 8002014:	4b21      	ldr	r3, [pc, #132]	@ (800209c <MX_TIM9_Init+0xc0>)
 8002016:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800201a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800201c:	4b1f      	ldr	r3, [pc, #124]	@ (800209c <MX_TIM9_Init+0xc0>)
 800201e:	2200      	movs	r2, #0
 8002020:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002022:	4b1e      	ldr	r3, [pc, #120]	@ (800209c <MX_TIM9_Init+0xc0>)
 8002024:	2200      	movs	r2, #0
 8002026:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002028:	481c      	ldr	r0, [pc, #112]	@ (800209c <MX_TIM9_Init+0xc0>)
 800202a:	f003 fa2b 	bl	8005484 <HAL_TIM_Base_Init>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8002034:	f000 fa38 	bl	80024a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002038:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800203c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800203e:	f107 0320 	add.w	r3, r7, #32
 8002042:	4619      	mov	r1, r3
 8002044:	4815      	ldr	r0, [pc, #84]	@ (800209c <MX_TIM9_Init+0xc0>)
 8002046:	f003 febf 	bl	8005dc8 <HAL_TIM_ConfigClockSource>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8002050:	f000 fa2a 	bl	80024a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002054:	4811      	ldr	r0, [pc, #68]	@ (800209c <MX_TIM9_Init+0xc0>)
 8002056:	f003 fac7 	bl	80055e8 <HAL_TIM_PWM_Init>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8002060:	f000 fa22 	bl	80024a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002064:	2360      	movs	r3, #96	@ 0x60
 8002066:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8002068:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800206c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800206e:	2300      	movs	r3, #0
 8002070:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002072:	2300      	movs	r3, #0
 8002074:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002076:	1d3b      	adds	r3, r7, #4
 8002078:	2204      	movs	r2, #4
 800207a:	4619      	mov	r1, r3
 800207c:	4807      	ldr	r0, [pc, #28]	@ (800209c <MX_TIM9_Init+0xc0>)
 800207e:	f003 fde1 	bl	8005c44 <HAL_TIM_PWM_ConfigChannel>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 8002088:	f000 fa0e 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 800208c:	4803      	ldr	r0, [pc, #12]	@ (800209c <MX_TIM9_Init+0xc0>)
 800208e:	f000 fbfb 	bl	8002888 <HAL_TIM_MspPostInit>

}
 8002092:	bf00      	nop
 8002094:	3730      	adds	r7, #48	@ 0x30
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	200003fc 	.word	0x200003fc
 80020a0:	40014000 	.word	0x40014000

080020a4 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b088      	sub	sp, #32
 80020a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80020aa:	1d3b      	adds	r3, r7, #4
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	609a      	str	r2, [r3, #8]
 80020b4:	60da      	str	r2, [r3, #12]
 80020b6:	611a      	str	r2, [r3, #16]
 80020b8:	615a      	str	r2, [r3, #20]
 80020ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80020bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002138 <MX_TIM10_Init+0x94>)
 80020be:	4a1f      	ldr	r2, [pc, #124]	@ (800213c <MX_TIM10_Init+0x98>)
 80020c0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 72;
 80020c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002138 <MX_TIM10_Init+0x94>)
 80020c4:	2248      	movs	r2, #72	@ 0x48
 80020c6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002138 <MX_TIM10_Init+0x94>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000;
 80020ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002138 <MX_TIM10_Init+0x94>)
 80020d0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80020d4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020d6:	4b18      	ldr	r3, [pc, #96]	@ (8002138 <MX_TIM10_Init+0x94>)
 80020d8:	2200      	movs	r2, #0
 80020da:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020dc:	4b16      	ldr	r3, [pc, #88]	@ (8002138 <MX_TIM10_Init+0x94>)
 80020de:	2200      	movs	r2, #0
 80020e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80020e2:	4815      	ldr	r0, [pc, #84]	@ (8002138 <MX_TIM10_Init+0x94>)
 80020e4:	f003 f9ce 	bl	8005484 <HAL_TIM_Base_Init>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80020ee:	f000 f9db 	bl	80024a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80020f2:	4811      	ldr	r0, [pc, #68]	@ (8002138 <MX_TIM10_Init+0x94>)
 80020f4:	f003 fa78 	bl	80055e8 <HAL_TIM_PWM_Init>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80020fe:	f000 f9d3 	bl	80024a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002102:	2360      	movs	r3, #96	@ 0x60
 8002104:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8002106:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800210a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800210c:	2300      	movs	r3, #0
 800210e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002114:	1d3b      	adds	r3, r7, #4
 8002116:	2200      	movs	r2, #0
 8002118:	4619      	mov	r1, r3
 800211a:	4807      	ldr	r0, [pc, #28]	@ (8002138 <MX_TIM10_Init+0x94>)
 800211c:	f003 fd92 	bl	8005c44 <HAL_TIM_PWM_ConfigChannel>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_TIM10_Init+0x86>
  {
    Error_Handler();
 8002126:	f000 f9bf 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 800212a:	4803      	ldr	r0, [pc, #12]	@ (8002138 <MX_TIM10_Init+0x94>)
 800212c:	f000 fbac 	bl	8002888 <HAL_TIM_MspPostInit>

}
 8002130:	bf00      	nop
 8002132:	3720      	adds	r7, #32
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	20000444 	.word	0x20000444
 800213c:	40014400 	.word	0x40014400

08002140 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002144:	4b0e      	ldr	r3, [pc, #56]	@ (8002180 <MX_TIM11_Init+0x40>)
 8002146:	4a0f      	ldr	r2, [pc, #60]	@ (8002184 <MX_TIM11_Init+0x44>)
 8002148:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7200-1;
 800214a:	4b0d      	ldr	r3, [pc, #52]	@ (8002180 <MX_TIM11_Init+0x40>)
 800214c:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002150:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002152:	4b0b      	ldr	r3, [pc, #44]	@ (8002180 <MX_TIM11_Init+0x40>)
 8002154:	2200      	movs	r2, #0
 8002156:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 99;
 8002158:	4b09      	ldr	r3, [pc, #36]	@ (8002180 <MX_TIM11_Init+0x40>)
 800215a:	2263      	movs	r2, #99	@ 0x63
 800215c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215e:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <MX_TIM11_Init+0x40>)
 8002160:	2200      	movs	r2, #0
 8002162:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002164:	4b06      	ldr	r3, [pc, #24]	@ (8002180 <MX_TIM11_Init+0x40>)
 8002166:	2200      	movs	r2, #0
 8002168:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800216a:	4805      	ldr	r0, [pc, #20]	@ (8002180 <MX_TIM11_Init+0x40>)
 800216c:	f003 f98a 	bl	8005484 <HAL_TIM_Base_Init>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002176:	f000 f997 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	2000048c 	.word	0x2000048c
 8002184:	40014800 	.word	0x40014800

08002188 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800218c:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <MX_USART6_UART_Init+0x4c>)
 800218e:	4a12      	ldr	r2, [pc, #72]	@ (80021d8 <MX_USART6_UART_Init+0x50>)
 8002190:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002192:	4b10      	ldr	r3, [pc, #64]	@ (80021d4 <MX_USART6_UART_Init+0x4c>)
 8002194:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002198:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800219a:	4b0e      	ldr	r3, [pc, #56]	@ (80021d4 <MX_USART6_UART_Init+0x4c>)
 800219c:	2200      	movs	r2, #0
 800219e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80021a0:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <MX_USART6_UART_Init+0x4c>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80021a6:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <MX_USART6_UART_Init+0x4c>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80021ac:	4b09      	ldr	r3, [pc, #36]	@ (80021d4 <MX_USART6_UART_Init+0x4c>)
 80021ae:	220c      	movs	r2, #12
 80021b0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021b2:	4b08      	ldr	r3, [pc, #32]	@ (80021d4 <MX_USART6_UART_Init+0x4c>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b8:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <MX_USART6_UART_Init+0x4c>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80021be:	4805      	ldr	r0, [pc, #20]	@ (80021d4 <MX_USART6_UART_Init+0x4c>)
 80021c0:	f004 fa46 	bl	8006650 <HAL_UART_Init>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80021ca:	f000 f96d 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	200004d4 	.word	0x200004d4
 80021d8:	40011400 	.word	0x40011400

080021dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	607b      	str	r3, [r7, #4]
 80021e6:	4b10      	ldr	r3, [pc, #64]	@ (8002228 <MX_DMA_Init+0x4c>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ea:	4a0f      	ldr	r2, [pc, #60]	@ (8002228 <MX_DMA_Init+0x4c>)
 80021ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80021f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002228 <MX_DMA_Init+0x4c>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021fa:	607b      	str	r3, [r7, #4]
 80021fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80021fe:	2200      	movs	r2, #0
 8002200:	2100      	movs	r1, #0
 8002202:	2039      	movs	r0, #57	@ 0x39
 8002204:	f000 ff3d 	bl	8003082 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002208:	2039      	movs	r0, #57	@ 0x39
 800220a:	f000 ff56 	bl	80030ba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800220e:	2200      	movs	r2, #0
 8002210:	2100      	movs	r1, #0
 8002212:	2045      	movs	r0, #69	@ 0x45
 8002214:	f000 ff35 	bl	8003082 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002218:	2045      	movs	r0, #69	@ 0x45
 800221a:	f000 ff4e 	bl	80030ba <HAL_NVIC_EnableIRQ>

}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800

0800222c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08c      	sub	sp, #48	@ 0x30
 8002230:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002232:	f107 031c 	add.w	r3, r7, #28
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	609a      	str	r2, [r3, #8]
 800223e:	60da      	str	r2, [r3, #12]
 8002240:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	61bb      	str	r3, [r7, #24]
 8002246:	4b92      	ldr	r3, [pc, #584]	@ (8002490 <MX_GPIO_Init+0x264>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224a:	4a91      	ldr	r2, [pc, #580]	@ (8002490 <MX_GPIO_Init+0x264>)
 800224c:	f043 0310 	orr.w	r3, r3, #16
 8002250:	6313      	str	r3, [r2, #48]	@ 0x30
 8002252:	4b8f      	ldr	r3, [pc, #572]	@ (8002490 <MX_GPIO_Init+0x264>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002256:	f003 0310 	and.w	r3, r3, #16
 800225a:	61bb      	str	r3, [r7, #24]
 800225c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	4b8b      	ldr	r3, [pc, #556]	@ (8002490 <MX_GPIO_Init+0x264>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	4a8a      	ldr	r2, [pc, #552]	@ (8002490 <MX_GPIO_Init+0x264>)
 8002268:	f043 0304 	orr.w	r3, r3, #4
 800226c:	6313      	str	r3, [r2, #48]	@ 0x30
 800226e:	4b88      	ldr	r3, [pc, #544]	@ (8002490 <MX_GPIO_Init+0x264>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002272:	f003 0304 	and.w	r3, r3, #4
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
 800227e:	4b84      	ldr	r3, [pc, #528]	@ (8002490 <MX_GPIO_Init+0x264>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	4a83      	ldr	r2, [pc, #524]	@ (8002490 <MX_GPIO_Init+0x264>)
 8002284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002288:	6313      	str	r3, [r2, #48]	@ 0x30
 800228a:	4b81      	ldr	r3, [pc, #516]	@ (8002490 <MX_GPIO_Init+0x264>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002292:	613b      	str	r3, [r7, #16]
 8002294:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	60fb      	str	r3, [r7, #12]
 800229a:	4b7d      	ldr	r3, [pc, #500]	@ (8002490 <MX_GPIO_Init+0x264>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229e:	4a7c      	ldr	r2, [pc, #496]	@ (8002490 <MX_GPIO_Init+0x264>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a6:	4b7a      	ldr	r3, [pc, #488]	@ (8002490 <MX_GPIO_Init+0x264>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	60fb      	str	r3, [r7, #12]
 80022b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	60bb      	str	r3, [r7, #8]
 80022b6:	4b76      	ldr	r3, [pc, #472]	@ (8002490 <MX_GPIO_Init+0x264>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	4a75      	ldr	r2, [pc, #468]	@ (8002490 <MX_GPIO_Init+0x264>)
 80022bc:	f043 0308 	orr.w	r3, r3, #8
 80022c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c2:	4b73      	ldr	r3, [pc, #460]	@ (8002490 <MX_GPIO_Init+0x264>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	f003 0308 	and.w	r3, r3, #8
 80022ca:	60bb      	str	r3, [r7, #8]
 80022cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	607b      	str	r3, [r7, #4]
 80022d2:	4b6f      	ldr	r3, [pc, #444]	@ (8002490 <MX_GPIO_Init+0x264>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	4a6e      	ldr	r2, [pc, #440]	@ (8002490 <MX_GPIO_Init+0x264>)
 80022d8:	f043 0302 	orr.w	r3, r3, #2
 80022dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022de:	4b6c      	ldr	r3, [pc, #432]	@ (8002490 <MX_GPIO_Init+0x264>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	f003 0302 	and.w	r3, r3, #2
 80022e6:	607b      	str	r3, [r7, #4]
 80022e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN2_3_GPIO_Port, IN2_3_Pin, GPIO_PIN_RESET);
 80022ea:	2200      	movs	r2, #0
 80022ec:	2108      	movs	r1, #8
 80022ee:	4869      	ldr	r0, [pc, #420]	@ (8002494 <MX_GPIO_Init+0x268>)
 80022f0:	f001 fbf2 	bl	8003ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IN2_4_Pin|IN1_4_Pin|IN2_1_Pin, GPIO_PIN_RESET);
 80022f4:	2200      	movs	r2, #0
 80022f6:	f640 0105 	movw	r1, #2053	@ 0x805
 80022fa:	4867      	ldr	r0, [pc, #412]	@ (8002498 <MX_GPIO_Init+0x26c>)
 80022fc:	f001 fbec 	bl	8003ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002300:	2200      	movs	r2, #0
 8002302:	f24f 0144 	movw	r1, #61508	@ 0xf044
 8002306:	4865      	ldr	r0, [pc, #404]	@ (800249c <MX_GPIO_Init+0x270>)
 8002308:	f001 fbe6 	bl	8003ad8 <HAL_GPIO_WritePin>
                          |IN1_2_Pin|IN2_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN1_1_GPIO_Port, IN1_1_Pin, GPIO_PIN_RESET);
 800230c:	2200      	movs	r2, #0
 800230e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002312:	4863      	ldr	r0, [pc, #396]	@ (80024a0 <MX_GPIO_Init+0x274>)
 8002314:	f001 fbe0 	bl	8003ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN1_3_GPIO_Port, IN1_3_Pin, GPIO_PIN_RESET);
 8002318:	2200      	movs	r2, #0
 800231a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800231e:	4861      	ldr	r0, [pc, #388]	@ (80024a4 <MX_GPIO_Init+0x278>)
 8002320:	f001 fbda 	bl	8003ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8002324:	2304      	movs	r3, #4
 8002326:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002328:	2300      	movs	r3, #0
 800232a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8002330:	f107 031c 	add.w	r3, r7, #28
 8002334:	4619      	mov	r1, r3
 8002336:	4857      	ldr	r0, [pc, #348]	@ (8002494 <MX_GPIO_Init+0x268>)
 8002338:	f001 fa4a 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN2_3_Pin */
  GPIO_InitStruct.Pin = IN2_3_Pin;
 800233c:	2308      	movs	r3, #8
 800233e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002340:	2301      	movs	r3, #1
 8002342:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	2300      	movs	r3, #0
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002348:	2300      	movs	r3, #0
 800234a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(IN2_3_GPIO_Port, &GPIO_InitStruct);
 800234c:	f107 031c 	add.w	r3, r7, #28
 8002350:	4619      	mov	r1, r3
 8002352:	4850      	ldr	r0, [pc, #320]	@ (8002494 <MX_GPIO_Init+0x268>)
 8002354:	f001 fa3c 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8002358:	2332      	movs	r3, #50	@ 0x32
 800235a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800235c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002360:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002366:	f107 031c 	add.w	r3, r7, #28
 800236a:	4619      	mov	r1, r3
 800236c:	4849      	ldr	r0, [pc, #292]	@ (8002494 <MX_GPIO_Init+0x268>)
 800236e:	f001 fa2f 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN2_4_Pin IN1_4_Pin IN2_1_Pin */
  GPIO_InitStruct.Pin = IN2_4_Pin|IN1_4_Pin|IN2_1_Pin;
 8002372:	f640 0305 	movw	r3, #2053	@ 0x805
 8002376:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002378:	2301      	movs	r3, #1
 800237a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002380:	2300      	movs	r3, #0
 8002382:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002384:	f107 031c 	add.w	r3, r7, #28
 8002388:	4619      	mov	r1, r3
 800238a:	4843      	ldr	r0, [pc, #268]	@ (8002498 <MX_GPIO_Init+0x26c>)
 800238c:	f001 fa20 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002390:	2301      	movs	r3, #1
 8002392:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002394:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002398:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	2300      	movs	r3, #0
 800239c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800239e:	f107 031c 	add.w	r3, r7, #28
 80023a2:	4619      	mov	r1, r3
 80023a4:	483e      	ldr	r0, [pc, #248]	@ (80024a0 <MX_GPIO_Init+0x274>)
 80023a6:	f001 fa13 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           IN1_2_Pin IN2_2_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80023aa:	f24f 0344 	movw	r3, #61508	@ 0xf044
 80023ae:	61fb      	str	r3, [r7, #28]
                          |IN1_2_Pin|IN2_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023b0:	2301      	movs	r3, #1
 80023b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b8:	2300      	movs	r3, #0
 80023ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023bc:	f107 031c 	add.w	r3, r7, #28
 80023c0:	4619      	mov	r1, r3
 80023c2:	4836      	ldr	r0, [pc, #216]	@ (800249c <MX_GPIO_Init+0x270>)
 80023c4:	f001 fa04 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80023c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023ce:	2300      	movs	r3, #0
 80023d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80023d6:	f107 031c 	add.w	r3, r7, #28
 80023da:	4619      	mov	r1, r3
 80023dc:	4830      	ldr	r0, [pc, #192]	@ (80024a0 <MX_GPIO_Init+0x274>)
 80023de:	f001 f9f7 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80023e2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80023e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e8:	2302      	movs	r3, #2
 80023ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ec:	2300      	movs	r3, #0
 80023ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f0:	2303      	movs	r3, #3
 80023f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80023f4:	230a      	movs	r3, #10
 80023f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f8:	f107 031c 	add.w	r3, r7, #28
 80023fc:	4619      	mov	r1, r3
 80023fe:	4828      	ldr	r0, [pc, #160]	@ (80024a0 <MX_GPIO_Init+0x274>)
 8002400:	f001 f9e6 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN1_1_Pin */
  GPIO_InitStruct.Pin = IN1_1_Pin;
 8002404:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002408:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800240a:	2301      	movs	r3, #1
 800240c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240e:	2300      	movs	r3, #0
 8002410:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002412:	2300      	movs	r3, #0
 8002414:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(IN1_1_GPIO_Port, &GPIO_InitStruct);
 8002416:	f107 031c 	add.w	r3, r7, #28
 800241a:	4619      	mov	r1, r3
 800241c:	4820      	ldr	r0, [pc, #128]	@ (80024a0 <MX_GPIO_Init+0x274>)
 800241e:	f001 f9d7 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002422:	2310      	movs	r3, #16
 8002424:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002426:	2300      	movs	r3, #0
 8002428:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800242a:	2301      	movs	r3, #1
 800242c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800242e:	f107 031c 	add.w	r3, r7, #28
 8002432:	4619      	mov	r1, r3
 8002434:	4819      	ldr	r0, [pc, #100]	@ (800249c <MX_GPIO_Init+0x270>)
 8002436:	f001 f9cb 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800243a:	2320      	movs	r3, #32
 800243c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800243e:	2300      	movs	r3, #0
 8002440:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002446:	f107 031c 	add.w	r3, r7, #28
 800244a:	4619      	mov	r1, r3
 800244c:	4813      	ldr	r0, [pc, #76]	@ (800249c <MX_GPIO_Init+0x270>)
 800244e:	f001 f9bf 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002452:	2320      	movs	r3, #32
 8002454:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800245a:	2301      	movs	r3, #1
 800245c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800245e:	f107 031c 	add.w	r3, r7, #28
 8002462:	4619      	mov	r1, r3
 8002464:	480f      	ldr	r0, [pc, #60]	@ (80024a4 <MX_GPIO_Init+0x278>)
 8002466:	f001 f9b3 	bl	80037d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN1_3_Pin */
  GPIO_InitStruct.Pin = IN1_3_Pin;
 800246a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800246e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002470:	2301      	movs	r3, #1
 8002472:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002474:	2300      	movs	r3, #0
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002478:	2300      	movs	r3, #0
 800247a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(IN1_3_GPIO_Port, &GPIO_InitStruct);
 800247c:	f107 031c 	add.w	r3, r7, #28
 8002480:	4619      	mov	r1, r3
 8002482:	4808      	ldr	r0, [pc, #32]	@ (80024a4 <MX_GPIO_Init+0x278>)
 8002484:	f001 f9a4 	bl	80037d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002488:	bf00      	nop
 800248a:	3730      	adds	r7, #48	@ 0x30
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40023800 	.word	0x40023800
 8002494:	40021000 	.word	0x40021000
 8002498:	40020800 	.word	0x40020800
 800249c:	40020c00 	.word	0x40020c00
 80024a0:	40020000 	.word	0x40020000
 80024a4:	40020400 	.word	0x40020400

080024a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024ac:	b672      	cpsid	i
}
 80024ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024b0:	bf00      	nop
 80024b2:	e7fd      	b.n	80024b0 <Error_Handler+0x8>

080024b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ba:	2300      	movs	r3, #0
 80024bc:	607b      	str	r3, [r7, #4]
 80024be:	4b10      	ldr	r3, [pc, #64]	@ (8002500 <HAL_MspInit+0x4c>)
 80024c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c2:	4a0f      	ldr	r2, [pc, #60]	@ (8002500 <HAL_MspInit+0x4c>)
 80024c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002500 <HAL_MspInit+0x4c>)
 80024cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024d2:	607b      	str	r3, [r7, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024d6:	2300      	movs	r3, #0
 80024d8:	603b      	str	r3, [r7, #0]
 80024da:	4b09      	ldr	r3, [pc, #36]	@ (8002500 <HAL_MspInit+0x4c>)
 80024dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024de:	4a08      	ldr	r2, [pc, #32]	@ (8002500 <HAL_MspInit+0x4c>)
 80024e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80024e6:	4b06      	ldr	r3, [pc, #24]	@ (8002500 <HAL_MspInit+0x4c>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ee:	603b      	str	r3, [r7, #0]
 80024f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80024f2:	2007      	movs	r0, #7
 80024f4:	f000 fdba 	bl	800306c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024f8:	bf00      	nop
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40023800 	.word	0x40023800

08002504 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08a      	sub	sp, #40	@ 0x28
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800250c:	f107 0314 	add.w	r3, r7, #20
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]
 8002514:	605a      	str	r2, [r3, #4]
 8002516:	609a      	str	r2, [r3, #8]
 8002518:	60da      	str	r2, [r3, #12]
 800251a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a29      	ldr	r2, [pc, #164]	@ (80025c8 <HAL_I2C_MspInit+0xc4>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d14b      	bne.n	80025be <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002526:	2300      	movs	r3, #0
 8002528:	613b      	str	r3, [r7, #16]
 800252a:	4b28      	ldr	r3, [pc, #160]	@ (80025cc <HAL_I2C_MspInit+0xc8>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252e:	4a27      	ldr	r2, [pc, #156]	@ (80025cc <HAL_I2C_MspInit+0xc8>)
 8002530:	f043 0304 	orr.w	r3, r3, #4
 8002534:	6313      	str	r3, [r2, #48]	@ 0x30
 8002536:	4b25      	ldr	r3, [pc, #148]	@ (80025cc <HAL_I2C_MspInit+0xc8>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253a:	f003 0304 	and.w	r3, r3, #4
 800253e:	613b      	str	r3, [r7, #16]
 8002540:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002542:	2300      	movs	r3, #0
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	4b21      	ldr	r3, [pc, #132]	@ (80025cc <HAL_I2C_MspInit+0xc8>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254a:	4a20      	ldr	r2, [pc, #128]	@ (80025cc <HAL_I2C_MspInit+0xc8>)
 800254c:	f043 0301 	orr.w	r3, r3, #1
 8002550:	6313      	str	r3, [r2, #48]	@ 0x30
 8002552:	4b1e      	ldr	r3, [pc, #120]	@ (80025cc <HAL_I2C_MspInit+0xc8>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800255e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002562:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002564:	2312      	movs	r3, #18
 8002566:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002568:	2300      	movs	r3, #0
 800256a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800256c:	2303      	movs	r3, #3
 800256e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002570:	2304      	movs	r3, #4
 8002572:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002574:	f107 0314 	add.w	r3, r7, #20
 8002578:	4619      	mov	r1, r3
 800257a:	4815      	ldr	r0, [pc, #84]	@ (80025d0 <HAL_I2C_MspInit+0xcc>)
 800257c:	f001 f928 	bl	80037d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002580:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002586:	2312      	movs	r3, #18
 8002588:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258a:	2300      	movs	r3, #0
 800258c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800258e:	2303      	movs	r3, #3
 8002590:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002592:	2304      	movs	r3, #4
 8002594:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002596:	f107 0314 	add.w	r3, r7, #20
 800259a:	4619      	mov	r1, r3
 800259c:	480d      	ldr	r0, [pc, #52]	@ (80025d4 <HAL_I2C_MspInit+0xd0>)
 800259e:	f001 f917 	bl	80037d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	60bb      	str	r3, [r7, #8]
 80025a6:	4b09      	ldr	r3, [pc, #36]	@ (80025cc <HAL_I2C_MspInit+0xc8>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025aa:	4a08      	ldr	r2, [pc, #32]	@ (80025cc <HAL_I2C_MspInit+0xc8>)
 80025ac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80025b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80025b2:	4b06      	ldr	r3, [pc, #24]	@ (80025cc <HAL_I2C_MspInit+0xc8>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025ba:	60bb      	str	r3, [r7, #8]
 80025bc:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80025be:	bf00      	nop
 80025c0:	3728      	adds	r7, #40	@ 0x28
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40005c00 	.word	0x40005c00
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40020800 	.word	0x40020800
 80025d4:	40020000 	.word	0x40020000

080025d8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b090      	sub	sp, #64	@ 0x40
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]
 80025ee:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a68      	ldr	r2, [pc, #416]	@ (8002798 <HAL_TIM_Encoder_MspInit+0x1c0>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d135      	bne.n	8002666 <HAL_TIM_Encoder_MspInit+0x8e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025fe:	4b67      	ldr	r3, [pc, #412]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002602:	4a66      	ldr	r2, [pc, #408]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002604:	f043 0301 	orr.w	r3, r3, #1
 8002608:	6453      	str	r3, [r2, #68]	@ 0x44
 800260a:	4b64      	ldr	r3, [pc, #400]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800260c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002614:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002616:	2300      	movs	r3, #0
 8002618:	627b      	str	r3, [r7, #36]	@ 0x24
 800261a:	4b60      	ldr	r3, [pc, #384]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261e:	4a5f      	ldr	r2, [pc, #380]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002620:	f043 0310 	orr.w	r3, r3, #16
 8002624:	6313      	str	r3, [r2, #48]	@ 0x30
 8002626:	4b5d      	ldr	r3, [pc, #372]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262a:	f003 0310 	and.w	r3, r3, #16
 800262e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCA_1_Pin|ENCB_1_Pin;
 8002632:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002636:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002638:	2302      	movs	r3, #2
 800263a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800263c:	2301      	movs	r3, #1
 800263e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002640:	2300      	movs	r3, #0
 8002642:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002644:	2301      	movs	r3, #1
 8002646:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002648:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800264c:	4619      	mov	r1, r3
 800264e:	4854      	ldr	r0, [pc, #336]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8002650:	f001 f8be 	bl	80037d0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002654:	2200      	movs	r2, #0
 8002656:	2100      	movs	r1, #0
 8002658:	201a      	movs	r0, #26
 800265a:	f000 fd12 	bl	8003082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800265e:	201a      	movs	r0, #26
 8002660:	f000 fd2b 	bl	80030ba <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002664:	e094      	b.n	8002790 <HAL_TIM_Encoder_MspInit+0x1b8>
  else if(htim_encoder->Instance==TIM2)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800266e:	d12c      	bne.n	80026ca <HAL_TIM_Encoder_MspInit+0xf2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002670:	2300      	movs	r3, #0
 8002672:	623b      	str	r3, [r7, #32]
 8002674:	4b49      	ldr	r3, [pc, #292]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002678:	4a48      	ldr	r2, [pc, #288]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800267a:	f043 0301 	orr.w	r3, r3, #1
 800267e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002680:	4b46      	ldr	r3, [pc, #280]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002684:	f003 0301 	and.w	r3, r3, #1
 8002688:	623b      	str	r3, [r7, #32]
 800268a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800268c:	2300      	movs	r3, #0
 800268e:	61fb      	str	r3, [r7, #28]
 8002690:	4b42      	ldr	r3, [pc, #264]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002694:	4a41      	ldr	r2, [pc, #260]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002696:	f043 0301 	orr.w	r3, r3, #1
 800269a:	6313      	str	r3, [r2, #48]	@ 0x30
 800269c:	4b3f      	ldr	r3, [pc, #252]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800269e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a0:	f003 0301 	and.w	r3, r3, #1
 80026a4:	61fb      	str	r3, [r7, #28]
 80026a6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ENCB_3_Pin|ENCA_3_Pin;
 80026a8:	2322      	movs	r3, #34	@ 0x22
 80026aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ac:	2302      	movs	r3, #2
 80026ae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026b0:	2301      	movs	r3, #1
 80026b2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b4:	2300      	movs	r3, #0
 80026b6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026b8:	2301      	movs	r3, #1
 80026ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026c0:	4619      	mov	r1, r3
 80026c2:	4838      	ldr	r0, [pc, #224]	@ (80027a4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 80026c4:	f001 f884 	bl	80037d0 <HAL_GPIO_Init>
}
 80026c8:	e062      	b.n	8002790 <HAL_TIM_Encoder_MspInit+0x1b8>
  else if(htim_encoder->Instance==TIM3)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a36      	ldr	r2, [pc, #216]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d12c      	bne.n	800272e <HAL_TIM_Encoder_MspInit+0x156>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026d4:	2300      	movs	r3, #0
 80026d6:	61bb      	str	r3, [r7, #24]
 80026d8:	4b30      	ldr	r3, [pc, #192]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80026da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026dc:	4a2f      	ldr	r2, [pc, #188]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80026de:	f043 0302 	orr.w	r3, r3, #2
 80026e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80026e4:	4b2d      	ldr	r3, [pc, #180]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80026e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	61bb      	str	r3, [r7, #24]
 80026ee:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]
 80026f4:	4b29      	ldr	r3, [pc, #164]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80026f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f8:	4a28      	ldr	r2, [pc, #160]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80026fa:	f043 0301 	orr.w	r3, r3, #1
 80026fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002700:	4b26      	ldr	r3, [pc, #152]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002704:	f003 0301 	and.w	r3, r3, #1
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENCA_4_Pin|ENCB_4_Pin;
 800270c:	23c0      	movs	r3, #192	@ 0xc0
 800270e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002710:	2302      	movs	r3, #2
 8002712:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002714:	2301      	movs	r3, #1
 8002716:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002718:	2300      	movs	r3, #0
 800271a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800271c:	2302      	movs	r3, #2
 800271e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002720:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002724:	4619      	mov	r1, r3
 8002726:	481f      	ldr	r0, [pc, #124]	@ (80027a4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8002728:	f001 f852 	bl	80037d0 <HAL_GPIO_Init>
}
 800272c:	e030      	b.n	8002790 <HAL_TIM_Encoder_MspInit+0x1b8>
  else if(htim_encoder->Instance==TIM4)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a1e      	ldr	r2, [pc, #120]	@ (80027ac <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d12b      	bne.n	8002790 <HAL_TIM_Encoder_MspInit+0x1b8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002738:	2300      	movs	r3, #0
 800273a:	613b      	str	r3, [r7, #16]
 800273c:	4b17      	ldr	r3, [pc, #92]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800273e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002740:	4a16      	ldr	r2, [pc, #88]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002742:	f043 0304 	orr.w	r3, r3, #4
 8002746:	6413      	str	r3, [r2, #64]	@ 0x40
 8002748:	4b14      	ldr	r3, [pc, #80]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800274a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274c:	f003 0304 	and.w	r3, r3, #4
 8002750:	613b      	str	r3, [r7, #16]
 8002752:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002754:	2300      	movs	r3, #0
 8002756:	60fb      	str	r3, [r7, #12]
 8002758:	4b10      	ldr	r3, [pc, #64]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800275a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275c:	4a0f      	ldr	r2, [pc, #60]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800275e:	f043 0302 	orr.w	r3, r3, #2
 8002762:	6313      	str	r3, [r2, #48]	@ 0x30
 8002764:	4b0d      	ldr	r3, [pc, #52]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCA_2_Pin|ENCB_2_Pin;
 8002770:	23c0      	movs	r3, #192	@ 0xc0
 8002772:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002774:	2302      	movs	r3, #2
 8002776:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002778:	2301      	movs	r3, #1
 800277a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277c:	2300      	movs	r3, #0
 800277e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002780:	2302      	movs	r3, #2
 8002782:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002784:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002788:	4619      	mov	r1, r3
 800278a:	4809      	ldr	r0, [pc, #36]	@ (80027b0 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800278c:	f001 f820 	bl	80037d0 <HAL_GPIO_Init>
}
 8002790:	bf00      	nop
 8002792:	3740      	adds	r7, #64	@ 0x40
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40010000 	.word	0x40010000
 800279c:	40023800 	.word	0x40023800
 80027a0:	40021000 	.word	0x40021000
 80027a4:	40020000 	.word	0x40020000
 80027a8:	40000400 	.word	0x40000400
 80027ac:	40000800 	.word	0x40000800
 80027b0:	40020400 	.word	0x40020400

080027b4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a2c      	ldr	r2, [pc, #176]	@ (8002874 <HAL_TIM_Base_MspInit+0xc0>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d10e      	bne.n	80027e4 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]
 80027ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ce:	4a2a      	ldr	r2, [pc, #168]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 80027d0:	f043 0308 	orr.w	r3, r3, #8
 80027d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027d6:	4b28      	ldr	r3, [pc, #160]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027da:	f003 0308 	and.w	r3, r3, #8
 80027de:	617b      	str	r3, [r7, #20]
 80027e0:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 80027e2:	e042      	b.n	800286a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM9)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a24      	ldr	r2, [pc, #144]	@ (800287c <HAL_TIM_Base_MspInit+0xc8>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d10e      	bne.n	800280c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80027ee:	2300      	movs	r3, #0
 80027f0:	613b      	str	r3, [r7, #16]
 80027f2:	4b21      	ldr	r3, [pc, #132]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 80027f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f6:	4a20      	ldr	r2, [pc, #128]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 80027f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80027fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 8002800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002802:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002806:	613b      	str	r3, [r7, #16]
 8002808:	693b      	ldr	r3, [r7, #16]
}
 800280a:	e02e      	b.n	800286a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM10)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a1b      	ldr	r2, [pc, #108]	@ (8002880 <HAL_TIM_Base_MspInit+0xcc>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d10e      	bne.n	8002834 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	4b17      	ldr	r3, [pc, #92]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800281e:	4a16      	ldr	r2, [pc, #88]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 8002820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002824:	6453      	str	r3, [r2, #68]	@ 0x44
 8002826:	4b14      	ldr	r3, [pc, #80]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 8002828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800282e:	60fb      	str	r3, [r7, #12]
 8002830:	68fb      	ldr	r3, [r7, #12]
}
 8002832:	e01a      	b.n	800286a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM11)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a12      	ldr	r2, [pc, #72]	@ (8002884 <HAL_TIM_Base_MspInit+0xd0>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d115      	bne.n	800286a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800283e:	2300      	movs	r3, #0
 8002840:	60bb      	str	r3, [r7, #8]
 8002842:	4b0d      	ldr	r3, [pc, #52]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 8002844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002846:	4a0c      	ldr	r2, [pc, #48]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 8002848:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800284c:	6453      	str	r3, [r2, #68]	@ 0x44
 800284e:	4b0a      	ldr	r3, [pc, #40]	@ (8002878 <HAL_TIM_Base_MspInit+0xc4>)
 8002850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002852:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002856:	60bb      	str	r3, [r7, #8]
 8002858:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800285a:	2200      	movs	r2, #0
 800285c:	2100      	movs	r1, #0
 800285e:	201a      	movs	r0, #26
 8002860:	f000 fc0f 	bl	8003082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002864:	201a      	movs	r0, #26
 8002866:	f000 fc28 	bl	80030ba <HAL_NVIC_EnableIRQ>
}
 800286a:	bf00      	nop
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40000c00 	.word	0x40000c00
 8002878:	40023800 	.word	0x40023800
 800287c:	40014000 	.word	0x40014000
 8002880:	40014400 	.word	0x40014400
 8002884:	40014800 	.word	0x40014800

08002888 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08a      	sub	sp, #40	@ 0x28
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002890:	f107 0314 	add.w	r3, r7, #20
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	609a      	str	r2, [r3, #8]
 800289c:	60da      	str	r2, [r3, #12]
 800289e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a36      	ldr	r2, [pc, #216]	@ (8002980 <HAL_TIM_MspPostInit+0xf8>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d11e      	bne.n	80028e8 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028aa:	2300      	movs	r3, #0
 80028ac:	613b      	str	r3, [r7, #16]
 80028ae:	4b35      	ldr	r3, [pc, #212]	@ (8002984 <HAL_TIM_MspPostInit+0xfc>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b2:	4a34      	ldr	r2, [pc, #208]	@ (8002984 <HAL_TIM_MspPostInit+0xfc>)
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ba:	4b32      	ldr	r3, [pc, #200]	@ (8002984 <HAL_TIM_MspPostInit+0xfc>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	613b      	str	r3, [r7, #16]
 80028c4:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = PWM_3_Pin|PWM_4_Pin;
 80028c6:	230c      	movs	r3, #12
 80028c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ca:	2302      	movs	r3, #2
 80028cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d2:	2300      	movs	r3, #0
 80028d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80028d6:	2302      	movs	r3, #2
 80028d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028da:	f107 0314 	add.w	r3, r7, #20
 80028de:	4619      	mov	r1, r3
 80028e0:	4829      	ldr	r0, [pc, #164]	@ (8002988 <HAL_TIM_MspPostInit+0x100>)
 80028e2:	f000 ff75 	bl	80037d0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM10_MspPostInit 1 */

    /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 80028e6:	e047      	b.n	8002978 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM9)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a27      	ldr	r2, [pc, #156]	@ (800298c <HAL_TIM_MspPostInit+0x104>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d11e      	bne.n	8002930 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80028f2:	2300      	movs	r3, #0
 80028f4:	60fb      	str	r3, [r7, #12]
 80028f6:	4b23      	ldr	r3, [pc, #140]	@ (8002984 <HAL_TIM_MspPostInit+0xfc>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fa:	4a22      	ldr	r2, [pc, #136]	@ (8002984 <HAL_TIM_MspPostInit+0xfc>)
 80028fc:	f043 0310 	orr.w	r3, r3, #16
 8002900:	6313      	str	r3, [r2, #48]	@ 0x30
 8002902:	4b20      	ldr	r3, [pc, #128]	@ (8002984 <HAL_TIM_MspPostInit+0xfc>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002906:	f003 0310 	and.w	r3, r3, #16
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_1_Pin;
 800290e:	2340      	movs	r3, #64	@ 0x40
 8002910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002912:	2302      	movs	r3, #2
 8002914:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002916:	2300      	movs	r3, #0
 8002918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800291a:	2300      	movs	r3, #0
 800291c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800291e:	2303      	movs	r3, #3
 8002920:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_1_GPIO_Port, &GPIO_InitStruct);
 8002922:	f107 0314 	add.w	r3, r7, #20
 8002926:	4619      	mov	r1, r3
 8002928:	4819      	ldr	r0, [pc, #100]	@ (8002990 <HAL_TIM_MspPostInit+0x108>)
 800292a:	f000 ff51 	bl	80037d0 <HAL_GPIO_Init>
}
 800292e:	e023      	b.n	8002978 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM10)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a17      	ldr	r2, [pc, #92]	@ (8002994 <HAL_TIM_MspPostInit+0x10c>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d11e      	bne.n	8002978 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800293a:	2300      	movs	r3, #0
 800293c:	60bb      	str	r3, [r7, #8]
 800293e:	4b11      	ldr	r3, [pc, #68]	@ (8002984 <HAL_TIM_MspPostInit+0xfc>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002942:	4a10      	ldr	r2, [pc, #64]	@ (8002984 <HAL_TIM_MspPostInit+0xfc>)
 8002944:	f043 0302 	orr.w	r3, r3, #2
 8002948:	6313      	str	r3, [r2, #48]	@ 0x30
 800294a:	4b0e      	ldr	r3, [pc, #56]	@ (8002984 <HAL_TIM_MspPostInit+0xfc>)
 800294c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_2_Pin;
 8002956:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800295a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295c:	2302      	movs	r3, #2
 800295e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002960:	2300      	movs	r3, #0
 8002962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002964:	2300      	movs	r3, #0
 8002966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002968:	2303      	movs	r3, #3
 800296a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_2_GPIO_Port, &GPIO_InitStruct);
 800296c:	f107 0314 	add.w	r3, r7, #20
 8002970:	4619      	mov	r1, r3
 8002972:	4809      	ldr	r0, [pc, #36]	@ (8002998 <HAL_TIM_MspPostInit+0x110>)
 8002974:	f000 ff2c 	bl	80037d0 <HAL_GPIO_Init>
}
 8002978:	bf00      	nop
 800297a:	3728      	adds	r7, #40	@ 0x28
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	40000c00 	.word	0x40000c00
 8002984:	40023800 	.word	0x40023800
 8002988:	40020000 	.word	0x40020000
 800298c:	40014000 	.word	0x40014000
 8002990:	40021000 	.word	0x40021000
 8002994:	40014400 	.word	0x40014400
 8002998:	40020400 	.word	0x40020400

0800299c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b08a      	sub	sp, #40	@ 0x28
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a4:	f107 0314 	add.w	r3, r7, #20
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	605a      	str	r2, [r3, #4]
 80029ae:	609a      	str	r2, [r3, #8]
 80029b0:	60da      	str	r2, [r3, #12]
 80029b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a48      	ldr	r2, [pc, #288]	@ (8002adc <HAL_UART_MspInit+0x140>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	f040 8089 	bne.w	8002ad2 <HAL_UART_MspInit+0x136>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80029c0:	2300      	movs	r3, #0
 80029c2:	613b      	str	r3, [r7, #16]
 80029c4:	4b46      	ldr	r3, [pc, #280]	@ (8002ae0 <HAL_UART_MspInit+0x144>)
 80029c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c8:	4a45      	ldr	r2, [pc, #276]	@ (8002ae0 <HAL_UART_MspInit+0x144>)
 80029ca:	f043 0320 	orr.w	r3, r3, #32
 80029ce:	6453      	str	r3, [r2, #68]	@ 0x44
 80029d0:	4b43      	ldr	r3, [pc, #268]	@ (8002ae0 <HAL_UART_MspInit+0x144>)
 80029d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d4:	f003 0320 	and.w	r3, r3, #32
 80029d8:	613b      	str	r3, [r7, #16]
 80029da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029dc:	2300      	movs	r3, #0
 80029de:	60fb      	str	r3, [r7, #12]
 80029e0:	4b3f      	ldr	r3, [pc, #252]	@ (8002ae0 <HAL_UART_MspInit+0x144>)
 80029e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e4:	4a3e      	ldr	r2, [pc, #248]	@ (8002ae0 <HAL_UART_MspInit+0x144>)
 80029e6:	f043 0304 	orr.w	r3, r3, #4
 80029ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ec:	4b3c      	ldr	r3, [pc, #240]	@ (8002ae0 <HAL_UART_MspInit+0x144>)
 80029ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f0:	f003 0304 	and.w	r3, r3, #4
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80029f8:	23c0      	movs	r3, #192	@ 0xc0
 80029fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fc:	2302      	movs	r3, #2
 80029fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a00:	2300      	movs	r3, #0
 8002a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a04:	2303      	movs	r3, #3
 8002a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002a08:	2308      	movs	r3, #8
 8002a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a0c:	f107 0314 	add.w	r3, r7, #20
 8002a10:	4619      	mov	r1, r3
 8002a12:	4834      	ldr	r0, [pc, #208]	@ (8002ae4 <HAL_UART_MspInit+0x148>)
 8002a14:	f000 fedc 	bl	80037d0 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002a18:	4b33      	ldr	r3, [pc, #204]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a1a:	4a34      	ldr	r2, [pc, #208]	@ (8002aec <HAL_UART_MspInit+0x150>)
 8002a1c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002a1e:	4b32      	ldr	r3, [pc, #200]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a20:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002a24:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a26:	4b30      	ldr	r3, [pc, #192]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a2c:	4b2e      	ldr	r3, [pc, #184]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a32:	4b2d      	ldr	r3, [pc, #180]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a38:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a3a:	4b2b      	ldr	r3, [pc, #172]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a40:	4b29      	ldr	r3, [pc, #164]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002a46:	4b28      	ldr	r3, [pc, #160]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a4c:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a4e:	4b26      	ldr	r3, [pc, #152]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a54:	4b24      	ldr	r3, [pc, #144]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002a5a:	4823      	ldr	r0, [pc, #140]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a5c:	f000 fb48 	bl	80030f0 <HAL_DMA_Init>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002a66:	f7ff fd1f 	bl	80024a8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a1e      	ldr	r2, [pc, #120]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a6e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a70:	4a1d      	ldr	r2, [pc, #116]	@ (8002ae8 <HAL_UART_MspInit+0x14c>)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002a76:	4b1e      	ldr	r3, [pc, #120]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002a78:	4a1e      	ldr	r2, [pc, #120]	@ (8002af4 <HAL_UART_MspInit+0x158>)
 8002a7a:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002a7e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002a82:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a84:	4b1a      	ldr	r3, [pc, #104]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002a86:	2240      	movs	r2, #64	@ 0x40
 8002a88:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a8a:	4b19      	ldr	r3, [pc, #100]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a90:	4b17      	ldr	r3, [pc, #92]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002a92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a96:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a98:	4b15      	ldr	r3, [pc, #84]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a9e:	4b14      	ldr	r3, [pc, #80]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002aa4:	4b12      	ldr	r3, [pc, #72]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002aaa:	4b11      	ldr	r3, [pc, #68]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002ab6:	480e      	ldr	r0, [pc, #56]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002ab8:	f000 fb1a 	bl	80030f0 <HAL_DMA_Init>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8002ac2:	f7ff fcf1 	bl	80024a8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a09      	ldr	r2, [pc, #36]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002aca:	639a      	str	r2, [r3, #56]	@ 0x38
 8002acc:	4a08      	ldr	r2, [pc, #32]	@ (8002af0 <HAL_UART_MspInit+0x154>)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8002ad2:	bf00      	nop
 8002ad4:	3728      	adds	r7, #40	@ 0x28
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	40011400 	.word	0x40011400
 8002ae0:	40023800 	.word	0x40023800
 8002ae4:	40020800 	.word	0x40020800
 8002ae8:	2000051c 	.word	0x2000051c
 8002aec:	40026428 	.word	0x40026428
 8002af0:	2000057c 	.word	0x2000057c
 8002af4:	400264a0 	.word	0x400264a0

08002af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002afc:	bf00      	nop
 8002afe:	e7fd      	b.n	8002afc <NMI_Handler+0x4>

08002b00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b04:	bf00      	nop
 8002b06:	e7fd      	b.n	8002b04 <HardFault_Handler+0x4>

08002b08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b0c:	bf00      	nop
 8002b0e:	e7fd      	b.n	8002b0c <MemManage_Handler+0x4>

08002b10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b14:	bf00      	nop
 8002b16:	e7fd      	b.n	8002b14 <BusFault_Handler+0x4>

08002b18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b1c:	bf00      	nop
 8002b1e:	e7fd      	b.n	8002b1c <UsageFault_Handler+0x4>

08002b20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b24:	bf00      	nop
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr

08002b2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b32:	bf00      	nop
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b40:	bf00      	nop
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr

08002b4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b4a:	b580      	push	{r7, lr}
 8002b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b4e:	f000 f979 	bl	8002e44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b52:	bf00      	nop
 8002b54:	bd80      	pop	{r7, pc}
	...

08002b58 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b5c:	4803      	ldr	r0, [pc, #12]	@ (8002b6c <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002b5e:	f002 ff81 	bl	8005a64 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002b62:	4803      	ldr	r0, [pc, #12]	@ (8002b70 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002b64:	f002 ff7e 	bl	8005a64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002b68:	bf00      	nop
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	20000294 	.word	0x20000294
 8002b70:	2000048c 	.word	0x2000048c

08002b74 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002b78:	4802      	ldr	r0, [pc, #8]	@ (8002b84 <DMA2_Stream1_IRQHandler+0x10>)
 8002b7a:	f000 fbbf 	bl	80032fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	2000051c 	.word	0x2000051c

08002b88 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002b8c:	4802      	ldr	r0, [pc, #8]	@ (8002b98 <DMA2_Stream6_IRQHandler+0x10>)
 8002b8e:	f000 fbb5 	bl	80032fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002b92:	bf00      	nop
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	2000057c 	.word	0x2000057c

08002b9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  return 1;
 8002ba0:	2301      	movs	r3, #1
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <_kill>:

int _kill(int pid, int sig)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bb6:	f005 fb7b 	bl	80082b0 <__errno>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2216      	movs	r2, #22
 8002bbe:	601a      	str	r2, [r3, #0]
  return -1;
 8002bc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3708      	adds	r7, #8
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <_exit>:

void _exit (int status)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff ffe7 	bl	8002bac <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bde:	bf00      	nop
 8002be0:	e7fd      	b.n	8002bde <_exit+0x12>

08002be2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b086      	sub	sp, #24
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	60f8      	str	r0, [r7, #12]
 8002bea:	60b9      	str	r1, [r7, #8]
 8002bec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bee:	2300      	movs	r3, #0
 8002bf0:	617b      	str	r3, [r7, #20]
 8002bf2:	e00a      	b.n	8002c0a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bf4:	f3af 8000 	nop.w
 8002bf8:	4601      	mov	r1, r0
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	1c5a      	adds	r2, r3, #1
 8002bfe:	60ba      	str	r2, [r7, #8]
 8002c00:	b2ca      	uxtb	r2, r1
 8002c02:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	3301      	adds	r3, #1
 8002c08:	617b      	str	r3, [r7, #20]
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	dbf0      	blt.n	8002bf4 <_read+0x12>
  }

  return len;
 8002c12:	687b      	ldr	r3, [r7, #4]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3718      	adds	r7, #24
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	e009      	b.n	8002c42 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	1c5a      	adds	r2, r3, #1
 8002c32:	60ba      	str	r2, [r7, #8]
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	3301      	adds	r3, #1
 8002c40:	617b      	str	r3, [r7, #20]
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	dbf1      	blt.n	8002c2e <_write+0x12>
  }
  return len;
 8002c4a:	687b      	ldr	r3, [r7, #4]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3718      	adds	r7, #24
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <_close>:

int _close(int file)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c7c:	605a      	str	r2, [r3, #4]
  return 0;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <_isatty>:

int _isatty(int file)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c94:	2301      	movs	r3, #1
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr

08002ca2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b085      	sub	sp, #20
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	60f8      	str	r0, [r7, #12]
 8002caa:	60b9      	str	r1, [r7, #8]
 8002cac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3714      	adds	r7, #20
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cc4:	4a14      	ldr	r2, [pc, #80]	@ (8002d18 <_sbrk+0x5c>)
 8002cc6:	4b15      	ldr	r3, [pc, #84]	@ (8002d1c <_sbrk+0x60>)
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cd0:	4b13      	ldr	r3, [pc, #76]	@ (8002d20 <_sbrk+0x64>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d102      	bne.n	8002cde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cd8:	4b11      	ldr	r3, [pc, #68]	@ (8002d20 <_sbrk+0x64>)
 8002cda:	4a12      	ldr	r2, [pc, #72]	@ (8002d24 <_sbrk+0x68>)
 8002cdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cde:	4b10      	ldr	r3, [pc, #64]	@ (8002d20 <_sbrk+0x64>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d207      	bcs.n	8002cfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cec:	f005 fae0 	bl	80082b0 <__errno>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	220c      	movs	r2, #12
 8002cf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfa:	e009      	b.n	8002d10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cfc:	4b08      	ldr	r3, [pc, #32]	@ (8002d20 <_sbrk+0x64>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d02:	4b07      	ldr	r3, [pc, #28]	@ (8002d20 <_sbrk+0x64>)
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4413      	add	r3, r2
 8002d0a:	4a05      	ldr	r2, [pc, #20]	@ (8002d20 <_sbrk+0x64>)
 8002d0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	20020000 	.word	0x20020000
 8002d1c:	00000400 	.word	0x00000400
 8002d20:	20000770 	.word	0x20000770
 8002d24:	200008c8 	.word	0x200008c8

08002d28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d2c:	4b06      	ldr	r3, [pc, #24]	@ (8002d48 <SystemInit+0x20>)
 8002d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d32:	4a05      	ldr	r2, [pc, #20]	@ (8002d48 <SystemInit+0x20>)
 8002d34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	e000ed00 	.word	0xe000ed00

08002d4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d84 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d50:	f7ff ffea 	bl	8002d28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d54:	480c      	ldr	r0, [pc, #48]	@ (8002d88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d56:	490d      	ldr	r1, [pc, #52]	@ (8002d8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d58:	4a0d      	ldr	r2, [pc, #52]	@ (8002d90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d5c:	e002      	b.n	8002d64 <LoopCopyDataInit>

08002d5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d62:	3304      	adds	r3, #4

08002d64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d68:	d3f9      	bcc.n	8002d5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d6c:	4c0a      	ldr	r4, [pc, #40]	@ (8002d98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d70:	e001      	b.n	8002d76 <LoopFillZerobss>

08002d72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d74:	3204      	adds	r2, #4

08002d76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d78:	d3fb      	bcc.n	8002d72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d7a:	f005 fa9f 	bl	80082bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d7e:	f7fe fe1d 	bl	80019bc <main>
  bx  lr    
 8002d82:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d8c:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 8002d90:	0800a7d4 	.word	0x0800a7d4
  ldr r2, =_sbss
 8002d94:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 8002d98:	200008c4 	.word	0x200008c4

08002d9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d9c:	e7fe      	b.n	8002d9c <ADC_IRQHandler>
	...

08002da0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002da4:	4b0e      	ldr	r3, [pc, #56]	@ (8002de0 <HAL_Init+0x40>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a0d      	ldr	r2, [pc, #52]	@ (8002de0 <HAL_Init+0x40>)
 8002daa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002db0:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <HAL_Init+0x40>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a0a      	ldr	r2, [pc, #40]	@ (8002de0 <HAL_Init+0x40>)
 8002db6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dbc:	4b08      	ldr	r3, [pc, #32]	@ (8002de0 <HAL_Init+0x40>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a07      	ldr	r2, [pc, #28]	@ (8002de0 <HAL_Init+0x40>)
 8002dc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dc8:	2003      	movs	r0, #3
 8002dca:	f000 f94f 	bl	800306c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dce:	2000      	movs	r0, #0
 8002dd0:	f000 f808 	bl	8002de4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dd4:	f7ff fb6e 	bl	80024b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40023c00 	.word	0x40023c00

08002de4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dec:	4b12      	ldr	r3, [pc, #72]	@ (8002e38 <HAL_InitTick+0x54>)
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	4b12      	ldr	r3, [pc, #72]	@ (8002e3c <HAL_InitTick+0x58>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	4619      	mov	r1, r3
 8002df6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e02:	4618      	mov	r0, r3
 8002e04:	f000 f967 	bl	80030d6 <HAL_SYSTICK_Config>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e00e      	b.n	8002e30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b0f      	cmp	r3, #15
 8002e16:	d80a      	bhi.n	8002e2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e18:	2200      	movs	r2, #0
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e20:	f000 f92f 	bl	8003082 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e24:	4a06      	ldr	r2, [pc, #24]	@ (8002e40 <HAL_InitTick+0x5c>)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	e000      	b.n	8002e30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	20000050 	.word	0x20000050
 8002e3c:	20000058 	.word	0x20000058
 8002e40:	20000054 	.word	0x20000054

08002e44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e48:	4b06      	ldr	r3, [pc, #24]	@ (8002e64 <HAL_IncTick+0x20>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <HAL_IncTick+0x24>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4413      	add	r3, r2
 8002e54:	4a04      	ldr	r2, [pc, #16]	@ (8002e68 <HAL_IncTick+0x24>)
 8002e56:	6013      	str	r3, [r2, #0]
}
 8002e58:	bf00      	nop
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	20000058 	.word	0x20000058
 8002e68:	20000774 	.word	0x20000774

08002e6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e70:	4b03      	ldr	r3, [pc, #12]	@ (8002e80 <HAL_GetTick+0x14>)
 8002e72:	681b      	ldr	r3, [r3, #0]
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	20000774 	.word	0x20000774

08002e84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e8c:	f7ff ffee 	bl	8002e6c <HAL_GetTick>
 8002e90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e9c:	d005      	beq.n	8002eaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ec8 <HAL_Delay+0x44>)
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002eaa:	bf00      	nop
 8002eac:	f7ff ffde 	bl	8002e6c <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d8f7      	bhi.n	8002eac <HAL_Delay+0x28>
  {
  }
}
 8002ebc:	bf00      	nop
 8002ebe:	bf00      	nop
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000058 	.word	0x20000058

08002ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f003 0307 	and.w	r3, r3, #7
 8002eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002edc:	4b0c      	ldr	r3, [pc, #48]	@ (8002f10 <__NVIC_SetPriorityGrouping+0x44>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ee2:	68ba      	ldr	r2, [r7, #8]
 8002ee4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ee8:	4013      	ands	r3, r2
 8002eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ef4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ef8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002efe:	4a04      	ldr	r2, [pc, #16]	@ (8002f10 <__NVIC_SetPriorityGrouping+0x44>)
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	60d3      	str	r3, [r2, #12]
}
 8002f04:	bf00      	nop
 8002f06:	3714      	adds	r7, #20
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr
 8002f10:	e000ed00 	.word	0xe000ed00

08002f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f18:	4b04      	ldr	r3, [pc, #16]	@ (8002f2c <__NVIC_GetPriorityGrouping+0x18>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	0a1b      	lsrs	r3, r3, #8
 8002f1e:	f003 0307 	and.w	r3, r3, #7
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	4603      	mov	r3, r0
 8002f38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	db0b      	blt.n	8002f5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f42:	79fb      	ldrb	r3, [r7, #7]
 8002f44:	f003 021f 	and.w	r2, r3, #31
 8002f48:	4907      	ldr	r1, [pc, #28]	@ (8002f68 <__NVIC_EnableIRQ+0x38>)
 8002f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4e:	095b      	lsrs	r3, r3, #5
 8002f50:	2001      	movs	r0, #1
 8002f52:	fa00 f202 	lsl.w	r2, r0, r2
 8002f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	e000e100 	.word	0xe000e100

08002f6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	4603      	mov	r3, r0
 8002f74:	6039      	str	r1, [r7, #0]
 8002f76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	db0a      	blt.n	8002f96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	b2da      	uxtb	r2, r3
 8002f84:	490c      	ldr	r1, [pc, #48]	@ (8002fb8 <__NVIC_SetPriority+0x4c>)
 8002f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8a:	0112      	lsls	r2, r2, #4
 8002f8c:	b2d2      	uxtb	r2, r2
 8002f8e:	440b      	add	r3, r1
 8002f90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f94:	e00a      	b.n	8002fac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	b2da      	uxtb	r2, r3
 8002f9a:	4908      	ldr	r1, [pc, #32]	@ (8002fbc <__NVIC_SetPriority+0x50>)
 8002f9c:	79fb      	ldrb	r3, [r7, #7]
 8002f9e:	f003 030f 	and.w	r3, r3, #15
 8002fa2:	3b04      	subs	r3, #4
 8002fa4:	0112      	lsls	r2, r2, #4
 8002fa6:	b2d2      	uxtb	r2, r2
 8002fa8:	440b      	add	r3, r1
 8002faa:	761a      	strb	r2, [r3, #24]
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr
 8002fb8:	e000e100 	.word	0xe000e100
 8002fbc:	e000ed00 	.word	0xe000ed00

08002fc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b089      	sub	sp, #36	@ 0x24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	f1c3 0307 	rsb	r3, r3, #7
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	bf28      	it	cs
 8002fde:	2304      	movcs	r3, #4
 8002fe0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	3304      	adds	r3, #4
 8002fe6:	2b06      	cmp	r3, #6
 8002fe8:	d902      	bls.n	8002ff0 <NVIC_EncodePriority+0x30>
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	3b03      	subs	r3, #3
 8002fee:	e000      	b.n	8002ff2 <NVIC_EncodePriority+0x32>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43da      	mvns	r2, r3
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	401a      	ands	r2, r3
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003008:	f04f 31ff 	mov.w	r1, #4294967295
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	fa01 f303 	lsl.w	r3, r1, r3
 8003012:	43d9      	mvns	r1, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003018:	4313      	orrs	r3, r2
         );
}
 800301a:	4618      	mov	r0, r3
 800301c:	3724      	adds	r7, #36	@ 0x24
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
	...

08003028 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	3b01      	subs	r3, #1
 8003034:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003038:	d301      	bcc.n	800303e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800303a:	2301      	movs	r3, #1
 800303c:	e00f      	b.n	800305e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800303e:	4a0a      	ldr	r2, [pc, #40]	@ (8003068 <SysTick_Config+0x40>)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3b01      	subs	r3, #1
 8003044:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003046:	210f      	movs	r1, #15
 8003048:	f04f 30ff 	mov.w	r0, #4294967295
 800304c:	f7ff ff8e 	bl	8002f6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003050:	4b05      	ldr	r3, [pc, #20]	@ (8003068 <SysTick_Config+0x40>)
 8003052:	2200      	movs	r2, #0
 8003054:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003056:	4b04      	ldr	r3, [pc, #16]	@ (8003068 <SysTick_Config+0x40>)
 8003058:	2207      	movs	r2, #7
 800305a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	e000e010 	.word	0xe000e010

0800306c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f7ff ff29 	bl	8002ecc <__NVIC_SetPriorityGrouping>
}
 800307a:	bf00      	nop
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003082:	b580      	push	{r7, lr}
 8003084:	b086      	sub	sp, #24
 8003086:	af00      	add	r7, sp, #0
 8003088:	4603      	mov	r3, r0
 800308a:	60b9      	str	r1, [r7, #8]
 800308c:	607a      	str	r2, [r7, #4]
 800308e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003090:	2300      	movs	r3, #0
 8003092:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003094:	f7ff ff3e 	bl	8002f14 <__NVIC_GetPriorityGrouping>
 8003098:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	68b9      	ldr	r1, [r7, #8]
 800309e:	6978      	ldr	r0, [r7, #20]
 80030a0:	f7ff ff8e 	bl	8002fc0 <NVIC_EncodePriority>
 80030a4:	4602      	mov	r2, r0
 80030a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030aa:	4611      	mov	r1, r2
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7ff ff5d 	bl	8002f6c <__NVIC_SetPriority>
}
 80030b2:	bf00      	nop
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b082      	sub	sp, #8
 80030be:	af00      	add	r7, sp, #0
 80030c0:	4603      	mov	r3, r0
 80030c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff ff31 	bl	8002f30 <__NVIC_EnableIRQ>
}
 80030ce:	bf00      	nop
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b082      	sub	sp, #8
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f7ff ffa2 	bl	8003028 <SysTick_Config>
 80030e4:	4603      	mov	r3, r0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
	...

080030f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030f8:	2300      	movs	r3, #0
 80030fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030fc:	f7ff feb6 	bl	8002e6c <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d101      	bne.n	800310c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e099      	b.n	8003240 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2202      	movs	r2, #2
 8003110:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 0201 	bic.w	r2, r2, #1
 800312a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800312c:	e00f      	b.n	800314e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800312e:	f7ff fe9d 	bl	8002e6c <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b05      	cmp	r3, #5
 800313a:	d908      	bls.n	800314e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2220      	movs	r2, #32
 8003140:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2203      	movs	r2, #3
 8003146:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e078      	b.n	8003240 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1e8      	bne.n	800312e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003164:	697a      	ldr	r2, [r7, #20]
 8003166:	4b38      	ldr	r3, [pc, #224]	@ (8003248 <HAL_DMA_Init+0x158>)
 8003168:	4013      	ands	r3, r2
 800316a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685a      	ldr	r2, [r3, #4]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800317a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003186:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003192:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	4313      	orrs	r3, r2
 800319e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a4:	2b04      	cmp	r3, #4
 80031a6:	d107      	bne.n	80031b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b0:	4313      	orrs	r3, r2
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	f023 0307 	bic.w	r3, r3, #7
 80031ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d117      	bne.n	8003212 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d00e      	beq.n	8003212 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f000 fa6f 	bl	80036d8 <DMA_CheckFifoParam>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d008      	beq.n	8003212 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2240      	movs	r2, #64	@ 0x40
 8003204:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800320e:	2301      	movs	r3, #1
 8003210:	e016      	b.n	8003240 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 fa26 	bl	800366c <DMA_CalcBaseAndBitshift>
 8003220:	4603      	mov	r3, r0
 8003222:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003228:	223f      	movs	r2, #63	@ 0x3f
 800322a:	409a      	lsls	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3718      	adds	r7, #24
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	f010803f 	.word	0xf010803f

0800324c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
 8003258:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800325a:	2300      	movs	r3, #0
 800325c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003262:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800326a:	2b01      	cmp	r3, #1
 800326c:	d101      	bne.n	8003272 <HAL_DMA_Start_IT+0x26>
 800326e:	2302      	movs	r3, #2
 8003270:	e040      	b.n	80032f4 <HAL_DMA_Start_IT+0xa8>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2201      	movs	r2, #1
 8003276:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b01      	cmp	r3, #1
 8003284:	d12f      	bne.n	80032e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2202      	movs	r2, #2
 800328a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	68b9      	ldr	r1, [r7, #8]
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f000 f9b8 	bl	8003610 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a4:	223f      	movs	r2, #63	@ 0x3f
 80032a6:	409a      	lsls	r2, r3
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 0216 	orr.w	r2, r2, #22
 80032ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d007      	beq.n	80032d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f042 0208 	orr.w	r2, r2, #8
 80032d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f042 0201 	orr.w	r2, r2, #1
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	e005      	b.n	80032f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80032ee:	2302      	movs	r3, #2
 80032f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80032f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003308:	4b8e      	ldr	r3, [pc, #568]	@ (8003544 <HAL_DMA_IRQHandler+0x248>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a8e      	ldr	r2, [pc, #568]	@ (8003548 <HAL_DMA_IRQHandler+0x24c>)
 800330e:	fba2 2303 	umull	r2, r3, r2, r3
 8003312:	0a9b      	lsrs	r3, r3, #10
 8003314:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800331a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003326:	2208      	movs	r2, #8
 8003328:	409a      	lsls	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	4013      	ands	r3, r2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d01a      	beq.n	8003368 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0304 	and.w	r3, r3, #4
 800333c:	2b00      	cmp	r3, #0
 800333e:	d013      	beq.n	8003368 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0204 	bic.w	r2, r2, #4
 800334e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003354:	2208      	movs	r2, #8
 8003356:	409a      	lsls	r2, r3
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003360:	f043 0201 	orr.w	r2, r3, #1
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800336c:	2201      	movs	r2, #1
 800336e:	409a      	lsls	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	4013      	ands	r3, r2
 8003374:	2b00      	cmp	r3, #0
 8003376:	d012      	beq.n	800339e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00b      	beq.n	800339e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338a:	2201      	movs	r2, #1
 800338c:	409a      	lsls	r2, r3
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003396:	f043 0202 	orr.w	r2, r3, #2
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a2:	2204      	movs	r2, #4
 80033a4:	409a      	lsls	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	4013      	ands	r3, r2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d012      	beq.n	80033d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00b      	beq.n	80033d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c0:	2204      	movs	r2, #4
 80033c2:	409a      	lsls	r2, r3
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033cc:	f043 0204 	orr.w	r2, r3, #4
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033d8:	2210      	movs	r2, #16
 80033da:	409a      	lsls	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4013      	ands	r3, r2
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d043      	beq.n	800346c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0308 	and.w	r3, r3, #8
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d03c      	beq.n	800346c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f6:	2210      	movs	r2, #16
 80033f8:	409a      	lsls	r2, r3
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d018      	beq.n	800343e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d108      	bne.n	800342c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341e:	2b00      	cmp	r3, #0
 8003420:	d024      	beq.n	800346c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	4798      	blx	r3
 800342a:	e01f      	b.n	800346c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003430:	2b00      	cmp	r3, #0
 8003432:	d01b      	beq.n	800346c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	4798      	blx	r3
 800343c:	e016      	b.n	800346c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003448:	2b00      	cmp	r3, #0
 800344a:	d107      	bne.n	800345c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0208 	bic.w	r2, r2, #8
 800345a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003460:	2b00      	cmp	r3, #0
 8003462:	d003      	beq.n	800346c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003470:	2220      	movs	r2, #32
 8003472:	409a      	lsls	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	4013      	ands	r3, r2
 8003478:	2b00      	cmp	r3, #0
 800347a:	f000 808f 	beq.w	800359c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0310 	and.w	r3, r3, #16
 8003488:	2b00      	cmp	r3, #0
 800348a:	f000 8087 	beq.w	800359c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003492:	2220      	movs	r2, #32
 8003494:	409a      	lsls	r2, r3
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b05      	cmp	r3, #5
 80034a4:	d136      	bne.n	8003514 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 0216 	bic.w	r2, r2, #22
 80034b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	695a      	ldr	r2, [r3, #20]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80034c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d103      	bne.n	80034d6 <HAL_DMA_IRQHandler+0x1da>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d007      	beq.n	80034e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0208 	bic.w	r2, r2, #8
 80034e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ea:	223f      	movs	r2, #63	@ 0x3f
 80034ec:	409a      	lsls	r2, r3
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2201      	movs	r2, #1
 80034f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003506:	2b00      	cmp	r3, #0
 8003508:	d07e      	beq.n	8003608 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	4798      	blx	r3
        }
        return;
 8003512:	e079      	b.n	8003608 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d01d      	beq.n	800355e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d10d      	bne.n	800354c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003534:	2b00      	cmp	r3, #0
 8003536:	d031      	beq.n	800359c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	4798      	blx	r3
 8003540:	e02c      	b.n	800359c <HAL_DMA_IRQHandler+0x2a0>
 8003542:	bf00      	nop
 8003544:	20000050 	.word	0x20000050
 8003548:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003550:	2b00      	cmp	r3, #0
 8003552:	d023      	beq.n	800359c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	4798      	blx	r3
 800355c:	e01e      	b.n	800359c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10f      	bne.n	800358c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f022 0210 	bic.w	r2, r2, #16
 800357a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003590:	2b00      	cmp	r3, #0
 8003592:	d003      	beq.n	800359c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d032      	beq.n	800360a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d022      	beq.n	80035f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2205      	movs	r2, #5
 80035b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f022 0201 	bic.w	r2, r2, #1
 80035c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	3301      	adds	r3, #1
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d307      	bcc.n	80035e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1f2      	bne.n	80035c8 <HAL_DMA_IRQHandler+0x2cc>
 80035e2:	e000      	b.n	80035e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80035e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d005      	beq.n	800360a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	4798      	blx	r3
 8003606:	e000      	b.n	800360a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003608:	bf00      	nop
    }
  }
}
 800360a:	3718      	adds	r7, #24
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]
 800361c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800362c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	2b40      	cmp	r3, #64	@ 0x40
 800363c:	d108      	bne.n	8003650 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68ba      	ldr	r2, [r7, #8]
 800364c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800364e:	e007      	b.n	8003660 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	60da      	str	r2, [r3, #12]
}
 8003660:	bf00      	nop
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	b2db      	uxtb	r3, r3
 800367a:	3b10      	subs	r3, #16
 800367c:	4a14      	ldr	r2, [pc, #80]	@ (80036d0 <DMA_CalcBaseAndBitshift+0x64>)
 800367e:	fba2 2303 	umull	r2, r3, r2, r3
 8003682:	091b      	lsrs	r3, r3, #4
 8003684:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003686:	4a13      	ldr	r2, [pc, #76]	@ (80036d4 <DMA_CalcBaseAndBitshift+0x68>)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4413      	add	r3, r2
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	461a      	mov	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2b03      	cmp	r3, #3
 8003698:	d909      	bls.n	80036ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80036a2:	f023 0303 	bic.w	r3, r3, #3
 80036a6:	1d1a      	adds	r2, r3, #4
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	659a      	str	r2, [r3, #88]	@ 0x58
 80036ac:	e007      	b.n	80036be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80036b6:	f023 0303 	bic.w	r3, r3, #3
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3714      	adds	r7, #20
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	aaaaaaab 	.word	0xaaaaaaab
 80036d4:	0800a3a4 	.word	0x0800a3a4

080036d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036e0:	2300      	movs	r3, #0
 80036e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d11f      	bne.n	8003732 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	2b03      	cmp	r3, #3
 80036f6:	d856      	bhi.n	80037a6 <DMA_CheckFifoParam+0xce>
 80036f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003700 <DMA_CheckFifoParam+0x28>)
 80036fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fe:	bf00      	nop
 8003700:	08003711 	.word	0x08003711
 8003704:	08003723 	.word	0x08003723
 8003708:	08003711 	.word	0x08003711
 800370c:	080037a7 	.word	0x080037a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003714:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d046      	beq.n	80037aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003720:	e043      	b.n	80037aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003726:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800372a:	d140      	bne.n	80037ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003730:	e03d      	b.n	80037ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800373a:	d121      	bne.n	8003780 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	2b03      	cmp	r3, #3
 8003740:	d837      	bhi.n	80037b2 <DMA_CheckFifoParam+0xda>
 8003742:	a201      	add	r2, pc, #4	@ (adr r2, 8003748 <DMA_CheckFifoParam+0x70>)
 8003744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003748:	08003759 	.word	0x08003759
 800374c:	0800375f 	.word	0x0800375f
 8003750:	08003759 	.word	0x08003759
 8003754:	08003771 	.word	0x08003771
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	73fb      	strb	r3, [r7, #15]
      break;
 800375c:	e030      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003762:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d025      	beq.n	80037b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800376e:	e022      	b.n	80037b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003774:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003778:	d11f      	bne.n	80037ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800377e:	e01c      	b.n	80037ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	2b02      	cmp	r3, #2
 8003784:	d903      	bls.n	800378e <DMA_CheckFifoParam+0xb6>
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	2b03      	cmp	r3, #3
 800378a:	d003      	beq.n	8003794 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800378c:	e018      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	73fb      	strb	r3, [r7, #15]
      break;
 8003792:	e015      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003798:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00e      	beq.n	80037be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	73fb      	strb	r3, [r7, #15]
      break;
 80037a4:	e00b      	b.n	80037be <DMA_CheckFifoParam+0xe6>
      break;
 80037a6:	bf00      	nop
 80037a8:	e00a      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;
 80037aa:	bf00      	nop
 80037ac:	e008      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;
 80037ae:	bf00      	nop
 80037b0:	e006      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;
 80037b2:	bf00      	nop
 80037b4:	e004      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;
 80037b6:	bf00      	nop
 80037b8:	e002      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80037ba:	bf00      	nop
 80037bc:	e000      	b.n	80037c0 <DMA_CheckFifoParam+0xe8>
      break;
 80037be:	bf00      	nop
    }
  } 
  
  return status; 
 80037c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3714      	adds	r7, #20
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop

080037d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b089      	sub	sp, #36	@ 0x24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037da:	2300      	movs	r3, #0
 80037dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037de:	2300      	movs	r3, #0
 80037e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037e6:	2300      	movs	r3, #0
 80037e8:	61fb      	str	r3, [r7, #28]
 80037ea:	e159      	b.n	8003aa0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037ec:	2201      	movs	r2, #1
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	697a      	ldr	r2, [r7, #20]
 80037fc:	4013      	ands	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	429a      	cmp	r2, r3
 8003806:	f040 8148 	bne.w	8003a9a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f003 0303 	and.w	r3, r3, #3
 8003812:	2b01      	cmp	r3, #1
 8003814:	d005      	beq.n	8003822 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800381e:	2b02      	cmp	r3, #2
 8003820:	d130      	bne.n	8003884 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	2203      	movs	r2, #3
 800382e:	fa02 f303 	lsl.w	r3, r2, r3
 8003832:	43db      	mvns	r3, r3
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	4013      	ands	r3, r2
 8003838:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	68da      	ldr	r2, [r3, #12]
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	4313      	orrs	r3, r2
 800384a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003858:	2201      	movs	r2, #1
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4013      	ands	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	091b      	lsrs	r3, r3, #4
 800386e:	f003 0201 	and.w	r2, r3, #1
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	fa02 f303 	lsl.w	r3, r2, r3
 8003878:	69ba      	ldr	r2, [r7, #24]
 800387a:	4313      	orrs	r3, r2
 800387c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f003 0303 	and.w	r3, r3, #3
 800388c:	2b03      	cmp	r3, #3
 800388e:	d017      	beq.n	80038c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	2203      	movs	r2, #3
 800389c:	fa02 f303 	lsl.w	r3, r2, r3
 80038a0:	43db      	mvns	r3, r3
 80038a2:	69ba      	ldr	r2, [r7, #24]
 80038a4:	4013      	ands	r3, r2
 80038a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	005b      	lsls	r3, r3, #1
 80038b0:	fa02 f303 	lsl.w	r3, r2, r3
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d123      	bne.n	8003914 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	08da      	lsrs	r2, r3, #3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	3208      	adds	r2, #8
 80038d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	220f      	movs	r2, #15
 80038e4:	fa02 f303 	lsl.w	r3, r2, r3
 80038e8:	43db      	mvns	r3, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4013      	ands	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	691a      	ldr	r2, [r3, #16]
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	f003 0307 	and.w	r3, r3, #7
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	4313      	orrs	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	08da      	lsrs	r2, r3, #3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	3208      	adds	r2, #8
 800390e:	69b9      	ldr	r1, [r7, #24]
 8003910:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	2203      	movs	r2, #3
 8003920:	fa02 f303 	lsl.w	r3, r2, r3
 8003924:	43db      	mvns	r3, r3
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	4013      	ands	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f003 0203 	and.w	r2, r3, #3
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	005b      	lsls	r3, r3, #1
 8003938:	fa02 f303 	lsl.w	r3, r2, r3
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	4313      	orrs	r3, r2
 8003940:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 80a2 	beq.w	8003a9a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003956:	2300      	movs	r3, #0
 8003958:	60fb      	str	r3, [r7, #12]
 800395a:	4b57      	ldr	r3, [pc, #348]	@ (8003ab8 <HAL_GPIO_Init+0x2e8>)
 800395c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800395e:	4a56      	ldr	r2, [pc, #344]	@ (8003ab8 <HAL_GPIO_Init+0x2e8>)
 8003960:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003964:	6453      	str	r3, [r2, #68]	@ 0x44
 8003966:	4b54      	ldr	r3, [pc, #336]	@ (8003ab8 <HAL_GPIO_Init+0x2e8>)
 8003968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800396a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800396e:	60fb      	str	r3, [r7, #12]
 8003970:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003972:	4a52      	ldr	r2, [pc, #328]	@ (8003abc <HAL_GPIO_Init+0x2ec>)
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	089b      	lsrs	r3, r3, #2
 8003978:	3302      	adds	r3, #2
 800397a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800397e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	f003 0303 	and.w	r3, r3, #3
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	220f      	movs	r2, #15
 800398a:	fa02 f303 	lsl.w	r3, r2, r3
 800398e:	43db      	mvns	r3, r3
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	4013      	ands	r3, r2
 8003994:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a49      	ldr	r2, [pc, #292]	@ (8003ac0 <HAL_GPIO_Init+0x2f0>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d019      	beq.n	80039d2 <HAL_GPIO_Init+0x202>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a48      	ldr	r2, [pc, #288]	@ (8003ac4 <HAL_GPIO_Init+0x2f4>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d013      	beq.n	80039ce <HAL_GPIO_Init+0x1fe>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a47      	ldr	r2, [pc, #284]	@ (8003ac8 <HAL_GPIO_Init+0x2f8>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d00d      	beq.n	80039ca <HAL_GPIO_Init+0x1fa>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a46      	ldr	r2, [pc, #280]	@ (8003acc <HAL_GPIO_Init+0x2fc>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d007      	beq.n	80039c6 <HAL_GPIO_Init+0x1f6>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a45      	ldr	r2, [pc, #276]	@ (8003ad0 <HAL_GPIO_Init+0x300>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d101      	bne.n	80039c2 <HAL_GPIO_Init+0x1f2>
 80039be:	2304      	movs	r3, #4
 80039c0:	e008      	b.n	80039d4 <HAL_GPIO_Init+0x204>
 80039c2:	2307      	movs	r3, #7
 80039c4:	e006      	b.n	80039d4 <HAL_GPIO_Init+0x204>
 80039c6:	2303      	movs	r3, #3
 80039c8:	e004      	b.n	80039d4 <HAL_GPIO_Init+0x204>
 80039ca:	2302      	movs	r3, #2
 80039cc:	e002      	b.n	80039d4 <HAL_GPIO_Init+0x204>
 80039ce:	2301      	movs	r3, #1
 80039d0:	e000      	b.n	80039d4 <HAL_GPIO_Init+0x204>
 80039d2:	2300      	movs	r3, #0
 80039d4:	69fa      	ldr	r2, [r7, #28]
 80039d6:	f002 0203 	and.w	r2, r2, #3
 80039da:	0092      	lsls	r2, r2, #2
 80039dc:	4093      	lsls	r3, r2
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039e4:	4935      	ldr	r1, [pc, #212]	@ (8003abc <HAL_GPIO_Init+0x2ec>)
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	089b      	lsrs	r3, r3, #2
 80039ea:	3302      	adds	r3, #2
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039f2:	4b38      	ldr	r3, [pc, #224]	@ (8003ad4 <HAL_GPIO_Init+0x304>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	43db      	mvns	r3, r3
 80039fc:	69ba      	ldr	r2, [r7, #24]
 80039fe:	4013      	ands	r3, r2
 8003a00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d003      	beq.n	8003a16 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a16:	4a2f      	ldr	r2, [pc, #188]	@ (8003ad4 <HAL_GPIO_Init+0x304>)
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a1c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ad4 <HAL_GPIO_Init+0x304>)
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	43db      	mvns	r3, r3
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d003      	beq.n	8003a40 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a40:	4a24      	ldr	r2, [pc, #144]	@ (8003ad4 <HAL_GPIO_Init+0x304>)
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a46:	4b23      	ldr	r3, [pc, #140]	@ (8003ad4 <HAL_GPIO_Init+0x304>)
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	43db      	mvns	r3, r3
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	4013      	ands	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a6a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ad4 <HAL_GPIO_Init+0x304>)
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a70:	4b18      	ldr	r3, [pc, #96]	@ (8003ad4 <HAL_GPIO_Init+0x304>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a94:	4a0f      	ldr	r2, [pc, #60]	@ (8003ad4 <HAL_GPIO_Init+0x304>)
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	61fb      	str	r3, [r7, #28]
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	2b0f      	cmp	r3, #15
 8003aa4:	f67f aea2 	bls.w	80037ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003aa8:	bf00      	nop
 8003aaa:	bf00      	nop
 8003aac:	3724      	adds	r7, #36	@ 0x24
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop
 8003ab8:	40023800 	.word	0x40023800
 8003abc:	40013800 	.word	0x40013800
 8003ac0:	40020000 	.word	0x40020000
 8003ac4:	40020400 	.word	0x40020400
 8003ac8:	40020800 	.word	0x40020800
 8003acc:	40020c00 	.word	0x40020c00
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	40013c00 	.word	0x40013c00

08003ad8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	807b      	strh	r3, [r7, #2]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ae8:	787b      	ldrb	r3, [r7, #1]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d003      	beq.n	8003af6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003aee:	887a      	ldrh	r2, [r7, #2]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003af4:	e003      	b.n	8003afe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003af6:	887b      	ldrh	r3, [r7, #2]
 8003af8:	041a      	lsls	r2, r3, #16
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	619a      	str	r2, [r3, #24]
}
 8003afe:	bf00      	nop
 8003b00:	370c      	adds	r7, #12
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
	...

08003b0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e12b      	b.n	8003d76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d106      	bne.n	8003b38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7fe fce6 	bl	8002504 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2224      	movs	r2, #36	@ 0x24
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0201 	bic.w	r2, r2, #1
 8003b4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b70:	f001 fc60 	bl	8005434 <HAL_RCC_GetPCLK1Freq>
 8003b74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	4a81      	ldr	r2, [pc, #516]	@ (8003d80 <HAL_I2C_Init+0x274>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d807      	bhi.n	8003b90 <HAL_I2C_Init+0x84>
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	4a80      	ldr	r2, [pc, #512]	@ (8003d84 <HAL_I2C_Init+0x278>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	bf94      	ite	ls
 8003b88:	2301      	movls	r3, #1
 8003b8a:	2300      	movhi	r3, #0
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	e006      	b.n	8003b9e <HAL_I2C_Init+0x92>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	4a7d      	ldr	r2, [pc, #500]	@ (8003d88 <HAL_I2C_Init+0x27c>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	bf94      	ite	ls
 8003b98:	2301      	movls	r3, #1
 8003b9a:	2300      	movhi	r3, #0
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e0e7      	b.n	8003d76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	4a78      	ldr	r2, [pc, #480]	@ (8003d8c <HAL_I2C_Init+0x280>)
 8003baa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bae:	0c9b      	lsrs	r3, r3, #18
 8003bb0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	4a6a      	ldr	r2, [pc, #424]	@ (8003d80 <HAL_I2C_Init+0x274>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d802      	bhi.n	8003be0 <HAL_I2C_Init+0xd4>
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	3301      	adds	r3, #1
 8003bde:	e009      	b.n	8003bf4 <HAL_I2C_Init+0xe8>
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003be6:	fb02 f303 	mul.w	r3, r2, r3
 8003bea:	4a69      	ldr	r2, [pc, #420]	@ (8003d90 <HAL_I2C_Init+0x284>)
 8003bec:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf0:	099b      	lsrs	r3, r3, #6
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	6812      	ldr	r2, [r2, #0]
 8003bf8:	430b      	orrs	r3, r1
 8003bfa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003c06:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	495c      	ldr	r1, [pc, #368]	@ (8003d80 <HAL_I2C_Init+0x274>)
 8003c10:	428b      	cmp	r3, r1
 8003c12:	d819      	bhi.n	8003c48 <HAL_I2C_Init+0x13c>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	1e59      	subs	r1, r3, #1
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c22:	1c59      	adds	r1, r3, #1
 8003c24:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003c28:	400b      	ands	r3, r1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00a      	beq.n	8003c44 <HAL_I2C_Init+0x138>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	1e59      	subs	r1, r3, #1
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c42:	e051      	b.n	8003ce8 <HAL_I2C_Init+0x1dc>
 8003c44:	2304      	movs	r3, #4
 8003c46:	e04f      	b.n	8003ce8 <HAL_I2C_Init+0x1dc>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d111      	bne.n	8003c74 <HAL_I2C_Init+0x168>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	1e58      	subs	r0, r3, #1
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6859      	ldr	r1, [r3, #4]
 8003c58:	460b      	mov	r3, r1
 8003c5a:	005b      	lsls	r3, r3, #1
 8003c5c:	440b      	add	r3, r1
 8003c5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c62:	3301      	adds	r3, #1
 8003c64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	bf0c      	ite	eq
 8003c6c:	2301      	moveq	r3, #1
 8003c6e:	2300      	movne	r3, #0
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	e012      	b.n	8003c9a <HAL_I2C_Init+0x18e>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	1e58      	subs	r0, r3, #1
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6859      	ldr	r1, [r3, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	440b      	add	r3, r1
 8003c82:	0099      	lsls	r1, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	bf0c      	ite	eq
 8003c94:	2301      	moveq	r3, #1
 8003c96:	2300      	movne	r3, #0
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <HAL_I2C_Init+0x196>
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e022      	b.n	8003ce8 <HAL_I2C_Init+0x1dc>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d10e      	bne.n	8003cc8 <HAL_I2C_Init+0x1bc>
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	1e58      	subs	r0, r3, #1
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6859      	ldr	r1, [r3, #4]
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	440b      	add	r3, r1
 8003cb8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cc6:	e00f      	b.n	8003ce8 <HAL_I2C_Init+0x1dc>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	1e58      	subs	r0, r3, #1
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6859      	ldr	r1, [r3, #4]
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	440b      	add	r3, r1
 8003cd6:	0099      	lsls	r1, r3, #2
 8003cd8:	440b      	add	r3, r1
 8003cda:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cde:	3301      	adds	r3, #1
 8003ce0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ce4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ce8:	6879      	ldr	r1, [r7, #4]
 8003cea:	6809      	ldr	r1, [r1, #0]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	69da      	ldr	r2, [r3, #28]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a1b      	ldr	r3, [r3, #32]
 8003d02:	431a      	orrs	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003d16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	6911      	ldr	r1, [r2, #16]
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	68d2      	ldr	r2, [r2, #12]
 8003d22:	4311      	orrs	r1, r2
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	6812      	ldr	r2, [r2, #0]
 8003d28:	430b      	orrs	r3, r1
 8003d2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	695a      	ldr	r2, [r3, #20]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	431a      	orrs	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	430a      	orrs	r2, r1
 8003d46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f042 0201 	orr.w	r2, r2, #1
 8003d56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2220      	movs	r2, #32
 8003d62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3710      	adds	r7, #16
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	000186a0 	.word	0x000186a0
 8003d84:	001e847f 	.word	0x001e847f
 8003d88:	003d08ff 	.word	0x003d08ff
 8003d8c:	431bde83 	.word	0x431bde83
 8003d90:	10624dd3 	.word	0x10624dd3

08003d94 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b088      	sub	sp, #32
 8003d98:	af02      	add	r7, sp, #8
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	4608      	mov	r0, r1
 8003d9e:	4611      	mov	r1, r2
 8003da0:	461a      	mov	r2, r3
 8003da2:	4603      	mov	r3, r0
 8003da4:	817b      	strh	r3, [r7, #10]
 8003da6:	460b      	mov	r3, r1
 8003da8:	813b      	strh	r3, [r7, #8]
 8003daa:	4613      	mov	r3, r2
 8003dac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003dae:	f7ff f85d 	bl	8002e6c <HAL_GetTick>
 8003db2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	2b20      	cmp	r3, #32
 8003dbe:	f040 80d9 	bne.w	8003f74 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	9300      	str	r3, [sp, #0]
 8003dc6:	2319      	movs	r3, #25
 8003dc8:	2201      	movs	r2, #1
 8003dca:	496d      	ldr	r1, [pc, #436]	@ (8003f80 <HAL_I2C_Mem_Write+0x1ec>)
 8003dcc:	68f8      	ldr	r0, [r7, #12]
 8003dce:	f000 fc8b 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d001      	beq.n	8003ddc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003dd8:	2302      	movs	r3, #2
 8003dda:	e0cc      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d101      	bne.n	8003dea <HAL_I2C_Mem_Write+0x56>
 8003de6:	2302      	movs	r3, #2
 8003de8:	e0c5      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d007      	beq.n	8003e10 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f042 0201 	orr.w	r2, r2, #1
 8003e0e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e1e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2221      	movs	r2, #33	@ 0x21
 8003e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2240      	movs	r2, #64	@ 0x40
 8003e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6a3a      	ldr	r2, [r7, #32]
 8003e3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	4a4d      	ldr	r2, [pc, #308]	@ (8003f84 <HAL_I2C_Mem_Write+0x1f0>)
 8003e50:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e52:	88f8      	ldrh	r0, [r7, #6]
 8003e54:	893a      	ldrh	r2, [r7, #8]
 8003e56:	8979      	ldrh	r1, [r7, #10]
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	9301      	str	r3, [sp, #4]
 8003e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	4603      	mov	r3, r0
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f000 fac2 	bl	80043ec <I2C_RequestMemoryWrite>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d052      	beq.n	8003f14 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e081      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e76:	68f8      	ldr	r0, [r7, #12]
 8003e78:	f000 fd50 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00d      	beq.n	8003e9e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e86:	2b04      	cmp	r3, #4
 8003e88:	d107      	bne.n	8003e9a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e06b      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea2:	781a      	ldrb	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eae:	1c5a      	adds	r2, r3, #1
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	695b      	ldr	r3, [r3, #20]
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b04      	cmp	r3, #4
 8003eda:	d11b      	bne.n	8003f14 <HAL_I2C_Mem_Write+0x180>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d017      	beq.n	8003f14 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee8:	781a      	ldrb	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1aa      	bne.n	8003e72 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f000 fd43 	bl	80049ac <I2C_WaitOnBTFFlagUntilTimeout>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00d      	beq.n	8003f48 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f30:	2b04      	cmp	r3, #4
 8003f32:	d107      	bne.n	8003f44 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f42:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e016      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f70:	2300      	movs	r3, #0
 8003f72:	e000      	b.n	8003f76 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003f74:	2302      	movs	r3, #2
  }
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3718      	adds	r7, #24
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	00100002 	.word	0x00100002
 8003f84:	ffff0000 	.word	0xffff0000

08003f88 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08c      	sub	sp, #48	@ 0x30
 8003f8c:	af02      	add	r7, sp, #8
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	4608      	mov	r0, r1
 8003f92:	4611      	mov	r1, r2
 8003f94:	461a      	mov	r2, r3
 8003f96:	4603      	mov	r3, r0
 8003f98:	817b      	strh	r3, [r7, #10]
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	813b      	strh	r3, [r7, #8]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fa2:	f7fe ff63 	bl	8002e6c <HAL_GetTick>
 8003fa6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b20      	cmp	r3, #32
 8003fb2:	f040 8214 	bne.w	80043de <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	2319      	movs	r3, #25
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	497b      	ldr	r1, [pc, #492]	@ (80041ac <HAL_I2C_Mem_Read+0x224>)
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f000 fb91 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e207      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d101      	bne.n	8003fde <HAL_I2C_Mem_Read+0x56>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e200      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0301 	and.w	r3, r3, #1
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d007      	beq.n	8004004 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f042 0201 	orr.w	r2, r2, #1
 8004002:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004012:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2222      	movs	r2, #34	@ 0x22
 8004018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2240      	movs	r2, #64	@ 0x40
 8004020:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800402e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004034:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800403a:	b29a      	uxth	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	4a5b      	ldr	r2, [pc, #364]	@ (80041b0 <HAL_I2C_Mem_Read+0x228>)
 8004044:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004046:	88f8      	ldrh	r0, [r7, #6]
 8004048:	893a      	ldrh	r2, [r7, #8]
 800404a:	8979      	ldrh	r1, [r7, #10]
 800404c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404e:	9301      	str	r3, [sp, #4]
 8004050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	4603      	mov	r3, r0
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f000 fa5e 	bl	8004518 <I2C_RequestMemoryRead>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e1bc      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800406a:	2b00      	cmp	r3, #0
 800406c:	d113      	bne.n	8004096 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800406e:	2300      	movs	r3, #0
 8004070:	623b      	str	r3, [r7, #32]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	623b      	str	r3, [r7, #32]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	699b      	ldr	r3, [r3, #24]
 8004080:	623b      	str	r3, [r7, #32]
 8004082:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	e190      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800409a:	2b01      	cmp	r3, #1
 800409c:	d11b      	bne.n	80040d6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ae:	2300      	movs	r3, #0
 80040b0:	61fb      	str	r3, [r7, #28]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	695b      	ldr	r3, [r3, #20]
 80040b8:	61fb      	str	r3, [r7, #28]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	61fb      	str	r3, [r7, #28]
 80040c2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	e170      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d11b      	bne.n	8004116 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040ec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040fe:	2300      	movs	r3, #0
 8004100:	61bb      	str	r3, [r7, #24]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	61bb      	str	r3, [r7, #24]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	61bb      	str	r3, [r7, #24]
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	e150      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004116:	2300      	movs	r3, #0
 8004118:	617b      	str	r3, [r7, #20]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	695b      	ldr	r3, [r3, #20]
 8004120:	617b      	str	r3, [r7, #20]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	699b      	ldr	r3, [r3, #24]
 8004128:	617b      	str	r3, [r7, #20]
 800412a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800412c:	e144      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004132:	2b03      	cmp	r3, #3
 8004134:	f200 80f1 	bhi.w	800431a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800413c:	2b01      	cmp	r3, #1
 800413e:	d123      	bne.n	8004188 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004142:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004144:	68f8      	ldr	r0, [r7, #12]
 8004146:	f000 fc79 	bl	8004a3c <I2C_WaitOnRXNEFlagUntilTimeout>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d001      	beq.n	8004154 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e145      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	691a      	ldr	r2, [r3, #16]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415e:	b2d2      	uxtb	r2, r2
 8004160:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004166:	1c5a      	adds	r2, r3, #1
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004170:	3b01      	subs	r3, #1
 8004172:	b29a      	uxth	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800417c:	b29b      	uxth	r3, r3
 800417e:	3b01      	subs	r3, #1
 8004180:	b29a      	uxth	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004186:	e117      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800418c:	2b02      	cmp	r3, #2
 800418e:	d14e      	bne.n	800422e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004192:	9300      	str	r3, [sp, #0]
 8004194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004196:	2200      	movs	r2, #0
 8004198:	4906      	ldr	r1, [pc, #24]	@ (80041b4 <HAL_I2C_Mem_Read+0x22c>)
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f000 faa4 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d008      	beq.n	80041b8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e11a      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
 80041aa:	bf00      	nop
 80041ac:	00100002 	.word	0x00100002
 80041b0:	ffff0000 	.word	0xffff0000
 80041b4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	691a      	ldr	r2, [r3, #16]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d2:	b2d2      	uxtb	r2, r2
 80041d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041da:	1c5a      	adds	r2, r3, #1
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e4:	3b01      	subs	r3, #1
 80041e6:	b29a      	uxth	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	3b01      	subs	r3, #1
 80041f4:	b29a      	uxth	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	691a      	ldr	r2, [r3, #16]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004204:	b2d2      	uxtb	r2, r2
 8004206:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420c:	1c5a      	adds	r2, r3, #1
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004216:	3b01      	subs	r3, #1
 8004218:	b29a      	uxth	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004222:	b29b      	uxth	r3, r3
 8004224:	3b01      	subs	r3, #1
 8004226:	b29a      	uxth	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800422c:	e0c4      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800422e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004230:	9300      	str	r3, [sp, #0]
 8004232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004234:	2200      	movs	r2, #0
 8004236:	496c      	ldr	r1, [pc, #432]	@ (80043e8 <HAL_I2C_Mem_Read+0x460>)
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 fa55 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e0cb      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004256:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	691a      	ldr	r2, [r3, #16]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004262:	b2d2      	uxtb	r2, r2
 8004264:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426a:	1c5a      	adds	r2, r3, #1
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004274:	3b01      	subs	r3, #1
 8004276:	b29a      	uxth	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004280:	b29b      	uxth	r3, r3
 8004282:	3b01      	subs	r3, #1
 8004284:	b29a      	uxth	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800428a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428c:	9300      	str	r3, [sp, #0]
 800428e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004290:	2200      	movs	r2, #0
 8004292:	4955      	ldr	r1, [pc, #340]	@ (80043e8 <HAL_I2C_Mem_Read+0x460>)
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 fa27 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d001      	beq.n	80042a4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e09d      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	691a      	ldr	r2, [r3, #16]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042be:	b2d2      	uxtb	r2, r2
 80042c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c6:	1c5a      	adds	r2, r3, #1
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d0:	3b01      	subs	r3, #1
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042dc:	b29b      	uxth	r3, r3
 80042de:	3b01      	subs	r3, #1
 80042e0:	b29a      	uxth	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	691a      	ldr	r2, [r3, #16]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f0:	b2d2      	uxtb	r2, r2
 80042f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	1c5a      	adds	r2, r3, #1
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004302:	3b01      	subs	r3, #1
 8004304:	b29a      	uxth	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430e:	b29b      	uxth	r3, r3
 8004310:	3b01      	subs	r3, #1
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004318:	e04e      	b.n	80043b8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800431a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800431c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 fb8c 	bl	8004a3c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e058      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	691a      	ldr	r2, [r3, #16]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004338:	b2d2      	uxtb	r2, r2
 800433a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004340:	1c5a      	adds	r2, r3, #1
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800434a:	3b01      	subs	r3, #1
 800434c:	b29a      	uxth	r2, r3
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004356:	b29b      	uxth	r3, r3
 8004358:	3b01      	subs	r3, #1
 800435a:	b29a      	uxth	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	f003 0304 	and.w	r3, r3, #4
 800436a:	2b04      	cmp	r3, #4
 800436c:	d124      	bne.n	80043b8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004372:	2b03      	cmp	r3, #3
 8004374:	d107      	bne.n	8004386 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004384:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	691a      	ldr	r2, [r3, #16]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	b2d2      	uxtb	r2, r2
 8004392:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004398:	1c5a      	adds	r2, r3, #1
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a2:	3b01      	subs	r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	3b01      	subs	r3, #1
 80043b2:	b29a      	uxth	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f47f aeb6 	bne.w	800412e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2220      	movs	r2, #32
 80043c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80043da:	2300      	movs	r3, #0
 80043dc:	e000      	b.n	80043e0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80043de:	2302      	movs	r3, #2
  }
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3728      	adds	r7, #40	@ 0x28
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	00010004 	.word	0x00010004

080043ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b088      	sub	sp, #32
 80043f0:	af02      	add	r7, sp, #8
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	4608      	mov	r0, r1
 80043f6:	4611      	mov	r1, r2
 80043f8:	461a      	mov	r2, r3
 80043fa:	4603      	mov	r3, r0
 80043fc:	817b      	strh	r3, [r7, #10]
 80043fe:	460b      	mov	r3, r1
 8004400:	813b      	strh	r3, [r7, #8]
 8004402:	4613      	mov	r3, r2
 8004404:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004414:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	6a3b      	ldr	r3, [r7, #32]
 800441c:	2200      	movs	r2, #0
 800441e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 f960 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00d      	beq.n	800444a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004438:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800443c:	d103      	bne.n	8004446 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004444:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e05f      	b.n	800450a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800444a:	897b      	ldrh	r3, [r7, #10]
 800444c:	b2db      	uxtb	r3, r3
 800444e:	461a      	mov	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004458:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800445a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445c:	6a3a      	ldr	r2, [r7, #32]
 800445e:	492d      	ldr	r1, [pc, #180]	@ (8004514 <I2C_RequestMemoryWrite+0x128>)
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f000 f9bb 	bl	80047dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d001      	beq.n	8004470 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e04c      	b.n	800450a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004470:	2300      	movs	r3, #0
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	617b      	str	r3, [r7, #20]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	617b      	str	r3, [r7, #20]
 8004484:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004488:	6a39      	ldr	r1, [r7, #32]
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f000 fa46 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00d      	beq.n	80044b2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449a:	2b04      	cmp	r3, #4
 800449c:	d107      	bne.n	80044ae <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e02b      	b.n	800450a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044b2:	88fb      	ldrh	r3, [r7, #6]
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d105      	bne.n	80044c4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044b8:	893b      	ldrh	r3, [r7, #8]
 80044ba:	b2da      	uxtb	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	611a      	str	r2, [r3, #16]
 80044c2:	e021      	b.n	8004508 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80044c4:	893b      	ldrh	r3, [r7, #8]
 80044c6:	0a1b      	lsrs	r3, r3, #8
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	b2da      	uxtb	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044d4:	6a39      	ldr	r1, [r7, #32]
 80044d6:	68f8      	ldr	r0, [r7, #12]
 80044d8:	f000 fa20 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d00d      	beq.n	80044fe <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	d107      	bne.n	80044fa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e005      	b.n	800450a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044fe:	893b      	ldrh	r3, [r7, #8]
 8004500:	b2da      	uxtb	r2, r3
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3718      	adds	r7, #24
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	00010002 	.word	0x00010002

08004518 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b088      	sub	sp, #32
 800451c:	af02      	add	r7, sp, #8
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	4608      	mov	r0, r1
 8004522:	4611      	mov	r1, r2
 8004524:	461a      	mov	r2, r3
 8004526:	4603      	mov	r3, r0
 8004528:	817b      	strh	r3, [r7, #10]
 800452a:	460b      	mov	r3, r1
 800452c:	813b      	strh	r3, [r7, #8]
 800452e:	4613      	mov	r3, r2
 8004530:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004540:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004550:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004554:	9300      	str	r3, [sp, #0]
 8004556:	6a3b      	ldr	r3, [r7, #32]
 8004558:	2200      	movs	r2, #0
 800455a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 f8c2 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00d      	beq.n	8004586 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004574:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004578:	d103      	bne.n	8004582 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004580:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e0aa      	b.n	80046dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004586:	897b      	ldrh	r3, [r7, #10]
 8004588:	b2db      	uxtb	r3, r3
 800458a:	461a      	mov	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004594:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004598:	6a3a      	ldr	r2, [r7, #32]
 800459a:	4952      	ldr	r1, [pc, #328]	@ (80046e4 <I2C_RequestMemoryRead+0x1cc>)
 800459c:	68f8      	ldr	r0, [r7, #12]
 800459e:	f000 f91d 	bl	80047dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d001      	beq.n	80045ac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e097      	b.n	80046dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045ac:	2300      	movs	r3, #0
 80045ae:	617b      	str	r3, [r7, #20]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	617b      	str	r3, [r7, #20]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	617b      	str	r3, [r7, #20]
 80045c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045c4:	6a39      	ldr	r1, [r7, #32]
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f000 f9a8 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00d      	beq.n	80045ee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d6:	2b04      	cmp	r3, #4
 80045d8:	d107      	bne.n	80045ea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e076      	b.n	80046dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045ee:	88fb      	ldrh	r3, [r7, #6]
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d105      	bne.n	8004600 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80045f4:	893b      	ldrh	r3, [r7, #8]
 80045f6:	b2da      	uxtb	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	611a      	str	r2, [r3, #16]
 80045fe:	e021      	b.n	8004644 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004600:	893b      	ldrh	r3, [r7, #8]
 8004602:	0a1b      	lsrs	r3, r3, #8
 8004604:	b29b      	uxth	r3, r3
 8004606:	b2da      	uxtb	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800460e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004610:	6a39      	ldr	r1, [r7, #32]
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 f982 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00d      	beq.n	800463a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004622:	2b04      	cmp	r3, #4
 8004624:	d107      	bne.n	8004636 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004634:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e050      	b.n	80046dc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800463a:	893b      	ldrh	r3, [r7, #8]
 800463c:	b2da      	uxtb	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004646:	6a39      	ldr	r1, [r7, #32]
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 f967 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00d      	beq.n	8004670 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004658:	2b04      	cmp	r3, #4
 800465a:	d107      	bne.n	800466c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800466a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e035      	b.n	80046dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800467e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004682:	9300      	str	r3, [sp, #0]
 8004684:	6a3b      	ldr	r3, [r7, #32]
 8004686:	2200      	movs	r2, #0
 8004688:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f000 f82b 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00d      	beq.n	80046b4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046a6:	d103      	bne.n	80046b0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e013      	b.n	80046dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80046b4:	897b      	ldrh	r3, [r7, #10]
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	f043 0301 	orr.w	r3, r3, #1
 80046bc:	b2da      	uxtb	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c6:	6a3a      	ldr	r2, [r7, #32]
 80046c8:	4906      	ldr	r1, [pc, #24]	@ (80046e4 <I2C_RequestMemoryRead+0x1cc>)
 80046ca:	68f8      	ldr	r0, [r7, #12]
 80046cc:	f000 f886 	bl	80047dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d001      	beq.n	80046da <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e000      	b.n	80046dc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3718      	adds	r7, #24
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	00010002 	.word	0x00010002

080046e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	603b      	str	r3, [r7, #0]
 80046f4:	4613      	mov	r3, r2
 80046f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046f8:	e048      	b.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004700:	d044      	beq.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004702:	f7fe fbb3 	bl	8002e6c <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	429a      	cmp	r2, r3
 8004710:	d302      	bcc.n	8004718 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d139      	bne.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	0c1b      	lsrs	r3, r3, #16
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b01      	cmp	r3, #1
 8004720:	d10d      	bne.n	800473e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	43da      	mvns	r2, r3
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4013      	ands	r3, r2
 800472e:	b29b      	uxth	r3, r3
 8004730:	2b00      	cmp	r3, #0
 8004732:	bf0c      	ite	eq
 8004734:	2301      	moveq	r3, #1
 8004736:	2300      	movne	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	461a      	mov	r2, r3
 800473c:	e00c      	b.n	8004758 <I2C_WaitOnFlagUntilTimeout+0x70>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	43da      	mvns	r2, r3
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	4013      	ands	r3, r2
 800474a:	b29b      	uxth	r3, r3
 800474c:	2b00      	cmp	r3, #0
 800474e:	bf0c      	ite	eq
 8004750:	2301      	moveq	r3, #1
 8004752:	2300      	movne	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	461a      	mov	r2, r3
 8004758:	79fb      	ldrb	r3, [r7, #7]
 800475a:	429a      	cmp	r2, r3
 800475c:	d116      	bne.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2220      	movs	r2, #32
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004778:	f043 0220 	orr.w	r2, r3, #32
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e023      	b.n	80047d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	0c1b      	lsrs	r3, r3, #16
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b01      	cmp	r3, #1
 8004794:	d10d      	bne.n	80047b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	43da      	mvns	r2, r3
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	4013      	ands	r3, r2
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	bf0c      	ite	eq
 80047a8:	2301      	moveq	r3, #1
 80047aa:	2300      	movne	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	461a      	mov	r2, r3
 80047b0:	e00c      	b.n	80047cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	43da      	mvns	r2, r3
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	4013      	ands	r3, r2
 80047be:	b29b      	uxth	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	bf0c      	ite	eq
 80047c4:	2301      	moveq	r3, #1
 80047c6:	2300      	movne	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	461a      	mov	r2, r3
 80047cc:	79fb      	ldrb	r3, [r7, #7]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d093      	beq.n	80046fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
 80047e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047ea:	e071      	b.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047fa:	d123      	bne.n	8004844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800480a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004814:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2220      	movs	r2, #32
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004830:	f043 0204 	orr.w	r2, r3, #4
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e067      	b.n	8004914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484a:	d041      	beq.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800484c:	f7fe fb0e 	bl	8002e6c <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	429a      	cmp	r2, r3
 800485a:	d302      	bcc.n	8004862 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d136      	bne.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	0c1b      	lsrs	r3, r3, #16
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b01      	cmp	r3, #1
 800486a:	d10c      	bne.n	8004886 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	43da      	mvns	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	4013      	ands	r3, r2
 8004878:	b29b      	uxth	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	bf14      	ite	ne
 800487e:	2301      	movne	r3, #1
 8004880:	2300      	moveq	r3, #0
 8004882:	b2db      	uxtb	r3, r3
 8004884:	e00b      	b.n	800489e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	699b      	ldr	r3, [r3, #24]
 800488c:	43da      	mvns	r2, r3
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	4013      	ands	r3, r2
 8004892:	b29b      	uxth	r3, r3
 8004894:	2b00      	cmp	r3, #0
 8004896:	bf14      	ite	ne
 8004898:	2301      	movne	r3, #1
 800489a:	2300      	moveq	r3, #0
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d016      	beq.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048bc:	f043 0220 	orr.w	r2, r3, #32
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e021      	b.n	8004914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	0c1b      	lsrs	r3, r3, #16
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d10c      	bne.n	80048f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	43da      	mvns	r2, r3
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	4013      	ands	r3, r2
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	bf14      	ite	ne
 80048ec:	2301      	movne	r3, #1
 80048ee:	2300      	moveq	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	e00b      	b.n	800490c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	43da      	mvns	r2, r3
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	4013      	ands	r3, r2
 8004900:	b29b      	uxth	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	bf14      	ite	ne
 8004906:	2301      	movne	r3, #1
 8004908:	2300      	moveq	r3, #0
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b00      	cmp	r3, #0
 800490e:	f47f af6d 	bne.w	80047ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004928:	e034      	b.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800492a:	68f8      	ldr	r0, [r7, #12]
 800492c:	f000 f8e3 	bl	8004af6 <I2C_IsAcknowledgeFailed>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e034      	b.n	80049a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004940:	d028      	beq.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004942:	f7fe fa93 	bl	8002e6c <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	429a      	cmp	r2, r3
 8004950:	d302      	bcc.n	8004958 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d11d      	bne.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004962:	2b80      	cmp	r3, #128	@ 0x80
 8004964:	d016      	beq.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2200      	movs	r2, #0
 800496a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2220      	movs	r2, #32
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004980:	f043 0220 	orr.w	r2, r3, #32
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e007      	b.n	80049a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800499e:	2b80      	cmp	r3, #128	@ 0x80
 80049a0:	d1c3      	bne.n	800492a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049b8:	e034      	b.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f000 f89b 	bl	8004af6 <I2C_IsAcknowledgeFailed>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e034      	b.n	8004a34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d0:	d028      	beq.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049d2:	f7fe fa4b 	bl	8002e6c <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	68ba      	ldr	r2, [r7, #8]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d302      	bcc.n	80049e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d11d      	bne.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	f003 0304 	and.w	r3, r3, #4
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d016      	beq.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2220      	movs	r2, #32
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a10:	f043 0220 	orr.w	r2, r3, #32
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e007      	b.n	8004a34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	f003 0304 	and.w	r3, r3, #4
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d1c3      	bne.n	80049ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3710      	adds	r7, #16
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a48:	e049      	b.n	8004ade <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	695b      	ldr	r3, [r3, #20]
 8004a50:	f003 0310 	and.w	r3, r3, #16
 8004a54:	2b10      	cmp	r3, #16
 8004a56:	d119      	bne.n	8004a8c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f06f 0210 	mvn.w	r2, #16
 8004a60:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2220      	movs	r2, #32
 8004a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e030      	b.n	8004aee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a8c:	f7fe f9ee 	bl	8002e6c <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	68ba      	ldr	r2, [r7, #8]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d302      	bcc.n	8004aa2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d11d      	bne.n	8004ade <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	695b      	ldr	r3, [r3, #20]
 8004aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aac:	2b40      	cmp	r3, #64	@ 0x40
 8004aae:	d016      	beq.n	8004ade <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2220      	movs	r2, #32
 8004aba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aca:	f043 0220 	orr.w	r2, r3, #32
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e007      	b.n	8004aee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	695b      	ldr	r3, [r3, #20]
 8004ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae8:	2b40      	cmp	r3, #64	@ 0x40
 8004aea:	d1ae      	bne.n	8004a4a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b083      	sub	sp, #12
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	695b      	ldr	r3, [r3, #20]
 8004b04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b0c:	d11b      	bne.n	8004b46 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b16:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2220      	movs	r2, #32
 8004b22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b32:	f043 0204 	orr.w	r2, r3, #4
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e000      	b.n	8004b48 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b086      	sub	sp, #24
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d101      	bne.n	8004b66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e267      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d075      	beq.n	8004c5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b72:	4b88      	ldr	r3, [pc, #544]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f003 030c 	and.w	r3, r3, #12
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	d00c      	beq.n	8004b98 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b7e:	4b85      	ldr	r3, [pc, #532]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b86:	2b08      	cmp	r3, #8
 8004b88:	d112      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b8a:	4b82      	ldr	r3, [pc, #520]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b96:	d10b      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b98:	4b7e      	ldr	r3, [pc, #504]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d05b      	beq.n	8004c5c <HAL_RCC_OscConfig+0x108>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d157      	bne.n	8004c5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e242      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bb8:	d106      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x74>
 8004bba:	4b76      	ldr	r3, [pc, #472]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a75      	ldr	r2, [pc, #468]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004bc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bc4:	6013      	str	r3, [r2, #0]
 8004bc6:	e01d      	b.n	8004c04 <HAL_RCC_OscConfig+0xb0>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004bd0:	d10c      	bne.n	8004bec <HAL_RCC_OscConfig+0x98>
 8004bd2:	4b70      	ldr	r3, [pc, #448]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a6f      	ldr	r2, [pc, #444]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004bd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004bdc:	6013      	str	r3, [r2, #0]
 8004bde:	4b6d      	ldr	r3, [pc, #436]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a6c      	ldr	r2, [pc, #432]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004be4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004be8:	6013      	str	r3, [r2, #0]
 8004bea:	e00b      	b.n	8004c04 <HAL_RCC_OscConfig+0xb0>
 8004bec:	4b69      	ldr	r3, [pc, #420]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a68      	ldr	r2, [pc, #416]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004bf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bf6:	6013      	str	r3, [r2, #0]
 8004bf8:	4b66      	ldr	r3, [pc, #408]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a65      	ldr	r2, [pc, #404]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004bfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d013      	beq.n	8004c34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c0c:	f7fe f92e 	bl	8002e6c <HAL_GetTick>
 8004c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c12:	e008      	b.n	8004c26 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c14:	f7fe f92a 	bl	8002e6c <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	2b64      	cmp	r3, #100	@ 0x64
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e207      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c26:	4b5b      	ldr	r3, [pc, #364]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d0f0      	beq.n	8004c14 <HAL_RCC_OscConfig+0xc0>
 8004c32:	e014      	b.n	8004c5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c34:	f7fe f91a 	bl	8002e6c <HAL_GetTick>
 8004c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c3a:	e008      	b.n	8004c4e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c3c:	f7fe f916 	bl	8002e6c <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	2b64      	cmp	r3, #100	@ 0x64
 8004c48:	d901      	bls.n	8004c4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e1f3      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c4e:	4b51      	ldr	r3, [pc, #324]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1f0      	bne.n	8004c3c <HAL_RCC_OscConfig+0xe8>
 8004c5a:	e000      	b.n	8004c5e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d063      	beq.n	8004d32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c6a:	4b4a      	ldr	r3, [pc, #296]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f003 030c 	and.w	r3, r3, #12
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00b      	beq.n	8004c8e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c76:	4b47      	ldr	r3, [pc, #284]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c7e:	2b08      	cmp	r3, #8
 8004c80:	d11c      	bne.n	8004cbc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c82:	4b44      	ldr	r3, [pc, #272]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d116      	bne.n	8004cbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c8e:	4b41      	ldr	r3, [pc, #260]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d005      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x152>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d001      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e1c7      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ca6:	4b3b      	ldr	r3, [pc, #236]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	00db      	lsls	r3, r3, #3
 8004cb4:	4937      	ldr	r1, [pc, #220]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cba:	e03a      	b.n	8004d32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d020      	beq.n	8004d06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cc4:	4b34      	ldr	r3, [pc, #208]	@ (8004d98 <HAL_RCC_OscConfig+0x244>)
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cca:	f7fe f8cf 	bl	8002e6c <HAL_GetTick>
 8004cce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cd0:	e008      	b.n	8004ce4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cd2:	f7fe f8cb 	bl	8002e6c <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d901      	bls.n	8004ce4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e1a8      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ce4:	4b2b      	ldr	r3, [pc, #172]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0302 	and.w	r3, r3, #2
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d0f0      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cf0:	4b28      	ldr	r3, [pc, #160]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	00db      	lsls	r3, r3, #3
 8004cfe:	4925      	ldr	r1, [pc, #148]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	600b      	str	r3, [r1, #0]
 8004d04:	e015      	b.n	8004d32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d06:	4b24      	ldr	r3, [pc, #144]	@ (8004d98 <HAL_RCC_OscConfig+0x244>)
 8004d08:	2200      	movs	r2, #0
 8004d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d0c:	f7fe f8ae 	bl	8002e6c <HAL_GetTick>
 8004d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d12:	e008      	b.n	8004d26 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d14:	f7fe f8aa 	bl	8002e6c <HAL_GetTick>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e187      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d26:	4b1b      	ldr	r3, [pc, #108]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1f0      	bne.n	8004d14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0308 	and.w	r3, r3, #8
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d036      	beq.n	8004dac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	695b      	ldr	r3, [r3, #20]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d016      	beq.n	8004d74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d46:	4b15      	ldr	r3, [pc, #84]	@ (8004d9c <HAL_RCC_OscConfig+0x248>)
 8004d48:	2201      	movs	r2, #1
 8004d4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d4c:	f7fe f88e 	bl	8002e6c <HAL_GetTick>
 8004d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d52:	e008      	b.n	8004d66 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d54:	f7fe f88a 	bl	8002e6c <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e167      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d66:	4b0b      	ldr	r3, [pc, #44]	@ (8004d94 <HAL_RCC_OscConfig+0x240>)
 8004d68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0f0      	beq.n	8004d54 <HAL_RCC_OscConfig+0x200>
 8004d72:	e01b      	b.n	8004dac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d74:	4b09      	ldr	r3, [pc, #36]	@ (8004d9c <HAL_RCC_OscConfig+0x248>)
 8004d76:	2200      	movs	r2, #0
 8004d78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d7a:	f7fe f877 	bl	8002e6c <HAL_GetTick>
 8004d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d80:	e00e      	b.n	8004da0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d82:	f7fe f873 	bl	8002e6c <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d907      	bls.n	8004da0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e150      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
 8004d94:	40023800 	.word	0x40023800
 8004d98:	42470000 	.word	0x42470000
 8004d9c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004da0:	4b88      	ldr	r3, [pc, #544]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004da2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1ea      	bne.n	8004d82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0304 	and.w	r3, r3, #4
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	f000 8097 	beq.w	8004ee8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dbe:	4b81      	ldr	r3, [pc, #516]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d10f      	bne.n	8004dea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dca:	2300      	movs	r3, #0
 8004dcc:	60bb      	str	r3, [r7, #8]
 8004dce:	4b7d      	ldr	r3, [pc, #500]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd2:	4a7c      	ldr	r2, [pc, #496]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004dd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004dda:	4b7a      	ldr	r3, [pc, #488]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004de2:	60bb      	str	r3, [r7, #8]
 8004de4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004de6:	2301      	movs	r3, #1
 8004de8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dea:	4b77      	ldr	r3, [pc, #476]	@ (8004fc8 <HAL_RCC_OscConfig+0x474>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d118      	bne.n	8004e28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004df6:	4b74      	ldr	r3, [pc, #464]	@ (8004fc8 <HAL_RCC_OscConfig+0x474>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a73      	ldr	r2, [pc, #460]	@ (8004fc8 <HAL_RCC_OscConfig+0x474>)
 8004dfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e02:	f7fe f833 	bl	8002e6c <HAL_GetTick>
 8004e06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e08:	e008      	b.n	8004e1c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e0a:	f7fe f82f 	bl	8002e6c <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d901      	bls.n	8004e1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e10c      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e1c:	4b6a      	ldr	r3, [pc, #424]	@ (8004fc8 <HAL_RCC_OscConfig+0x474>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d0f0      	beq.n	8004e0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d106      	bne.n	8004e3e <HAL_RCC_OscConfig+0x2ea>
 8004e30:	4b64      	ldr	r3, [pc, #400]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004e32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e34:	4a63      	ldr	r2, [pc, #396]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004e36:	f043 0301 	orr.w	r3, r3, #1
 8004e3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e3c:	e01c      	b.n	8004e78 <HAL_RCC_OscConfig+0x324>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	2b05      	cmp	r3, #5
 8004e44:	d10c      	bne.n	8004e60 <HAL_RCC_OscConfig+0x30c>
 8004e46:	4b5f      	ldr	r3, [pc, #380]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004e48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e4a:	4a5e      	ldr	r2, [pc, #376]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004e4c:	f043 0304 	orr.w	r3, r3, #4
 8004e50:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e52:	4b5c      	ldr	r3, [pc, #368]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e56:	4a5b      	ldr	r2, [pc, #364]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004e58:	f043 0301 	orr.w	r3, r3, #1
 8004e5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e5e:	e00b      	b.n	8004e78 <HAL_RCC_OscConfig+0x324>
 8004e60:	4b58      	ldr	r3, [pc, #352]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e64:	4a57      	ldr	r2, [pc, #348]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004e66:	f023 0301 	bic.w	r3, r3, #1
 8004e6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e6c:	4b55      	ldr	r3, [pc, #340]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004e6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e70:	4a54      	ldr	r2, [pc, #336]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004e72:	f023 0304 	bic.w	r3, r3, #4
 8004e76:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d015      	beq.n	8004eac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e80:	f7fd fff4 	bl	8002e6c <HAL_GetTick>
 8004e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e86:	e00a      	b.n	8004e9e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e88:	f7fd fff0 	bl	8002e6c <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e0cb      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e9e:	4b49      	ldr	r3, [pc, #292]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ea2:	f003 0302 	and.w	r3, r3, #2
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0ee      	beq.n	8004e88 <HAL_RCC_OscConfig+0x334>
 8004eaa:	e014      	b.n	8004ed6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eac:	f7fd ffde 	bl	8002e6c <HAL_GetTick>
 8004eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004eb2:	e00a      	b.n	8004eca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eb4:	f7fd ffda 	bl	8002e6c <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d901      	bls.n	8004eca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e0b5      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004eca:	4b3e      	ldr	r3, [pc, #248]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004ecc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ece:	f003 0302 	and.w	r3, r3, #2
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d1ee      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ed6:	7dfb      	ldrb	r3, [r7, #23]
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d105      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004edc:	4b39      	ldr	r3, [pc, #228]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee0:	4a38      	ldr	r2, [pc, #224]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004ee2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ee6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	699b      	ldr	r3, [r3, #24]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	f000 80a1 	beq.w	8005034 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ef2:	4b34      	ldr	r3, [pc, #208]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f003 030c 	and.w	r3, r3, #12
 8004efa:	2b08      	cmp	r3, #8
 8004efc:	d05c      	beq.n	8004fb8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d141      	bne.n	8004f8a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f06:	4b31      	ldr	r3, [pc, #196]	@ (8004fcc <HAL_RCC_OscConfig+0x478>)
 8004f08:	2200      	movs	r2, #0
 8004f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f0c:	f7fd ffae 	bl	8002e6c <HAL_GetTick>
 8004f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f12:	e008      	b.n	8004f26 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f14:	f7fd ffaa 	bl	8002e6c <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e087      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f26:	4b27      	ldr	r3, [pc, #156]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1f0      	bne.n	8004f14 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	69da      	ldr	r2, [r3, #28]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	431a      	orrs	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f40:	019b      	lsls	r3, r3, #6
 8004f42:	431a      	orrs	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f48:	085b      	lsrs	r3, r3, #1
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	041b      	lsls	r3, r3, #16
 8004f4e:	431a      	orrs	r2, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f54:	061b      	lsls	r3, r3, #24
 8004f56:	491b      	ldr	r1, [pc, #108]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8004fcc <HAL_RCC_OscConfig+0x478>)
 8004f5e:	2201      	movs	r2, #1
 8004f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f62:	f7fd ff83 	bl	8002e6c <HAL_GetTick>
 8004f66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f68:	e008      	b.n	8004f7c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f6a:	f7fd ff7f 	bl	8002e6c <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d901      	bls.n	8004f7c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e05c      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f7c:	4b11      	ldr	r3, [pc, #68]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d0f0      	beq.n	8004f6a <HAL_RCC_OscConfig+0x416>
 8004f88:	e054      	b.n	8005034 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f8a:	4b10      	ldr	r3, [pc, #64]	@ (8004fcc <HAL_RCC_OscConfig+0x478>)
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f90:	f7fd ff6c 	bl	8002e6c <HAL_GetTick>
 8004f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f96:	e008      	b.n	8004faa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f98:	f7fd ff68 	bl	8002e6c <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d901      	bls.n	8004faa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	e045      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004faa:	4b06      	ldr	r3, [pc, #24]	@ (8004fc4 <HAL_RCC_OscConfig+0x470>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d1f0      	bne.n	8004f98 <HAL_RCC_OscConfig+0x444>
 8004fb6:	e03d      	b.n	8005034 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	699b      	ldr	r3, [r3, #24]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d107      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e038      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
 8004fc4:	40023800 	.word	0x40023800
 8004fc8:	40007000 	.word	0x40007000
 8004fcc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8005040 <HAL_RCC_OscConfig+0x4ec>)
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	699b      	ldr	r3, [r3, #24]
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d028      	beq.n	8005030 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d121      	bne.n	8005030 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d11a      	bne.n	8005030 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005000:	4013      	ands	r3, r2
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005006:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005008:	4293      	cmp	r3, r2
 800500a:	d111      	bne.n	8005030 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005016:	085b      	lsrs	r3, r3, #1
 8005018:	3b01      	subs	r3, #1
 800501a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800501c:	429a      	cmp	r2, r3
 800501e:	d107      	bne.n	8005030 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800502a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800502c:	429a      	cmp	r2, r3
 800502e:	d001      	beq.n	8005034 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e000      	b.n	8005036 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3718      	adds	r7, #24
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	40023800 	.word	0x40023800

08005044 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d101      	bne.n	8005058 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e0cc      	b.n	80051f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005058:	4b68      	ldr	r3, [pc, #416]	@ (80051fc <HAL_RCC_ClockConfig+0x1b8>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 0307 	and.w	r3, r3, #7
 8005060:	683a      	ldr	r2, [r7, #0]
 8005062:	429a      	cmp	r2, r3
 8005064:	d90c      	bls.n	8005080 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005066:	4b65      	ldr	r3, [pc, #404]	@ (80051fc <HAL_RCC_ClockConfig+0x1b8>)
 8005068:	683a      	ldr	r2, [r7, #0]
 800506a:	b2d2      	uxtb	r2, r2
 800506c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800506e:	4b63      	ldr	r3, [pc, #396]	@ (80051fc <HAL_RCC_ClockConfig+0x1b8>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0307 	and.w	r3, r3, #7
 8005076:	683a      	ldr	r2, [r7, #0]
 8005078:	429a      	cmp	r2, r3
 800507a:	d001      	beq.n	8005080 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e0b8      	b.n	80051f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 0302 	and.w	r3, r3, #2
 8005088:	2b00      	cmp	r3, #0
 800508a:	d020      	beq.n	80050ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0304 	and.w	r3, r3, #4
 8005094:	2b00      	cmp	r3, #0
 8005096:	d005      	beq.n	80050a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005098:	4b59      	ldr	r3, [pc, #356]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	4a58      	ldr	r2, [pc, #352]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 800509e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80050a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0308 	and.w	r3, r3, #8
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d005      	beq.n	80050bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050b0:	4b53      	ldr	r3, [pc, #332]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	4a52      	ldr	r2, [pc, #328]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 80050b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80050ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050bc:	4b50      	ldr	r3, [pc, #320]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	494d      	ldr	r1, [pc, #308]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d044      	beq.n	8005164 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d107      	bne.n	80050f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050e2:	4b47      	ldr	r3, [pc, #284]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d119      	bne.n	8005122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e07f      	b.n	80051f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d003      	beq.n	8005102 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050fe:	2b03      	cmp	r3, #3
 8005100:	d107      	bne.n	8005112 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005102:	4b3f      	ldr	r3, [pc, #252]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d109      	bne.n	8005122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e06f      	b.n	80051f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005112:	4b3b      	ldr	r3, [pc, #236]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0302 	and.w	r3, r3, #2
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e067      	b.n	80051f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005122:	4b37      	ldr	r3, [pc, #220]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f023 0203 	bic.w	r2, r3, #3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	4934      	ldr	r1, [pc, #208]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 8005130:	4313      	orrs	r3, r2
 8005132:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005134:	f7fd fe9a 	bl	8002e6c <HAL_GetTick>
 8005138:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800513a:	e00a      	b.n	8005152 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800513c:	f7fd fe96 	bl	8002e6c <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	f241 3288 	movw	r2, #5000	@ 0x1388
 800514a:	4293      	cmp	r3, r2
 800514c:	d901      	bls.n	8005152 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e04f      	b.n	80051f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005152:	4b2b      	ldr	r3, [pc, #172]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f003 020c 	and.w	r2, r3, #12
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	429a      	cmp	r2, r3
 8005162:	d1eb      	bne.n	800513c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005164:	4b25      	ldr	r3, [pc, #148]	@ (80051fc <HAL_RCC_ClockConfig+0x1b8>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 0307 	and.w	r3, r3, #7
 800516c:	683a      	ldr	r2, [r7, #0]
 800516e:	429a      	cmp	r2, r3
 8005170:	d20c      	bcs.n	800518c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005172:	4b22      	ldr	r3, [pc, #136]	@ (80051fc <HAL_RCC_ClockConfig+0x1b8>)
 8005174:	683a      	ldr	r2, [r7, #0]
 8005176:	b2d2      	uxtb	r2, r2
 8005178:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800517a:	4b20      	ldr	r3, [pc, #128]	@ (80051fc <HAL_RCC_ClockConfig+0x1b8>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0307 	and.w	r3, r3, #7
 8005182:	683a      	ldr	r2, [r7, #0]
 8005184:	429a      	cmp	r2, r3
 8005186:	d001      	beq.n	800518c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e032      	b.n	80051f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0304 	and.w	r3, r3, #4
 8005194:	2b00      	cmp	r3, #0
 8005196:	d008      	beq.n	80051aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005198:	4b19      	ldr	r3, [pc, #100]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	4916      	ldr	r1, [pc, #88]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 80051a6:	4313      	orrs	r3, r2
 80051a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0308 	and.w	r3, r3, #8
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d009      	beq.n	80051ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051b6:	4b12      	ldr	r3, [pc, #72]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	00db      	lsls	r3, r3, #3
 80051c4:	490e      	ldr	r1, [pc, #56]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 80051c6:	4313      	orrs	r3, r2
 80051c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80051ca:	f000 f821 	bl	8005210 <HAL_RCC_GetSysClockFreq>
 80051ce:	4602      	mov	r2, r0
 80051d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005200 <HAL_RCC_ClockConfig+0x1bc>)
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	091b      	lsrs	r3, r3, #4
 80051d6:	f003 030f 	and.w	r3, r3, #15
 80051da:	490a      	ldr	r1, [pc, #40]	@ (8005204 <HAL_RCC_ClockConfig+0x1c0>)
 80051dc:	5ccb      	ldrb	r3, [r1, r3]
 80051de:	fa22 f303 	lsr.w	r3, r2, r3
 80051e2:	4a09      	ldr	r2, [pc, #36]	@ (8005208 <HAL_RCC_ClockConfig+0x1c4>)
 80051e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80051e6:	4b09      	ldr	r3, [pc, #36]	@ (800520c <HAL_RCC_ClockConfig+0x1c8>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4618      	mov	r0, r3
 80051ec:	f7fd fdfa 	bl	8002de4 <HAL_InitTick>

  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	40023c00 	.word	0x40023c00
 8005200:	40023800 	.word	0x40023800
 8005204:	0800a38c 	.word	0x0800a38c
 8005208:	20000050 	.word	0x20000050
 800520c:	20000054 	.word	0x20000054

08005210 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005210:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005214:	b094      	sub	sp, #80	@ 0x50
 8005216:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005218:	2300      	movs	r3, #0
 800521a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005220:	2300      	movs	r3, #0
 8005222:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005224:	2300      	movs	r3, #0
 8005226:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005228:	4b79      	ldr	r3, [pc, #484]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x200>)
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f003 030c 	and.w	r3, r3, #12
 8005230:	2b08      	cmp	r3, #8
 8005232:	d00d      	beq.n	8005250 <HAL_RCC_GetSysClockFreq+0x40>
 8005234:	2b08      	cmp	r3, #8
 8005236:	f200 80e1 	bhi.w	80053fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800523a:	2b00      	cmp	r3, #0
 800523c:	d002      	beq.n	8005244 <HAL_RCC_GetSysClockFreq+0x34>
 800523e:	2b04      	cmp	r3, #4
 8005240:	d003      	beq.n	800524a <HAL_RCC_GetSysClockFreq+0x3a>
 8005242:	e0db      	b.n	80053fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005244:	4b73      	ldr	r3, [pc, #460]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x204>)
 8005246:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005248:	e0db      	b.n	8005402 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800524a:	4b73      	ldr	r3, [pc, #460]	@ (8005418 <HAL_RCC_GetSysClockFreq+0x208>)
 800524c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800524e:	e0d8      	b.n	8005402 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005250:	4b6f      	ldr	r3, [pc, #444]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x200>)
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005258:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800525a:	4b6d      	ldr	r3, [pc, #436]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x200>)
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d063      	beq.n	800532e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005266:	4b6a      	ldr	r3, [pc, #424]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x200>)
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	099b      	lsrs	r3, r3, #6
 800526c:	2200      	movs	r2, #0
 800526e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005270:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005274:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005278:	633b      	str	r3, [r7, #48]	@ 0x30
 800527a:	2300      	movs	r3, #0
 800527c:	637b      	str	r3, [r7, #52]	@ 0x34
 800527e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005282:	4622      	mov	r2, r4
 8005284:	462b      	mov	r3, r5
 8005286:	f04f 0000 	mov.w	r0, #0
 800528a:	f04f 0100 	mov.w	r1, #0
 800528e:	0159      	lsls	r1, r3, #5
 8005290:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005294:	0150      	lsls	r0, r2, #5
 8005296:	4602      	mov	r2, r0
 8005298:	460b      	mov	r3, r1
 800529a:	4621      	mov	r1, r4
 800529c:	1a51      	subs	r1, r2, r1
 800529e:	6139      	str	r1, [r7, #16]
 80052a0:	4629      	mov	r1, r5
 80052a2:	eb63 0301 	sbc.w	r3, r3, r1
 80052a6:	617b      	str	r3, [r7, #20]
 80052a8:	f04f 0200 	mov.w	r2, #0
 80052ac:	f04f 0300 	mov.w	r3, #0
 80052b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052b4:	4659      	mov	r1, fp
 80052b6:	018b      	lsls	r3, r1, #6
 80052b8:	4651      	mov	r1, sl
 80052ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052be:	4651      	mov	r1, sl
 80052c0:	018a      	lsls	r2, r1, #6
 80052c2:	4651      	mov	r1, sl
 80052c4:	ebb2 0801 	subs.w	r8, r2, r1
 80052c8:	4659      	mov	r1, fp
 80052ca:	eb63 0901 	sbc.w	r9, r3, r1
 80052ce:	f04f 0200 	mov.w	r2, #0
 80052d2:	f04f 0300 	mov.w	r3, #0
 80052d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80052da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80052de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80052e2:	4690      	mov	r8, r2
 80052e4:	4699      	mov	r9, r3
 80052e6:	4623      	mov	r3, r4
 80052e8:	eb18 0303 	adds.w	r3, r8, r3
 80052ec:	60bb      	str	r3, [r7, #8]
 80052ee:	462b      	mov	r3, r5
 80052f0:	eb49 0303 	adc.w	r3, r9, r3
 80052f4:	60fb      	str	r3, [r7, #12]
 80052f6:	f04f 0200 	mov.w	r2, #0
 80052fa:	f04f 0300 	mov.w	r3, #0
 80052fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005302:	4629      	mov	r1, r5
 8005304:	024b      	lsls	r3, r1, #9
 8005306:	4621      	mov	r1, r4
 8005308:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800530c:	4621      	mov	r1, r4
 800530e:	024a      	lsls	r2, r1, #9
 8005310:	4610      	mov	r0, r2
 8005312:	4619      	mov	r1, r3
 8005314:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005316:	2200      	movs	r2, #0
 8005318:	62bb      	str	r3, [r7, #40]	@ 0x28
 800531a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800531c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005320:	f7fb fc7c 	bl	8000c1c <__aeabi_uldivmod>
 8005324:	4602      	mov	r2, r0
 8005326:	460b      	mov	r3, r1
 8005328:	4613      	mov	r3, r2
 800532a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800532c:	e058      	b.n	80053e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800532e:	4b38      	ldr	r3, [pc, #224]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x200>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	099b      	lsrs	r3, r3, #6
 8005334:	2200      	movs	r2, #0
 8005336:	4618      	mov	r0, r3
 8005338:	4611      	mov	r1, r2
 800533a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800533e:	623b      	str	r3, [r7, #32]
 8005340:	2300      	movs	r3, #0
 8005342:	627b      	str	r3, [r7, #36]	@ 0x24
 8005344:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005348:	4642      	mov	r2, r8
 800534a:	464b      	mov	r3, r9
 800534c:	f04f 0000 	mov.w	r0, #0
 8005350:	f04f 0100 	mov.w	r1, #0
 8005354:	0159      	lsls	r1, r3, #5
 8005356:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800535a:	0150      	lsls	r0, r2, #5
 800535c:	4602      	mov	r2, r0
 800535e:	460b      	mov	r3, r1
 8005360:	4641      	mov	r1, r8
 8005362:	ebb2 0a01 	subs.w	sl, r2, r1
 8005366:	4649      	mov	r1, r9
 8005368:	eb63 0b01 	sbc.w	fp, r3, r1
 800536c:	f04f 0200 	mov.w	r2, #0
 8005370:	f04f 0300 	mov.w	r3, #0
 8005374:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005378:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800537c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005380:	ebb2 040a 	subs.w	r4, r2, sl
 8005384:	eb63 050b 	sbc.w	r5, r3, fp
 8005388:	f04f 0200 	mov.w	r2, #0
 800538c:	f04f 0300 	mov.w	r3, #0
 8005390:	00eb      	lsls	r3, r5, #3
 8005392:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005396:	00e2      	lsls	r2, r4, #3
 8005398:	4614      	mov	r4, r2
 800539a:	461d      	mov	r5, r3
 800539c:	4643      	mov	r3, r8
 800539e:	18e3      	adds	r3, r4, r3
 80053a0:	603b      	str	r3, [r7, #0]
 80053a2:	464b      	mov	r3, r9
 80053a4:	eb45 0303 	adc.w	r3, r5, r3
 80053a8:	607b      	str	r3, [r7, #4]
 80053aa:	f04f 0200 	mov.w	r2, #0
 80053ae:	f04f 0300 	mov.w	r3, #0
 80053b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053b6:	4629      	mov	r1, r5
 80053b8:	028b      	lsls	r3, r1, #10
 80053ba:	4621      	mov	r1, r4
 80053bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053c0:	4621      	mov	r1, r4
 80053c2:	028a      	lsls	r2, r1, #10
 80053c4:	4610      	mov	r0, r2
 80053c6:	4619      	mov	r1, r3
 80053c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053ca:	2200      	movs	r2, #0
 80053cc:	61bb      	str	r3, [r7, #24]
 80053ce:	61fa      	str	r2, [r7, #28]
 80053d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053d4:	f7fb fc22 	bl	8000c1c <__aeabi_uldivmod>
 80053d8:	4602      	mov	r2, r0
 80053da:	460b      	mov	r3, r1
 80053dc:	4613      	mov	r3, r2
 80053de:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80053e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x200>)
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	0c1b      	lsrs	r3, r3, #16
 80053e6:	f003 0303 	and.w	r3, r3, #3
 80053ea:	3301      	adds	r3, #1
 80053ec:	005b      	lsls	r3, r3, #1
 80053ee:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80053f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053fa:	e002      	b.n	8005402 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053fc:	4b05      	ldr	r3, [pc, #20]	@ (8005414 <HAL_RCC_GetSysClockFreq+0x204>)
 80053fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005400:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005402:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005404:	4618      	mov	r0, r3
 8005406:	3750      	adds	r7, #80	@ 0x50
 8005408:	46bd      	mov	sp, r7
 800540a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800540e:	bf00      	nop
 8005410:	40023800 	.word	0x40023800
 8005414:	00f42400 	.word	0x00f42400
 8005418:	007a1200 	.word	0x007a1200

0800541c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800541c:	b480      	push	{r7}
 800541e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005420:	4b03      	ldr	r3, [pc, #12]	@ (8005430 <HAL_RCC_GetHCLKFreq+0x14>)
 8005422:	681b      	ldr	r3, [r3, #0]
}
 8005424:	4618      	mov	r0, r3
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	20000050 	.word	0x20000050

08005434 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005438:	f7ff fff0 	bl	800541c <HAL_RCC_GetHCLKFreq>
 800543c:	4602      	mov	r2, r0
 800543e:	4b05      	ldr	r3, [pc, #20]	@ (8005454 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	0a9b      	lsrs	r3, r3, #10
 8005444:	f003 0307 	and.w	r3, r3, #7
 8005448:	4903      	ldr	r1, [pc, #12]	@ (8005458 <HAL_RCC_GetPCLK1Freq+0x24>)
 800544a:	5ccb      	ldrb	r3, [r1, r3]
 800544c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005450:	4618      	mov	r0, r3
 8005452:	bd80      	pop	{r7, pc}
 8005454:	40023800 	.word	0x40023800
 8005458:	0800a39c 	.word	0x0800a39c

0800545c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005460:	f7ff ffdc 	bl	800541c <HAL_RCC_GetHCLKFreq>
 8005464:	4602      	mov	r2, r0
 8005466:	4b05      	ldr	r3, [pc, #20]	@ (800547c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	0b5b      	lsrs	r3, r3, #13
 800546c:	f003 0307 	and.w	r3, r3, #7
 8005470:	4903      	ldr	r1, [pc, #12]	@ (8005480 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005472:	5ccb      	ldrb	r3, [r1, r3]
 8005474:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005478:	4618      	mov	r0, r3
 800547a:	bd80      	pop	{r7, pc}
 800547c:	40023800 	.word	0x40023800
 8005480:	0800a39c 	.word	0x0800a39c

08005484 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b082      	sub	sp, #8
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e041      	b.n	800551a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d106      	bne.n	80054b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f7fd f982 	bl	80027b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2202      	movs	r2, #2
 80054b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	3304      	adds	r3, #4
 80054c0:	4619      	mov	r1, r3
 80054c2:	4610      	mov	r0, r2
 80054c4:	f000 fd70 	bl	8005fa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3708      	adds	r7, #8
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
	...

08005524 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2b01      	cmp	r3, #1
 8005536:	d001      	beq.n	800553c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e044      	b.n	80055c6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68da      	ldr	r2, [r3, #12]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f042 0201 	orr.w	r2, r2, #1
 8005552:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a1e      	ldr	r2, [pc, #120]	@ (80055d4 <HAL_TIM_Base_Start_IT+0xb0>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d018      	beq.n	8005590 <HAL_TIM_Base_Start_IT+0x6c>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005566:	d013      	beq.n	8005590 <HAL_TIM_Base_Start_IT+0x6c>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a1a      	ldr	r2, [pc, #104]	@ (80055d8 <HAL_TIM_Base_Start_IT+0xb4>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d00e      	beq.n	8005590 <HAL_TIM_Base_Start_IT+0x6c>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a19      	ldr	r2, [pc, #100]	@ (80055dc <HAL_TIM_Base_Start_IT+0xb8>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d009      	beq.n	8005590 <HAL_TIM_Base_Start_IT+0x6c>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a17      	ldr	r2, [pc, #92]	@ (80055e0 <HAL_TIM_Base_Start_IT+0xbc>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d004      	beq.n	8005590 <HAL_TIM_Base_Start_IT+0x6c>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a16      	ldr	r2, [pc, #88]	@ (80055e4 <HAL_TIM_Base_Start_IT+0xc0>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d111      	bne.n	80055b4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f003 0307 	and.w	r3, r3, #7
 800559a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2b06      	cmp	r3, #6
 80055a0:	d010      	beq.n	80055c4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f042 0201 	orr.w	r2, r2, #1
 80055b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055b2:	e007      	b.n	80055c4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f042 0201 	orr.w	r2, r2, #1
 80055c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3714      	adds	r7, #20
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	40010000 	.word	0x40010000
 80055d8:	40000400 	.word	0x40000400
 80055dc:	40000800 	.word	0x40000800
 80055e0:	40000c00 	.word	0x40000c00
 80055e4:	40014000 	.word	0x40014000

080055e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d101      	bne.n	80055fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e041      	b.n	800567e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b00      	cmp	r3, #0
 8005604:	d106      	bne.n	8005614 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 f839 	bl	8005686 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2202      	movs	r2, #2
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	3304      	adds	r3, #4
 8005624:	4619      	mov	r1, r3
 8005626:	4610      	mov	r0, r2
 8005628:	f000 fcbe 	bl	8005fa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3708      	adds	r7, #8
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}

08005686 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005686:	b480      	push	{r7}
 8005688:	b083      	sub	sp, #12
 800568a:	af00      	add	r7, sp, #0
 800568c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800568e:	bf00      	nop
 8005690:	370c      	adds	r7, #12
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
	...

0800569c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d109      	bne.n	80056c0 <HAL_TIM_PWM_Start+0x24>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	bf14      	ite	ne
 80056b8:	2301      	movne	r3, #1
 80056ba:	2300      	moveq	r3, #0
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	e022      	b.n	8005706 <HAL_TIM_PWM_Start+0x6a>
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	2b04      	cmp	r3, #4
 80056c4:	d109      	bne.n	80056da <HAL_TIM_PWM_Start+0x3e>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	bf14      	ite	ne
 80056d2:	2301      	movne	r3, #1
 80056d4:	2300      	moveq	r3, #0
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	e015      	b.n	8005706 <HAL_TIM_PWM_Start+0x6a>
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d109      	bne.n	80056f4 <HAL_TIM_PWM_Start+0x58>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	bf14      	ite	ne
 80056ec:	2301      	movne	r3, #1
 80056ee:	2300      	moveq	r3, #0
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	e008      	b.n	8005706 <HAL_TIM_PWM_Start+0x6a>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	bf14      	ite	ne
 8005700:	2301      	movne	r3, #1
 8005702:	2300      	moveq	r3, #0
 8005704:	b2db      	uxtb	r3, r3
 8005706:	2b00      	cmp	r3, #0
 8005708:	d001      	beq.n	800570e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e068      	b.n	80057e0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d104      	bne.n	800571e <HAL_TIM_PWM_Start+0x82>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2202      	movs	r2, #2
 8005718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800571c:	e013      	b.n	8005746 <HAL_TIM_PWM_Start+0xaa>
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	2b04      	cmp	r3, #4
 8005722:	d104      	bne.n	800572e <HAL_TIM_PWM_Start+0x92>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2202      	movs	r2, #2
 8005728:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800572c:	e00b      	b.n	8005746 <HAL_TIM_PWM_Start+0xaa>
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	2b08      	cmp	r3, #8
 8005732:	d104      	bne.n	800573e <HAL_TIM_PWM_Start+0xa2>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2202      	movs	r2, #2
 8005738:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800573c:	e003      	b.n	8005746 <HAL_TIM_PWM_Start+0xaa>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2202      	movs	r2, #2
 8005742:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2201      	movs	r2, #1
 800574c:	6839      	ldr	r1, [r7, #0]
 800574e:	4618      	mov	r0, r3
 8005750:	f000 fed6 	bl	8006500 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a23      	ldr	r2, [pc, #140]	@ (80057e8 <HAL_TIM_PWM_Start+0x14c>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d107      	bne.n	800576e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800576c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a1d      	ldr	r2, [pc, #116]	@ (80057e8 <HAL_TIM_PWM_Start+0x14c>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d018      	beq.n	80057aa <HAL_TIM_PWM_Start+0x10e>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005780:	d013      	beq.n	80057aa <HAL_TIM_PWM_Start+0x10e>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a19      	ldr	r2, [pc, #100]	@ (80057ec <HAL_TIM_PWM_Start+0x150>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d00e      	beq.n	80057aa <HAL_TIM_PWM_Start+0x10e>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a17      	ldr	r2, [pc, #92]	@ (80057f0 <HAL_TIM_PWM_Start+0x154>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d009      	beq.n	80057aa <HAL_TIM_PWM_Start+0x10e>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a16      	ldr	r2, [pc, #88]	@ (80057f4 <HAL_TIM_PWM_Start+0x158>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d004      	beq.n	80057aa <HAL_TIM_PWM_Start+0x10e>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a14      	ldr	r2, [pc, #80]	@ (80057f8 <HAL_TIM_PWM_Start+0x15c>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d111      	bne.n	80057ce <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f003 0307 	and.w	r3, r3, #7
 80057b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2b06      	cmp	r3, #6
 80057ba:	d010      	beq.n	80057de <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f042 0201 	orr.w	r2, r2, #1
 80057ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057cc:	e007      	b.n	80057de <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f042 0201 	orr.w	r2, r2, #1
 80057dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	40010000 	.word	0x40010000
 80057ec:	40000400 	.word	0x40000400
 80057f0:	40000800 	.word	0x40000800
 80057f4:	40000c00 	.word	0x40000c00
 80057f8:	40014000 	.word	0x40014000

080057fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b086      	sub	sp, #24
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d101      	bne.n	8005810 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e097      	b.n	8005940 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005816:	b2db      	uxtb	r3, r3
 8005818:	2b00      	cmp	r3, #0
 800581a:	d106      	bne.n	800582a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f7fc fed7 	bl	80025d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2202      	movs	r2, #2
 800582e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	6812      	ldr	r2, [r2, #0]
 800583c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005840:	f023 0307 	bic.w	r3, r3, #7
 8005844:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	3304      	adds	r3, #4
 800584e:	4619      	mov	r1, r3
 8005850:	4610      	mov	r0, r2
 8005852:	f000 fba9 	bl	8005fa8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	6a1b      	ldr	r3, [r3, #32]
 800586c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	697a      	ldr	r2, [r7, #20]
 8005874:	4313      	orrs	r3, r2
 8005876:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800587e:	f023 0303 	bic.w	r3, r3, #3
 8005882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	689a      	ldr	r2, [r3, #8]
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	021b      	lsls	r3, r3, #8
 800588e:	4313      	orrs	r3, r2
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	4313      	orrs	r3, r2
 8005894:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800589c:	f023 030c 	bic.w	r3, r3, #12
 80058a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80058a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	68da      	ldr	r2, [r3, #12]
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	69db      	ldr	r3, [r3, #28]
 80058b6:	021b      	lsls	r3, r3, #8
 80058b8:	4313      	orrs	r3, r2
 80058ba:	693a      	ldr	r2, [r7, #16]
 80058bc:	4313      	orrs	r3, r2
 80058be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	011a      	lsls	r2, r3, #4
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	6a1b      	ldr	r3, [r3, #32]
 80058ca:	031b      	lsls	r3, r3, #12
 80058cc:	4313      	orrs	r3, r2
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80058da:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80058e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	685a      	ldr	r2, [r3, #4]
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	695b      	ldr	r3, [r3, #20]
 80058ec:	011b      	lsls	r3, r3, #4
 80058ee:	4313      	orrs	r3, r2
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2201      	movs	r2, #1
 800593a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800593e:	2300      	movs	r3, #0
}
 8005940:	4618      	mov	r0, r3
 8005942:	3718      	adds	r7, #24
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b084      	sub	sp, #16
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005958:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005960:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005968:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005970:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d110      	bne.n	800599a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005978:	7bfb      	ldrb	r3, [r7, #15]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d102      	bne.n	8005984 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800597e:	7b7b      	ldrb	r3, [r7, #13]
 8005980:	2b01      	cmp	r3, #1
 8005982:	d001      	beq.n	8005988 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e069      	b.n	8005a5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2202      	movs	r2, #2
 8005994:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005998:	e031      	b.n	80059fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	2b04      	cmp	r3, #4
 800599e:	d110      	bne.n	80059c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80059a0:	7bbb      	ldrb	r3, [r7, #14]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d102      	bne.n	80059ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80059a6:	7b3b      	ldrb	r3, [r7, #12]
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d001      	beq.n	80059b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e055      	b.n	8005a5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2202      	movs	r2, #2
 80059bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059c0:	e01d      	b.n	80059fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059c2:	7bfb      	ldrb	r3, [r7, #15]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d108      	bne.n	80059da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80059c8:	7bbb      	ldrb	r3, [r7, #14]
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d105      	bne.n	80059da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059ce:	7b7b      	ldrb	r3, [r7, #13]
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d102      	bne.n	80059da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80059d4:	7b3b      	ldrb	r3, [r7, #12]
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d001      	beq.n	80059de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e03e      	b.n	8005a5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2202      	movs	r2, #2
 80059e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2202      	movs	r2, #2
 80059ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2202      	movs	r2, #2
 80059f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2202      	movs	r2, #2
 80059fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d003      	beq.n	8005a0c <HAL_TIM_Encoder_Start+0xc4>
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	2b04      	cmp	r3, #4
 8005a08:	d008      	beq.n	8005a1c <HAL_TIM_Encoder_Start+0xd4>
 8005a0a:	e00f      	b.n	8005a2c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2201      	movs	r2, #1
 8005a12:	2100      	movs	r1, #0
 8005a14:	4618      	mov	r0, r3
 8005a16:	f000 fd73 	bl	8006500 <TIM_CCxChannelCmd>
      break;
 8005a1a:	e016      	b.n	8005a4a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2201      	movs	r2, #1
 8005a22:	2104      	movs	r1, #4
 8005a24:	4618      	mov	r0, r3
 8005a26:	f000 fd6b 	bl	8006500 <TIM_CCxChannelCmd>
      break;
 8005a2a:	e00e      	b.n	8005a4a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2201      	movs	r2, #1
 8005a32:	2100      	movs	r1, #0
 8005a34:	4618      	mov	r0, r3
 8005a36:	f000 fd63 	bl	8006500 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	2104      	movs	r1, #4
 8005a42:	4618      	mov	r0, r3
 8005a44:	f000 fd5c 	bl	8006500 <TIM_CCxChannelCmd>
      break;
 8005a48:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f042 0201 	orr.w	r2, r2, #1
 8005a58:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005a5a:	2300      	movs	r3, #0
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3710      	adds	r7, #16
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}

08005a64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	f003 0302 	and.w	r3, r3, #2
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d020      	beq.n	8005ac8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f003 0302 	and.w	r3, r3, #2
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d01b      	beq.n	8005ac8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f06f 0202 	mvn.w	r2, #2
 8005a98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	699b      	ldr	r3, [r3, #24]
 8005aa6:	f003 0303 	and.w	r3, r3, #3
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d003      	beq.n	8005ab6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 fa5b 	bl	8005f6a <HAL_TIM_IC_CaptureCallback>
 8005ab4:	e005      	b.n	8005ac2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 fa4d 	bl	8005f56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 fa5e 	bl	8005f7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	f003 0304 	and.w	r3, r3, #4
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d020      	beq.n	8005b14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f003 0304 	and.w	r3, r3, #4
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d01b      	beq.n	8005b14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f06f 0204 	mvn.w	r2, #4
 8005ae4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2202      	movs	r2, #2
 8005aea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	699b      	ldr	r3, [r3, #24]
 8005af2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d003      	beq.n	8005b02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f000 fa35 	bl	8005f6a <HAL_TIM_IC_CaptureCallback>
 8005b00:	e005      	b.n	8005b0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 fa27 	bl	8005f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f000 fa38 	bl	8005f7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	f003 0308 	and.w	r3, r3, #8
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d020      	beq.n	8005b60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f003 0308 	and.w	r3, r3, #8
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d01b      	beq.n	8005b60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f06f 0208 	mvn.w	r2, #8
 8005b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2204      	movs	r2, #4
 8005b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	69db      	ldr	r3, [r3, #28]
 8005b3e:	f003 0303 	and.w	r3, r3, #3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d003      	beq.n	8005b4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 fa0f 	bl	8005f6a <HAL_TIM_IC_CaptureCallback>
 8005b4c:	e005      	b.n	8005b5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 fa01 	bl	8005f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 fa12 	bl	8005f7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	f003 0310 	and.w	r3, r3, #16
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d020      	beq.n	8005bac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f003 0310 	and.w	r3, r3, #16
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d01b      	beq.n	8005bac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f06f 0210 	mvn.w	r2, #16
 8005b7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2208      	movs	r2, #8
 8005b82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	69db      	ldr	r3, [r3, #28]
 8005b8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 f9e9 	bl	8005f6a <HAL_TIM_IC_CaptureCallback>
 8005b98:	e005      	b.n	8005ba6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f9db 	bl	8005f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 f9ec 	bl	8005f7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f003 0301 	and.w	r3, r3, #1
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00c      	beq.n	8005bd0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f003 0301 	and.w	r3, r3, #1
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d007      	beq.n	8005bd0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f06f 0201 	mvn.w	r2, #1
 8005bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f7fb f9f2 	bl	8000fb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00c      	beq.n	8005bf4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d007      	beq.n	8005bf4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005bec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 fd24 	bl	800663c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00c      	beq.n	8005c18 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d007      	beq.n	8005c18 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005c10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 f9bd 	bl	8005f92 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	f003 0320 	and.w	r3, r3, #32
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00c      	beq.n	8005c3c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f003 0320 	and.w	r3, r3, #32
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d007      	beq.n	8005c3c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f06f 0220 	mvn.w	r2, #32
 8005c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f000 fcf6 	bl	8006628 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c3c:	bf00      	nop
 8005c3e:	3710      	adds	r7, #16
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}

08005c44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b086      	sub	sp, #24
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c50:	2300      	movs	r3, #0
 8005c52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d101      	bne.n	8005c62 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c5e:	2302      	movs	r3, #2
 8005c60:	e0ae      	b.n	8005dc0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2b0c      	cmp	r3, #12
 8005c6e:	f200 809f 	bhi.w	8005db0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005c72:	a201      	add	r2, pc, #4	@ (adr r2, 8005c78 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c78:	08005cad 	.word	0x08005cad
 8005c7c:	08005db1 	.word	0x08005db1
 8005c80:	08005db1 	.word	0x08005db1
 8005c84:	08005db1 	.word	0x08005db1
 8005c88:	08005ced 	.word	0x08005ced
 8005c8c:	08005db1 	.word	0x08005db1
 8005c90:	08005db1 	.word	0x08005db1
 8005c94:	08005db1 	.word	0x08005db1
 8005c98:	08005d2f 	.word	0x08005d2f
 8005c9c:	08005db1 	.word	0x08005db1
 8005ca0:	08005db1 	.word	0x08005db1
 8005ca4:	08005db1 	.word	0x08005db1
 8005ca8:	08005d6f 	.word	0x08005d6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68b9      	ldr	r1, [r7, #8]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 f9fe 	bl	80060b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	699a      	ldr	r2, [r3, #24]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f042 0208 	orr.w	r2, r2, #8
 8005cc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	699a      	ldr	r2, [r3, #24]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f022 0204 	bic.w	r2, r2, #4
 8005cd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6999      	ldr	r1, [r3, #24]
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	691a      	ldr	r2, [r3, #16]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	619a      	str	r2, [r3, #24]
      break;
 8005cea:	e064      	b.n	8005db6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68b9      	ldr	r1, [r7, #8]
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f000 fa44 	bl	8006180 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	699a      	ldr	r2, [r3, #24]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	699a      	ldr	r2, [r3, #24]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	6999      	ldr	r1, [r3, #24]
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	021a      	lsls	r2, r3, #8
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	430a      	orrs	r2, r1
 8005d2a:	619a      	str	r2, [r3, #24]
      break;
 8005d2c:	e043      	b.n	8005db6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68b9      	ldr	r1, [r7, #8]
 8005d34:	4618      	mov	r0, r3
 8005d36:	f000 fa8f 	bl	8006258 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	69da      	ldr	r2, [r3, #28]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f042 0208 	orr.w	r2, r2, #8
 8005d48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	69da      	ldr	r2, [r3, #28]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f022 0204 	bic.w	r2, r2, #4
 8005d58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	69d9      	ldr	r1, [r3, #28]
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	691a      	ldr	r2, [r3, #16]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	430a      	orrs	r2, r1
 8005d6a:	61da      	str	r2, [r3, #28]
      break;
 8005d6c:	e023      	b.n	8005db6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68b9      	ldr	r1, [r7, #8]
 8005d74:	4618      	mov	r0, r3
 8005d76:	f000 fad9 	bl	800632c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	69da      	ldr	r2, [r3, #28]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	69da      	ldr	r2, [r3, #28]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	69d9      	ldr	r1, [r3, #28]
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	021a      	lsls	r2, r3, #8
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	430a      	orrs	r2, r1
 8005dac:	61da      	str	r2, [r3, #28]
      break;
 8005dae:	e002      	b.n	8005db6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	75fb      	strb	r3, [r7, #23]
      break;
 8005db4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2200      	movs	r2, #0
 8005dba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005dbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3718      	adds	r7, #24
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d101      	bne.n	8005de4 <HAL_TIM_ConfigClockSource+0x1c>
 8005de0:	2302      	movs	r3, #2
 8005de2:	e0b4      	b.n	8005f4e <HAL_TIM_ConfigClockSource+0x186>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2202      	movs	r2, #2
 8005df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005e02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68ba      	ldr	r2, [r7, #8]
 8005e12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e1c:	d03e      	beq.n	8005e9c <HAL_TIM_ConfigClockSource+0xd4>
 8005e1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e22:	f200 8087 	bhi.w	8005f34 <HAL_TIM_ConfigClockSource+0x16c>
 8005e26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e2a:	f000 8086 	beq.w	8005f3a <HAL_TIM_ConfigClockSource+0x172>
 8005e2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e32:	d87f      	bhi.n	8005f34 <HAL_TIM_ConfigClockSource+0x16c>
 8005e34:	2b70      	cmp	r3, #112	@ 0x70
 8005e36:	d01a      	beq.n	8005e6e <HAL_TIM_ConfigClockSource+0xa6>
 8005e38:	2b70      	cmp	r3, #112	@ 0x70
 8005e3a:	d87b      	bhi.n	8005f34 <HAL_TIM_ConfigClockSource+0x16c>
 8005e3c:	2b60      	cmp	r3, #96	@ 0x60
 8005e3e:	d050      	beq.n	8005ee2 <HAL_TIM_ConfigClockSource+0x11a>
 8005e40:	2b60      	cmp	r3, #96	@ 0x60
 8005e42:	d877      	bhi.n	8005f34 <HAL_TIM_ConfigClockSource+0x16c>
 8005e44:	2b50      	cmp	r3, #80	@ 0x50
 8005e46:	d03c      	beq.n	8005ec2 <HAL_TIM_ConfigClockSource+0xfa>
 8005e48:	2b50      	cmp	r3, #80	@ 0x50
 8005e4a:	d873      	bhi.n	8005f34 <HAL_TIM_ConfigClockSource+0x16c>
 8005e4c:	2b40      	cmp	r3, #64	@ 0x40
 8005e4e:	d058      	beq.n	8005f02 <HAL_TIM_ConfigClockSource+0x13a>
 8005e50:	2b40      	cmp	r3, #64	@ 0x40
 8005e52:	d86f      	bhi.n	8005f34 <HAL_TIM_ConfigClockSource+0x16c>
 8005e54:	2b30      	cmp	r3, #48	@ 0x30
 8005e56:	d064      	beq.n	8005f22 <HAL_TIM_ConfigClockSource+0x15a>
 8005e58:	2b30      	cmp	r3, #48	@ 0x30
 8005e5a:	d86b      	bhi.n	8005f34 <HAL_TIM_ConfigClockSource+0x16c>
 8005e5c:	2b20      	cmp	r3, #32
 8005e5e:	d060      	beq.n	8005f22 <HAL_TIM_ConfigClockSource+0x15a>
 8005e60:	2b20      	cmp	r3, #32
 8005e62:	d867      	bhi.n	8005f34 <HAL_TIM_ConfigClockSource+0x16c>
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d05c      	beq.n	8005f22 <HAL_TIM_ConfigClockSource+0x15a>
 8005e68:	2b10      	cmp	r3, #16
 8005e6a:	d05a      	beq.n	8005f22 <HAL_TIM_ConfigClockSource+0x15a>
 8005e6c:	e062      	b.n	8005f34 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e7e:	f000 fb1f 	bl	80064c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68ba      	ldr	r2, [r7, #8]
 8005e98:	609a      	str	r2, [r3, #8]
      break;
 8005e9a:	e04f      	b.n	8005f3c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005eac:	f000 fb08 	bl	80064c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	689a      	ldr	r2, [r3, #8]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ebe:	609a      	str	r2, [r3, #8]
      break;
 8005ec0:	e03c      	b.n	8005f3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ece:	461a      	mov	r2, r3
 8005ed0:	f000 fa7c 	bl	80063cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2150      	movs	r1, #80	@ 0x50
 8005eda:	4618      	mov	r0, r3
 8005edc:	f000 fad5 	bl	800648a <TIM_ITRx_SetConfig>
      break;
 8005ee0:	e02c      	b.n	8005f3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005eee:	461a      	mov	r2, r3
 8005ef0:	f000 fa9b 	bl	800642a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2160      	movs	r1, #96	@ 0x60
 8005efa:	4618      	mov	r0, r3
 8005efc:	f000 fac5 	bl	800648a <TIM_ITRx_SetConfig>
      break;
 8005f00:	e01c      	b.n	8005f3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f0e:	461a      	mov	r2, r3
 8005f10:	f000 fa5c 	bl	80063cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	2140      	movs	r1, #64	@ 0x40
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f000 fab5 	bl	800648a <TIM_ITRx_SetConfig>
      break;
 8005f20:	e00c      	b.n	8005f3c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	4610      	mov	r0, r2
 8005f2e:	f000 faac 	bl	800648a <TIM_ITRx_SetConfig>
      break;
 8005f32:	e003      	b.n	8005f3c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	73fb      	strb	r3, [r7, #15]
      break;
 8005f38:	e000      	b.n	8005f3c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005f3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3710      	adds	r7, #16
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f56:	b480      	push	{r7}
 8005f58:	b083      	sub	sp, #12
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f5e:	bf00      	nop
 8005f60:	370c      	adds	r7, #12
 8005f62:	46bd      	mov	sp, r7
 8005f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f68:	4770      	bx	lr

08005f6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f6a:	b480      	push	{r7}
 8005f6c:	b083      	sub	sp, #12
 8005f6e:	af00      	add	r7, sp, #0
 8005f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f72:	bf00      	nop
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr

08005f7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f7e:	b480      	push	{r7}
 8005f80:	b083      	sub	sp, #12
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f86:	bf00      	nop
 8005f88:	370c      	adds	r7, #12
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr

08005f92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f92:	b480      	push	{r7}
 8005f94:	b083      	sub	sp, #12
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f9a:	bf00      	nop
 8005f9c:	370c      	adds	r7, #12
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr
	...

08005fa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b085      	sub	sp, #20
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a37      	ldr	r2, [pc, #220]	@ (8006098 <TIM_Base_SetConfig+0xf0>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d00f      	beq.n	8005fe0 <TIM_Base_SetConfig+0x38>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fc6:	d00b      	beq.n	8005fe0 <TIM_Base_SetConfig+0x38>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	4a34      	ldr	r2, [pc, #208]	@ (800609c <TIM_Base_SetConfig+0xf4>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d007      	beq.n	8005fe0 <TIM_Base_SetConfig+0x38>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a33      	ldr	r2, [pc, #204]	@ (80060a0 <TIM_Base_SetConfig+0xf8>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d003      	beq.n	8005fe0 <TIM_Base_SetConfig+0x38>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a32      	ldr	r2, [pc, #200]	@ (80060a4 <TIM_Base_SetConfig+0xfc>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d108      	bne.n	8005ff2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fe6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	68fa      	ldr	r2, [r7, #12]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a28      	ldr	r2, [pc, #160]	@ (8006098 <TIM_Base_SetConfig+0xf0>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d01b      	beq.n	8006032 <TIM_Base_SetConfig+0x8a>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006000:	d017      	beq.n	8006032 <TIM_Base_SetConfig+0x8a>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a25      	ldr	r2, [pc, #148]	@ (800609c <TIM_Base_SetConfig+0xf4>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d013      	beq.n	8006032 <TIM_Base_SetConfig+0x8a>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a24      	ldr	r2, [pc, #144]	@ (80060a0 <TIM_Base_SetConfig+0xf8>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d00f      	beq.n	8006032 <TIM_Base_SetConfig+0x8a>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a23      	ldr	r2, [pc, #140]	@ (80060a4 <TIM_Base_SetConfig+0xfc>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d00b      	beq.n	8006032 <TIM_Base_SetConfig+0x8a>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a22      	ldr	r2, [pc, #136]	@ (80060a8 <TIM_Base_SetConfig+0x100>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d007      	beq.n	8006032 <TIM_Base_SetConfig+0x8a>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a21      	ldr	r2, [pc, #132]	@ (80060ac <TIM_Base_SetConfig+0x104>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d003      	beq.n	8006032 <TIM_Base_SetConfig+0x8a>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a20      	ldr	r2, [pc, #128]	@ (80060b0 <TIM_Base_SetConfig+0x108>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d108      	bne.n	8006044 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006038:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	4313      	orrs	r3, r2
 8006042:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	4313      	orrs	r3, r2
 8006050:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	689a      	ldr	r2, [r3, #8]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a0c      	ldr	r2, [pc, #48]	@ (8006098 <TIM_Base_SetConfig+0xf0>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d103      	bne.n	8006072 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	691a      	ldr	r2, [r3, #16]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f043 0204 	orr.w	r2, r3, #4
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2201      	movs	r2, #1
 8006082:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	601a      	str	r2, [r3, #0]
}
 800608a:	bf00      	nop
 800608c:	3714      	adds	r7, #20
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop
 8006098:	40010000 	.word	0x40010000
 800609c:	40000400 	.word	0x40000400
 80060a0:	40000800 	.word	0x40000800
 80060a4:	40000c00 	.word	0x40000c00
 80060a8:	40014000 	.word	0x40014000
 80060ac:	40014400 	.word	0x40014400
 80060b0:	40014800 	.word	0x40014800

080060b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b087      	sub	sp, #28
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
 80060bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6a1b      	ldr	r3, [r3, #32]
 80060c8:	f023 0201 	bic.w	r2, r3, #1
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	699b      	ldr	r3, [r3, #24]
 80060da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f023 0303 	bic.w	r3, r3, #3
 80060ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	f023 0302 	bic.w	r3, r3, #2
 80060fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	697a      	ldr	r2, [r7, #20]
 8006104:	4313      	orrs	r3, r2
 8006106:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	4a1c      	ldr	r2, [pc, #112]	@ (800617c <TIM_OC1_SetConfig+0xc8>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d10c      	bne.n	800612a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	f023 0308 	bic.w	r3, r3, #8
 8006116:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	4313      	orrs	r3, r2
 8006120:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f023 0304 	bic.w	r3, r3, #4
 8006128:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a13      	ldr	r2, [pc, #76]	@ (800617c <TIM_OC1_SetConfig+0xc8>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d111      	bne.n	8006156 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006138:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006140:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	695b      	ldr	r3, [r3, #20]
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	4313      	orrs	r3, r2
 800614a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	693a      	ldr	r2, [r7, #16]
 8006152:	4313      	orrs	r3, r2
 8006154:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	693a      	ldr	r2, [r7, #16]
 800615a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685a      	ldr	r2, [r3, #4]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	697a      	ldr	r2, [r7, #20]
 800616e:	621a      	str	r2, [r3, #32]
}
 8006170:	bf00      	nop
 8006172:	371c      	adds	r7, #28
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr
 800617c:	40010000 	.word	0x40010000

08006180 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006180:	b480      	push	{r7}
 8006182:	b087      	sub	sp, #28
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6a1b      	ldr	r3, [r3, #32]
 8006194:	f023 0210 	bic.w	r2, r3, #16
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	699b      	ldr	r3, [r3, #24]
 80061a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	021b      	lsls	r3, r3, #8
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	f023 0320 	bic.w	r3, r3, #32
 80061ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	011b      	lsls	r3, r3, #4
 80061d2:	697a      	ldr	r2, [r7, #20]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a1e      	ldr	r2, [pc, #120]	@ (8006254 <TIM_OC2_SetConfig+0xd4>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d10d      	bne.n	80061fc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	011b      	lsls	r3, r3, #4
 80061ee:	697a      	ldr	r2, [r7, #20]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a15      	ldr	r2, [pc, #84]	@ (8006254 <TIM_OC2_SetConfig+0xd4>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d113      	bne.n	800622c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800620a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006212:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	695b      	ldr	r3, [r3, #20]
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	4313      	orrs	r3, r2
 800621e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	4313      	orrs	r3, r2
 800622a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	693a      	ldr	r2, [r7, #16]
 8006230:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	621a      	str	r2, [r3, #32]
}
 8006246:	bf00      	nop
 8006248:	371c      	adds	r7, #28
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	40010000 	.word	0x40010000

08006258 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006258:	b480      	push	{r7}
 800625a:	b087      	sub	sp, #28
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a1b      	ldr	r3, [r3, #32]
 8006266:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a1b      	ldr	r3, [r3, #32]
 800626c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	69db      	ldr	r3, [r3, #28]
 800627e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f023 0303 	bic.w	r3, r3, #3
 800628e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	4313      	orrs	r3, r2
 8006298:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	021b      	lsls	r3, r3, #8
 80062a8:	697a      	ldr	r2, [r7, #20]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	4a1d      	ldr	r2, [pc, #116]	@ (8006328 <TIM_OC3_SetConfig+0xd0>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d10d      	bne.n	80062d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	68db      	ldr	r3, [r3, #12]
 80062c2:	021b      	lsls	r3, r3, #8
 80062c4:	697a      	ldr	r2, [r7, #20]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a14      	ldr	r2, [pc, #80]	@ (8006328 <TIM_OC3_SetConfig+0xd0>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d113      	bne.n	8006302 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	011b      	lsls	r3, r3, #4
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	011b      	lsls	r3, r3, #4
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	4313      	orrs	r3, r2
 8006300:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	68fa      	ldr	r2, [r7, #12]
 800630c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	685a      	ldr	r2, [r3, #4]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	697a      	ldr	r2, [r7, #20]
 800631a:	621a      	str	r2, [r3, #32]
}
 800631c:	bf00      	nop
 800631e:	371c      	adds	r7, #28
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr
 8006328:	40010000 	.word	0x40010000

0800632c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800632c:	b480      	push	{r7}
 800632e:	b087      	sub	sp, #28
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a1b      	ldr	r3, [r3, #32]
 800633a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a1b      	ldr	r3, [r3, #32]
 8006340:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	69db      	ldr	r3, [r3, #28]
 8006352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800635a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006362:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	021b      	lsls	r3, r3, #8
 800636a:	68fa      	ldr	r2, [r7, #12]
 800636c:	4313      	orrs	r3, r2
 800636e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006376:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	031b      	lsls	r3, r3, #12
 800637e:	693a      	ldr	r2, [r7, #16]
 8006380:	4313      	orrs	r3, r2
 8006382:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	4a10      	ldr	r2, [pc, #64]	@ (80063c8 <TIM_OC4_SetConfig+0x9c>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d109      	bne.n	80063a0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006392:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	695b      	ldr	r3, [r3, #20]
 8006398:	019b      	lsls	r3, r3, #6
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	4313      	orrs	r3, r2
 800639e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	68fa      	ldr	r2, [r7, #12]
 80063aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	685a      	ldr	r2, [r3, #4]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	693a      	ldr	r2, [r7, #16]
 80063b8:	621a      	str	r2, [r3, #32]
}
 80063ba:	bf00      	nop
 80063bc:	371c      	adds	r7, #28
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop
 80063c8:	40010000 	.word	0x40010000

080063cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b087      	sub	sp, #28
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	60b9      	str	r1, [r7, #8]
 80063d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6a1b      	ldr	r3, [r3, #32]
 80063dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6a1b      	ldr	r3, [r3, #32]
 80063e2:	f023 0201 	bic.w	r2, r3, #1
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	699b      	ldr	r3, [r3, #24]
 80063ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	011b      	lsls	r3, r3, #4
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	4313      	orrs	r3, r2
 8006400:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	f023 030a 	bic.w	r3, r3, #10
 8006408:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800640a:	697a      	ldr	r2, [r7, #20]
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	4313      	orrs	r3, r2
 8006410:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	693a      	ldr	r2, [r7, #16]
 8006416:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	621a      	str	r2, [r3, #32]
}
 800641e:	bf00      	nop
 8006420:	371c      	adds	r7, #28
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr

0800642a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800642a:	b480      	push	{r7}
 800642c:	b087      	sub	sp, #28
 800642e:	af00      	add	r7, sp, #0
 8006430:	60f8      	str	r0, [r7, #12]
 8006432:	60b9      	str	r1, [r7, #8]
 8006434:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	6a1b      	ldr	r3, [r3, #32]
 800643a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6a1b      	ldr	r3, [r3, #32]
 8006440:	f023 0210 	bic.w	r2, r3, #16
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	699b      	ldr	r3, [r3, #24]
 800644c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006454:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	031b      	lsls	r3, r3, #12
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	4313      	orrs	r3, r2
 800645e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006466:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	011b      	lsls	r3, r3, #4
 800646c:	697a      	ldr	r2, [r7, #20]
 800646e:	4313      	orrs	r3, r2
 8006470:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	693a      	ldr	r2, [r7, #16]
 8006476:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	697a      	ldr	r2, [r7, #20]
 800647c:	621a      	str	r2, [r3, #32]
}
 800647e:	bf00      	nop
 8006480:	371c      	adds	r7, #28
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr

0800648a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800648a:	b480      	push	{r7}
 800648c:	b085      	sub	sp, #20
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
 8006492:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80064a2:	683a      	ldr	r2, [r7, #0]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	f043 0307 	orr.w	r3, r3, #7
 80064ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	68fa      	ldr	r2, [r7, #12]
 80064b2:	609a      	str	r2, [r3, #8]
}
 80064b4:	bf00      	nop
 80064b6:	3714      	adds	r7, #20
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b087      	sub	sp, #28
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	607a      	str	r2, [r7, #4]
 80064cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80064da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	021a      	lsls	r2, r3, #8
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	431a      	orrs	r2, r3
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	697a      	ldr	r2, [r7, #20]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	609a      	str	r2, [r3, #8]
}
 80064f4:	bf00      	nop
 80064f6:	371c      	adds	r7, #28
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006500:	b480      	push	{r7}
 8006502:	b087      	sub	sp, #28
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f003 031f 	and.w	r3, r3, #31
 8006512:	2201      	movs	r2, #1
 8006514:	fa02 f303 	lsl.w	r3, r2, r3
 8006518:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6a1a      	ldr	r2, [r3, #32]
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	43db      	mvns	r3, r3
 8006522:	401a      	ands	r2, r3
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6a1a      	ldr	r2, [r3, #32]
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	f003 031f 	and.w	r3, r3, #31
 8006532:	6879      	ldr	r1, [r7, #4]
 8006534:	fa01 f303 	lsl.w	r3, r1, r3
 8006538:	431a      	orrs	r2, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	621a      	str	r2, [r3, #32]
}
 800653e:	bf00      	nop
 8006540:	371c      	adds	r7, #28
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
	...

0800654c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800654c:	b480      	push	{r7}
 800654e:	b085      	sub	sp, #20
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800655c:	2b01      	cmp	r3, #1
 800655e:	d101      	bne.n	8006564 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006560:	2302      	movs	r3, #2
 8006562:	e050      	b.n	8006606 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2202      	movs	r2, #2
 8006570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800658a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	68fa      	ldr	r2, [r7, #12]
 8006592:	4313      	orrs	r3, r2
 8006594:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a1c      	ldr	r2, [pc, #112]	@ (8006614 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d018      	beq.n	80065da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065b0:	d013      	beq.n	80065da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a18      	ldr	r2, [pc, #96]	@ (8006618 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d00e      	beq.n	80065da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a16      	ldr	r2, [pc, #88]	@ (800661c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d009      	beq.n	80065da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a15      	ldr	r2, [pc, #84]	@ (8006620 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d004      	beq.n	80065da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a13      	ldr	r2, [pc, #76]	@ (8006624 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d10c      	bne.n	80065f4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	68ba      	ldr	r2, [r7, #8]
 80065e8:	4313      	orrs	r3, r2
 80065ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68ba      	ldr	r2, [r7, #8]
 80065f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	40010000 	.word	0x40010000
 8006618:	40000400 	.word	0x40000400
 800661c:	40000800 	.word	0x40000800
 8006620:	40000c00 	.word	0x40000c00
 8006624:	40014000 	.word	0x40014000

08006628 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006628:	b480      	push	{r7}
 800662a:	b083      	sub	sp, #12
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006630:	bf00      	nop
 8006632:	370c      	adds	r7, #12
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr

0800663c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006644:	bf00      	nop
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d101      	bne.n	8006662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e042      	b.n	80066e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d106      	bne.n	800667c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f7fc f990 	bl	800299c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2224      	movs	r2, #36	@ 0x24
 8006680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	68da      	ldr	r2, [r3, #12]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006692:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f000 fb8b 	bl	8006db0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	691a      	ldr	r2, [r3, #16]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80066a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	695a      	ldr	r2, [r3, #20]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80066b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68da      	ldr	r2, [r3, #12]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80066c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2220      	movs	r2, #32
 80066d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2220      	movs	r2, #32
 80066dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80066e6:	2300      	movs	r3, #0
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3708      	adds	r7, #8
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b08c      	sub	sp, #48	@ 0x30
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	60f8      	str	r0, [r7, #12]
 80066f8:	60b9      	str	r1, [r7, #8]
 80066fa:	4613      	mov	r3, r2
 80066fc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006704:	b2db      	uxtb	r3, r3
 8006706:	2b20      	cmp	r3, #32
 8006708:	d162      	bne.n	80067d0 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d002      	beq.n	8006716 <HAL_UART_Transmit_DMA+0x26>
 8006710:	88fb      	ldrh	r3, [r7, #6]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d101      	bne.n	800671a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e05b      	b.n	80067d2 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800671a:	68ba      	ldr	r2, [r7, #8]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	88fa      	ldrh	r2, [r7, #6]
 8006724:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	88fa      	ldrh	r2, [r7, #6]
 800672a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2200      	movs	r2, #0
 8006730:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2221      	movs	r2, #33	@ 0x21
 8006736:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800673e:	4a27      	ldr	r2, [pc, #156]	@ (80067dc <HAL_UART_Transmit_DMA+0xec>)
 8006740:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006746:	4a26      	ldr	r2, [pc, #152]	@ (80067e0 <HAL_UART_Transmit_DMA+0xf0>)
 8006748:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800674e:	4a25      	ldr	r2, [pc, #148]	@ (80067e4 <HAL_UART_Transmit_DMA+0xf4>)
 8006750:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006756:	2200      	movs	r2, #0
 8006758:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800675a:	f107 0308 	add.w	r3, r7, #8
 800675e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006766:	6819      	ldr	r1, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	3304      	adds	r3, #4
 800676e:	461a      	mov	r2, r3
 8006770:	88fb      	ldrh	r3, [r7, #6]
 8006772:	f7fc fd6b 	bl	800324c <HAL_DMA_Start_IT>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d008      	beq.n	800678e <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2210      	movs	r2, #16
 8006780:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2220      	movs	r2, #32
 8006786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e021      	b.n	80067d2 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006796:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	3314      	adds	r3, #20
 800679e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	e853 3f00 	ldrex	r3, [r3]
 80067a6:	617b      	str	r3, [r7, #20]
   return(result);
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	3314      	adds	r3, #20
 80067b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80067b8:	627a      	str	r2, [r7, #36]	@ 0x24
 80067ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067bc:	6a39      	ldr	r1, [r7, #32]
 80067be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067c0:	e841 2300 	strex	r3, r2, [r1]
 80067c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d1e5      	bne.n	8006798 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80067cc:	2300      	movs	r3, #0
 80067ce:	e000      	b.n	80067d2 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80067d0:	2302      	movs	r3, #2
  }
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3730      	adds	r7, #48	@ 0x30
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	0800689b 	.word	0x0800689b
 80067e0:	08006935 	.word	0x08006935
 80067e4:	08006ab9 	.word	0x08006ab9

080067e8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	4613      	mov	r3, r2
 80067f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	2b20      	cmp	r3, #32
 8006800:	d112      	bne.n	8006828 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d002      	beq.n	800680e <HAL_UART_Receive_DMA+0x26>
 8006808:	88fb      	ldrh	r3, [r7, #6]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d101      	bne.n	8006812 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e00b      	b.n	800682a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006818:	88fb      	ldrh	r3, [r7, #6]
 800681a:	461a      	mov	r2, r3
 800681c:	68b9      	ldr	r1, [r7, #8]
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	f000 f994 	bl	8006b4c <UART_Start_Receive_DMA>
 8006824:	4603      	mov	r3, r0
 8006826:	e000      	b.n	800682a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006828:	2302      	movs	r3, #2
  }
}
 800682a:	4618      	mov	r0, r3
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006832:	b480      	push	{r7}
 8006834:	b083      	sub	sp, #12
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800683a:	bf00      	nop
 800683c:	370c      	adds	r7, #12
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr

08006846 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006846:	b480      	push	{r7}
 8006848:	b083      	sub	sp, #12
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800684e:	bf00      	nop
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800685a:	b480      	push	{r7}
 800685c:	b083      	sub	sp, #12
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006862:	bf00      	nop
 8006864:	370c      	adds	r7, #12
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr

0800686e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800686e:	b480      	push	{r7}
 8006870:	b083      	sub	sp, #12
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006876:	bf00      	nop
 8006878:	370c      	adds	r7, #12
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr

08006882 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006882:	b480      	push	{r7}
 8006884:	b083      	sub	sp, #12
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
 800688a:	460b      	mov	r3, r1
 800688c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800688e:	bf00      	nop
 8006890:	370c      	adds	r7, #12
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr

0800689a <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800689a:	b580      	push	{r7, lr}
 800689c:	b090      	sub	sp, #64	@ 0x40
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d137      	bne.n	8006926 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80068b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068b8:	2200      	movs	r2, #0
 80068ba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80068bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	3314      	adds	r3, #20
 80068c2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c6:	e853 3f00 	ldrex	r3, [r3]
 80068ca:	623b      	str	r3, [r7, #32]
   return(result);
 80068cc:	6a3b      	ldr	r3, [r7, #32]
 80068ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80068d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	3314      	adds	r3, #20
 80068da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80068dc:	633a      	str	r2, [r7, #48]	@ 0x30
 80068de:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068e4:	e841 2300 	strex	r3, r2, [r1]
 80068e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d1e5      	bne.n	80068bc <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80068f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	330c      	adds	r3, #12
 80068f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	e853 3f00 	ldrex	r3, [r3]
 80068fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006906:	637b      	str	r3, [r7, #52]	@ 0x34
 8006908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	330c      	adds	r3, #12
 800690e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006910:	61fa      	str	r2, [r7, #28]
 8006912:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006914:	69b9      	ldr	r1, [r7, #24]
 8006916:	69fa      	ldr	r2, [r7, #28]
 8006918:	e841 2300 	strex	r3, r2, [r1]
 800691c:	617b      	str	r3, [r7, #20]
   return(result);
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1e5      	bne.n	80068f0 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006924:	e002      	b.n	800692c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006926:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006928:	f7fa fb60 	bl	8000fec <HAL_UART_TxCpltCallback>
}
 800692c:	bf00      	nop
 800692e:	3740      	adds	r7, #64	@ 0x40
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006940:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f7ff ff75 	bl	8006832 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006948:	bf00      	nop
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b09c      	sub	sp, #112	@ 0x70
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800695c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006968:	2b00      	cmp	r3, #0
 800696a:	d172      	bne.n	8006a52 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800696c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800696e:	2200      	movs	r2, #0
 8006970:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006972:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	330c      	adds	r3, #12
 8006978:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800697a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800697c:	e853 3f00 	ldrex	r3, [r3]
 8006980:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006982:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006984:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006988:	66bb      	str	r3, [r7, #104]	@ 0x68
 800698a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	330c      	adds	r3, #12
 8006990:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006992:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006994:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006996:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006998:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800699a:	e841 2300 	strex	r3, r2, [r1]
 800699e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80069a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1e5      	bne.n	8006972 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	3314      	adds	r3, #20
 80069ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069b0:	e853 3f00 	ldrex	r3, [r3]
 80069b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80069b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069b8:	f023 0301 	bic.w	r3, r3, #1
 80069bc:	667b      	str	r3, [r7, #100]	@ 0x64
 80069be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	3314      	adds	r3, #20
 80069c4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80069c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80069c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069ce:	e841 2300 	strex	r3, r2, [r1]
 80069d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80069d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d1e5      	bne.n	80069a6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	3314      	adds	r3, #20
 80069e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e4:	e853 3f00 	ldrex	r3, [r3]
 80069e8:	623b      	str	r3, [r7, #32]
   return(result);
 80069ea:	6a3b      	ldr	r3, [r7, #32]
 80069ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80069f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	3314      	adds	r3, #20
 80069f8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80069fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80069fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a02:	e841 2300 	strex	r3, r2, [r1]
 8006a06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d1e5      	bne.n	80069da <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a10:	2220      	movs	r2, #32
 8006a12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d119      	bne.n	8006a52 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	330c      	adds	r3, #12
 8006a24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	e853 3f00 	ldrex	r3, [r3]
 8006a2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f023 0310 	bic.w	r3, r3, #16
 8006a34:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	330c      	adds	r3, #12
 8006a3c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006a3e:	61fa      	str	r2, [r7, #28]
 8006a40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a42:	69b9      	ldr	r1, [r7, #24]
 8006a44:	69fa      	ldr	r2, [r7, #28]
 8006a46:	e841 2300 	strex	r3, r2, [r1]
 8006a4a:	617b      	str	r3, [r7, #20]
   return(result);
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1e5      	bne.n	8006a1e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a54:	2200      	movs	r2, #0
 8006a56:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d106      	bne.n	8006a6e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a62:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a64:	4619      	mov	r1, r3
 8006a66:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006a68:	f7ff ff0b 	bl	8006882 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a6c:	e002      	b.n	8006a74 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006a6e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006a70:	f7ff fee9 	bl	8006846 <HAL_UART_RxCpltCallback>
}
 8006a74:	bf00      	nop
 8006a76:	3770      	adds	r7, #112	@ 0x70
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}

08006a7c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b084      	sub	sp, #16
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a88:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d108      	bne.n	8006aaa <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a9c:	085b      	lsrs	r3, r3, #1
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	68f8      	ldr	r0, [r7, #12]
 8006aa4:	f7ff feed 	bl	8006882 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006aa8:	e002      	b.n	8006ab0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006aaa:	68f8      	ldr	r0, [r7, #12]
 8006aac:	f7ff fed5 	bl	800685a <HAL_UART_RxHalfCpltCallback>
}
 8006ab0:	bf00      	nop
 8006ab2:	3710      	adds	r7, #16
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}

08006ab8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ac8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	695b      	ldr	r3, [r3, #20]
 8006ad0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ad4:	2b80      	cmp	r3, #128	@ 0x80
 8006ad6:	bf0c      	ite	eq
 8006ad8:	2301      	moveq	r3, #1
 8006ada:	2300      	movne	r3, #0
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	2b21      	cmp	r3, #33	@ 0x21
 8006aea:	d108      	bne.n	8006afe <UART_DMAError+0x46>
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d005      	beq.n	8006afe <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	2200      	movs	r2, #0
 8006af6:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006af8:	68b8      	ldr	r0, [r7, #8]
 8006afa:	f000 f8cd 	bl	8006c98 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	695b      	ldr	r3, [r3, #20]
 8006b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b08:	2b40      	cmp	r3, #64	@ 0x40
 8006b0a:	bf0c      	ite	eq
 8006b0c:	2301      	moveq	r3, #1
 8006b0e:	2300      	movne	r3, #0
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	2b22      	cmp	r3, #34	@ 0x22
 8006b1e:	d108      	bne.n	8006b32 <UART_DMAError+0x7a>
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d005      	beq.n	8006b32 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006b2c:	68b8      	ldr	r0, [r7, #8]
 8006b2e:	f000 f8db 	bl	8006ce8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b36:	f043 0210 	orr.w	r2, r3, #16
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b3e:	68b8      	ldr	r0, [r7, #8]
 8006b40:	f7ff fe95 	bl	800686e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b44:	bf00      	nop
 8006b46:	3710      	adds	r7, #16
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b098      	sub	sp, #96	@ 0x60
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	4613      	mov	r3, r2
 8006b58:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	88fa      	ldrh	r2, [r7, #6]
 8006b64:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2222      	movs	r2, #34	@ 0x22
 8006b70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b78:	4a44      	ldr	r2, [pc, #272]	@ (8006c8c <UART_Start_Receive_DMA+0x140>)
 8006b7a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b80:	4a43      	ldr	r2, [pc, #268]	@ (8006c90 <UART_Start_Receive_DMA+0x144>)
 8006b82:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b88:	4a42      	ldr	r2, [pc, #264]	@ (8006c94 <UART_Start_Receive_DMA+0x148>)
 8006b8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b90:	2200      	movs	r2, #0
 8006b92:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006b94:	f107 0308 	add.w	r3, r7, #8
 8006b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	3304      	adds	r3, #4
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	88fb      	ldrh	r3, [r7, #6]
 8006bac:	f7fc fb4e 	bl	800324c <HAL_DMA_Start_IT>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d008      	beq.n	8006bc8 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2210      	movs	r2, #16
 8006bba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2220      	movs	r2, #32
 8006bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e05d      	b.n	8006c84 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006bc8:	2300      	movs	r3, #0
 8006bca:	613b      	str	r3, [r7, #16]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	613b      	str	r3, [r7, #16]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	613b      	str	r3, [r7, #16]
 8006bdc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	691b      	ldr	r3, [r3, #16]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d019      	beq.n	8006c1a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	330c      	adds	r3, #12
 8006bec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bf0:	e853 3f00 	ldrex	r3, [r3]
 8006bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006bf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bfc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	330c      	adds	r3, #12
 8006c04:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c06:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006c08:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006c0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c0e:	e841 2300 	strex	r3, r2, [r1]
 8006c12:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006c14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d1e5      	bne.n	8006be6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	3314      	adds	r3, #20
 8006c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c24:	e853 3f00 	ldrex	r3, [r3]
 8006c28:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c2c:	f043 0301 	orr.w	r3, r3, #1
 8006c30:	657b      	str	r3, [r7, #84]	@ 0x54
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	3314      	adds	r3, #20
 8006c38:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006c3a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006c3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006c40:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c42:	e841 2300 	strex	r3, r2, [r1]
 8006c46:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1e5      	bne.n	8006c1a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	3314      	adds	r3, #20
 8006c54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	e853 3f00 	ldrex	r3, [r3]
 8006c5c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c64:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	3314      	adds	r3, #20
 8006c6c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006c6e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006c70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c72:	6a39      	ldr	r1, [r7, #32]
 8006c74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c76:	e841 2300 	strex	r3, r2, [r1]
 8006c7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d1e5      	bne.n	8006c4e <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3760      	adds	r7, #96	@ 0x60
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	08006951 	.word	0x08006951
 8006c90:	08006a7d 	.word	0x08006a7d
 8006c94:	08006ab9 	.word	0x08006ab9

08006c98 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b089      	sub	sp, #36	@ 0x24
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	330c      	adds	r3, #12
 8006ca6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	e853 3f00 	ldrex	r3, [r3]
 8006cae:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006cb6:	61fb      	str	r3, [r7, #28]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	330c      	adds	r3, #12
 8006cbe:	69fa      	ldr	r2, [r7, #28]
 8006cc0:	61ba      	str	r2, [r7, #24]
 8006cc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc4:	6979      	ldr	r1, [r7, #20]
 8006cc6:	69ba      	ldr	r2, [r7, #24]
 8006cc8:	e841 2300 	strex	r3, r2, [r1]
 8006ccc:	613b      	str	r3, [r7, #16]
   return(result);
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1e5      	bne.n	8006ca0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2220      	movs	r2, #32
 8006cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006cdc:	bf00      	nop
 8006cde:	3724      	adds	r7, #36	@ 0x24
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b095      	sub	sp, #84	@ 0x54
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	330c      	adds	r3, #12
 8006cf6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cfa:	e853 3f00 	ldrex	r3, [r3]
 8006cfe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	330c      	adds	r3, #12
 8006d0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d10:	643a      	str	r2, [r7, #64]	@ 0x40
 8006d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d18:	e841 2300 	strex	r3, r2, [r1]
 8006d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1e5      	bne.n	8006cf0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	3314      	adds	r3, #20
 8006d2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2c:	6a3b      	ldr	r3, [r7, #32]
 8006d2e:	e853 3f00 	ldrex	r3, [r3]
 8006d32:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d34:	69fb      	ldr	r3, [r7, #28]
 8006d36:	f023 0301 	bic.w	r3, r3, #1
 8006d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	3314      	adds	r3, #20
 8006d42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d4c:	e841 2300 	strex	r3, r2, [r1]
 8006d50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d1e5      	bne.n	8006d24 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d119      	bne.n	8006d94 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	330c      	adds	r3, #12
 8006d66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	e853 3f00 	ldrex	r3, [r3]
 8006d6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	f023 0310 	bic.w	r3, r3, #16
 8006d76:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	330c      	adds	r3, #12
 8006d7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d80:	61ba      	str	r2, [r7, #24]
 8006d82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d84:	6979      	ldr	r1, [r7, #20]
 8006d86:	69ba      	ldr	r2, [r7, #24]
 8006d88:	e841 2300 	strex	r3, r2, [r1]
 8006d8c:	613b      	str	r3, [r7, #16]
   return(result);
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1e5      	bne.n	8006d60 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2220      	movs	r2, #32
 8006d98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006da2:	bf00      	nop
 8006da4:	3754      	adds	r7, #84	@ 0x54
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
	...

08006db0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006db0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006db4:	b0c0      	sub	sp, #256	@ 0x100
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dcc:	68d9      	ldr	r1, [r3, #12]
 8006dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	ea40 0301 	orr.w	r3, r0, r1
 8006dd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dde:	689a      	ldr	r2, [r3, #8]
 8006de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	431a      	orrs	r2, r3
 8006de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dec:	695b      	ldr	r3, [r3, #20]
 8006dee:	431a      	orrs	r2, r3
 8006df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006df4:	69db      	ldr	r3, [r3, #28]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	68db      	ldr	r3, [r3, #12]
 8006e04:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006e08:	f021 010c 	bic.w	r1, r1, #12
 8006e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006e16:	430b      	orrs	r3, r1
 8006e18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e2a:	6999      	ldr	r1, [r3, #24]
 8006e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	ea40 0301 	orr.w	r3, r0, r1
 8006e36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	4b8f      	ldr	r3, [pc, #572]	@ (800707c <UART_SetConfig+0x2cc>)
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d005      	beq.n	8006e50 <UART_SetConfig+0xa0>
 8006e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	4b8d      	ldr	r3, [pc, #564]	@ (8007080 <UART_SetConfig+0x2d0>)
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d104      	bne.n	8006e5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e50:	f7fe fb04 	bl	800545c <HAL_RCC_GetPCLK2Freq>
 8006e54:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006e58:	e003      	b.n	8006e62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e5a:	f7fe faeb 	bl	8005434 <HAL_RCC_GetPCLK1Freq>
 8006e5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e66:	69db      	ldr	r3, [r3, #28]
 8006e68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e6c:	f040 810c 	bne.w	8007088 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006e70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e74:	2200      	movs	r2, #0
 8006e76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006e7a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006e7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006e82:	4622      	mov	r2, r4
 8006e84:	462b      	mov	r3, r5
 8006e86:	1891      	adds	r1, r2, r2
 8006e88:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006e8a:	415b      	adcs	r3, r3
 8006e8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006e92:	4621      	mov	r1, r4
 8006e94:	eb12 0801 	adds.w	r8, r2, r1
 8006e98:	4629      	mov	r1, r5
 8006e9a:	eb43 0901 	adc.w	r9, r3, r1
 8006e9e:	f04f 0200 	mov.w	r2, #0
 8006ea2:	f04f 0300 	mov.w	r3, #0
 8006ea6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006eaa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006eae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006eb2:	4690      	mov	r8, r2
 8006eb4:	4699      	mov	r9, r3
 8006eb6:	4623      	mov	r3, r4
 8006eb8:	eb18 0303 	adds.w	r3, r8, r3
 8006ebc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006ec0:	462b      	mov	r3, r5
 8006ec2:	eb49 0303 	adc.w	r3, r9, r3
 8006ec6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ed6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006eda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006ede:	460b      	mov	r3, r1
 8006ee0:	18db      	adds	r3, r3, r3
 8006ee2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	eb42 0303 	adc.w	r3, r2, r3
 8006eea:	657b      	str	r3, [r7, #84]	@ 0x54
 8006eec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006ef0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006ef4:	f7f9 fe92 	bl	8000c1c <__aeabi_uldivmod>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	460b      	mov	r3, r1
 8006efc:	4b61      	ldr	r3, [pc, #388]	@ (8007084 <UART_SetConfig+0x2d4>)
 8006efe:	fba3 2302 	umull	r2, r3, r3, r2
 8006f02:	095b      	lsrs	r3, r3, #5
 8006f04:	011c      	lsls	r4, r3, #4
 8006f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f10:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006f14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006f18:	4642      	mov	r2, r8
 8006f1a:	464b      	mov	r3, r9
 8006f1c:	1891      	adds	r1, r2, r2
 8006f1e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006f20:	415b      	adcs	r3, r3
 8006f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006f28:	4641      	mov	r1, r8
 8006f2a:	eb12 0a01 	adds.w	sl, r2, r1
 8006f2e:	4649      	mov	r1, r9
 8006f30:	eb43 0b01 	adc.w	fp, r3, r1
 8006f34:	f04f 0200 	mov.w	r2, #0
 8006f38:	f04f 0300 	mov.w	r3, #0
 8006f3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f48:	4692      	mov	sl, r2
 8006f4a:	469b      	mov	fp, r3
 8006f4c:	4643      	mov	r3, r8
 8006f4e:	eb1a 0303 	adds.w	r3, sl, r3
 8006f52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f56:	464b      	mov	r3, r9
 8006f58:	eb4b 0303 	adc.w	r3, fp, r3
 8006f5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	2200      	movs	r2, #0
 8006f68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f6c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006f70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006f74:	460b      	mov	r3, r1
 8006f76:	18db      	adds	r3, r3, r3
 8006f78:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	eb42 0303 	adc.w	r3, r2, r3
 8006f80:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006f86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006f8a:	f7f9 fe47 	bl	8000c1c <__aeabi_uldivmod>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	460b      	mov	r3, r1
 8006f92:	4611      	mov	r1, r2
 8006f94:	4b3b      	ldr	r3, [pc, #236]	@ (8007084 <UART_SetConfig+0x2d4>)
 8006f96:	fba3 2301 	umull	r2, r3, r3, r1
 8006f9a:	095b      	lsrs	r3, r3, #5
 8006f9c:	2264      	movs	r2, #100	@ 0x64
 8006f9e:	fb02 f303 	mul.w	r3, r2, r3
 8006fa2:	1acb      	subs	r3, r1, r3
 8006fa4:	00db      	lsls	r3, r3, #3
 8006fa6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006faa:	4b36      	ldr	r3, [pc, #216]	@ (8007084 <UART_SetConfig+0x2d4>)
 8006fac:	fba3 2302 	umull	r2, r3, r3, r2
 8006fb0:	095b      	lsrs	r3, r3, #5
 8006fb2:	005b      	lsls	r3, r3, #1
 8006fb4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006fb8:	441c      	add	r4, r3
 8006fba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006fc4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006fc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006fcc:	4642      	mov	r2, r8
 8006fce:	464b      	mov	r3, r9
 8006fd0:	1891      	adds	r1, r2, r2
 8006fd2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006fd4:	415b      	adcs	r3, r3
 8006fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006fdc:	4641      	mov	r1, r8
 8006fde:	1851      	adds	r1, r2, r1
 8006fe0:	6339      	str	r1, [r7, #48]	@ 0x30
 8006fe2:	4649      	mov	r1, r9
 8006fe4:	414b      	adcs	r3, r1
 8006fe6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fe8:	f04f 0200 	mov.w	r2, #0
 8006fec:	f04f 0300 	mov.w	r3, #0
 8006ff0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006ff4:	4659      	mov	r1, fp
 8006ff6:	00cb      	lsls	r3, r1, #3
 8006ff8:	4651      	mov	r1, sl
 8006ffa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ffe:	4651      	mov	r1, sl
 8007000:	00ca      	lsls	r2, r1, #3
 8007002:	4610      	mov	r0, r2
 8007004:	4619      	mov	r1, r3
 8007006:	4603      	mov	r3, r0
 8007008:	4642      	mov	r2, r8
 800700a:	189b      	adds	r3, r3, r2
 800700c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007010:	464b      	mov	r3, r9
 8007012:	460a      	mov	r2, r1
 8007014:	eb42 0303 	adc.w	r3, r2, r3
 8007018:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800701c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	2200      	movs	r2, #0
 8007024:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007028:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800702c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007030:	460b      	mov	r3, r1
 8007032:	18db      	adds	r3, r3, r3
 8007034:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007036:	4613      	mov	r3, r2
 8007038:	eb42 0303 	adc.w	r3, r2, r3
 800703c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800703e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007042:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007046:	f7f9 fde9 	bl	8000c1c <__aeabi_uldivmod>
 800704a:	4602      	mov	r2, r0
 800704c:	460b      	mov	r3, r1
 800704e:	4b0d      	ldr	r3, [pc, #52]	@ (8007084 <UART_SetConfig+0x2d4>)
 8007050:	fba3 1302 	umull	r1, r3, r3, r2
 8007054:	095b      	lsrs	r3, r3, #5
 8007056:	2164      	movs	r1, #100	@ 0x64
 8007058:	fb01 f303 	mul.w	r3, r1, r3
 800705c:	1ad3      	subs	r3, r2, r3
 800705e:	00db      	lsls	r3, r3, #3
 8007060:	3332      	adds	r3, #50	@ 0x32
 8007062:	4a08      	ldr	r2, [pc, #32]	@ (8007084 <UART_SetConfig+0x2d4>)
 8007064:	fba2 2303 	umull	r2, r3, r2, r3
 8007068:	095b      	lsrs	r3, r3, #5
 800706a:	f003 0207 	and.w	r2, r3, #7
 800706e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4422      	add	r2, r4
 8007076:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007078:	e106      	b.n	8007288 <UART_SetConfig+0x4d8>
 800707a:	bf00      	nop
 800707c:	40011000 	.word	0x40011000
 8007080:	40011400 	.word	0x40011400
 8007084:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007088:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800708c:	2200      	movs	r2, #0
 800708e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007092:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007096:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800709a:	4642      	mov	r2, r8
 800709c:	464b      	mov	r3, r9
 800709e:	1891      	adds	r1, r2, r2
 80070a0:	6239      	str	r1, [r7, #32]
 80070a2:	415b      	adcs	r3, r3
 80070a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80070a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070aa:	4641      	mov	r1, r8
 80070ac:	1854      	adds	r4, r2, r1
 80070ae:	4649      	mov	r1, r9
 80070b0:	eb43 0501 	adc.w	r5, r3, r1
 80070b4:	f04f 0200 	mov.w	r2, #0
 80070b8:	f04f 0300 	mov.w	r3, #0
 80070bc:	00eb      	lsls	r3, r5, #3
 80070be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070c2:	00e2      	lsls	r2, r4, #3
 80070c4:	4614      	mov	r4, r2
 80070c6:	461d      	mov	r5, r3
 80070c8:	4643      	mov	r3, r8
 80070ca:	18e3      	adds	r3, r4, r3
 80070cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80070d0:	464b      	mov	r3, r9
 80070d2:	eb45 0303 	adc.w	r3, r5, r3
 80070d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80070da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80070e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80070ea:	f04f 0200 	mov.w	r2, #0
 80070ee:	f04f 0300 	mov.w	r3, #0
 80070f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80070f6:	4629      	mov	r1, r5
 80070f8:	008b      	lsls	r3, r1, #2
 80070fa:	4621      	mov	r1, r4
 80070fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007100:	4621      	mov	r1, r4
 8007102:	008a      	lsls	r2, r1, #2
 8007104:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007108:	f7f9 fd88 	bl	8000c1c <__aeabi_uldivmod>
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	4b60      	ldr	r3, [pc, #384]	@ (8007294 <UART_SetConfig+0x4e4>)
 8007112:	fba3 2302 	umull	r2, r3, r3, r2
 8007116:	095b      	lsrs	r3, r3, #5
 8007118:	011c      	lsls	r4, r3, #4
 800711a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800711e:	2200      	movs	r2, #0
 8007120:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007124:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007128:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800712c:	4642      	mov	r2, r8
 800712e:	464b      	mov	r3, r9
 8007130:	1891      	adds	r1, r2, r2
 8007132:	61b9      	str	r1, [r7, #24]
 8007134:	415b      	adcs	r3, r3
 8007136:	61fb      	str	r3, [r7, #28]
 8007138:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800713c:	4641      	mov	r1, r8
 800713e:	1851      	adds	r1, r2, r1
 8007140:	6139      	str	r1, [r7, #16]
 8007142:	4649      	mov	r1, r9
 8007144:	414b      	adcs	r3, r1
 8007146:	617b      	str	r3, [r7, #20]
 8007148:	f04f 0200 	mov.w	r2, #0
 800714c:	f04f 0300 	mov.w	r3, #0
 8007150:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007154:	4659      	mov	r1, fp
 8007156:	00cb      	lsls	r3, r1, #3
 8007158:	4651      	mov	r1, sl
 800715a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800715e:	4651      	mov	r1, sl
 8007160:	00ca      	lsls	r2, r1, #3
 8007162:	4610      	mov	r0, r2
 8007164:	4619      	mov	r1, r3
 8007166:	4603      	mov	r3, r0
 8007168:	4642      	mov	r2, r8
 800716a:	189b      	adds	r3, r3, r2
 800716c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007170:	464b      	mov	r3, r9
 8007172:	460a      	mov	r2, r1
 8007174:	eb42 0303 	adc.w	r3, r2, r3
 8007178:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800717c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007186:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007188:	f04f 0200 	mov.w	r2, #0
 800718c:	f04f 0300 	mov.w	r3, #0
 8007190:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007194:	4649      	mov	r1, r9
 8007196:	008b      	lsls	r3, r1, #2
 8007198:	4641      	mov	r1, r8
 800719a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800719e:	4641      	mov	r1, r8
 80071a0:	008a      	lsls	r2, r1, #2
 80071a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80071a6:	f7f9 fd39 	bl	8000c1c <__aeabi_uldivmod>
 80071aa:	4602      	mov	r2, r0
 80071ac:	460b      	mov	r3, r1
 80071ae:	4611      	mov	r1, r2
 80071b0:	4b38      	ldr	r3, [pc, #224]	@ (8007294 <UART_SetConfig+0x4e4>)
 80071b2:	fba3 2301 	umull	r2, r3, r3, r1
 80071b6:	095b      	lsrs	r3, r3, #5
 80071b8:	2264      	movs	r2, #100	@ 0x64
 80071ba:	fb02 f303 	mul.w	r3, r2, r3
 80071be:	1acb      	subs	r3, r1, r3
 80071c0:	011b      	lsls	r3, r3, #4
 80071c2:	3332      	adds	r3, #50	@ 0x32
 80071c4:	4a33      	ldr	r2, [pc, #204]	@ (8007294 <UART_SetConfig+0x4e4>)
 80071c6:	fba2 2303 	umull	r2, r3, r2, r3
 80071ca:	095b      	lsrs	r3, r3, #5
 80071cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80071d0:	441c      	add	r4, r3
 80071d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071d6:	2200      	movs	r2, #0
 80071d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80071da:	677a      	str	r2, [r7, #116]	@ 0x74
 80071dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80071e0:	4642      	mov	r2, r8
 80071e2:	464b      	mov	r3, r9
 80071e4:	1891      	adds	r1, r2, r2
 80071e6:	60b9      	str	r1, [r7, #8]
 80071e8:	415b      	adcs	r3, r3
 80071ea:	60fb      	str	r3, [r7, #12]
 80071ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80071f0:	4641      	mov	r1, r8
 80071f2:	1851      	adds	r1, r2, r1
 80071f4:	6039      	str	r1, [r7, #0]
 80071f6:	4649      	mov	r1, r9
 80071f8:	414b      	adcs	r3, r1
 80071fa:	607b      	str	r3, [r7, #4]
 80071fc:	f04f 0200 	mov.w	r2, #0
 8007200:	f04f 0300 	mov.w	r3, #0
 8007204:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007208:	4659      	mov	r1, fp
 800720a:	00cb      	lsls	r3, r1, #3
 800720c:	4651      	mov	r1, sl
 800720e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007212:	4651      	mov	r1, sl
 8007214:	00ca      	lsls	r2, r1, #3
 8007216:	4610      	mov	r0, r2
 8007218:	4619      	mov	r1, r3
 800721a:	4603      	mov	r3, r0
 800721c:	4642      	mov	r2, r8
 800721e:	189b      	adds	r3, r3, r2
 8007220:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007222:	464b      	mov	r3, r9
 8007224:	460a      	mov	r2, r1
 8007226:	eb42 0303 	adc.w	r3, r2, r3
 800722a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800722c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	2200      	movs	r2, #0
 8007234:	663b      	str	r3, [r7, #96]	@ 0x60
 8007236:	667a      	str	r2, [r7, #100]	@ 0x64
 8007238:	f04f 0200 	mov.w	r2, #0
 800723c:	f04f 0300 	mov.w	r3, #0
 8007240:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007244:	4649      	mov	r1, r9
 8007246:	008b      	lsls	r3, r1, #2
 8007248:	4641      	mov	r1, r8
 800724a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800724e:	4641      	mov	r1, r8
 8007250:	008a      	lsls	r2, r1, #2
 8007252:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007256:	f7f9 fce1 	bl	8000c1c <__aeabi_uldivmod>
 800725a:	4602      	mov	r2, r0
 800725c:	460b      	mov	r3, r1
 800725e:	4b0d      	ldr	r3, [pc, #52]	@ (8007294 <UART_SetConfig+0x4e4>)
 8007260:	fba3 1302 	umull	r1, r3, r3, r2
 8007264:	095b      	lsrs	r3, r3, #5
 8007266:	2164      	movs	r1, #100	@ 0x64
 8007268:	fb01 f303 	mul.w	r3, r1, r3
 800726c:	1ad3      	subs	r3, r2, r3
 800726e:	011b      	lsls	r3, r3, #4
 8007270:	3332      	adds	r3, #50	@ 0x32
 8007272:	4a08      	ldr	r2, [pc, #32]	@ (8007294 <UART_SetConfig+0x4e4>)
 8007274:	fba2 2303 	umull	r2, r3, r2, r3
 8007278:	095b      	lsrs	r3, r3, #5
 800727a:	f003 020f 	and.w	r2, r3, #15
 800727e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4422      	add	r2, r4
 8007286:	609a      	str	r2, [r3, #8]
}
 8007288:	bf00      	nop
 800728a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800728e:	46bd      	mov	sp, r7
 8007290:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007294:	51eb851f 	.word	0x51eb851f

08007298 <atof>:
 8007298:	2100      	movs	r1, #0
 800729a:	f000 be05 	b.w	8007ea8 <strtod>

0800729e <sulp>:
 800729e:	b570      	push	{r4, r5, r6, lr}
 80072a0:	4604      	mov	r4, r0
 80072a2:	460d      	mov	r5, r1
 80072a4:	ec45 4b10 	vmov	d0, r4, r5
 80072a8:	4616      	mov	r6, r2
 80072aa:	f002 f81b 	bl	80092e4 <__ulp>
 80072ae:	ec51 0b10 	vmov	r0, r1, d0
 80072b2:	b17e      	cbz	r6, 80072d4 <sulp+0x36>
 80072b4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80072b8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80072bc:	2b00      	cmp	r3, #0
 80072be:	dd09      	ble.n	80072d4 <sulp+0x36>
 80072c0:	051b      	lsls	r3, r3, #20
 80072c2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80072c6:	2400      	movs	r4, #0
 80072c8:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80072cc:	4622      	mov	r2, r4
 80072ce:	462b      	mov	r3, r5
 80072d0:	f7f9 f99a 	bl	8000608 <__aeabi_dmul>
 80072d4:	ec41 0b10 	vmov	d0, r0, r1
 80072d8:	bd70      	pop	{r4, r5, r6, pc}
 80072da:	0000      	movs	r0, r0
 80072dc:	0000      	movs	r0, r0
	...

080072e0 <_strtod_l>:
 80072e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e4:	b09f      	sub	sp, #124	@ 0x7c
 80072e6:	460c      	mov	r4, r1
 80072e8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80072ea:	2200      	movs	r2, #0
 80072ec:	921a      	str	r2, [sp, #104]	@ 0x68
 80072ee:	9005      	str	r0, [sp, #20]
 80072f0:	f04f 0a00 	mov.w	sl, #0
 80072f4:	f04f 0b00 	mov.w	fp, #0
 80072f8:	460a      	mov	r2, r1
 80072fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80072fc:	7811      	ldrb	r1, [r2, #0]
 80072fe:	292b      	cmp	r1, #43	@ 0x2b
 8007300:	d04a      	beq.n	8007398 <_strtod_l+0xb8>
 8007302:	d838      	bhi.n	8007376 <_strtod_l+0x96>
 8007304:	290d      	cmp	r1, #13
 8007306:	d832      	bhi.n	800736e <_strtod_l+0x8e>
 8007308:	2908      	cmp	r1, #8
 800730a:	d832      	bhi.n	8007372 <_strtod_l+0x92>
 800730c:	2900      	cmp	r1, #0
 800730e:	d03b      	beq.n	8007388 <_strtod_l+0xa8>
 8007310:	2200      	movs	r2, #0
 8007312:	920e      	str	r2, [sp, #56]	@ 0x38
 8007314:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007316:	782a      	ldrb	r2, [r5, #0]
 8007318:	2a30      	cmp	r2, #48	@ 0x30
 800731a:	f040 80b2 	bne.w	8007482 <_strtod_l+0x1a2>
 800731e:	786a      	ldrb	r2, [r5, #1]
 8007320:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007324:	2a58      	cmp	r2, #88	@ 0x58
 8007326:	d16e      	bne.n	8007406 <_strtod_l+0x126>
 8007328:	9302      	str	r3, [sp, #8]
 800732a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800732c:	9301      	str	r3, [sp, #4]
 800732e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007330:	9300      	str	r3, [sp, #0]
 8007332:	4a8f      	ldr	r2, [pc, #572]	@ (8007570 <_strtod_l+0x290>)
 8007334:	9805      	ldr	r0, [sp, #20]
 8007336:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007338:	a919      	add	r1, sp, #100	@ 0x64
 800733a:	f001 f8cd 	bl	80084d8 <__gethex>
 800733e:	f010 060f 	ands.w	r6, r0, #15
 8007342:	4604      	mov	r4, r0
 8007344:	d005      	beq.n	8007352 <_strtod_l+0x72>
 8007346:	2e06      	cmp	r6, #6
 8007348:	d128      	bne.n	800739c <_strtod_l+0xbc>
 800734a:	3501      	adds	r5, #1
 800734c:	2300      	movs	r3, #0
 800734e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007350:	930e      	str	r3, [sp, #56]	@ 0x38
 8007352:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007354:	2b00      	cmp	r3, #0
 8007356:	f040 858e 	bne.w	8007e76 <_strtod_l+0xb96>
 800735a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800735c:	b1cb      	cbz	r3, 8007392 <_strtod_l+0xb2>
 800735e:	4652      	mov	r2, sl
 8007360:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007364:	ec43 2b10 	vmov	d0, r2, r3
 8007368:	b01f      	add	sp, #124	@ 0x7c
 800736a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736e:	2920      	cmp	r1, #32
 8007370:	d1ce      	bne.n	8007310 <_strtod_l+0x30>
 8007372:	3201      	adds	r2, #1
 8007374:	e7c1      	b.n	80072fa <_strtod_l+0x1a>
 8007376:	292d      	cmp	r1, #45	@ 0x2d
 8007378:	d1ca      	bne.n	8007310 <_strtod_l+0x30>
 800737a:	2101      	movs	r1, #1
 800737c:	910e      	str	r1, [sp, #56]	@ 0x38
 800737e:	1c51      	adds	r1, r2, #1
 8007380:	9119      	str	r1, [sp, #100]	@ 0x64
 8007382:	7852      	ldrb	r2, [r2, #1]
 8007384:	2a00      	cmp	r2, #0
 8007386:	d1c5      	bne.n	8007314 <_strtod_l+0x34>
 8007388:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800738a:	9419      	str	r4, [sp, #100]	@ 0x64
 800738c:	2b00      	cmp	r3, #0
 800738e:	f040 8570 	bne.w	8007e72 <_strtod_l+0xb92>
 8007392:	4652      	mov	r2, sl
 8007394:	465b      	mov	r3, fp
 8007396:	e7e5      	b.n	8007364 <_strtod_l+0x84>
 8007398:	2100      	movs	r1, #0
 800739a:	e7ef      	b.n	800737c <_strtod_l+0x9c>
 800739c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800739e:	b13a      	cbz	r2, 80073b0 <_strtod_l+0xd0>
 80073a0:	2135      	movs	r1, #53	@ 0x35
 80073a2:	a81c      	add	r0, sp, #112	@ 0x70
 80073a4:	f002 f898 	bl	80094d8 <__copybits>
 80073a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80073aa:	9805      	ldr	r0, [sp, #20]
 80073ac:	f001 fc6e 	bl	8008c8c <_Bfree>
 80073b0:	3e01      	subs	r6, #1
 80073b2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80073b4:	2e04      	cmp	r6, #4
 80073b6:	d806      	bhi.n	80073c6 <_strtod_l+0xe6>
 80073b8:	e8df f006 	tbb	[pc, r6]
 80073bc:	201d0314 	.word	0x201d0314
 80073c0:	14          	.byte	0x14
 80073c1:	00          	.byte	0x00
 80073c2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80073c6:	05e1      	lsls	r1, r4, #23
 80073c8:	bf48      	it	mi
 80073ca:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80073ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80073d2:	0d1b      	lsrs	r3, r3, #20
 80073d4:	051b      	lsls	r3, r3, #20
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1bb      	bne.n	8007352 <_strtod_l+0x72>
 80073da:	f000 ff69 	bl	80082b0 <__errno>
 80073de:	2322      	movs	r3, #34	@ 0x22
 80073e0:	6003      	str	r3, [r0, #0]
 80073e2:	e7b6      	b.n	8007352 <_strtod_l+0x72>
 80073e4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80073e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80073ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80073f0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80073f4:	e7e7      	b.n	80073c6 <_strtod_l+0xe6>
 80073f6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007578 <_strtod_l+0x298>
 80073fa:	e7e4      	b.n	80073c6 <_strtod_l+0xe6>
 80073fc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007400:	f04f 3aff 	mov.w	sl, #4294967295
 8007404:	e7df      	b.n	80073c6 <_strtod_l+0xe6>
 8007406:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007408:	1c5a      	adds	r2, r3, #1
 800740a:	9219      	str	r2, [sp, #100]	@ 0x64
 800740c:	785b      	ldrb	r3, [r3, #1]
 800740e:	2b30      	cmp	r3, #48	@ 0x30
 8007410:	d0f9      	beq.n	8007406 <_strtod_l+0x126>
 8007412:	2b00      	cmp	r3, #0
 8007414:	d09d      	beq.n	8007352 <_strtod_l+0x72>
 8007416:	2301      	movs	r3, #1
 8007418:	2700      	movs	r7, #0
 800741a:	9308      	str	r3, [sp, #32]
 800741c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800741e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007420:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007422:	46b9      	mov	r9, r7
 8007424:	220a      	movs	r2, #10
 8007426:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007428:	7805      	ldrb	r5, [r0, #0]
 800742a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800742e:	b2d9      	uxtb	r1, r3
 8007430:	2909      	cmp	r1, #9
 8007432:	d928      	bls.n	8007486 <_strtod_l+0x1a6>
 8007434:	494f      	ldr	r1, [pc, #316]	@ (8007574 <_strtod_l+0x294>)
 8007436:	2201      	movs	r2, #1
 8007438:	f000 fe85 	bl	8008146 <strncmp>
 800743c:	2800      	cmp	r0, #0
 800743e:	d032      	beq.n	80074a6 <_strtod_l+0x1c6>
 8007440:	2000      	movs	r0, #0
 8007442:	462a      	mov	r2, r5
 8007444:	900a      	str	r0, [sp, #40]	@ 0x28
 8007446:	464d      	mov	r5, r9
 8007448:	4603      	mov	r3, r0
 800744a:	2a65      	cmp	r2, #101	@ 0x65
 800744c:	d001      	beq.n	8007452 <_strtod_l+0x172>
 800744e:	2a45      	cmp	r2, #69	@ 0x45
 8007450:	d114      	bne.n	800747c <_strtod_l+0x19c>
 8007452:	b91d      	cbnz	r5, 800745c <_strtod_l+0x17c>
 8007454:	9a08      	ldr	r2, [sp, #32]
 8007456:	4302      	orrs	r2, r0
 8007458:	d096      	beq.n	8007388 <_strtod_l+0xa8>
 800745a:	2500      	movs	r5, #0
 800745c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800745e:	1c62      	adds	r2, r4, #1
 8007460:	9219      	str	r2, [sp, #100]	@ 0x64
 8007462:	7862      	ldrb	r2, [r4, #1]
 8007464:	2a2b      	cmp	r2, #43	@ 0x2b
 8007466:	d07a      	beq.n	800755e <_strtod_l+0x27e>
 8007468:	2a2d      	cmp	r2, #45	@ 0x2d
 800746a:	d07e      	beq.n	800756a <_strtod_l+0x28a>
 800746c:	f04f 0c00 	mov.w	ip, #0
 8007470:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007474:	2909      	cmp	r1, #9
 8007476:	f240 8085 	bls.w	8007584 <_strtod_l+0x2a4>
 800747a:	9419      	str	r4, [sp, #100]	@ 0x64
 800747c:	f04f 0800 	mov.w	r8, #0
 8007480:	e0a5      	b.n	80075ce <_strtod_l+0x2ee>
 8007482:	2300      	movs	r3, #0
 8007484:	e7c8      	b.n	8007418 <_strtod_l+0x138>
 8007486:	f1b9 0f08 	cmp.w	r9, #8
 800748a:	bfd8      	it	le
 800748c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800748e:	f100 0001 	add.w	r0, r0, #1
 8007492:	bfda      	itte	le
 8007494:	fb02 3301 	mlale	r3, r2, r1, r3
 8007498:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800749a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800749e:	f109 0901 	add.w	r9, r9, #1
 80074a2:	9019      	str	r0, [sp, #100]	@ 0x64
 80074a4:	e7bf      	b.n	8007426 <_strtod_l+0x146>
 80074a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074a8:	1c5a      	adds	r2, r3, #1
 80074aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80074ac:	785a      	ldrb	r2, [r3, #1]
 80074ae:	f1b9 0f00 	cmp.w	r9, #0
 80074b2:	d03b      	beq.n	800752c <_strtod_l+0x24c>
 80074b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80074b6:	464d      	mov	r5, r9
 80074b8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80074bc:	2b09      	cmp	r3, #9
 80074be:	d912      	bls.n	80074e6 <_strtod_l+0x206>
 80074c0:	2301      	movs	r3, #1
 80074c2:	e7c2      	b.n	800744a <_strtod_l+0x16a>
 80074c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074c6:	1c5a      	adds	r2, r3, #1
 80074c8:	9219      	str	r2, [sp, #100]	@ 0x64
 80074ca:	785a      	ldrb	r2, [r3, #1]
 80074cc:	3001      	adds	r0, #1
 80074ce:	2a30      	cmp	r2, #48	@ 0x30
 80074d0:	d0f8      	beq.n	80074c4 <_strtod_l+0x1e4>
 80074d2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80074d6:	2b08      	cmp	r3, #8
 80074d8:	f200 84d2 	bhi.w	8007e80 <_strtod_l+0xba0>
 80074dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074de:	900a      	str	r0, [sp, #40]	@ 0x28
 80074e0:	2000      	movs	r0, #0
 80074e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80074e4:	4605      	mov	r5, r0
 80074e6:	3a30      	subs	r2, #48	@ 0x30
 80074e8:	f100 0301 	add.w	r3, r0, #1
 80074ec:	d018      	beq.n	8007520 <_strtod_l+0x240>
 80074ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80074f0:	4419      	add	r1, r3
 80074f2:	910a      	str	r1, [sp, #40]	@ 0x28
 80074f4:	462e      	mov	r6, r5
 80074f6:	f04f 0e0a 	mov.w	lr, #10
 80074fa:	1c71      	adds	r1, r6, #1
 80074fc:	eba1 0c05 	sub.w	ip, r1, r5
 8007500:	4563      	cmp	r3, ip
 8007502:	dc15      	bgt.n	8007530 <_strtod_l+0x250>
 8007504:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007508:	182b      	adds	r3, r5, r0
 800750a:	2b08      	cmp	r3, #8
 800750c:	f105 0501 	add.w	r5, r5, #1
 8007510:	4405      	add	r5, r0
 8007512:	dc1a      	bgt.n	800754a <_strtod_l+0x26a>
 8007514:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007516:	230a      	movs	r3, #10
 8007518:	fb03 2301 	mla	r3, r3, r1, r2
 800751c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800751e:	2300      	movs	r3, #0
 8007520:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007522:	1c51      	adds	r1, r2, #1
 8007524:	9119      	str	r1, [sp, #100]	@ 0x64
 8007526:	7852      	ldrb	r2, [r2, #1]
 8007528:	4618      	mov	r0, r3
 800752a:	e7c5      	b.n	80074b8 <_strtod_l+0x1d8>
 800752c:	4648      	mov	r0, r9
 800752e:	e7ce      	b.n	80074ce <_strtod_l+0x1ee>
 8007530:	2e08      	cmp	r6, #8
 8007532:	dc05      	bgt.n	8007540 <_strtod_l+0x260>
 8007534:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007536:	fb0e f606 	mul.w	r6, lr, r6
 800753a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800753c:	460e      	mov	r6, r1
 800753e:	e7dc      	b.n	80074fa <_strtod_l+0x21a>
 8007540:	2910      	cmp	r1, #16
 8007542:	bfd8      	it	le
 8007544:	fb0e f707 	mulle.w	r7, lr, r7
 8007548:	e7f8      	b.n	800753c <_strtod_l+0x25c>
 800754a:	2b0f      	cmp	r3, #15
 800754c:	bfdc      	itt	le
 800754e:	230a      	movle	r3, #10
 8007550:	fb03 2707 	mlale	r7, r3, r7, r2
 8007554:	e7e3      	b.n	800751e <_strtod_l+0x23e>
 8007556:	2300      	movs	r3, #0
 8007558:	930a      	str	r3, [sp, #40]	@ 0x28
 800755a:	2301      	movs	r3, #1
 800755c:	e77a      	b.n	8007454 <_strtod_l+0x174>
 800755e:	f04f 0c00 	mov.w	ip, #0
 8007562:	1ca2      	adds	r2, r4, #2
 8007564:	9219      	str	r2, [sp, #100]	@ 0x64
 8007566:	78a2      	ldrb	r2, [r4, #2]
 8007568:	e782      	b.n	8007470 <_strtod_l+0x190>
 800756a:	f04f 0c01 	mov.w	ip, #1
 800756e:	e7f8      	b.n	8007562 <_strtod_l+0x282>
 8007570:	0800a580 	.word	0x0800a580
 8007574:	0800a3ac 	.word	0x0800a3ac
 8007578:	7ff00000 	.word	0x7ff00000
 800757c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800757e:	1c51      	adds	r1, r2, #1
 8007580:	9119      	str	r1, [sp, #100]	@ 0x64
 8007582:	7852      	ldrb	r2, [r2, #1]
 8007584:	2a30      	cmp	r2, #48	@ 0x30
 8007586:	d0f9      	beq.n	800757c <_strtod_l+0x29c>
 8007588:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800758c:	2908      	cmp	r1, #8
 800758e:	f63f af75 	bhi.w	800747c <_strtod_l+0x19c>
 8007592:	3a30      	subs	r2, #48	@ 0x30
 8007594:	9209      	str	r2, [sp, #36]	@ 0x24
 8007596:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007598:	920f      	str	r2, [sp, #60]	@ 0x3c
 800759a:	f04f 080a 	mov.w	r8, #10
 800759e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80075a0:	1c56      	adds	r6, r2, #1
 80075a2:	9619      	str	r6, [sp, #100]	@ 0x64
 80075a4:	7852      	ldrb	r2, [r2, #1]
 80075a6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80075aa:	f1be 0f09 	cmp.w	lr, #9
 80075ae:	d939      	bls.n	8007624 <_strtod_l+0x344>
 80075b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80075b2:	1a76      	subs	r6, r6, r1
 80075b4:	2e08      	cmp	r6, #8
 80075b6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80075ba:	dc03      	bgt.n	80075c4 <_strtod_l+0x2e4>
 80075bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80075be:	4588      	cmp	r8, r1
 80075c0:	bfa8      	it	ge
 80075c2:	4688      	movge	r8, r1
 80075c4:	f1bc 0f00 	cmp.w	ip, #0
 80075c8:	d001      	beq.n	80075ce <_strtod_l+0x2ee>
 80075ca:	f1c8 0800 	rsb	r8, r8, #0
 80075ce:	2d00      	cmp	r5, #0
 80075d0:	d14e      	bne.n	8007670 <_strtod_l+0x390>
 80075d2:	9908      	ldr	r1, [sp, #32]
 80075d4:	4308      	orrs	r0, r1
 80075d6:	f47f aebc 	bne.w	8007352 <_strtod_l+0x72>
 80075da:	2b00      	cmp	r3, #0
 80075dc:	f47f aed4 	bne.w	8007388 <_strtod_l+0xa8>
 80075e0:	2a69      	cmp	r2, #105	@ 0x69
 80075e2:	d028      	beq.n	8007636 <_strtod_l+0x356>
 80075e4:	dc25      	bgt.n	8007632 <_strtod_l+0x352>
 80075e6:	2a49      	cmp	r2, #73	@ 0x49
 80075e8:	d025      	beq.n	8007636 <_strtod_l+0x356>
 80075ea:	2a4e      	cmp	r2, #78	@ 0x4e
 80075ec:	f47f aecc 	bne.w	8007388 <_strtod_l+0xa8>
 80075f0:	499a      	ldr	r1, [pc, #616]	@ (800785c <_strtod_l+0x57c>)
 80075f2:	a819      	add	r0, sp, #100	@ 0x64
 80075f4:	f001 f992 	bl	800891c <__match>
 80075f8:	2800      	cmp	r0, #0
 80075fa:	f43f aec5 	beq.w	8007388 <_strtod_l+0xa8>
 80075fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	2b28      	cmp	r3, #40	@ 0x28
 8007604:	d12e      	bne.n	8007664 <_strtod_l+0x384>
 8007606:	4996      	ldr	r1, [pc, #600]	@ (8007860 <_strtod_l+0x580>)
 8007608:	aa1c      	add	r2, sp, #112	@ 0x70
 800760a:	a819      	add	r0, sp, #100	@ 0x64
 800760c:	f001 f99a 	bl	8008944 <__hexnan>
 8007610:	2805      	cmp	r0, #5
 8007612:	d127      	bne.n	8007664 <_strtod_l+0x384>
 8007614:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007616:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800761a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800761e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007622:	e696      	b.n	8007352 <_strtod_l+0x72>
 8007624:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007626:	fb08 2101 	mla	r1, r8, r1, r2
 800762a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800762e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007630:	e7b5      	b.n	800759e <_strtod_l+0x2be>
 8007632:	2a6e      	cmp	r2, #110	@ 0x6e
 8007634:	e7da      	b.n	80075ec <_strtod_l+0x30c>
 8007636:	498b      	ldr	r1, [pc, #556]	@ (8007864 <_strtod_l+0x584>)
 8007638:	a819      	add	r0, sp, #100	@ 0x64
 800763a:	f001 f96f 	bl	800891c <__match>
 800763e:	2800      	cmp	r0, #0
 8007640:	f43f aea2 	beq.w	8007388 <_strtod_l+0xa8>
 8007644:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007646:	4988      	ldr	r1, [pc, #544]	@ (8007868 <_strtod_l+0x588>)
 8007648:	3b01      	subs	r3, #1
 800764a:	a819      	add	r0, sp, #100	@ 0x64
 800764c:	9319      	str	r3, [sp, #100]	@ 0x64
 800764e:	f001 f965 	bl	800891c <__match>
 8007652:	b910      	cbnz	r0, 800765a <_strtod_l+0x37a>
 8007654:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007656:	3301      	adds	r3, #1
 8007658:	9319      	str	r3, [sp, #100]	@ 0x64
 800765a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007878 <_strtod_l+0x598>
 800765e:	f04f 0a00 	mov.w	sl, #0
 8007662:	e676      	b.n	8007352 <_strtod_l+0x72>
 8007664:	4881      	ldr	r0, [pc, #516]	@ (800786c <_strtod_l+0x58c>)
 8007666:	f000 fe5f 	bl	8008328 <nan>
 800766a:	ec5b ab10 	vmov	sl, fp, d0
 800766e:	e670      	b.n	8007352 <_strtod_l+0x72>
 8007670:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007672:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007674:	eba8 0303 	sub.w	r3, r8, r3
 8007678:	f1b9 0f00 	cmp.w	r9, #0
 800767c:	bf08      	it	eq
 800767e:	46a9      	moveq	r9, r5
 8007680:	2d10      	cmp	r5, #16
 8007682:	9309      	str	r3, [sp, #36]	@ 0x24
 8007684:	462c      	mov	r4, r5
 8007686:	bfa8      	it	ge
 8007688:	2410      	movge	r4, #16
 800768a:	f7f8 ff43 	bl	8000514 <__aeabi_ui2d>
 800768e:	2d09      	cmp	r5, #9
 8007690:	4682      	mov	sl, r0
 8007692:	468b      	mov	fp, r1
 8007694:	dc13      	bgt.n	80076be <_strtod_l+0x3de>
 8007696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007698:	2b00      	cmp	r3, #0
 800769a:	f43f ae5a 	beq.w	8007352 <_strtod_l+0x72>
 800769e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076a0:	dd78      	ble.n	8007794 <_strtod_l+0x4b4>
 80076a2:	2b16      	cmp	r3, #22
 80076a4:	dc5f      	bgt.n	8007766 <_strtod_l+0x486>
 80076a6:	4972      	ldr	r1, [pc, #456]	@ (8007870 <_strtod_l+0x590>)
 80076a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80076ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076b0:	4652      	mov	r2, sl
 80076b2:	465b      	mov	r3, fp
 80076b4:	f7f8 ffa8 	bl	8000608 <__aeabi_dmul>
 80076b8:	4682      	mov	sl, r0
 80076ba:	468b      	mov	fp, r1
 80076bc:	e649      	b.n	8007352 <_strtod_l+0x72>
 80076be:	4b6c      	ldr	r3, [pc, #432]	@ (8007870 <_strtod_l+0x590>)
 80076c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80076c4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80076c8:	f7f8 ff9e 	bl	8000608 <__aeabi_dmul>
 80076cc:	4682      	mov	sl, r0
 80076ce:	4638      	mov	r0, r7
 80076d0:	468b      	mov	fp, r1
 80076d2:	f7f8 ff1f 	bl	8000514 <__aeabi_ui2d>
 80076d6:	4602      	mov	r2, r0
 80076d8:	460b      	mov	r3, r1
 80076da:	4650      	mov	r0, sl
 80076dc:	4659      	mov	r1, fp
 80076de:	f7f8 fddd 	bl	800029c <__adddf3>
 80076e2:	2d0f      	cmp	r5, #15
 80076e4:	4682      	mov	sl, r0
 80076e6:	468b      	mov	fp, r1
 80076e8:	ddd5      	ble.n	8007696 <_strtod_l+0x3b6>
 80076ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076ec:	1b2c      	subs	r4, r5, r4
 80076ee:	441c      	add	r4, r3
 80076f0:	2c00      	cmp	r4, #0
 80076f2:	f340 8093 	ble.w	800781c <_strtod_l+0x53c>
 80076f6:	f014 030f 	ands.w	r3, r4, #15
 80076fa:	d00a      	beq.n	8007712 <_strtod_l+0x432>
 80076fc:	495c      	ldr	r1, [pc, #368]	@ (8007870 <_strtod_l+0x590>)
 80076fe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007702:	4652      	mov	r2, sl
 8007704:	465b      	mov	r3, fp
 8007706:	e9d1 0100 	ldrd	r0, r1, [r1]
 800770a:	f7f8 ff7d 	bl	8000608 <__aeabi_dmul>
 800770e:	4682      	mov	sl, r0
 8007710:	468b      	mov	fp, r1
 8007712:	f034 040f 	bics.w	r4, r4, #15
 8007716:	d073      	beq.n	8007800 <_strtod_l+0x520>
 8007718:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800771c:	dd49      	ble.n	80077b2 <_strtod_l+0x4d2>
 800771e:	2400      	movs	r4, #0
 8007720:	46a0      	mov	r8, r4
 8007722:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007724:	46a1      	mov	r9, r4
 8007726:	9a05      	ldr	r2, [sp, #20]
 8007728:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007878 <_strtod_l+0x598>
 800772c:	2322      	movs	r3, #34	@ 0x22
 800772e:	6013      	str	r3, [r2, #0]
 8007730:	f04f 0a00 	mov.w	sl, #0
 8007734:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007736:	2b00      	cmp	r3, #0
 8007738:	f43f ae0b 	beq.w	8007352 <_strtod_l+0x72>
 800773c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800773e:	9805      	ldr	r0, [sp, #20]
 8007740:	f001 faa4 	bl	8008c8c <_Bfree>
 8007744:	9805      	ldr	r0, [sp, #20]
 8007746:	4649      	mov	r1, r9
 8007748:	f001 faa0 	bl	8008c8c <_Bfree>
 800774c:	9805      	ldr	r0, [sp, #20]
 800774e:	4641      	mov	r1, r8
 8007750:	f001 fa9c 	bl	8008c8c <_Bfree>
 8007754:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007756:	9805      	ldr	r0, [sp, #20]
 8007758:	f001 fa98 	bl	8008c8c <_Bfree>
 800775c:	9805      	ldr	r0, [sp, #20]
 800775e:	4621      	mov	r1, r4
 8007760:	f001 fa94 	bl	8008c8c <_Bfree>
 8007764:	e5f5      	b.n	8007352 <_strtod_l+0x72>
 8007766:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007768:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800776c:	4293      	cmp	r3, r2
 800776e:	dbbc      	blt.n	80076ea <_strtod_l+0x40a>
 8007770:	4c3f      	ldr	r4, [pc, #252]	@ (8007870 <_strtod_l+0x590>)
 8007772:	f1c5 050f 	rsb	r5, r5, #15
 8007776:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800777a:	4652      	mov	r2, sl
 800777c:	465b      	mov	r3, fp
 800777e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007782:	f7f8 ff41 	bl	8000608 <__aeabi_dmul>
 8007786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007788:	1b5d      	subs	r5, r3, r5
 800778a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800778e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007792:	e78f      	b.n	80076b4 <_strtod_l+0x3d4>
 8007794:	3316      	adds	r3, #22
 8007796:	dba8      	blt.n	80076ea <_strtod_l+0x40a>
 8007798:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800779a:	eba3 0808 	sub.w	r8, r3, r8
 800779e:	4b34      	ldr	r3, [pc, #208]	@ (8007870 <_strtod_l+0x590>)
 80077a0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80077a4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80077a8:	4650      	mov	r0, sl
 80077aa:	4659      	mov	r1, fp
 80077ac:	f7f9 f856 	bl	800085c <__aeabi_ddiv>
 80077b0:	e782      	b.n	80076b8 <_strtod_l+0x3d8>
 80077b2:	2300      	movs	r3, #0
 80077b4:	4f2f      	ldr	r7, [pc, #188]	@ (8007874 <_strtod_l+0x594>)
 80077b6:	1124      	asrs	r4, r4, #4
 80077b8:	4650      	mov	r0, sl
 80077ba:	4659      	mov	r1, fp
 80077bc:	461e      	mov	r6, r3
 80077be:	2c01      	cmp	r4, #1
 80077c0:	dc21      	bgt.n	8007806 <_strtod_l+0x526>
 80077c2:	b10b      	cbz	r3, 80077c8 <_strtod_l+0x4e8>
 80077c4:	4682      	mov	sl, r0
 80077c6:	468b      	mov	fp, r1
 80077c8:	492a      	ldr	r1, [pc, #168]	@ (8007874 <_strtod_l+0x594>)
 80077ca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80077ce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80077d2:	4652      	mov	r2, sl
 80077d4:	465b      	mov	r3, fp
 80077d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077da:	f7f8 ff15 	bl	8000608 <__aeabi_dmul>
 80077de:	4b26      	ldr	r3, [pc, #152]	@ (8007878 <_strtod_l+0x598>)
 80077e0:	460a      	mov	r2, r1
 80077e2:	400b      	ands	r3, r1
 80077e4:	4925      	ldr	r1, [pc, #148]	@ (800787c <_strtod_l+0x59c>)
 80077e6:	428b      	cmp	r3, r1
 80077e8:	4682      	mov	sl, r0
 80077ea:	d898      	bhi.n	800771e <_strtod_l+0x43e>
 80077ec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80077f0:	428b      	cmp	r3, r1
 80077f2:	bf86      	itte	hi
 80077f4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007880 <_strtod_l+0x5a0>
 80077f8:	f04f 3aff 	movhi.w	sl, #4294967295
 80077fc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007800:	2300      	movs	r3, #0
 8007802:	9308      	str	r3, [sp, #32]
 8007804:	e076      	b.n	80078f4 <_strtod_l+0x614>
 8007806:	07e2      	lsls	r2, r4, #31
 8007808:	d504      	bpl.n	8007814 <_strtod_l+0x534>
 800780a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800780e:	f7f8 fefb 	bl	8000608 <__aeabi_dmul>
 8007812:	2301      	movs	r3, #1
 8007814:	3601      	adds	r6, #1
 8007816:	1064      	asrs	r4, r4, #1
 8007818:	3708      	adds	r7, #8
 800781a:	e7d0      	b.n	80077be <_strtod_l+0x4de>
 800781c:	d0f0      	beq.n	8007800 <_strtod_l+0x520>
 800781e:	4264      	negs	r4, r4
 8007820:	f014 020f 	ands.w	r2, r4, #15
 8007824:	d00a      	beq.n	800783c <_strtod_l+0x55c>
 8007826:	4b12      	ldr	r3, [pc, #72]	@ (8007870 <_strtod_l+0x590>)
 8007828:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800782c:	4650      	mov	r0, sl
 800782e:	4659      	mov	r1, fp
 8007830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007834:	f7f9 f812 	bl	800085c <__aeabi_ddiv>
 8007838:	4682      	mov	sl, r0
 800783a:	468b      	mov	fp, r1
 800783c:	1124      	asrs	r4, r4, #4
 800783e:	d0df      	beq.n	8007800 <_strtod_l+0x520>
 8007840:	2c1f      	cmp	r4, #31
 8007842:	dd1f      	ble.n	8007884 <_strtod_l+0x5a4>
 8007844:	2400      	movs	r4, #0
 8007846:	46a0      	mov	r8, r4
 8007848:	940b      	str	r4, [sp, #44]	@ 0x2c
 800784a:	46a1      	mov	r9, r4
 800784c:	9a05      	ldr	r2, [sp, #20]
 800784e:	2322      	movs	r3, #34	@ 0x22
 8007850:	f04f 0a00 	mov.w	sl, #0
 8007854:	f04f 0b00 	mov.w	fp, #0
 8007858:	6013      	str	r3, [r2, #0]
 800785a:	e76b      	b.n	8007734 <_strtod_l+0x454>
 800785c:	0800a3b7 	.word	0x0800a3b7
 8007860:	0800a56c 	.word	0x0800a56c
 8007864:	0800a3ae 	.word	0x0800a3ae
 8007868:	0800a3b1 	.word	0x0800a3b1
 800786c:	0800a46e 	.word	0x0800a46e
 8007870:	0800a5f8 	.word	0x0800a5f8
 8007874:	0800a5d0 	.word	0x0800a5d0
 8007878:	7ff00000 	.word	0x7ff00000
 800787c:	7ca00000 	.word	0x7ca00000
 8007880:	7fefffff 	.word	0x7fefffff
 8007884:	f014 0310 	ands.w	r3, r4, #16
 8007888:	bf18      	it	ne
 800788a:	236a      	movne	r3, #106	@ 0x6a
 800788c:	4ea9      	ldr	r6, [pc, #676]	@ (8007b34 <_strtod_l+0x854>)
 800788e:	9308      	str	r3, [sp, #32]
 8007890:	4650      	mov	r0, sl
 8007892:	4659      	mov	r1, fp
 8007894:	2300      	movs	r3, #0
 8007896:	07e7      	lsls	r7, r4, #31
 8007898:	d504      	bpl.n	80078a4 <_strtod_l+0x5c4>
 800789a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800789e:	f7f8 feb3 	bl	8000608 <__aeabi_dmul>
 80078a2:	2301      	movs	r3, #1
 80078a4:	1064      	asrs	r4, r4, #1
 80078a6:	f106 0608 	add.w	r6, r6, #8
 80078aa:	d1f4      	bne.n	8007896 <_strtod_l+0x5b6>
 80078ac:	b10b      	cbz	r3, 80078b2 <_strtod_l+0x5d2>
 80078ae:	4682      	mov	sl, r0
 80078b0:	468b      	mov	fp, r1
 80078b2:	9b08      	ldr	r3, [sp, #32]
 80078b4:	b1b3      	cbz	r3, 80078e4 <_strtod_l+0x604>
 80078b6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80078ba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80078be:	2b00      	cmp	r3, #0
 80078c0:	4659      	mov	r1, fp
 80078c2:	dd0f      	ble.n	80078e4 <_strtod_l+0x604>
 80078c4:	2b1f      	cmp	r3, #31
 80078c6:	dd56      	ble.n	8007976 <_strtod_l+0x696>
 80078c8:	2b34      	cmp	r3, #52	@ 0x34
 80078ca:	bfde      	ittt	le
 80078cc:	f04f 33ff 	movle.w	r3, #4294967295
 80078d0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80078d4:	4093      	lslle	r3, r2
 80078d6:	f04f 0a00 	mov.w	sl, #0
 80078da:	bfcc      	ite	gt
 80078dc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80078e0:	ea03 0b01 	andle.w	fp, r3, r1
 80078e4:	2200      	movs	r2, #0
 80078e6:	2300      	movs	r3, #0
 80078e8:	4650      	mov	r0, sl
 80078ea:	4659      	mov	r1, fp
 80078ec:	f7f9 f8f4 	bl	8000ad8 <__aeabi_dcmpeq>
 80078f0:	2800      	cmp	r0, #0
 80078f2:	d1a7      	bne.n	8007844 <_strtod_l+0x564>
 80078f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078f6:	9300      	str	r3, [sp, #0]
 80078f8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80078fa:	9805      	ldr	r0, [sp, #20]
 80078fc:	462b      	mov	r3, r5
 80078fe:	464a      	mov	r2, r9
 8007900:	f001 fa2c 	bl	8008d5c <__s2b>
 8007904:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007906:	2800      	cmp	r0, #0
 8007908:	f43f af09 	beq.w	800771e <_strtod_l+0x43e>
 800790c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800790e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007910:	2a00      	cmp	r2, #0
 8007912:	eba3 0308 	sub.w	r3, r3, r8
 8007916:	bfa8      	it	ge
 8007918:	2300      	movge	r3, #0
 800791a:	9312      	str	r3, [sp, #72]	@ 0x48
 800791c:	2400      	movs	r4, #0
 800791e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007922:	9316      	str	r3, [sp, #88]	@ 0x58
 8007924:	46a0      	mov	r8, r4
 8007926:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007928:	9805      	ldr	r0, [sp, #20]
 800792a:	6859      	ldr	r1, [r3, #4]
 800792c:	f001 f96e 	bl	8008c0c <_Balloc>
 8007930:	4681      	mov	r9, r0
 8007932:	2800      	cmp	r0, #0
 8007934:	f43f aef7 	beq.w	8007726 <_strtod_l+0x446>
 8007938:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800793a:	691a      	ldr	r2, [r3, #16]
 800793c:	3202      	adds	r2, #2
 800793e:	f103 010c 	add.w	r1, r3, #12
 8007942:	0092      	lsls	r2, r2, #2
 8007944:	300c      	adds	r0, #12
 8007946:	f000 fce0 	bl	800830a <memcpy>
 800794a:	ec4b ab10 	vmov	d0, sl, fp
 800794e:	9805      	ldr	r0, [sp, #20]
 8007950:	aa1c      	add	r2, sp, #112	@ 0x70
 8007952:	a91b      	add	r1, sp, #108	@ 0x6c
 8007954:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007958:	f001 fd34 	bl	80093c4 <__d2b>
 800795c:	901a      	str	r0, [sp, #104]	@ 0x68
 800795e:	2800      	cmp	r0, #0
 8007960:	f43f aee1 	beq.w	8007726 <_strtod_l+0x446>
 8007964:	9805      	ldr	r0, [sp, #20]
 8007966:	2101      	movs	r1, #1
 8007968:	f001 fa8e 	bl	8008e88 <__i2b>
 800796c:	4680      	mov	r8, r0
 800796e:	b948      	cbnz	r0, 8007984 <_strtod_l+0x6a4>
 8007970:	f04f 0800 	mov.w	r8, #0
 8007974:	e6d7      	b.n	8007726 <_strtod_l+0x446>
 8007976:	f04f 32ff 	mov.w	r2, #4294967295
 800797a:	fa02 f303 	lsl.w	r3, r2, r3
 800797e:	ea03 0a0a 	and.w	sl, r3, sl
 8007982:	e7af      	b.n	80078e4 <_strtod_l+0x604>
 8007984:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007986:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007988:	2d00      	cmp	r5, #0
 800798a:	bfab      	itete	ge
 800798c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800798e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007990:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007992:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007994:	bfac      	ite	ge
 8007996:	18ef      	addge	r7, r5, r3
 8007998:	1b5e      	sublt	r6, r3, r5
 800799a:	9b08      	ldr	r3, [sp, #32]
 800799c:	1aed      	subs	r5, r5, r3
 800799e:	4415      	add	r5, r2
 80079a0:	4b65      	ldr	r3, [pc, #404]	@ (8007b38 <_strtod_l+0x858>)
 80079a2:	3d01      	subs	r5, #1
 80079a4:	429d      	cmp	r5, r3
 80079a6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80079aa:	da50      	bge.n	8007a4e <_strtod_l+0x76e>
 80079ac:	1b5b      	subs	r3, r3, r5
 80079ae:	2b1f      	cmp	r3, #31
 80079b0:	eba2 0203 	sub.w	r2, r2, r3
 80079b4:	f04f 0101 	mov.w	r1, #1
 80079b8:	dc3d      	bgt.n	8007a36 <_strtod_l+0x756>
 80079ba:	fa01 f303 	lsl.w	r3, r1, r3
 80079be:	9313      	str	r3, [sp, #76]	@ 0x4c
 80079c0:	2300      	movs	r3, #0
 80079c2:	9310      	str	r3, [sp, #64]	@ 0x40
 80079c4:	18bd      	adds	r5, r7, r2
 80079c6:	9b08      	ldr	r3, [sp, #32]
 80079c8:	42af      	cmp	r7, r5
 80079ca:	4416      	add	r6, r2
 80079cc:	441e      	add	r6, r3
 80079ce:	463b      	mov	r3, r7
 80079d0:	bfa8      	it	ge
 80079d2:	462b      	movge	r3, r5
 80079d4:	42b3      	cmp	r3, r6
 80079d6:	bfa8      	it	ge
 80079d8:	4633      	movge	r3, r6
 80079da:	2b00      	cmp	r3, #0
 80079dc:	bfc2      	ittt	gt
 80079de:	1aed      	subgt	r5, r5, r3
 80079e0:	1af6      	subgt	r6, r6, r3
 80079e2:	1aff      	subgt	r7, r7, r3
 80079e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	dd16      	ble.n	8007a18 <_strtod_l+0x738>
 80079ea:	4641      	mov	r1, r8
 80079ec:	9805      	ldr	r0, [sp, #20]
 80079ee:	461a      	mov	r2, r3
 80079f0:	f001 fb02 	bl	8008ff8 <__pow5mult>
 80079f4:	4680      	mov	r8, r0
 80079f6:	2800      	cmp	r0, #0
 80079f8:	d0ba      	beq.n	8007970 <_strtod_l+0x690>
 80079fa:	4601      	mov	r1, r0
 80079fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80079fe:	9805      	ldr	r0, [sp, #20]
 8007a00:	f001 fa58 	bl	8008eb4 <__multiply>
 8007a04:	900a      	str	r0, [sp, #40]	@ 0x28
 8007a06:	2800      	cmp	r0, #0
 8007a08:	f43f ae8d 	beq.w	8007726 <_strtod_l+0x446>
 8007a0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a0e:	9805      	ldr	r0, [sp, #20]
 8007a10:	f001 f93c 	bl	8008c8c <_Bfree>
 8007a14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a16:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a18:	2d00      	cmp	r5, #0
 8007a1a:	dc1d      	bgt.n	8007a58 <_strtod_l+0x778>
 8007a1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	dd23      	ble.n	8007a6a <_strtod_l+0x78a>
 8007a22:	4649      	mov	r1, r9
 8007a24:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007a26:	9805      	ldr	r0, [sp, #20]
 8007a28:	f001 fae6 	bl	8008ff8 <__pow5mult>
 8007a2c:	4681      	mov	r9, r0
 8007a2e:	b9e0      	cbnz	r0, 8007a6a <_strtod_l+0x78a>
 8007a30:	f04f 0900 	mov.w	r9, #0
 8007a34:	e677      	b.n	8007726 <_strtod_l+0x446>
 8007a36:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007a3a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007a3e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007a42:	35e2      	adds	r5, #226	@ 0xe2
 8007a44:	fa01 f305 	lsl.w	r3, r1, r5
 8007a48:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a4a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007a4c:	e7ba      	b.n	80079c4 <_strtod_l+0x6e4>
 8007a4e:	2300      	movs	r3, #0
 8007a50:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a52:	2301      	movs	r3, #1
 8007a54:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a56:	e7b5      	b.n	80079c4 <_strtod_l+0x6e4>
 8007a58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a5a:	9805      	ldr	r0, [sp, #20]
 8007a5c:	462a      	mov	r2, r5
 8007a5e:	f001 fb25 	bl	80090ac <__lshift>
 8007a62:	901a      	str	r0, [sp, #104]	@ 0x68
 8007a64:	2800      	cmp	r0, #0
 8007a66:	d1d9      	bne.n	8007a1c <_strtod_l+0x73c>
 8007a68:	e65d      	b.n	8007726 <_strtod_l+0x446>
 8007a6a:	2e00      	cmp	r6, #0
 8007a6c:	dd07      	ble.n	8007a7e <_strtod_l+0x79e>
 8007a6e:	4649      	mov	r1, r9
 8007a70:	9805      	ldr	r0, [sp, #20]
 8007a72:	4632      	mov	r2, r6
 8007a74:	f001 fb1a 	bl	80090ac <__lshift>
 8007a78:	4681      	mov	r9, r0
 8007a7a:	2800      	cmp	r0, #0
 8007a7c:	d0d8      	beq.n	8007a30 <_strtod_l+0x750>
 8007a7e:	2f00      	cmp	r7, #0
 8007a80:	dd08      	ble.n	8007a94 <_strtod_l+0x7b4>
 8007a82:	4641      	mov	r1, r8
 8007a84:	9805      	ldr	r0, [sp, #20]
 8007a86:	463a      	mov	r2, r7
 8007a88:	f001 fb10 	bl	80090ac <__lshift>
 8007a8c:	4680      	mov	r8, r0
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	f43f ae49 	beq.w	8007726 <_strtod_l+0x446>
 8007a94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a96:	9805      	ldr	r0, [sp, #20]
 8007a98:	464a      	mov	r2, r9
 8007a9a:	f001 fb8f 	bl	80091bc <__mdiff>
 8007a9e:	4604      	mov	r4, r0
 8007aa0:	2800      	cmp	r0, #0
 8007aa2:	f43f ae40 	beq.w	8007726 <_strtod_l+0x446>
 8007aa6:	68c3      	ldr	r3, [r0, #12]
 8007aa8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007aaa:	2300      	movs	r3, #0
 8007aac:	60c3      	str	r3, [r0, #12]
 8007aae:	4641      	mov	r1, r8
 8007ab0:	f001 fb68 	bl	8009184 <__mcmp>
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	da45      	bge.n	8007b44 <_strtod_l+0x864>
 8007ab8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007aba:	ea53 030a 	orrs.w	r3, r3, sl
 8007abe:	d16b      	bne.n	8007b98 <_strtod_l+0x8b8>
 8007ac0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d167      	bne.n	8007b98 <_strtod_l+0x8b8>
 8007ac8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007acc:	0d1b      	lsrs	r3, r3, #20
 8007ace:	051b      	lsls	r3, r3, #20
 8007ad0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007ad4:	d960      	bls.n	8007b98 <_strtod_l+0x8b8>
 8007ad6:	6963      	ldr	r3, [r4, #20]
 8007ad8:	b913      	cbnz	r3, 8007ae0 <_strtod_l+0x800>
 8007ada:	6923      	ldr	r3, [r4, #16]
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	dd5b      	ble.n	8007b98 <_strtod_l+0x8b8>
 8007ae0:	4621      	mov	r1, r4
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	9805      	ldr	r0, [sp, #20]
 8007ae6:	f001 fae1 	bl	80090ac <__lshift>
 8007aea:	4641      	mov	r1, r8
 8007aec:	4604      	mov	r4, r0
 8007aee:	f001 fb49 	bl	8009184 <__mcmp>
 8007af2:	2800      	cmp	r0, #0
 8007af4:	dd50      	ble.n	8007b98 <_strtod_l+0x8b8>
 8007af6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007afa:	9a08      	ldr	r2, [sp, #32]
 8007afc:	0d1b      	lsrs	r3, r3, #20
 8007afe:	051b      	lsls	r3, r3, #20
 8007b00:	2a00      	cmp	r2, #0
 8007b02:	d06a      	beq.n	8007bda <_strtod_l+0x8fa>
 8007b04:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007b08:	d867      	bhi.n	8007bda <_strtod_l+0x8fa>
 8007b0a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007b0e:	f67f ae9d 	bls.w	800784c <_strtod_l+0x56c>
 8007b12:	4b0a      	ldr	r3, [pc, #40]	@ (8007b3c <_strtod_l+0x85c>)
 8007b14:	4650      	mov	r0, sl
 8007b16:	4659      	mov	r1, fp
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f7f8 fd75 	bl	8000608 <__aeabi_dmul>
 8007b1e:	4b08      	ldr	r3, [pc, #32]	@ (8007b40 <_strtod_l+0x860>)
 8007b20:	400b      	ands	r3, r1
 8007b22:	4682      	mov	sl, r0
 8007b24:	468b      	mov	fp, r1
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	f47f ae08 	bne.w	800773c <_strtod_l+0x45c>
 8007b2c:	9a05      	ldr	r2, [sp, #20]
 8007b2e:	2322      	movs	r3, #34	@ 0x22
 8007b30:	6013      	str	r3, [r2, #0]
 8007b32:	e603      	b.n	800773c <_strtod_l+0x45c>
 8007b34:	0800a598 	.word	0x0800a598
 8007b38:	fffffc02 	.word	0xfffffc02
 8007b3c:	39500000 	.word	0x39500000
 8007b40:	7ff00000 	.word	0x7ff00000
 8007b44:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007b48:	d165      	bne.n	8007c16 <_strtod_l+0x936>
 8007b4a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007b4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b50:	b35a      	cbz	r2, 8007baa <_strtod_l+0x8ca>
 8007b52:	4a9f      	ldr	r2, [pc, #636]	@ (8007dd0 <_strtod_l+0xaf0>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d12b      	bne.n	8007bb0 <_strtod_l+0x8d0>
 8007b58:	9b08      	ldr	r3, [sp, #32]
 8007b5a:	4651      	mov	r1, sl
 8007b5c:	b303      	cbz	r3, 8007ba0 <_strtod_l+0x8c0>
 8007b5e:	4b9d      	ldr	r3, [pc, #628]	@ (8007dd4 <_strtod_l+0xaf4>)
 8007b60:	465a      	mov	r2, fp
 8007b62:	4013      	ands	r3, r2
 8007b64:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007b68:	f04f 32ff 	mov.w	r2, #4294967295
 8007b6c:	d81b      	bhi.n	8007ba6 <_strtod_l+0x8c6>
 8007b6e:	0d1b      	lsrs	r3, r3, #20
 8007b70:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007b74:	fa02 f303 	lsl.w	r3, r2, r3
 8007b78:	4299      	cmp	r1, r3
 8007b7a:	d119      	bne.n	8007bb0 <_strtod_l+0x8d0>
 8007b7c:	4b96      	ldr	r3, [pc, #600]	@ (8007dd8 <_strtod_l+0xaf8>)
 8007b7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b80:	429a      	cmp	r2, r3
 8007b82:	d102      	bne.n	8007b8a <_strtod_l+0x8aa>
 8007b84:	3101      	adds	r1, #1
 8007b86:	f43f adce 	beq.w	8007726 <_strtod_l+0x446>
 8007b8a:	4b92      	ldr	r3, [pc, #584]	@ (8007dd4 <_strtod_l+0xaf4>)
 8007b8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b8e:	401a      	ands	r2, r3
 8007b90:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007b94:	f04f 0a00 	mov.w	sl, #0
 8007b98:	9b08      	ldr	r3, [sp, #32]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d1b9      	bne.n	8007b12 <_strtod_l+0x832>
 8007b9e:	e5cd      	b.n	800773c <_strtod_l+0x45c>
 8007ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ba4:	e7e8      	b.n	8007b78 <_strtod_l+0x898>
 8007ba6:	4613      	mov	r3, r2
 8007ba8:	e7e6      	b.n	8007b78 <_strtod_l+0x898>
 8007baa:	ea53 030a 	orrs.w	r3, r3, sl
 8007bae:	d0a2      	beq.n	8007af6 <_strtod_l+0x816>
 8007bb0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007bb2:	b1db      	cbz	r3, 8007bec <_strtod_l+0x90c>
 8007bb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007bb6:	4213      	tst	r3, r2
 8007bb8:	d0ee      	beq.n	8007b98 <_strtod_l+0x8b8>
 8007bba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bbc:	9a08      	ldr	r2, [sp, #32]
 8007bbe:	4650      	mov	r0, sl
 8007bc0:	4659      	mov	r1, fp
 8007bc2:	b1bb      	cbz	r3, 8007bf4 <_strtod_l+0x914>
 8007bc4:	f7ff fb6b 	bl	800729e <sulp>
 8007bc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007bcc:	ec53 2b10 	vmov	r2, r3, d0
 8007bd0:	f7f8 fb64 	bl	800029c <__adddf3>
 8007bd4:	4682      	mov	sl, r0
 8007bd6:	468b      	mov	fp, r1
 8007bd8:	e7de      	b.n	8007b98 <_strtod_l+0x8b8>
 8007bda:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007bde:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007be2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007be6:	f04f 3aff 	mov.w	sl, #4294967295
 8007bea:	e7d5      	b.n	8007b98 <_strtod_l+0x8b8>
 8007bec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007bee:	ea13 0f0a 	tst.w	r3, sl
 8007bf2:	e7e1      	b.n	8007bb8 <_strtod_l+0x8d8>
 8007bf4:	f7ff fb53 	bl	800729e <sulp>
 8007bf8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007bfc:	ec53 2b10 	vmov	r2, r3, d0
 8007c00:	f7f8 fb4a 	bl	8000298 <__aeabi_dsub>
 8007c04:	2200      	movs	r2, #0
 8007c06:	2300      	movs	r3, #0
 8007c08:	4682      	mov	sl, r0
 8007c0a:	468b      	mov	fp, r1
 8007c0c:	f7f8 ff64 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c10:	2800      	cmp	r0, #0
 8007c12:	d0c1      	beq.n	8007b98 <_strtod_l+0x8b8>
 8007c14:	e61a      	b.n	800784c <_strtod_l+0x56c>
 8007c16:	4641      	mov	r1, r8
 8007c18:	4620      	mov	r0, r4
 8007c1a:	f001 fc2b 	bl	8009474 <__ratio>
 8007c1e:	ec57 6b10 	vmov	r6, r7, d0
 8007c22:	2200      	movs	r2, #0
 8007c24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007c28:	4630      	mov	r0, r6
 8007c2a:	4639      	mov	r1, r7
 8007c2c:	f7f8 ff68 	bl	8000b00 <__aeabi_dcmple>
 8007c30:	2800      	cmp	r0, #0
 8007c32:	d06f      	beq.n	8007d14 <_strtod_l+0xa34>
 8007c34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d17a      	bne.n	8007d30 <_strtod_l+0xa50>
 8007c3a:	f1ba 0f00 	cmp.w	sl, #0
 8007c3e:	d158      	bne.n	8007cf2 <_strtod_l+0xa12>
 8007c40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d15a      	bne.n	8007d00 <_strtod_l+0xa20>
 8007c4a:	4b64      	ldr	r3, [pc, #400]	@ (8007ddc <_strtod_l+0xafc>)
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	4630      	mov	r0, r6
 8007c50:	4639      	mov	r1, r7
 8007c52:	f7f8 ff4b 	bl	8000aec <__aeabi_dcmplt>
 8007c56:	2800      	cmp	r0, #0
 8007c58:	d159      	bne.n	8007d0e <_strtod_l+0xa2e>
 8007c5a:	4630      	mov	r0, r6
 8007c5c:	4639      	mov	r1, r7
 8007c5e:	4b60      	ldr	r3, [pc, #384]	@ (8007de0 <_strtod_l+0xb00>)
 8007c60:	2200      	movs	r2, #0
 8007c62:	f7f8 fcd1 	bl	8000608 <__aeabi_dmul>
 8007c66:	4606      	mov	r6, r0
 8007c68:	460f      	mov	r7, r1
 8007c6a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007c6e:	9606      	str	r6, [sp, #24]
 8007c70:	9307      	str	r3, [sp, #28]
 8007c72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c76:	4d57      	ldr	r5, [pc, #348]	@ (8007dd4 <_strtod_l+0xaf4>)
 8007c78:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007c7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c7e:	401d      	ands	r5, r3
 8007c80:	4b58      	ldr	r3, [pc, #352]	@ (8007de4 <_strtod_l+0xb04>)
 8007c82:	429d      	cmp	r5, r3
 8007c84:	f040 80b2 	bne.w	8007dec <_strtod_l+0xb0c>
 8007c88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c8a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007c8e:	ec4b ab10 	vmov	d0, sl, fp
 8007c92:	f001 fb27 	bl	80092e4 <__ulp>
 8007c96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c9a:	ec51 0b10 	vmov	r0, r1, d0
 8007c9e:	f7f8 fcb3 	bl	8000608 <__aeabi_dmul>
 8007ca2:	4652      	mov	r2, sl
 8007ca4:	465b      	mov	r3, fp
 8007ca6:	f7f8 faf9 	bl	800029c <__adddf3>
 8007caa:	460b      	mov	r3, r1
 8007cac:	4949      	ldr	r1, [pc, #292]	@ (8007dd4 <_strtod_l+0xaf4>)
 8007cae:	4a4e      	ldr	r2, [pc, #312]	@ (8007de8 <_strtod_l+0xb08>)
 8007cb0:	4019      	ands	r1, r3
 8007cb2:	4291      	cmp	r1, r2
 8007cb4:	4682      	mov	sl, r0
 8007cb6:	d942      	bls.n	8007d3e <_strtod_l+0xa5e>
 8007cb8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007cba:	4b47      	ldr	r3, [pc, #284]	@ (8007dd8 <_strtod_l+0xaf8>)
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d103      	bne.n	8007cc8 <_strtod_l+0x9e8>
 8007cc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	f43f ad2f 	beq.w	8007726 <_strtod_l+0x446>
 8007cc8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007dd8 <_strtod_l+0xaf8>
 8007ccc:	f04f 3aff 	mov.w	sl, #4294967295
 8007cd0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cd2:	9805      	ldr	r0, [sp, #20]
 8007cd4:	f000 ffda 	bl	8008c8c <_Bfree>
 8007cd8:	9805      	ldr	r0, [sp, #20]
 8007cda:	4649      	mov	r1, r9
 8007cdc:	f000 ffd6 	bl	8008c8c <_Bfree>
 8007ce0:	9805      	ldr	r0, [sp, #20]
 8007ce2:	4641      	mov	r1, r8
 8007ce4:	f000 ffd2 	bl	8008c8c <_Bfree>
 8007ce8:	9805      	ldr	r0, [sp, #20]
 8007cea:	4621      	mov	r1, r4
 8007cec:	f000 ffce 	bl	8008c8c <_Bfree>
 8007cf0:	e619      	b.n	8007926 <_strtod_l+0x646>
 8007cf2:	f1ba 0f01 	cmp.w	sl, #1
 8007cf6:	d103      	bne.n	8007d00 <_strtod_l+0xa20>
 8007cf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f43f ada6 	beq.w	800784c <_strtod_l+0x56c>
 8007d00:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007db0 <_strtod_l+0xad0>
 8007d04:	4f35      	ldr	r7, [pc, #212]	@ (8007ddc <_strtod_l+0xafc>)
 8007d06:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007d0a:	2600      	movs	r6, #0
 8007d0c:	e7b1      	b.n	8007c72 <_strtod_l+0x992>
 8007d0e:	4f34      	ldr	r7, [pc, #208]	@ (8007de0 <_strtod_l+0xb00>)
 8007d10:	2600      	movs	r6, #0
 8007d12:	e7aa      	b.n	8007c6a <_strtod_l+0x98a>
 8007d14:	4b32      	ldr	r3, [pc, #200]	@ (8007de0 <_strtod_l+0xb00>)
 8007d16:	4630      	mov	r0, r6
 8007d18:	4639      	mov	r1, r7
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f7f8 fc74 	bl	8000608 <__aeabi_dmul>
 8007d20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d22:	4606      	mov	r6, r0
 8007d24:	460f      	mov	r7, r1
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d09f      	beq.n	8007c6a <_strtod_l+0x98a>
 8007d2a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007d2e:	e7a0      	b.n	8007c72 <_strtod_l+0x992>
 8007d30:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007db8 <_strtod_l+0xad8>
 8007d34:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007d38:	ec57 6b17 	vmov	r6, r7, d7
 8007d3c:	e799      	b.n	8007c72 <_strtod_l+0x992>
 8007d3e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007d42:	9b08      	ldr	r3, [sp, #32]
 8007d44:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d1c1      	bne.n	8007cd0 <_strtod_l+0x9f0>
 8007d4c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d50:	0d1b      	lsrs	r3, r3, #20
 8007d52:	051b      	lsls	r3, r3, #20
 8007d54:	429d      	cmp	r5, r3
 8007d56:	d1bb      	bne.n	8007cd0 <_strtod_l+0x9f0>
 8007d58:	4630      	mov	r0, r6
 8007d5a:	4639      	mov	r1, r7
 8007d5c:	f7f8 ff76 	bl	8000c4c <__aeabi_d2lz>
 8007d60:	f7f8 fc24 	bl	80005ac <__aeabi_l2d>
 8007d64:	4602      	mov	r2, r0
 8007d66:	460b      	mov	r3, r1
 8007d68:	4630      	mov	r0, r6
 8007d6a:	4639      	mov	r1, r7
 8007d6c:	f7f8 fa94 	bl	8000298 <__aeabi_dsub>
 8007d70:	460b      	mov	r3, r1
 8007d72:	4602      	mov	r2, r0
 8007d74:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007d78:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007d7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d7e:	ea46 060a 	orr.w	r6, r6, sl
 8007d82:	431e      	orrs	r6, r3
 8007d84:	d06f      	beq.n	8007e66 <_strtod_l+0xb86>
 8007d86:	a30e      	add	r3, pc, #56	@ (adr r3, 8007dc0 <_strtod_l+0xae0>)
 8007d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8c:	f7f8 feae 	bl	8000aec <__aeabi_dcmplt>
 8007d90:	2800      	cmp	r0, #0
 8007d92:	f47f acd3 	bne.w	800773c <_strtod_l+0x45c>
 8007d96:	a30c      	add	r3, pc, #48	@ (adr r3, 8007dc8 <_strtod_l+0xae8>)
 8007d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007da0:	f7f8 fec2 	bl	8000b28 <__aeabi_dcmpgt>
 8007da4:	2800      	cmp	r0, #0
 8007da6:	d093      	beq.n	8007cd0 <_strtod_l+0x9f0>
 8007da8:	e4c8      	b.n	800773c <_strtod_l+0x45c>
 8007daa:	bf00      	nop
 8007dac:	f3af 8000 	nop.w
 8007db0:	00000000 	.word	0x00000000
 8007db4:	bff00000 	.word	0xbff00000
 8007db8:	00000000 	.word	0x00000000
 8007dbc:	3ff00000 	.word	0x3ff00000
 8007dc0:	94a03595 	.word	0x94a03595
 8007dc4:	3fdfffff 	.word	0x3fdfffff
 8007dc8:	35afe535 	.word	0x35afe535
 8007dcc:	3fe00000 	.word	0x3fe00000
 8007dd0:	000fffff 	.word	0x000fffff
 8007dd4:	7ff00000 	.word	0x7ff00000
 8007dd8:	7fefffff 	.word	0x7fefffff
 8007ddc:	3ff00000 	.word	0x3ff00000
 8007de0:	3fe00000 	.word	0x3fe00000
 8007de4:	7fe00000 	.word	0x7fe00000
 8007de8:	7c9fffff 	.word	0x7c9fffff
 8007dec:	9b08      	ldr	r3, [sp, #32]
 8007dee:	b323      	cbz	r3, 8007e3a <_strtod_l+0xb5a>
 8007df0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007df4:	d821      	bhi.n	8007e3a <_strtod_l+0xb5a>
 8007df6:	a328      	add	r3, pc, #160	@ (adr r3, 8007e98 <_strtod_l+0xbb8>)
 8007df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfc:	4630      	mov	r0, r6
 8007dfe:	4639      	mov	r1, r7
 8007e00:	f7f8 fe7e 	bl	8000b00 <__aeabi_dcmple>
 8007e04:	b1a0      	cbz	r0, 8007e30 <_strtod_l+0xb50>
 8007e06:	4639      	mov	r1, r7
 8007e08:	4630      	mov	r0, r6
 8007e0a:	f7f8 fe97 	bl	8000b3c <__aeabi_d2uiz>
 8007e0e:	2801      	cmp	r0, #1
 8007e10:	bf38      	it	cc
 8007e12:	2001      	movcc	r0, #1
 8007e14:	f7f8 fb7e 	bl	8000514 <__aeabi_ui2d>
 8007e18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e1a:	4606      	mov	r6, r0
 8007e1c:	460f      	mov	r7, r1
 8007e1e:	b9fb      	cbnz	r3, 8007e60 <_strtod_l+0xb80>
 8007e20:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007e24:	9014      	str	r0, [sp, #80]	@ 0x50
 8007e26:	9315      	str	r3, [sp, #84]	@ 0x54
 8007e28:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007e2c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007e30:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007e32:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007e36:	1b5b      	subs	r3, r3, r5
 8007e38:	9311      	str	r3, [sp, #68]	@ 0x44
 8007e3a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007e3e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007e42:	f001 fa4f 	bl	80092e4 <__ulp>
 8007e46:	4650      	mov	r0, sl
 8007e48:	ec53 2b10 	vmov	r2, r3, d0
 8007e4c:	4659      	mov	r1, fp
 8007e4e:	f7f8 fbdb 	bl	8000608 <__aeabi_dmul>
 8007e52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007e56:	f7f8 fa21 	bl	800029c <__adddf3>
 8007e5a:	4682      	mov	sl, r0
 8007e5c:	468b      	mov	fp, r1
 8007e5e:	e770      	b.n	8007d42 <_strtod_l+0xa62>
 8007e60:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007e64:	e7e0      	b.n	8007e28 <_strtod_l+0xb48>
 8007e66:	a30e      	add	r3, pc, #56	@ (adr r3, 8007ea0 <_strtod_l+0xbc0>)
 8007e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6c:	f7f8 fe3e 	bl	8000aec <__aeabi_dcmplt>
 8007e70:	e798      	b.n	8007da4 <_strtod_l+0xac4>
 8007e72:	2300      	movs	r3, #0
 8007e74:	930e      	str	r3, [sp, #56]	@ 0x38
 8007e76:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007e78:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e7a:	6013      	str	r3, [r2, #0]
 8007e7c:	f7ff ba6d 	b.w	800735a <_strtod_l+0x7a>
 8007e80:	2a65      	cmp	r2, #101	@ 0x65
 8007e82:	f43f ab68 	beq.w	8007556 <_strtod_l+0x276>
 8007e86:	2a45      	cmp	r2, #69	@ 0x45
 8007e88:	f43f ab65 	beq.w	8007556 <_strtod_l+0x276>
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	f7ff bba0 	b.w	80075d2 <_strtod_l+0x2f2>
 8007e92:	bf00      	nop
 8007e94:	f3af 8000 	nop.w
 8007e98:	ffc00000 	.word	0xffc00000
 8007e9c:	41dfffff 	.word	0x41dfffff
 8007ea0:	94a03595 	.word	0x94a03595
 8007ea4:	3fcfffff 	.word	0x3fcfffff

08007ea8 <strtod>:
 8007ea8:	460a      	mov	r2, r1
 8007eaa:	4601      	mov	r1, r0
 8007eac:	4802      	ldr	r0, [pc, #8]	@ (8007eb8 <strtod+0x10>)
 8007eae:	4b03      	ldr	r3, [pc, #12]	@ (8007ebc <strtod+0x14>)
 8007eb0:	6800      	ldr	r0, [r0, #0]
 8007eb2:	f7ff ba15 	b.w	80072e0 <_strtod_l>
 8007eb6:	bf00      	nop
 8007eb8:	200001d4 	.word	0x200001d4
 8007ebc:	20000068 	.word	0x20000068

08007ec0 <std>:
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	b510      	push	{r4, lr}
 8007ec4:	4604      	mov	r4, r0
 8007ec6:	e9c0 3300 	strd	r3, r3, [r0]
 8007eca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ece:	6083      	str	r3, [r0, #8]
 8007ed0:	8181      	strh	r1, [r0, #12]
 8007ed2:	6643      	str	r3, [r0, #100]	@ 0x64
 8007ed4:	81c2      	strh	r2, [r0, #14]
 8007ed6:	6183      	str	r3, [r0, #24]
 8007ed8:	4619      	mov	r1, r3
 8007eda:	2208      	movs	r2, #8
 8007edc:	305c      	adds	r0, #92	@ 0x5c
 8007ede:	f000 f92a 	bl	8008136 <memset>
 8007ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8007f18 <std+0x58>)
 8007ee4:	6263      	str	r3, [r4, #36]	@ 0x24
 8007ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8007f1c <std+0x5c>)
 8007ee8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007eea:	4b0d      	ldr	r3, [pc, #52]	@ (8007f20 <std+0x60>)
 8007eec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007eee:	4b0d      	ldr	r3, [pc, #52]	@ (8007f24 <std+0x64>)
 8007ef0:	6323      	str	r3, [r4, #48]	@ 0x30
 8007ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8007f28 <std+0x68>)
 8007ef4:	6224      	str	r4, [r4, #32]
 8007ef6:	429c      	cmp	r4, r3
 8007ef8:	d006      	beq.n	8007f08 <std+0x48>
 8007efa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007efe:	4294      	cmp	r4, r2
 8007f00:	d002      	beq.n	8007f08 <std+0x48>
 8007f02:	33d0      	adds	r3, #208	@ 0xd0
 8007f04:	429c      	cmp	r4, r3
 8007f06:	d105      	bne.n	8007f14 <std+0x54>
 8007f08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007f0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f10:	f000 b9f8 	b.w	8008304 <__retarget_lock_init_recursive>
 8007f14:	bd10      	pop	{r4, pc}
 8007f16:	bf00      	nop
 8007f18:	080080b1 	.word	0x080080b1
 8007f1c:	080080d3 	.word	0x080080d3
 8007f20:	0800810b 	.word	0x0800810b
 8007f24:	0800812f 	.word	0x0800812f
 8007f28:	20000778 	.word	0x20000778

08007f2c <stdio_exit_handler>:
 8007f2c:	4a02      	ldr	r2, [pc, #8]	@ (8007f38 <stdio_exit_handler+0xc>)
 8007f2e:	4903      	ldr	r1, [pc, #12]	@ (8007f3c <stdio_exit_handler+0x10>)
 8007f30:	4803      	ldr	r0, [pc, #12]	@ (8007f40 <stdio_exit_handler+0x14>)
 8007f32:	f000 b869 	b.w	8008008 <_fwalk_sglue>
 8007f36:	bf00      	nop
 8007f38:	2000005c 	.word	0x2000005c
 8007f3c:	08009c49 	.word	0x08009c49
 8007f40:	200001d8 	.word	0x200001d8

08007f44 <cleanup_stdio>:
 8007f44:	6841      	ldr	r1, [r0, #4]
 8007f46:	4b0c      	ldr	r3, [pc, #48]	@ (8007f78 <cleanup_stdio+0x34>)
 8007f48:	4299      	cmp	r1, r3
 8007f4a:	b510      	push	{r4, lr}
 8007f4c:	4604      	mov	r4, r0
 8007f4e:	d001      	beq.n	8007f54 <cleanup_stdio+0x10>
 8007f50:	f001 fe7a 	bl	8009c48 <_fflush_r>
 8007f54:	68a1      	ldr	r1, [r4, #8]
 8007f56:	4b09      	ldr	r3, [pc, #36]	@ (8007f7c <cleanup_stdio+0x38>)
 8007f58:	4299      	cmp	r1, r3
 8007f5a:	d002      	beq.n	8007f62 <cleanup_stdio+0x1e>
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	f001 fe73 	bl	8009c48 <_fflush_r>
 8007f62:	68e1      	ldr	r1, [r4, #12]
 8007f64:	4b06      	ldr	r3, [pc, #24]	@ (8007f80 <cleanup_stdio+0x3c>)
 8007f66:	4299      	cmp	r1, r3
 8007f68:	d004      	beq.n	8007f74 <cleanup_stdio+0x30>
 8007f6a:	4620      	mov	r0, r4
 8007f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f70:	f001 be6a 	b.w	8009c48 <_fflush_r>
 8007f74:	bd10      	pop	{r4, pc}
 8007f76:	bf00      	nop
 8007f78:	20000778 	.word	0x20000778
 8007f7c:	200007e0 	.word	0x200007e0
 8007f80:	20000848 	.word	0x20000848

08007f84 <global_stdio_init.part.0>:
 8007f84:	b510      	push	{r4, lr}
 8007f86:	4b0b      	ldr	r3, [pc, #44]	@ (8007fb4 <global_stdio_init.part.0+0x30>)
 8007f88:	4c0b      	ldr	r4, [pc, #44]	@ (8007fb8 <global_stdio_init.part.0+0x34>)
 8007f8a:	4a0c      	ldr	r2, [pc, #48]	@ (8007fbc <global_stdio_init.part.0+0x38>)
 8007f8c:	601a      	str	r2, [r3, #0]
 8007f8e:	4620      	mov	r0, r4
 8007f90:	2200      	movs	r2, #0
 8007f92:	2104      	movs	r1, #4
 8007f94:	f7ff ff94 	bl	8007ec0 <std>
 8007f98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	2109      	movs	r1, #9
 8007fa0:	f7ff ff8e 	bl	8007ec0 <std>
 8007fa4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007fa8:	2202      	movs	r2, #2
 8007faa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fae:	2112      	movs	r1, #18
 8007fb0:	f7ff bf86 	b.w	8007ec0 <std>
 8007fb4:	200008b0 	.word	0x200008b0
 8007fb8:	20000778 	.word	0x20000778
 8007fbc:	08007f2d 	.word	0x08007f2d

08007fc0 <__sfp_lock_acquire>:
 8007fc0:	4801      	ldr	r0, [pc, #4]	@ (8007fc8 <__sfp_lock_acquire+0x8>)
 8007fc2:	f000 b9a0 	b.w	8008306 <__retarget_lock_acquire_recursive>
 8007fc6:	bf00      	nop
 8007fc8:	200008b9 	.word	0x200008b9

08007fcc <__sfp_lock_release>:
 8007fcc:	4801      	ldr	r0, [pc, #4]	@ (8007fd4 <__sfp_lock_release+0x8>)
 8007fce:	f000 b99b 	b.w	8008308 <__retarget_lock_release_recursive>
 8007fd2:	bf00      	nop
 8007fd4:	200008b9 	.word	0x200008b9

08007fd8 <__sinit>:
 8007fd8:	b510      	push	{r4, lr}
 8007fda:	4604      	mov	r4, r0
 8007fdc:	f7ff fff0 	bl	8007fc0 <__sfp_lock_acquire>
 8007fe0:	6a23      	ldr	r3, [r4, #32]
 8007fe2:	b11b      	cbz	r3, 8007fec <__sinit+0x14>
 8007fe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fe8:	f7ff bff0 	b.w	8007fcc <__sfp_lock_release>
 8007fec:	4b04      	ldr	r3, [pc, #16]	@ (8008000 <__sinit+0x28>)
 8007fee:	6223      	str	r3, [r4, #32]
 8007ff0:	4b04      	ldr	r3, [pc, #16]	@ (8008004 <__sinit+0x2c>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d1f5      	bne.n	8007fe4 <__sinit+0xc>
 8007ff8:	f7ff ffc4 	bl	8007f84 <global_stdio_init.part.0>
 8007ffc:	e7f2      	b.n	8007fe4 <__sinit+0xc>
 8007ffe:	bf00      	nop
 8008000:	08007f45 	.word	0x08007f45
 8008004:	200008b0 	.word	0x200008b0

08008008 <_fwalk_sglue>:
 8008008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800800c:	4607      	mov	r7, r0
 800800e:	4688      	mov	r8, r1
 8008010:	4614      	mov	r4, r2
 8008012:	2600      	movs	r6, #0
 8008014:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008018:	f1b9 0901 	subs.w	r9, r9, #1
 800801c:	d505      	bpl.n	800802a <_fwalk_sglue+0x22>
 800801e:	6824      	ldr	r4, [r4, #0]
 8008020:	2c00      	cmp	r4, #0
 8008022:	d1f7      	bne.n	8008014 <_fwalk_sglue+0xc>
 8008024:	4630      	mov	r0, r6
 8008026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800802a:	89ab      	ldrh	r3, [r5, #12]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d907      	bls.n	8008040 <_fwalk_sglue+0x38>
 8008030:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008034:	3301      	adds	r3, #1
 8008036:	d003      	beq.n	8008040 <_fwalk_sglue+0x38>
 8008038:	4629      	mov	r1, r5
 800803a:	4638      	mov	r0, r7
 800803c:	47c0      	blx	r8
 800803e:	4306      	orrs	r6, r0
 8008040:	3568      	adds	r5, #104	@ 0x68
 8008042:	e7e9      	b.n	8008018 <_fwalk_sglue+0x10>

08008044 <sniprintf>:
 8008044:	b40c      	push	{r2, r3}
 8008046:	b530      	push	{r4, r5, lr}
 8008048:	4b18      	ldr	r3, [pc, #96]	@ (80080ac <sniprintf+0x68>)
 800804a:	1e0c      	subs	r4, r1, #0
 800804c:	681d      	ldr	r5, [r3, #0]
 800804e:	b09d      	sub	sp, #116	@ 0x74
 8008050:	da08      	bge.n	8008064 <sniprintf+0x20>
 8008052:	238b      	movs	r3, #139	@ 0x8b
 8008054:	602b      	str	r3, [r5, #0]
 8008056:	f04f 30ff 	mov.w	r0, #4294967295
 800805a:	b01d      	add	sp, #116	@ 0x74
 800805c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008060:	b002      	add	sp, #8
 8008062:	4770      	bx	lr
 8008064:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008068:	f8ad 3014 	strh.w	r3, [sp, #20]
 800806c:	f04f 0300 	mov.w	r3, #0
 8008070:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008072:	bf14      	ite	ne
 8008074:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008078:	4623      	moveq	r3, r4
 800807a:	9304      	str	r3, [sp, #16]
 800807c:	9307      	str	r3, [sp, #28]
 800807e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008082:	9002      	str	r0, [sp, #8]
 8008084:	9006      	str	r0, [sp, #24]
 8008086:	f8ad 3016 	strh.w	r3, [sp, #22]
 800808a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800808c:	ab21      	add	r3, sp, #132	@ 0x84
 800808e:	a902      	add	r1, sp, #8
 8008090:	4628      	mov	r0, r5
 8008092:	9301      	str	r3, [sp, #4]
 8008094:	f001 facc 	bl	8009630 <_svfiprintf_r>
 8008098:	1c43      	adds	r3, r0, #1
 800809a:	bfbc      	itt	lt
 800809c:	238b      	movlt	r3, #139	@ 0x8b
 800809e:	602b      	strlt	r3, [r5, #0]
 80080a0:	2c00      	cmp	r4, #0
 80080a2:	d0da      	beq.n	800805a <sniprintf+0x16>
 80080a4:	9b02      	ldr	r3, [sp, #8]
 80080a6:	2200      	movs	r2, #0
 80080a8:	701a      	strb	r2, [r3, #0]
 80080aa:	e7d6      	b.n	800805a <sniprintf+0x16>
 80080ac:	200001d4 	.word	0x200001d4

080080b0 <__sread>:
 80080b0:	b510      	push	{r4, lr}
 80080b2:	460c      	mov	r4, r1
 80080b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080b8:	f000 f8d6 	bl	8008268 <_read_r>
 80080bc:	2800      	cmp	r0, #0
 80080be:	bfab      	itete	ge
 80080c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80080c2:	89a3      	ldrhlt	r3, [r4, #12]
 80080c4:	181b      	addge	r3, r3, r0
 80080c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80080ca:	bfac      	ite	ge
 80080cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80080ce:	81a3      	strhlt	r3, [r4, #12]
 80080d0:	bd10      	pop	{r4, pc}

080080d2 <__swrite>:
 80080d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080d6:	461f      	mov	r7, r3
 80080d8:	898b      	ldrh	r3, [r1, #12]
 80080da:	05db      	lsls	r3, r3, #23
 80080dc:	4605      	mov	r5, r0
 80080de:	460c      	mov	r4, r1
 80080e0:	4616      	mov	r6, r2
 80080e2:	d505      	bpl.n	80080f0 <__swrite+0x1e>
 80080e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080e8:	2302      	movs	r3, #2
 80080ea:	2200      	movs	r2, #0
 80080ec:	f000 f8aa 	bl	8008244 <_lseek_r>
 80080f0:	89a3      	ldrh	r3, [r4, #12]
 80080f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80080fa:	81a3      	strh	r3, [r4, #12]
 80080fc:	4632      	mov	r2, r6
 80080fe:	463b      	mov	r3, r7
 8008100:	4628      	mov	r0, r5
 8008102:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008106:	f000 b8c1 	b.w	800828c <_write_r>

0800810a <__sseek>:
 800810a:	b510      	push	{r4, lr}
 800810c:	460c      	mov	r4, r1
 800810e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008112:	f000 f897 	bl	8008244 <_lseek_r>
 8008116:	1c43      	adds	r3, r0, #1
 8008118:	89a3      	ldrh	r3, [r4, #12]
 800811a:	bf15      	itete	ne
 800811c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800811e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008122:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008126:	81a3      	strheq	r3, [r4, #12]
 8008128:	bf18      	it	ne
 800812a:	81a3      	strhne	r3, [r4, #12]
 800812c:	bd10      	pop	{r4, pc}

0800812e <__sclose>:
 800812e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008132:	f000 b877 	b.w	8008224 <_close_r>

08008136 <memset>:
 8008136:	4402      	add	r2, r0
 8008138:	4603      	mov	r3, r0
 800813a:	4293      	cmp	r3, r2
 800813c:	d100      	bne.n	8008140 <memset+0xa>
 800813e:	4770      	bx	lr
 8008140:	f803 1b01 	strb.w	r1, [r3], #1
 8008144:	e7f9      	b.n	800813a <memset+0x4>

08008146 <strncmp>:
 8008146:	b510      	push	{r4, lr}
 8008148:	b16a      	cbz	r2, 8008166 <strncmp+0x20>
 800814a:	3901      	subs	r1, #1
 800814c:	1884      	adds	r4, r0, r2
 800814e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008152:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008156:	429a      	cmp	r2, r3
 8008158:	d103      	bne.n	8008162 <strncmp+0x1c>
 800815a:	42a0      	cmp	r0, r4
 800815c:	d001      	beq.n	8008162 <strncmp+0x1c>
 800815e:	2a00      	cmp	r2, #0
 8008160:	d1f5      	bne.n	800814e <strncmp+0x8>
 8008162:	1ad0      	subs	r0, r2, r3
 8008164:	bd10      	pop	{r4, pc}
 8008166:	4610      	mov	r0, r2
 8008168:	e7fc      	b.n	8008164 <strncmp+0x1e>
	...

0800816c <strtok>:
 800816c:	4b16      	ldr	r3, [pc, #88]	@ (80081c8 <strtok+0x5c>)
 800816e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008172:	681f      	ldr	r7, [r3, #0]
 8008174:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8008176:	4605      	mov	r5, r0
 8008178:	460e      	mov	r6, r1
 800817a:	b9ec      	cbnz	r4, 80081b8 <strtok+0x4c>
 800817c:	2050      	movs	r0, #80	@ 0x50
 800817e:	f000 fc7d 	bl	8008a7c <malloc>
 8008182:	4602      	mov	r2, r0
 8008184:	6478      	str	r0, [r7, #68]	@ 0x44
 8008186:	b920      	cbnz	r0, 8008192 <strtok+0x26>
 8008188:	4b10      	ldr	r3, [pc, #64]	@ (80081cc <strtok+0x60>)
 800818a:	4811      	ldr	r0, [pc, #68]	@ (80081d0 <strtok+0x64>)
 800818c:	215b      	movs	r1, #91	@ 0x5b
 800818e:	f000 f8d3 	bl	8008338 <__assert_func>
 8008192:	e9c0 4400 	strd	r4, r4, [r0]
 8008196:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800819a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800819e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80081a2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80081a6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80081aa:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80081ae:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80081b2:	6184      	str	r4, [r0, #24]
 80081b4:	7704      	strb	r4, [r0, #28]
 80081b6:	6244      	str	r4, [r0, #36]	@ 0x24
 80081b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081ba:	4631      	mov	r1, r6
 80081bc:	4628      	mov	r0, r5
 80081be:	2301      	movs	r3, #1
 80081c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081c4:	f000 b806 	b.w	80081d4 <__strtok_r>
 80081c8:	200001d4 	.word	0x200001d4
 80081cc:	0800a3ba 	.word	0x0800a3ba
 80081d0:	0800a3d1 	.word	0x0800a3d1

080081d4 <__strtok_r>:
 80081d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081d6:	4604      	mov	r4, r0
 80081d8:	b908      	cbnz	r0, 80081de <__strtok_r+0xa>
 80081da:	6814      	ldr	r4, [r2, #0]
 80081dc:	b144      	cbz	r4, 80081f0 <__strtok_r+0x1c>
 80081de:	4620      	mov	r0, r4
 80081e0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80081e4:	460f      	mov	r7, r1
 80081e6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80081ea:	b91e      	cbnz	r6, 80081f4 <__strtok_r+0x20>
 80081ec:	b965      	cbnz	r5, 8008208 <__strtok_r+0x34>
 80081ee:	6015      	str	r5, [r2, #0]
 80081f0:	2000      	movs	r0, #0
 80081f2:	e005      	b.n	8008200 <__strtok_r+0x2c>
 80081f4:	42b5      	cmp	r5, r6
 80081f6:	d1f6      	bne.n	80081e6 <__strtok_r+0x12>
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1f0      	bne.n	80081de <__strtok_r+0xa>
 80081fc:	6014      	str	r4, [r2, #0]
 80081fe:	7003      	strb	r3, [r0, #0]
 8008200:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008202:	461c      	mov	r4, r3
 8008204:	e00c      	b.n	8008220 <__strtok_r+0x4c>
 8008206:	b91d      	cbnz	r5, 8008210 <__strtok_r+0x3c>
 8008208:	4627      	mov	r7, r4
 800820a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800820e:	460e      	mov	r6, r1
 8008210:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008214:	42ab      	cmp	r3, r5
 8008216:	d1f6      	bne.n	8008206 <__strtok_r+0x32>
 8008218:	2b00      	cmp	r3, #0
 800821a:	d0f2      	beq.n	8008202 <__strtok_r+0x2e>
 800821c:	2300      	movs	r3, #0
 800821e:	703b      	strb	r3, [r7, #0]
 8008220:	6014      	str	r4, [r2, #0]
 8008222:	e7ed      	b.n	8008200 <__strtok_r+0x2c>

08008224 <_close_r>:
 8008224:	b538      	push	{r3, r4, r5, lr}
 8008226:	4d06      	ldr	r5, [pc, #24]	@ (8008240 <_close_r+0x1c>)
 8008228:	2300      	movs	r3, #0
 800822a:	4604      	mov	r4, r0
 800822c:	4608      	mov	r0, r1
 800822e:	602b      	str	r3, [r5, #0]
 8008230:	f7fa fd10 	bl	8002c54 <_close>
 8008234:	1c43      	adds	r3, r0, #1
 8008236:	d102      	bne.n	800823e <_close_r+0x1a>
 8008238:	682b      	ldr	r3, [r5, #0]
 800823a:	b103      	cbz	r3, 800823e <_close_r+0x1a>
 800823c:	6023      	str	r3, [r4, #0]
 800823e:	bd38      	pop	{r3, r4, r5, pc}
 8008240:	200008b4 	.word	0x200008b4

08008244 <_lseek_r>:
 8008244:	b538      	push	{r3, r4, r5, lr}
 8008246:	4d07      	ldr	r5, [pc, #28]	@ (8008264 <_lseek_r+0x20>)
 8008248:	4604      	mov	r4, r0
 800824a:	4608      	mov	r0, r1
 800824c:	4611      	mov	r1, r2
 800824e:	2200      	movs	r2, #0
 8008250:	602a      	str	r2, [r5, #0]
 8008252:	461a      	mov	r2, r3
 8008254:	f7fa fd25 	bl	8002ca2 <_lseek>
 8008258:	1c43      	adds	r3, r0, #1
 800825a:	d102      	bne.n	8008262 <_lseek_r+0x1e>
 800825c:	682b      	ldr	r3, [r5, #0]
 800825e:	b103      	cbz	r3, 8008262 <_lseek_r+0x1e>
 8008260:	6023      	str	r3, [r4, #0]
 8008262:	bd38      	pop	{r3, r4, r5, pc}
 8008264:	200008b4 	.word	0x200008b4

08008268 <_read_r>:
 8008268:	b538      	push	{r3, r4, r5, lr}
 800826a:	4d07      	ldr	r5, [pc, #28]	@ (8008288 <_read_r+0x20>)
 800826c:	4604      	mov	r4, r0
 800826e:	4608      	mov	r0, r1
 8008270:	4611      	mov	r1, r2
 8008272:	2200      	movs	r2, #0
 8008274:	602a      	str	r2, [r5, #0]
 8008276:	461a      	mov	r2, r3
 8008278:	f7fa fcb3 	bl	8002be2 <_read>
 800827c:	1c43      	adds	r3, r0, #1
 800827e:	d102      	bne.n	8008286 <_read_r+0x1e>
 8008280:	682b      	ldr	r3, [r5, #0]
 8008282:	b103      	cbz	r3, 8008286 <_read_r+0x1e>
 8008284:	6023      	str	r3, [r4, #0]
 8008286:	bd38      	pop	{r3, r4, r5, pc}
 8008288:	200008b4 	.word	0x200008b4

0800828c <_write_r>:
 800828c:	b538      	push	{r3, r4, r5, lr}
 800828e:	4d07      	ldr	r5, [pc, #28]	@ (80082ac <_write_r+0x20>)
 8008290:	4604      	mov	r4, r0
 8008292:	4608      	mov	r0, r1
 8008294:	4611      	mov	r1, r2
 8008296:	2200      	movs	r2, #0
 8008298:	602a      	str	r2, [r5, #0]
 800829a:	461a      	mov	r2, r3
 800829c:	f7fa fcbe 	bl	8002c1c <_write>
 80082a0:	1c43      	adds	r3, r0, #1
 80082a2:	d102      	bne.n	80082aa <_write_r+0x1e>
 80082a4:	682b      	ldr	r3, [r5, #0]
 80082a6:	b103      	cbz	r3, 80082aa <_write_r+0x1e>
 80082a8:	6023      	str	r3, [r4, #0]
 80082aa:	bd38      	pop	{r3, r4, r5, pc}
 80082ac:	200008b4 	.word	0x200008b4

080082b0 <__errno>:
 80082b0:	4b01      	ldr	r3, [pc, #4]	@ (80082b8 <__errno+0x8>)
 80082b2:	6818      	ldr	r0, [r3, #0]
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	200001d4 	.word	0x200001d4

080082bc <__libc_init_array>:
 80082bc:	b570      	push	{r4, r5, r6, lr}
 80082be:	4d0d      	ldr	r5, [pc, #52]	@ (80082f4 <__libc_init_array+0x38>)
 80082c0:	4c0d      	ldr	r4, [pc, #52]	@ (80082f8 <__libc_init_array+0x3c>)
 80082c2:	1b64      	subs	r4, r4, r5
 80082c4:	10a4      	asrs	r4, r4, #2
 80082c6:	2600      	movs	r6, #0
 80082c8:	42a6      	cmp	r6, r4
 80082ca:	d109      	bne.n	80082e0 <__libc_init_array+0x24>
 80082cc:	4d0b      	ldr	r5, [pc, #44]	@ (80082fc <__libc_init_array+0x40>)
 80082ce:	4c0c      	ldr	r4, [pc, #48]	@ (8008300 <__libc_init_array+0x44>)
 80082d0:	f002 f846 	bl	800a360 <_init>
 80082d4:	1b64      	subs	r4, r4, r5
 80082d6:	10a4      	asrs	r4, r4, #2
 80082d8:	2600      	movs	r6, #0
 80082da:	42a6      	cmp	r6, r4
 80082dc:	d105      	bne.n	80082ea <__libc_init_array+0x2e>
 80082de:	bd70      	pop	{r4, r5, r6, pc}
 80082e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80082e4:	4798      	blx	r3
 80082e6:	3601      	adds	r6, #1
 80082e8:	e7ee      	b.n	80082c8 <__libc_init_array+0xc>
 80082ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80082ee:	4798      	blx	r3
 80082f0:	3601      	adds	r6, #1
 80082f2:	e7f2      	b.n	80082da <__libc_init_array+0x1e>
 80082f4:	0800a7cc 	.word	0x0800a7cc
 80082f8:	0800a7cc 	.word	0x0800a7cc
 80082fc:	0800a7cc 	.word	0x0800a7cc
 8008300:	0800a7d0 	.word	0x0800a7d0

08008304 <__retarget_lock_init_recursive>:
 8008304:	4770      	bx	lr

08008306 <__retarget_lock_acquire_recursive>:
 8008306:	4770      	bx	lr

08008308 <__retarget_lock_release_recursive>:
 8008308:	4770      	bx	lr

0800830a <memcpy>:
 800830a:	440a      	add	r2, r1
 800830c:	4291      	cmp	r1, r2
 800830e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008312:	d100      	bne.n	8008316 <memcpy+0xc>
 8008314:	4770      	bx	lr
 8008316:	b510      	push	{r4, lr}
 8008318:	f811 4b01 	ldrb.w	r4, [r1], #1
 800831c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008320:	4291      	cmp	r1, r2
 8008322:	d1f9      	bne.n	8008318 <memcpy+0xe>
 8008324:	bd10      	pop	{r4, pc}
	...

08008328 <nan>:
 8008328:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008330 <nan+0x8>
 800832c:	4770      	bx	lr
 800832e:	bf00      	nop
 8008330:	00000000 	.word	0x00000000
 8008334:	7ff80000 	.word	0x7ff80000

08008338 <__assert_func>:
 8008338:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800833a:	4614      	mov	r4, r2
 800833c:	461a      	mov	r2, r3
 800833e:	4b09      	ldr	r3, [pc, #36]	@ (8008364 <__assert_func+0x2c>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4605      	mov	r5, r0
 8008344:	68d8      	ldr	r0, [r3, #12]
 8008346:	b14c      	cbz	r4, 800835c <__assert_func+0x24>
 8008348:	4b07      	ldr	r3, [pc, #28]	@ (8008368 <__assert_func+0x30>)
 800834a:	9100      	str	r1, [sp, #0]
 800834c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008350:	4906      	ldr	r1, [pc, #24]	@ (800836c <__assert_func+0x34>)
 8008352:	462b      	mov	r3, r5
 8008354:	f001 fca0 	bl	8009c98 <fiprintf>
 8008358:	f001 fcda 	bl	8009d10 <abort>
 800835c:	4b04      	ldr	r3, [pc, #16]	@ (8008370 <__assert_func+0x38>)
 800835e:	461c      	mov	r4, r3
 8008360:	e7f3      	b.n	800834a <__assert_func+0x12>
 8008362:	bf00      	nop
 8008364:	200001d4 	.word	0x200001d4
 8008368:	0800a433 	.word	0x0800a433
 800836c:	0800a440 	.word	0x0800a440
 8008370:	0800a46e 	.word	0x0800a46e

08008374 <_free_r>:
 8008374:	b538      	push	{r3, r4, r5, lr}
 8008376:	4605      	mov	r5, r0
 8008378:	2900      	cmp	r1, #0
 800837a:	d041      	beq.n	8008400 <_free_r+0x8c>
 800837c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008380:	1f0c      	subs	r4, r1, #4
 8008382:	2b00      	cmp	r3, #0
 8008384:	bfb8      	it	lt
 8008386:	18e4      	addlt	r4, r4, r3
 8008388:	f000 fc34 	bl	8008bf4 <__malloc_lock>
 800838c:	4a1d      	ldr	r2, [pc, #116]	@ (8008404 <_free_r+0x90>)
 800838e:	6813      	ldr	r3, [r2, #0]
 8008390:	b933      	cbnz	r3, 80083a0 <_free_r+0x2c>
 8008392:	6063      	str	r3, [r4, #4]
 8008394:	6014      	str	r4, [r2, #0]
 8008396:	4628      	mov	r0, r5
 8008398:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800839c:	f000 bc30 	b.w	8008c00 <__malloc_unlock>
 80083a0:	42a3      	cmp	r3, r4
 80083a2:	d908      	bls.n	80083b6 <_free_r+0x42>
 80083a4:	6820      	ldr	r0, [r4, #0]
 80083a6:	1821      	adds	r1, r4, r0
 80083a8:	428b      	cmp	r3, r1
 80083aa:	bf01      	itttt	eq
 80083ac:	6819      	ldreq	r1, [r3, #0]
 80083ae:	685b      	ldreq	r3, [r3, #4]
 80083b0:	1809      	addeq	r1, r1, r0
 80083b2:	6021      	streq	r1, [r4, #0]
 80083b4:	e7ed      	b.n	8008392 <_free_r+0x1e>
 80083b6:	461a      	mov	r2, r3
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	b10b      	cbz	r3, 80083c0 <_free_r+0x4c>
 80083bc:	42a3      	cmp	r3, r4
 80083be:	d9fa      	bls.n	80083b6 <_free_r+0x42>
 80083c0:	6811      	ldr	r1, [r2, #0]
 80083c2:	1850      	adds	r0, r2, r1
 80083c4:	42a0      	cmp	r0, r4
 80083c6:	d10b      	bne.n	80083e0 <_free_r+0x6c>
 80083c8:	6820      	ldr	r0, [r4, #0]
 80083ca:	4401      	add	r1, r0
 80083cc:	1850      	adds	r0, r2, r1
 80083ce:	4283      	cmp	r3, r0
 80083d0:	6011      	str	r1, [r2, #0]
 80083d2:	d1e0      	bne.n	8008396 <_free_r+0x22>
 80083d4:	6818      	ldr	r0, [r3, #0]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	6053      	str	r3, [r2, #4]
 80083da:	4408      	add	r0, r1
 80083dc:	6010      	str	r0, [r2, #0]
 80083de:	e7da      	b.n	8008396 <_free_r+0x22>
 80083e0:	d902      	bls.n	80083e8 <_free_r+0x74>
 80083e2:	230c      	movs	r3, #12
 80083e4:	602b      	str	r3, [r5, #0]
 80083e6:	e7d6      	b.n	8008396 <_free_r+0x22>
 80083e8:	6820      	ldr	r0, [r4, #0]
 80083ea:	1821      	adds	r1, r4, r0
 80083ec:	428b      	cmp	r3, r1
 80083ee:	bf04      	itt	eq
 80083f0:	6819      	ldreq	r1, [r3, #0]
 80083f2:	685b      	ldreq	r3, [r3, #4]
 80083f4:	6063      	str	r3, [r4, #4]
 80083f6:	bf04      	itt	eq
 80083f8:	1809      	addeq	r1, r1, r0
 80083fa:	6021      	streq	r1, [r4, #0]
 80083fc:	6054      	str	r4, [r2, #4]
 80083fe:	e7ca      	b.n	8008396 <_free_r+0x22>
 8008400:	bd38      	pop	{r3, r4, r5, pc}
 8008402:	bf00      	nop
 8008404:	200008c0 	.word	0x200008c0

08008408 <rshift>:
 8008408:	6903      	ldr	r3, [r0, #16]
 800840a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800840e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008412:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008416:	f100 0414 	add.w	r4, r0, #20
 800841a:	dd45      	ble.n	80084a8 <rshift+0xa0>
 800841c:	f011 011f 	ands.w	r1, r1, #31
 8008420:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008424:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008428:	d10c      	bne.n	8008444 <rshift+0x3c>
 800842a:	f100 0710 	add.w	r7, r0, #16
 800842e:	4629      	mov	r1, r5
 8008430:	42b1      	cmp	r1, r6
 8008432:	d334      	bcc.n	800849e <rshift+0x96>
 8008434:	1a9b      	subs	r3, r3, r2
 8008436:	009b      	lsls	r3, r3, #2
 8008438:	1eea      	subs	r2, r5, #3
 800843a:	4296      	cmp	r6, r2
 800843c:	bf38      	it	cc
 800843e:	2300      	movcc	r3, #0
 8008440:	4423      	add	r3, r4
 8008442:	e015      	b.n	8008470 <rshift+0x68>
 8008444:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008448:	f1c1 0820 	rsb	r8, r1, #32
 800844c:	40cf      	lsrs	r7, r1
 800844e:	f105 0e04 	add.w	lr, r5, #4
 8008452:	46a1      	mov	r9, r4
 8008454:	4576      	cmp	r6, lr
 8008456:	46f4      	mov	ip, lr
 8008458:	d815      	bhi.n	8008486 <rshift+0x7e>
 800845a:	1a9a      	subs	r2, r3, r2
 800845c:	0092      	lsls	r2, r2, #2
 800845e:	3a04      	subs	r2, #4
 8008460:	3501      	adds	r5, #1
 8008462:	42ae      	cmp	r6, r5
 8008464:	bf38      	it	cc
 8008466:	2200      	movcc	r2, #0
 8008468:	18a3      	adds	r3, r4, r2
 800846a:	50a7      	str	r7, [r4, r2]
 800846c:	b107      	cbz	r7, 8008470 <rshift+0x68>
 800846e:	3304      	adds	r3, #4
 8008470:	1b1a      	subs	r2, r3, r4
 8008472:	42a3      	cmp	r3, r4
 8008474:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008478:	bf08      	it	eq
 800847a:	2300      	moveq	r3, #0
 800847c:	6102      	str	r2, [r0, #16]
 800847e:	bf08      	it	eq
 8008480:	6143      	streq	r3, [r0, #20]
 8008482:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008486:	f8dc c000 	ldr.w	ip, [ip]
 800848a:	fa0c fc08 	lsl.w	ip, ip, r8
 800848e:	ea4c 0707 	orr.w	r7, ip, r7
 8008492:	f849 7b04 	str.w	r7, [r9], #4
 8008496:	f85e 7b04 	ldr.w	r7, [lr], #4
 800849a:	40cf      	lsrs	r7, r1
 800849c:	e7da      	b.n	8008454 <rshift+0x4c>
 800849e:	f851 cb04 	ldr.w	ip, [r1], #4
 80084a2:	f847 cf04 	str.w	ip, [r7, #4]!
 80084a6:	e7c3      	b.n	8008430 <rshift+0x28>
 80084a8:	4623      	mov	r3, r4
 80084aa:	e7e1      	b.n	8008470 <rshift+0x68>

080084ac <__hexdig_fun>:
 80084ac:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80084b0:	2b09      	cmp	r3, #9
 80084b2:	d802      	bhi.n	80084ba <__hexdig_fun+0xe>
 80084b4:	3820      	subs	r0, #32
 80084b6:	b2c0      	uxtb	r0, r0
 80084b8:	4770      	bx	lr
 80084ba:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80084be:	2b05      	cmp	r3, #5
 80084c0:	d801      	bhi.n	80084c6 <__hexdig_fun+0x1a>
 80084c2:	3847      	subs	r0, #71	@ 0x47
 80084c4:	e7f7      	b.n	80084b6 <__hexdig_fun+0xa>
 80084c6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80084ca:	2b05      	cmp	r3, #5
 80084cc:	d801      	bhi.n	80084d2 <__hexdig_fun+0x26>
 80084ce:	3827      	subs	r0, #39	@ 0x27
 80084d0:	e7f1      	b.n	80084b6 <__hexdig_fun+0xa>
 80084d2:	2000      	movs	r0, #0
 80084d4:	4770      	bx	lr
	...

080084d8 <__gethex>:
 80084d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084dc:	b085      	sub	sp, #20
 80084de:	468a      	mov	sl, r1
 80084e0:	9302      	str	r3, [sp, #8]
 80084e2:	680b      	ldr	r3, [r1, #0]
 80084e4:	9001      	str	r0, [sp, #4]
 80084e6:	4690      	mov	r8, r2
 80084e8:	1c9c      	adds	r4, r3, #2
 80084ea:	46a1      	mov	r9, r4
 80084ec:	f814 0b01 	ldrb.w	r0, [r4], #1
 80084f0:	2830      	cmp	r0, #48	@ 0x30
 80084f2:	d0fa      	beq.n	80084ea <__gethex+0x12>
 80084f4:	eba9 0303 	sub.w	r3, r9, r3
 80084f8:	f1a3 0b02 	sub.w	fp, r3, #2
 80084fc:	f7ff ffd6 	bl	80084ac <__hexdig_fun>
 8008500:	4605      	mov	r5, r0
 8008502:	2800      	cmp	r0, #0
 8008504:	d168      	bne.n	80085d8 <__gethex+0x100>
 8008506:	49a0      	ldr	r1, [pc, #640]	@ (8008788 <__gethex+0x2b0>)
 8008508:	2201      	movs	r2, #1
 800850a:	4648      	mov	r0, r9
 800850c:	f7ff fe1b 	bl	8008146 <strncmp>
 8008510:	4607      	mov	r7, r0
 8008512:	2800      	cmp	r0, #0
 8008514:	d167      	bne.n	80085e6 <__gethex+0x10e>
 8008516:	f899 0001 	ldrb.w	r0, [r9, #1]
 800851a:	4626      	mov	r6, r4
 800851c:	f7ff ffc6 	bl	80084ac <__hexdig_fun>
 8008520:	2800      	cmp	r0, #0
 8008522:	d062      	beq.n	80085ea <__gethex+0x112>
 8008524:	4623      	mov	r3, r4
 8008526:	7818      	ldrb	r0, [r3, #0]
 8008528:	2830      	cmp	r0, #48	@ 0x30
 800852a:	4699      	mov	r9, r3
 800852c:	f103 0301 	add.w	r3, r3, #1
 8008530:	d0f9      	beq.n	8008526 <__gethex+0x4e>
 8008532:	f7ff ffbb 	bl	80084ac <__hexdig_fun>
 8008536:	fab0 f580 	clz	r5, r0
 800853a:	096d      	lsrs	r5, r5, #5
 800853c:	f04f 0b01 	mov.w	fp, #1
 8008540:	464a      	mov	r2, r9
 8008542:	4616      	mov	r6, r2
 8008544:	3201      	adds	r2, #1
 8008546:	7830      	ldrb	r0, [r6, #0]
 8008548:	f7ff ffb0 	bl	80084ac <__hexdig_fun>
 800854c:	2800      	cmp	r0, #0
 800854e:	d1f8      	bne.n	8008542 <__gethex+0x6a>
 8008550:	498d      	ldr	r1, [pc, #564]	@ (8008788 <__gethex+0x2b0>)
 8008552:	2201      	movs	r2, #1
 8008554:	4630      	mov	r0, r6
 8008556:	f7ff fdf6 	bl	8008146 <strncmp>
 800855a:	2800      	cmp	r0, #0
 800855c:	d13f      	bne.n	80085de <__gethex+0x106>
 800855e:	b944      	cbnz	r4, 8008572 <__gethex+0x9a>
 8008560:	1c74      	adds	r4, r6, #1
 8008562:	4622      	mov	r2, r4
 8008564:	4616      	mov	r6, r2
 8008566:	3201      	adds	r2, #1
 8008568:	7830      	ldrb	r0, [r6, #0]
 800856a:	f7ff ff9f 	bl	80084ac <__hexdig_fun>
 800856e:	2800      	cmp	r0, #0
 8008570:	d1f8      	bne.n	8008564 <__gethex+0x8c>
 8008572:	1ba4      	subs	r4, r4, r6
 8008574:	00a7      	lsls	r7, r4, #2
 8008576:	7833      	ldrb	r3, [r6, #0]
 8008578:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800857c:	2b50      	cmp	r3, #80	@ 0x50
 800857e:	d13e      	bne.n	80085fe <__gethex+0x126>
 8008580:	7873      	ldrb	r3, [r6, #1]
 8008582:	2b2b      	cmp	r3, #43	@ 0x2b
 8008584:	d033      	beq.n	80085ee <__gethex+0x116>
 8008586:	2b2d      	cmp	r3, #45	@ 0x2d
 8008588:	d034      	beq.n	80085f4 <__gethex+0x11c>
 800858a:	1c71      	adds	r1, r6, #1
 800858c:	2400      	movs	r4, #0
 800858e:	7808      	ldrb	r0, [r1, #0]
 8008590:	f7ff ff8c 	bl	80084ac <__hexdig_fun>
 8008594:	1e43      	subs	r3, r0, #1
 8008596:	b2db      	uxtb	r3, r3
 8008598:	2b18      	cmp	r3, #24
 800859a:	d830      	bhi.n	80085fe <__gethex+0x126>
 800859c:	f1a0 0210 	sub.w	r2, r0, #16
 80085a0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80085a4:	f7ff ff82 	bl	80084ac <__hexdig_fun>
 80085a8:	f100 3cff 	add.w	ip, r0, #4294967295
 80085ac:	fa5f fc8c 	uxtb.w	ip, ip
 80085b0:	f1bc 0f18 	cmp.w	ip, #24
 80085b4:	f04f 030a 	mov.w	r3, #10
 80085b8:	d91e      	bls.n	80085f8 <__gethex+0x120>
 80085ba:	b104      	cbz	r4, 80085be <__gethex+0xe6>
 80085bc:	4252      	negs	r2, r2
 80085be:	4417      	add	r7, r2
 80085c0:	f8ca 1000 	str.w	r1, [sl]
 80085c4:	b1ed      	cbz	r5, 8008602 <__gethex+0x12a>
 80085c6:	f1bb 0f00 	cmp.w	fp, #0
 80085ca:	bf0c      	ite	eq
 80085cc:	2506      	moveq	r5, #6
 80085ce:	2500      	movne	r5, #0
 80085d0:	4628      	mov	r0, r5
 80085d2:	b005      	add	sp, #20
 80085d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085d8:	2500      	movs	r5, #0
 80085da:	462c      	mov	r4, r5
 80085dc:	e7b0      	b.n	8008540 <__gethex+0x68>
 80085de:	2c00      	cmp	r4, #0
 80085e0:	d1c7      	bne.n	8008572 <__gethex+0x9a>
 80085e2:	4627      	mov	r7, r4
 80085e4:	e7c7      	b.n	8008576 <__gethex+0x9e>
 80085e6:	464e      	mov	r6, r9
 80085e8:	462f      	mov	r7, r5
 80085ea:	2501      	movs	r5, #1
 80085ec:	e7c3      	b.n	8008576 <__gethex+0x9e>
 80085ee:	2400      	movs	r4, #0
 80085f0:	1cb1      	adds	r1, r6, #2
 80085f2:	e7cc      	b.n	800858e <__gethex+0xb6>
 80085f4:	2401      	movs	r4, #1
 80085f6:	e7fb      	b.n	80085f0 <__gethex+0x118>
 80085f8:	fb03 0002 	mla	r0, r3, r2, r0
 80085fc:	e7ce      	b.n	800859c <__gethex+0xc4>
 80085fe:	4631      	mov	r1, r6
 8008600:	e7de      	b.n	80085c0 <__gethex+0xe8>
 8008602:	eba6 0309 	sub.w	r3, r6, r9
 8008606:	3b01      	subs	r3, #1
 8008608:	4629      	mov	r1, r5
 800860a:	2b07      	cmp	r3, #7
 800860c:	dc0a      	bgt.n	8008624 <__gethex+0x14c>
 800860e:	9801      	ldr	r0, [sp, #4]
 8008610:	f000 fafc 	bl	8008c0c <_Balloc>
 8008614:	4604      	mov	r4, r0
 8008616:	b940      	cbnz	r0, 800862a <__gethex+0x152>
 8008618:	4b5c      	ldr	r3, [pc, #368]	@ (800878c <__gethex+0x2b4>)
 800861a:	4602      	mov	r2, r0
 800861c:	21e4      	movs	r1, #228	@ 0xe4
 800861e:	485c      	ldr	r0, [pc, #368]	@ (8008790 <__gethex+0x2b8>)
 8008620:	f7ff fe8a 	bl	8008338 <__assert_func>
 8008624:	3101      	adds	r1, #1
 8008626:	105b      	asrs	r3, r3, #1
 8008628:	e7ef      	b.n	800860a <__gethex+0x132>
 800862a:	f100 0a14 	add.w	sl, r0, #20
 800862e:	2300      	movs	r3, #0
 8008630:	4655      	mov	r5, sl
 8008632:	469b      	mov	fp, r3
 8008634:	45b1      	cmp	r9, r6
 8008636:	d337      	bcc.n	80086a8 <__gethex+0x1d0>
 8008638:	f845 bb04 	str.w	fp, [r5], #4
 800863c:	eba5 050a 	sub.w	r5, r5, sl
 8008640:	10ad      	asrs	r5, r5, #2
 8008642:	6125      	str	r5, [r4, #16]
 8008644:	4658      	mov	r0, fp
 8008646:	f000 fbd3 	bl	8008df0 <__hi0bits>
 800864a:	016d      	lsls	r5, r5, #5
 800864c:	f8d8 6000 	ldr.w	r6, [r8]
 8008650:	1a2d      	subs	r5, r5, r0
 8008652:	42b5      	cmp	r5, r6
 8008654:	dd54      	ble.n	8008700 <__gethex+0x228>
 8008656:	1bad      	subs	r5, r5, r6
 8008658:	4629      	mov	r1, r5
 800865a:	4620      	mov	r0, r4
 800865c:	f000 ff5f 	bl	800951e <__any_on>
 8008660:	4681      	mov	r9, r0
 8008662:	b178      	cbz	r0, 8008684 <__gethex+0x1ac>
 8008664:	1e6b      	subs	r3, r5, #1
 8008666:	1159      	asrs	r1, r3, #5
 8008668:	f003 021f 	and.w	r2, r3, #31
 800866c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008670:	f04f 0901 	mov.w	r9, #1
 8008674:	fa09 f202 	lsl.w	r2, r9, r2
 8008678:	420a      	tst	r2, r1
 800867a:	d003      	beq.n	8008684 <__gethex+0x1ac>
 800867c:	454b      	cmp	r3, r9
 800867e:	dc36      	bgt.n	80086ee <__gethex+0x216>
 8008680:	f04f 0902 	mov.w	r9, #2
 8008684:	4629      	mov	r1, r5
 8008686:	4620      	mov	r0, r4
 8008688:	f7ff febe 	bl	8008408 <rshift>
 800868c:	442f      	add	r7, r5
 800868e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008692:	42bb      	cmp	r3, r7
 8008694:	da42      	bge.n	800871c <__gethex+0x244>
 8008696:	9801      	ldr	r0, [sp, #4]
 8008698:	4621      	mov	r1, r4
 800869a:	f000 faf7 	bl	8008c8c <_Bfree>
 800869e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086a0:	2300      	movs	r3, #0
 80086a2:	6013      	str	r3, [r2, #0]
 80086a4:	25a3      	movs	r5, #163	@ 0xa3
 80086a6:	e793      	b.n	80085d0 <__gethex+0xf8>
 80086a8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80086ac:	2a2e      	cmp	r2, #46	@ 0x2e
 80086ae:	d012      	beq.n	80086d6 <__gethex+0x1fe>
 80086b0:	2b20      	cmp	r3, #32
 80086b2:	d104      	bne.n	80086be <__gethex+0x1e6>
 80086b4:	f845 bb04 	str.w	fp, [r5], #4
 80086b8:	f04f 0b00 	mov.w	fp, #0
 80086bc:	465b      	mov	r3, fp
 80086be:	7830      	ldrb	r0, [r6, #0]
 80086c0:	9303      	str	r3, [sp, #12]
 80086c2:	f7ff fef3 	bl	80084ac <__hexdig_fun>
 80086c6:	9b03      	ldr	r3, [sp, #12]
 80086c8:	f000 000f 	and.w	r0, r0, #15
 80086cc:	4098      	lsls	r0, r3
 80086ce:	ea4b 0b00 	orr.w	fp, fp, r0
 80086d2:	3304      	adds	r3, #4
 80086d4:	e7ae      	b.n	8008634 <__gethex+0x15c>
 80086d6:	45b1      	cmp	r9, r6
 80086d8:	d8ea      	bhi.n	80086b0 <__gethex+0x1d8>
 80086da:	492b      	ldr	r1, [pc, #172]	@ (8008788 <__gethex+0x2b0>)
 80086dc:	9303      	str	r3, [sp, #12]
 80086de:	2201      	movs	r2, #1
 80086e0:	4630      	mov	r0, r6
 80086e2:	f7ff fd30 	bl	8008146 <strncmp>
 80086e6:	9b03      	ldr	r3, [sp, #12]
 80086e8:	2800      	cmp	r0, #0
 80086ea:	d1e1      	bne.n	80086b0 <__gethex+0x1d8>
 80086ec:	e7a2      	b.n	8008634 <__gethex+0x15c>
 80086ee:	1ea9      	subs	r1, r5, #2
 80086f0:	4620      	mov	r0, r4
 80086f2:	f000 ff14 	bl	800951e <__any_on>
 80086f6:	2800      	cmp	r0, #0
 80086f8:	d0c2      	beq.n	8008680 <__gethex+0x1a8>
 80086fa:	f04f 0903 	mov.w	r9, #3
 80086fe:	e7c1      	b.n	8008684 <__gethex+0x1ac>
 8008700:	da09      	bge.n	8008716 <__gethex+0x23e>
 8008702:	1b75      	subs	r5, r6, r5
 8008704:	4621      	mov	r1, r4
 8008706:	9801      	ldr	r0, [sp, #4]
 8008708:	462a      	mov	r2, r5
 800870a:	f000 fccf 	bl	80090ac <__lshift>
 800870e:	1b7f      	subs	r7, r7, r5
 8008710:	4604      	mov	r4, r0
 8008712:	f100 0a14 	add.w	sl, r0, #20
 8008716:	f04f 0900 	mov.w	r9, #0
 800871a:	e7b8      	b.n	800868e <__gethex+0x1b6>
 800871c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008720:	42bd      	cmp	r5, r7
 8008722:	dd6f      	ble.n	8008804 <__gethex+0x32c>
 8008724:	1bed      	subs	r5, r5, r7
 8008726:	42ae      	cmp	r6, r5
 8008728:	dc34      	bgt.n	8008794 <__gethex+0x2bc>
 800872a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800872e:	2b02      	cmp	r3, #2
 8008730:	d022      	beq.n	8008778 <__gethex+0x2a0>
 8008732:	2b03      	cmp	r3, #3
 8008734:	d024      	beq.n	8008780 <__gethex+0x2a8>
 8008736:	2b01      	cmp	r3, #1
 8008738:	d115      	bne.n	8008766 <__gethex+0x28e>
 800873a:	42ae      	cmp	r6, r5
 800873c:	d113      	bne.n	8008766 <__gethex+0x28e>
 800873e:	2e01      	cmp	r6, #1
 8008740:	d10b      	bne.n	800875a <__gethex+0x282>
 8008742:	9a02      	ldr	r2, [sp, #8]
 8008744:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008748:	6013      	str	r3, [r2, #0]
 800874a:	2301      	movs	r3, #1
 800874c:	6123      	str	r3, [r4, #16]
 800874e:	f8ca 3000 	str.w	r3, [sl]
 8008752:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008754:	2562      	movs	r5, #98	@ 0x62
 8008756:	601c      	str	r4, [r3, #0]
 8008758:	e73a      	b.n	80085d0 <__gethex+0xf8>
 800875a:	1e71      	subs	r1, r6, #1
 800875c:	4620      	mov	r0, r4
 800875e:	f000 fede 	bl	800951e <__any_on>
 8008762:	2800      	cmp	r0, #0
 8008764:	d1ed      	bne.n	8008742 <__gethex+0x26a>
 8008766:	9801      	ldr	r0, [sp, #4]
 8008768:	4621      	mov	r1, r4
 800876a:	f000 fa8f 	bl	8008c8c <_Bfree>
 800876e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008770:	2300      	movs	r3, #0
 8008772:	6013      	str	r3, [r2, #0]
 8008774:	2550      	movs	r5, #80	@ 0x50
 8008776:	e72b      	b.n	80085d0 <__gethex+0xf8>
 8008778:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800877a:	2b00      	cmp	r3, #0
 800877c:	d1f3      	bne.n	8008766 <__gethex+0x28e>
 800877e:	e7e0      	b.n	8008742 <__gethex+0x26a>
 8008780:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008782:	2b00      	cmp	r3, #0
 8008784:	d1dd      	bne.n	8008742 <__gethex+0x26a>
 8008786:	e7ee      	b.n	8008766 <__gethex+0x28e>
 8008788:	0800a3ac 	.word	0x0800a3ac
 800878c:	0800a46f 	.word	0x0800a46f
 8008790:	0800a480 	.word	0x0800a480
 8008794:	1e6f      	subs	r7, r5, #1
 8008796:	f1b9 0f00 	cmp.w	r9, #0
 800879a:	d130      	bne.n	80087fe <__gethex+0x326>
 800879c:	b127      	cbz	r7, 80087a8 <__gethex+0x2d0>
 800879e:	4639      	mov	r1, r7
 80087a0:	4620      	mov	r0, r4
 80087a2:	f000 febc 	bl	800951e <__any_on>
 80087a6:	4681      	mov	r9, r0
 80087a8:	117a      	asrs	r2, r7, #5
 80087aa:	2301      	movs	r3, #1
 80087ac:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80087b0:	f007 071f 	and.w	r7, r7, #31
 80087b4:	40bb      	lsls	r3, r7
 80087b6:	4213      	tst	r3, r2
 80087b8:	4629      	mov	r1, r5
 80087ba:	4620      	mov	r0, r4
 80087bc:	bf18      	it	ne
 80087be:	f049 0902 	orrne.w	r9, r9, #2
 80087c2:	f7ff fe21 	bl	8008408 <rshift>
 80087c6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80087ca:	1b76      	subs	r6, r6, r5
 80087cc:	2502      	movs	r5, #2
 80087ce:	f1b9 0f00 	cmp.w	r9, #0
 80087d2:	d047      	beq.n	8008864 <__gethex+0x38c>
 80087d4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80087d8:	2b02      	cmp	r3, #2
 80087da:	d015      	beq.n	8008808 <__gethex+0x330>
 80087dc:	2b03      	cmp	r3, #3
 80087de:	d017      	beq.n	8008810 <__gethex+0x338>
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d109      	bne.n	80087f8 <__gethex+0x320>
 80087e4:	f019 0f02 	tst.w	r9, #2
 80087e8:	d006      	beq.n	80087f8 <__gethex+0x320>
 80087ea:	f8da 3000 	ldr.w	r3, [sl]
 80087ee:	ea49 0903 	orr.w	r9, r9, r3
 80087f2:	f019 0f01 	tst.w	r9, #1
 80087f6:	d10e      	bne.n	8008816 <__gethex+0x33e>
 80087f8:	f045 0510 	orr.w	r5, r5, #16
 80087fc:	e032      	b.n	8008864 <__gethex+0x38c>
 80087fe:	f04f 0901 	mov.w	r9, #1
 8008802:	e7d1      	b.n	80087a8 <__gethex+0x2d0>
 8008804:	2501      	movs	r5, #1
 8008806:	e7e2      	b.n	80087ce <__gethex+0x2f6>
 8008808:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800880a:	f1c3 0301 	rsb	r3, r3, #1
 800880e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008810:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008812:	2b00      	cmp	r3, #0
 8008814:	d0f0      	beq.n	80087f8 <__gethex+0x320>
 8008816:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800881a:	f104 0314 	add.w	r3, r4, #20
 800881e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008822:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008826:	f04f 0c00 	mov.w	ip, #0
 800882a:	4618      	mov	r0, r3
 800882c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008830:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008834:	d01b      	beq.n	800886e <__gethex+0x396>
 8008836:	3201      	adds	r2, #1
 8008838:	6002      	str	r2, [r0, #0]
 800883a:	2d02      	cmp	r5, #2
 800883c:	f104 0314 	add.w	r3, r4, #20
 8008840:	d13c      	bne.n	80088bc <__gethex+0x3e4>
 8008842:	f8d8 2000 	ldr.w	r2, [r8]
 8008846:	3a01      	subs	r2, #1
 8008848:	42b2      	cmp	r2, r6
 800884a:	d109      	bne.n	8008860 <__gethex+0x388>
 800884c:	1171      	asrs	r1, r6, #5
 800884e:	2201      	movs	r2, #1
 8008850:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008854:	f006 061f 	and.w	r6, r6, #31
 8008858:	fa02 f606 	lsl.w	r6, r2, r6
 800885c:	421e      	tst	r6, r3
 800885e:	d13a      	bne.n	80088d6 <__gethex+0x3fe>
 8008860:	f045 0520 	orr.w	r5, r5, #32
 8008864:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008866:	601c      	str	r4, [r3, #0]
 8008868:	9b02      	ldr	r3, [sp, #8]
 800886a:	601f      	str	r7, [r3, #0]
 800886c:	e6b0      	b.n	80085d0 <__gethex+0xf8>
 800886e:	4299      	cmp	r1, r3
 8008870:	f843 cc04 	str.w	ip, [r3, #-4]
 8008874:	d8d9      	bhi.n	800882a <__gethex+0x352>
 8008876:	68a3      	ldr	r3, [r4, #8]
 8008878:	459b      	cmp	fp, r3
 800887a:	db17      	blt.n	80088ac <__gethex+0x3d4>
 800887c:	6861      	ldr	r1, [r4, #4]
 800887e:	9801      	ldr	r0, [sp, #4]
 8008880:	3101      	adds	r1, #1
 8008882:	f000 f9c3 	bl	8008c0c <_Balloc>
 8008886:	4681      	mov	r9, r0
 8008888:	b918      	cbnz	r0, 8008892 <__gethex+0x3ba>
 800888a:	4b1a      	ldr	r3, [pc, #104]	@ (80088f4 <__gethex+0x41c>)
 800888c:	4602      	mov	r2, r0
 800888e:	2184      	movs	r1, #132	@ 0x84
 8008890:	e6c5      	b.n	800861e <__gethex+0x146>
 8008892:	6922      	ldr	r2, [r4, #16]
 8008894:	3202      	adds	r2, #2
 8008896:	f104 010c 	add.w	r1, r4, #12
 800889a:	0092      	lsls	r2, r2, #2
 800889c:	300c      	adds	r0, #12
 800889e:	f7ff fd34 	bl	800830a <memcpy>
 80088a2:	4621      	mov	r1, r4
 80088a4:	9801      	ldr	r0, [sp, #4]
 80088a6:	f000 f9f1 	bl	8008c8c <_Bfree>
 80088aa:	464c      	mov	r4, r9
 80088ac:	6923      	ldr	r3, [r4, #16]
 80088ae:	1c5a      	adds	r2, r3, #1
 80088b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80088b4:	6122      	str	r2, [r4, #16]
 80088b6:	2201      	movs	r2, #1
 80088b8:	615a      	str	r2, [r3, #20]
 80088ba:	e7be      	b.n	800883a <__gethex+0x362>
 80088bc:	6922      	ldr	r2, [r4, #16]
 80088be:	455a      	cmp	r2, fp
 80088c0:	dd0b      	ble.n	80088da <__gethex+0x402>
 80088c2:	2101      	movs	r1, #1
 80088c4:	4620      	mov	r0, r4
 80088c6:	f7ff fd9f 	bl	8008408 <rshift>
 80088ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80088ce:	3701      	adds	r7, #1
 80088d0:	42bb      	cmp	r3, r7
 80088d2:	f6ff aee0 	blt.w	8008696 <__gethex+0x1be>
 80088d6:	2501      	movs	r5, #1
 80088d8:	e7c2      	b.n	8008860 <__gethex+0x388>
 80088da:	f016 061f 	ands.w	r6, r6, #31
 80088de:	d0fa      	beq.n	80088d6 <__gethex+0x3fe>
 80088e0:	4453      	add	r3, sl
 80088e2:	f1c6 0620 	rsb	r6, r6, #32
 80088e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80088ea:	f000 fa81 	bl	8008df0 <__hi0bits>
 80088ee:	42b0      	cmp	r0, r6
 80088f0:	dbe7      	blt.n	80088c2 <__gethex+0x3ea>
 80088f2:	e7f0      	b.n	80088d6 <__gethex+0x3fe>
 80088f4:	0800a46f 	.word	0x0800a46f

080088f8 <L_shift>:
 80088f8:	f1c2 0208 	rsb	r2, r2, #8
 80088fc:	0092      	lsls	r2, r2, #2
 80088fe:	b570      	push	{r4, r5, r6, lr}
 8008900:	f1c2 0620 	rsb	r6, r2, #32
 8008904:	6843      	ldr	r3, [r0, #4]
 8008906:	6804      	ldr	r4, [r0, #0]
 8008908:	fa03 f506 	lsl.w	r5, r3, r6
 800890c:	432c      	orrs	r4, r5
 800890e:	40d3      	lsrs	r3, r2
 8008910:	6004      	str	r4, [r0, #0]
 8008912:	f840 3f04 	str.w	r3, [r0, #4]!
 8008916:	4288      	cmp	r0, r1
 8008918:	d3f4      	bcc.n	8008904 <L_shift+0xc>
 800891a:	bd70      	pop	{r4, r5, r6, pc}

0800891c <__match>:
 800891c:	b530      	push	{r4, r5, lr}
 800891e:	6803      	ldr	r3, [r0, #0]
 8008920:	3301      	adds	r3, #1
 8008922:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008926:	b914      	cbnz	r4, 800892e <__match+0x12>
 8008928:	6003      	str	r3, [r0, #0]
 800892a:	2001      	movs	r0, #1
 800892c:	bd30      	pop	{r4, r5, pc}
 800892e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008932:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008936:	2d19      	cmp	r5, #25
 8008938:	bf98      	it	ls
 800893a:	3220      	addls	r2, #32
 800893c:	42a2      	cmp	r2, r4
 800893e:	d0f0      	beq.n	8008922 <__match+0x6>
 8008940:	2000      	movs	r0, #0
 8008942:	e7f3      	b.n	800892c <__match+0x10>

08008944 <__hexnan>:
 8008944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008948:	680b      	ldr	r3, [r1, #0]
 800894a:	6801      	ldr	r1, [r0, #0]
 800894c:	115e      	asrs	r6, r3, #5
 800894e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008952:	f013 031f 	ands.w	r3, r3, #31
 8008956:	b087      	sub	sp, #28
 8008958:	bf18      	it	ne
 800895a:	3604      	addne	r6, #4
 800895c:	2500      	movs	r5, #0
 800895e:	1f37      	subs	r7, r6, #4
 8008960:	4682      	mov	sl, r0
 8008962:	4690      	mov	r8, r2
 8008964:	9301      	str	r3, [sp, #4]
 8008966:	f846 5c04 	str.w	r5, [r6, #-4]
 800896a:	46b9      	mov	r9, r7
 800896c:	463c      	mov	r4, r7
 800896e:	9502      	str	r5, [sp, #8]
 8008970:	46ab      	mov	fp, r5
 8008972:	784a      	ldrb	r2, [r1, #1]
 8008974:	1c4b      	adds	r3, r1, #1
 8008976:	9303      	str	r3, [sp, #12]
 8008978:	b342      	cbz	r2, 80089cc <__hexnan+0x88>
 800897a:	4610      	mov	r0, r2
 800897c:	9105      	str	r1, [sp, #20]
 800897e:	9204      	str	r2, [sp, #16]
 8008980:	f7ff fd94 	bl	80084ac <__hexdig_fun>
 8008984:	2800      	cmp	r0, #0
 8008986:	d151      	bne.n	8008a2c <__hexnan+0xe8>
 8008988:	9a04      	ldr	r2, [sp, #16]
 800898a:	9905      	ldr	r1, [sp, #20]
 800898c:	2a20      	cmp	r2, #32
 800898e:	d818      	bhi.n	80089c2 <__hexnan+0x7e>
 8008990:	9b02      	ldr	r3, [sp, #8]
 8008992:	459b      	cmp	fp, r3
 8008994:	dd13      	ble.n	80089be <__hexnan+0x7a>
 8008996:	454c      	cmp	r4, r9
 8008998:	d206      	bcs.n	80089a8 <__hexnan+0x64>
 800899a:	2d07      	cmp	r5, #7
 800899c:	dc04      	bgt.n	80089a8 <__hexnan+0x64>
 800899e:	462a      	mov	r2, r5
 80089a0:	4649      	mov	r1, r9
 80089a2:	4620      	mov	r0, r4
 80089a4:	f7ff ffa8 	bl	80088f8 <L_shift>
 80089a8:	4544      	cmp	r4, r8
 80089aa:	d952      	bls.n	8008a52 <__hexnan+0x10e>
 80089ac:	2300      	movs	r3, #0
 80089ae:	f1a4 0904 	sub.w	r9, r4, #4
 80089b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80089b6:	f8cd b008 	str.w	fp, [sp, #8]
 80089ba:	464c      	mov	r4, r9
 80089bc:	461d      	mov	r5, r3
 80089be:	9903      	ldr	r1, [sp, #12]
 80089c0:	e7d7      	b.n	8008972 <__hexnan+0x2e>
 80089c2:	2a29      	cmp	r2, #41	@ 0x29
 80089c4:	d157      	bne.n	8008a76 <__hexnan+0x132>
 80089c6:	3102      	adds	r1, #2
 80089c8:	f8ca 1000 	str.w	r1, [sl]
 80089cc:	f1bb 0f00 	cmp.w	fp, #0
 80089d0:	d051      	beq.n	8008a76 <__hexnan+0x132>
 80089d2:	454c      	cmp	r4, r9
 80089d4:	d206      	bcs.n	80089e4 <__hexnan+0xa0>
 80089d6:	2d07      	cmp	r5, #7
 80089d8:	dc04      	bgt.n	80089e4 <__hexnan+0xa0>
 80089da:	462a      	mov	r2, r5
 80089dc:	4649      	mov	r1, r9
 80089de:	4620      	mov	r0, r4
 80089e0:	f7ff ff8a 	bl	80088f8 <L_shift>
 80089e4:	4544      	cmp	r4, r8
 80089e6:	d936      	bls.n	8008a56 <__hexnan+0x112>
 80089e8:	f1a8 0204 	sub.w	r2, r8, #4
 80089ec:	4623      	mov	r3, r4
 80089ee:	f853 1b04 	ldr.w	r1, [r3], #4
 80089f2:	f842 1f04 	str.w	r1, [r2, #4]!
 80089f6:	429f      	cmp	r7, r3
 80089f8:	d2f9      	bcs.n	80089ee <__hexnan+0xaa>
 80089fa:	1b3b      	subs	r3, r7, r4
 80089fc:	f023 0303 	bic.w	r3, r3, #3
 8008a00:	3304      	adds	r3, #4
 8008a02:	3401      	adds	r4, #1
 8008a04:	3e03      	subs	r6, #3
 8008a06:	42b4      	cmp	r4, r6
 8008a08:	bf88      	it	hi
 8008a0a:	2304      	movhi	r3, #4
 8008a0c:	4443      	add	r3, r8
 8008a0e:	2200      	movs	r2, #0
 8008a10:	f843 2b04 	str.w	r2, [r3], #4
 8008a14:	429f      	cmp	r7, r3
 8008a16:	d2fb      	bcs.n	8008a10 <__hexnan+0xcc>
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	b91b      	cbnz	r3, 8008a24 <__hexnan+0xe0>
 8008a1c:	4547      	cmp	r7, r8
 8008a1e:	d128      	bne.n	8008a72 <__hexnan+0x12e>
 8008a20:	2301      	movs	r3, #1
 8008a22:	603b      	str	r3, [r7, #0]
 8008a24:	2005      	movs	r0, #5
 8008a26:	b007      	add	sp, #28
 8008a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a2c:	3501      	adds	r5, #1
 8008a2e:	2d08      	cmp	r5, #8
 8008a30:	f10b 0b01 	add.w	fp, fp, #1
 8008a34:	dd06      	ble.n	8008a44 <__hexnan+0x100>
 8008a36:	4544      	cmp	r4, r8
 8008a38:	d9c1      	bls.n	80089be <__hexnan+0x7a>
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008a40:	2501      	movs	r5, #1
 8008a42:	3c04      	subs	r4, #4
 8008a44:	6822      	ldr	r2, [r4, #0]
 8008a46:	f000 000f 	and.w	r0, r0, #15
 8008a4a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008a4e:	6020      	str	r0, [r4, #0]
 8008a50:	e7b5      	b.n	80089be <__hexnan+0x7a>
 8008a52:	2508      	movs	r5, #8
 8008a54:	e7b3      	b.n	80089be <__hexnan+0x7a>
 8008a56:	9b01      	ldr	r3, [sp, #4]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d0dd      	beq.n	8008a18 <__hexnan+0xd4>
 8008a5c:	f1c3 0320 	rsb	r3, r3, #32
 8008a60:	f04f 32ff 	mov.w	r2, #4294967295
 8008a64:	40da      	lsrs	r2, r3
 8008a66:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	f846 3c04 	str.w	r3, [r6, #-4]
 8008a70:	e7d2      	b.n	8008a18 <__hexnan+0xd4>
 8008a72:	3f04      	subs	r7, #4
 8008a74:	e7d0      	b.n	8008a18 <__hexnan+0xd4>
 8008a76:	2004      	movs	r0, #4
 8008a78:	e7d5      	b.n	8008a26 <__hexnan+0xe2>
	...

08008a7c <malloc>:
 8008a7c:	4b02      	ldr	r3, [pc, #8]	@ (8008a88 <malloc+0xc>)
 8008a7e:	4601      	mov	r1, r0
 8008a80:	6818      	ldr	r0, [r3, #0]
 8008a82:	f000 b825 	b.w	8008ad0 <_malloc_r>
 8008a86:	bf00      	nop
 8008a88:	200001d4 	.word	0x200001d4

08008a8c <sbrk_aligned>:
 8008a8c:	b570      	push	{r4, r5, r6, lr}
 8008a8e:	4e0f      	ldr	r6, [pc, #60]	@ (8008acc <sbrk_aligned+0x40>)
 8008a90:	460c      	mov	r4, r1
 8008a92:	6831      	ldr	r1, [r6, #0]
 8008a94:	4605      	mov	r5, r0
 8008a96:	b911      	cbnz	r1, 8008a9e <sbrk_aligned+0x12>
 8008a98:	f001 f92a 	bl	8009cf0 <_sbrk_r>
 8008a9c:	6030      	str	r0, [r6, #0]
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	f001 f925 	bl	8009cf0 <_sbrk_r>
 8008aa6:	1c43      	adds	r3, r0, #1
 8008aa8:	d103      	bne.n	8008ab2 <sbrk_aligned+0x26>
 8008aaa:	f04f 34ff 	mov.w	r4, #4294967295
 8008aae:	4620      	mov	r0, r4
 8008ab0:	bd70      	pop	{r4, r5, r6, pc}
 8008ab2:	1cc4      	adds	r4, r0, #3
 8008ab4:	f024 0403 	bic.w	r4, r4, #3
 8008ab8:	42a0      	cmp	r0, r4
 8008aba:	d0f8      	beq.n	8008aae <sbrk_aligned+0x22>
 8008abc:	1a21      	subs	r1, r4, r0
 8008abe:	4628      	mov	r0, r5
 8008ac0:	f001 f916 	bl	8009cf0 <_sbrk_r>
 8008ac4:	3001      	adds	r0, #1
 8008ac6:	d1f2      	bne.n	8008aae <sbrk_aligned+0x22>
 8008ac8:	e7ef      	b.n	8008aaa <sbrk_aligned+0x1e>
 8008aca:	bf00      	nop
 8008acc:	200008bc 	.word	0x200008bc

08008ad0 <_malloc_r>:
 8008ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ad4:	1ccd      	adds	r5, r1, #3
 8008ad6:	f025 0503 	bic.w	r5, r5, #3
 8008ada:	3508      	adds	r5, #8
 8008adc:	2d0c      	cmp	r5, #12
 8008ade:	bf38      	it	cc
 8008ae0:	250c      	movcc	r5, #12
 8008ae2:	2d00      	cmp	r5, #0
 8008ae4:	4606      	mov	r6, r0
 8008ae6:	db01      	blt.n	8008aec <_malloc_r+0x1c>
 8008ae8:	42a9      	cmp	r1, r5
 8008aea:	d904      	bls.n	8008af6 <_malloc_r+0x26>
 8008aec:	230c      	movs	r3, #12
 8008aee:	6033      	str	r3, [r6, #0]
 8008af0:	2000      	movs	r0, #0
 8008af2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008af6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008bcc <_malloc_r+0xfc>
 8008afa:	f000 f87b 	bl	8008bf4 <__malloc_lock>
 8008afe:	f8d8 3000 	ldr.w	r3, [r8]
 8008b02:	461c      	mov	r4, r3
 8008b04:	bb44      	cbnz	r4, 8008b58 <_malloc_r+0x88>
 8008b06:	4629      	mov	r1, r5
 8008b08:	4630      	mov	r0, r6
 8008b0a:	f7ff ffbf 	bl	8008a8c <sbrk_aligned>
 8008b0e:	1c43      	adds	r3, r0, #1
 8008b10:	4604      	mov	r4, r0
 8008b12:	d158      	bne.n	8008bc6 <_malloc_r+0xf6>
 8008b14:	f8d8 4000 	ldr.w	r4, [r8]
 8008b18:	4627      	mov	r7, r4
 8008b1a:	2f00      	cmp	r7, #0
 8008b1c:	d143      	bne.n	8008ba6 <_malloc_r+0xd6>
 8008b1e:	2c00      	cmp	r4, #0
 8008b20:	d04b      	beq.n	8008bba <_malloc_r+0xea>
 8008b22:	6823      	ldr	r3, [r4, #0]
 8008b24:	4639      	mov	r1, r7
 8008b26:	4630      	mov	r0, r6
 8008b28:	eb04 0903 	add.w	r9, r4, r3
 8008b2c:	f001 f8e0 	bl	8009cf0 <_sbrk_r>
 8008b30:	4581      	cmp	r9, r0
 8008b32:	d142      	bne.n	8008bba <_malloc_r+0xea>
 8008b34:	6821      	ldr	r1, [r4, #0]
 8008b36:	1a6d      	subs	r5, r5, r1
 8008b38:	4629      	mov	r1, r5
 8008b3a:	4630      	mov	r0, r6
 8008b3c:	f7ff ffa6 	bl	8008a8c <sbrk_aligned>
 8008b40:	3001      	adds	r0, #1
 8008b42:	d03a      	beq.n	8008bba <_malloc_r+0xea>
 8008b44:	6823      	ldr	r3, [r4, #0]
 8008b46:	442b      	add	r3, r5
 8008b48:	6023      	str	r3, [r4, #0]
 8008b4a:	f8d8 3000 	ldr.w	r3, [r8]
 8008b4e:	685a      	ldr	r2, [r3, #4]
 8008b50:	bb62      	cbnz	r2, 8008bac <_malloc_r+0xdc>
 8008b52:	f8c8 7000 	str.w	r7, [r8]
 8008b56:	e00f      	b.n	8008b78 <_malloc_r+0xa8>
 8008b58:	6822      	ldr	r2, [r4, #0]
 8008b5a:	1b52      	subs	r2, r2, r5
 8008b5c:	d420      	bmi.n	8008ba0 <_malloc_r+0xd0>
 8008b5e:	2a0b      	cmp	r2, #11
 8008b60:	d917      	bls.n	8008b92 <_malloc_r+0xc2>
 8008b62:	1961      	adds	r1, r4, r5
 8008b64:	42a3      	cmp	r3, r4
 8008b66:	6025      	str	r5, [r4, #0]
 8008b68:	bf18      	it	ne
 8008b6a:	6059      	strne	r1, [r3, #4]
 8008b6c:	6863      	ldr	r3, [r4, #4]
 8008b6e:	bf08      	it	eq
 8008b70:	f8c8 1000 	streq.w	r1, [r8]
 8008b74:	5162      	str	r2, [r4, r5]
 8008b76:	604b      	str	r3, [r1, #4]
 8008b78:	4630      	mov	r0, r6
 8008b7a:	f000 f841 	bl	8008c00 <__malloc_unlock>
 8008b7e:	f104 000b 	add.w	r0, r4, #11
 8008b82:	1d23      	adds	r3, r4, #4
 8008b84:	f020 0007 	bic.w	r0, r0, #7
 8008b88:	1ac2      	subs	r2, r0, r3
 8008b8a:	bf1c      	itt	ne
 8008b8c:	1a1b      	subne	r3, r3, r0
 8008b8e:	50a3      	strne	r3, [r4, r2]
 8008b90:	e7af      	b.n	8008af2 <_malloc_r+0x22>
 8008b92:	6862      	ldr	r2, [r4, #4]
 8008b94:	42a3      	cmp	r3, r4
 8008b96:	bf0c      	ite	eq
 8008b98:	f8c8 2000 	streq.w	r2, [r8]
 8008b9c:	605a      	strne	r2, [r3, #4]
 8008b9e:	e7eb      	b.n	8008b78 <_malloc_r+0xa8>
 8008ba0:	4623      	mov	r3, r4
 8008ba2:	6864      	ldr	r4, [r4, #4]
 8008ba4:	e7ae      	b.n	8008b04 <_malloc_r+0x34>
 8008ba6:	463c      	mov	r4, r7
 8008ba8:	687f      	ldr	r7, [r7, #4]
 8008baa:	e7b6      	b.n	8008b1a <_malloc_r+0x4a>
 8008bac:	461a      	mov	r2, r3
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	42a3      	cmp	r3, r4
 8008bb2:	d1fb      	bne.n	8008bac <_malloc_r+0xdc>
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	6053      	str	r3, [r2, #4]
 8008bb8:	e7de      	b.n	8008b78 <_malloc_r+0xa8>
 8008bba:	230c      	movs	r3, #12
 8008bbc:	6033      	str	r3, [r6, #0]
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	f000 f81e 	bl	8008c00 <__malloc_unlock>
 8008bc4:	e794      	b.n	8008af0 <_malloc_r+0x20>
 8008bc6:	6005      	str	r5, [r0, #0]
 8008bc8:	e7d6      	b.n	8008b78 <_malloc_r+0xa8>
 8008bca:	bf00      	nop
 8008bcc:	200008c0 	.word	0x200008c0

08008bd0 <__ascii_mbtowc>:
 8008bd0:	b082      	sub	sp, #8
 8008bd2:	b901      	cbnz	r1, 8008bd6 <__ascii_mbtowc+0x6>
 8008bd4:	a901      	add	r1, sp, #4
 8008bd6:	b142      	cbz	r2, 8008bea <__ascii_mbtowc+0x1a>
 8008bd8:	b14b      	cbz	r3, 8008bee <__ascii_mbtowc+0x1e>
 8008bda:	7813      	ldrb	r3, [r2, #0]
 8008bdc:	600b      	str	r3, [r1, #0]
 8008bde:	7812      	ldrb	r2, [r2, #0]
 8008be0:	1e10      	subs	r0, r2, #0
 8008be2:	bf18      	it	ne
 8008be4:	2001      	movne	r0, #1
 8008be6:	b002      	add	sp, #8
 8008be8:	4770      	bx	lr
 8008bea:	4610      	mov	r0, r2
 8008bec:	e7fb      	b.n	8008be6 <__ascii_mbtowc+0x16>
 8008bee:	f06f 0001 	mvn.w	r0, #1
 8008bf2:	e7f8      	b.n	8008be6 <__ascii_mbtowc+0x16>

08008bf4 <__malloc_lock>:
 8008bf4:	4801      	ldr	r0, [pc, #4]	@ (8008bfc <__malloc_lock+0x8>)
 8008bf6:	f7ff bb86 	b.w	8008306 <__retarget_lock_acquire_recursive>
 8008bfa:	bf00      	nop
 8008bfc:	200008b8 	.word	0x200008b8

08008c00 <__malloc_unlock>:
 8008c00:	4801      	ldr	r0, [pc, #4]	@ (8008c08 <__malloc_unlock+0x8>)
 8008c02:	f7ff bb81 	b.w	8008308 <__retarget_lock_release_recursive>
 8008c06:	bf00      	nop
 8008c08:	200008b8 	.word	0x200008b8

08008c0c <_Balloc>:
 8008c0c:	b570      	push	{r4, r5, r6, lr}
 8008c0e:	69c6      	ldr	r6, [r0, #28]
 8008c10:	4604      	mov	r4, r0
 8008c12:	460d      	mov	r5, r1
 8008c14:	b976      	cbnz	r6, 8008c34 <_Balloc+0x28>
 8008c16:	2010      	movs	r0, #16
 8008c18:	f7ff ff30 	bl	8008a7c <malloc>
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	61e0      	str	r0, [r4, #28]
 8008c20:	b920      	cbnz	r0, 8008c2c <_Balloc+0x20>
 8008c22:	4b18      	ldr	r3, [pc, #96]	@ (8008c84 <_Balloc+0x78>)
 8008c24:	4818      	ldr	r0, [pc, #96]	@ (8008c88 <_Balloc+0x7c>)
 8008c26:	216b      	movs	r1, #107	@ 0x6b
 8008c28:	f7ff fb86 	bl	8008338 <__assert_func>
 8008c2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c30:	6006      	str	r6, [r0, #0]
 8008c32:	60c6      	str	r6, [r0, #12]
 8008c34:	69e6      	ldr	r6, [r4, #28]
 8008c36:	68f3      	ldr	r3, [r6, #12]
 8008c38:	b183      	cbz	r3, 8008c5c <_Balloc+0x50>
 8008c3a:	69e3      	ldr	r3, [r4, #28]
 8008c3c:	68db      	ldr	r3, [r3, #12]
 8008c3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008c42:	b9b8      	cbnz	r0, 8008c74 <_Balloc+0x68>
 8008c44:	2101      	movs	r1, #1
 8008c46:	fa01 f605 	lsl.w	r6, r1, r5
 8008c4a:	1d72      	adds	r2, r6, #5
 8008c4c:	0092      	lsls	r2, r2, #2
 8008c4e:	4620      	mov	r0, r4
 8008c50:	f001 f865 	bl	8009d1e <_calloc_r>
 8008c54:	b160      	cbz	r0, 8008c70 <_Balloc+0x64>
 8008c56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c5a:	e00e      	b.n	8008c7a <_Balloc+0x6e>
 8008c5c:	2221      	movs	r2, #33	@ 0x21
 8008c5e:	2104      	movs	r1, #4
 8008c60:	4620      	mov	r0, r4
 8008c62:	f001 f85c 	bl	8009d1e <_calloc_r>
 8008c66:	69e3      	ldr	r3, [r4, #28]
 8008c68:	60f0      	str	r0, [r6, #12]
 8008c6a:	68db      	ldr	r3, [r3, #12]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d1e4      	bne.n	8008c3a <_Balloc+0x2e>
 8008c70:	2000      	movs	r0, #0
 8008c72:	bd70      	pop	{r4, r5, r6, pc}
 8008c74:	6802      	ldr	r2, [r0, #0]
 8008c76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c80:	e7f7      	b.n	8008c72 <_Balloc+0x66>
 8008c82:	bf00      	nop
 8008c84:	0800a3ba 	.word	0x0800a3ba
 8008c88:	0800a4e0 	.word	0x0800a4e0

08008c8c <_Bfree>:
 8008c8c:	b570      	push	{r4, r5, r6, lr}
 8008c8e:	69c6      	ldr	r6, [r0, #28]
 8008c90:	4605      	mov	r5, r0
 8008c92:	460c      	mov	r4, r1
 8008c94:	b976      	cbnz	r6, 8008cb4 <_Bfree+0x28>
 8008c96:	2010      	movs	r0, #16
 8008c98:	f7ff fef0 	bl	8008a7c <malloc>
 8008c9c:	4602      	mov	r2, r0
 8008c9e:	61e8      	str	r0, [r5, #28]
 8008ca0:	b920      	cbnz	r0, 8008cac <_Bfree+0x20>
 8008ca2:	4b09      	ldr	r3, [pc, #36]	@ (8008cc8 <_Bfree+0x3c>)
 8008ca4:	4809      	ldr	r0, [pc, #36]	@ (8008ccc <_Bfree+0x40>)
 8008ca6:	218f      	movs	r1, #143	@ 0x8f
 8008ca8:	f7ff fb46 	bl	8008338 <__assert_func>
 8008cac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008cb0:	6006      	str	r6, [r0, #0]
 8008cb2:	60c6      	str	r6, [r0, #12]
 8008cb4:	b13c      	cbz	r4, 8008cc6 <_Bfree+0x3a>
 8008cb6:	69eb      	ldr	r3, [r5, #28]
 8008cb8:	6862      	ldr	r2, [r4, #4]
 8008cba:	68db      	ldr	r3, [r3, #12]
 8008cbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008cc0:	6021      	str	r1, [r4, #0]
 8008cc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008cc6:	bd70      	pop	{r4, r5, r6, pc}
 8008cc8:	0800a3ba 	.word	0x0800a3ba
 8008ccc:	0800a4e0 	.word	0x0800a4e0

08008cd0 <__multadd>:
 8008cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cd4:	690d      	ldr	r5, [r1, #16]
 8008cd6:	4607      	mov	r7, r0
 8008cd8:	460c      	mov	r4, r1
 8008cda:	461e      	mov	r6, r3
 8008cdc:	f101 0c14 	add.w	ip, r1, #20
 8008ce0:	2000      	movs	r0, #0
 8008ce2:	f8dc 3000 	ldr.w	r3, [ip]
 8008ce6:	b299      	uxth	r1, r3
 8008ce8:	fb02 6101 	mla	r1, r2, r1, r6
 8008cec:	0c1e      	lsrs	r6, r3, #16
 8008cee:	0c0b      	lsrs	r3, r1, #16
 8008cf0:	fb02 3306 	mla	r3, r2, r6, r3
 8008cf4:	b289      	uxth	r1, r1
 8008cf6:	3001      	adds	r0, #1
 8008cf8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008cfc:	4285      	cmp	r5, r0
 8008cfe:	f84c 1b04 	str.w	r1, [ip], #4
 8008d02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008d06:	dcec      	bgt.n	8008ce2 <__multadd+0x12>
 8008d08:	b30e      	cbz	r6, 8008d4e <__multadd+0x7e>
 8008d0a:	68a3      	ldr	r3, [r4, #8]
 8008d0c:	42ab      	cmp	r3, r5
 8008d0e:	dc19      	bgt.n	8008d44 <__multadd+0x74>
 8008d10:	6861      	ldr	r1, [r4, #4]
 8008d12:	4638      	mov	r0, r7
 8008d14:	3101      	adds	r1, #1
 8008d16:	f7ff ff79 	bl	8008c0c <_Balloc>
 8008d1a:	4680      	mov	r8, r0
 8008d1c:	b928      	cbnz	r0, 8008d2a <__multadd+0x5a>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	4b0c      	ldr	r3, [pc, #48]	@ (8008d54 <__multadd+0x84>)
 8008d22:	480d      	ldr	r0, [pc, #52]	@ (8008d58 <__multadd+0x88>)
 8008d24:	21ba      	movs	r1, #186	@ 0xba
 8008d26:	f7ff fb07 	bl	8008338 <__assert_func>
 8008d2a:	6922      	ldr	r2, [r4, #16]
 8008d2c:	3202      	adds	r2, #2
 8008d2e:	f104 010c 	add.w	r1, r4, #12
 8008d32:	0092      	lsls	r2, r2, #2
 8008d34:	300c      	adds	r0, #12
 8008d36:	f7ff fae8 	bl	800830a <memcpy>
 8008d3a:	4621      	mov	r1, r4
 8008d3c:	4638      	mov	r0, r7
 8008d3e:	f7ff ffa5 	bl	8008c8c <_Bfree>
 8008d42:	4644      	mov	r4, r8
 8008d44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d48:	3501      	adds	r5, #1
 8008d4a:	615e      	str	r6, [r3, #20]
 8008d4c:	6125      	str	r5, [r4, #16]
 8008d4e:	4620      	mov	r0, r4
 8008d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d54:	0800a46f 	.word	0x0800a46f
 8008d58:	0800a4e0 	.word	0x0800a4e0

08008d5c <__s2b>:
 8008d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d60:	460c      	mov	r4, r1
 8008d62:	4615      	mov	r5, r2
 8008d64:	461f      	mov	r7, r3
 8008d66:	2209      	movs	r2, #9
 8008d68:	3308      	adds	r3, #8
 8008d6a:	4606      	mov	r6, r0
 8008d6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d70:	2100      	movs	r1, #0
 8008d72:	2201      	movs	r2, #1
 8008d74:	429a      	cmp	r2, r3
 8008d76:	db09      	blt.n	8008d8c <__s2b+0x30>
 8008d78:	4630      	mov	r0, r6
 8008d7a:	f7ff ff47 	bl	8008c0c <_Balloc>
 8008d7e:	b940      	cbnz	r0, 8008d92 <__s2b+0x36>
 8008d80:	4602      	mov	r2, r0
 8008d82:	4b19      	ldr	r3, [pc, #100]	@ (8008de8 <__s2b+0x8c>)
 8008d84:	4819      	ldr	r0, [pc, #100]	@ (8008dec <__s2b+0x90>)
 8008d86:	21d3      	movs	r1, #211	@ 0xd3
 8008d88:	f7ff fad6 	bl	8008338 <__assert_func>
 8008d8c:	0052      	lsls	r2, r2, #1
 8008d8e:	3101      	adds	r1, #1
 8008d90:	e7f0      	b.n	8008d74 <__s2b+0x18>
 8008d92:	9b08      	ldr	r3, [sp, #32]
 8008d94:	6143      	str	r3, [r0, #20]
 8008d96:	2d09      	cmp	r5, #9
 8008d98:	f04f 0301 	mov.w	r3, #1
 8008d9c:	6103      	str	r3, [r0, #16]
 8008d9e:	dd16      	ble.n	8008dce <__s2b+0x72>
 8008da0:	f104 0909 	add.w	r9, r4, #9
 8008da4:	46c8      	mov	r8, r9
 8008da6:	442c      	add	r4, r5
 8008da8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008dac:	4601      	mov	r1, r0
 8008dae:	3b30      	subs	r3, #48	@ 0x30
 8008db0:	220a      	movs	r2, #10
 8008db2:	4630      	mov	r0, r6
 8008db4:	f7ff ff8c 	bl	8008cd0 <__multadd>
 8008db8:	45a0      	cmp	r8, r4
 8008dba:	d1f5      	bne.n	8008da8 <__s2b+0x4c>
 8008dbc:	f1a5 0408 	sub.w	r4, r5, #8
 8008dc0:	444c      	add	r4, r9
 8008dc2:	1b2d      	subs	r5, r5, r4
 8008dc4:	1963      	adds	r3, r4, r5
 8008dc6:	42bb      	cmp	r3, r7
 8008dc8:	db04      	blt.n	8008dd4 <__s2b+0x78>
 8008dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dce:	340a      	adds	r4, #10
 8008dd0:	2509      	movs	r5, #9
 8008dd2:	e7f6      	b.n	8008dc2 <__s2b+0x66>
 8008dd4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008dd8:	4601      	mov	r1, r0
 8008dda:	3b30      	subs	r3, #48	@ 0x30
 8008ddc:	220a      	movs	r2, #10
 8008dde:	4630      	mov	r0, r6
 8008de0:	f7ff ff76 	bl	8008cd0 <__multadd>
 8008de4:	e7ee      	b.n	8008dc4 <__s2b+0x68>
 8008de6:	bf00      	nop
 8008de8:	0800a46f 	.word	0x0800a46f
 8008dec:	0800a4e0 	.word	0x0800a4e0

08008df0 <__hi0bits>:
 8008df0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008df4:	4603      	mov	r3, r0
 8008df6:	bf36      	itet	cc
 8008df8:	0403      	lslcc	r3, r0, #16
 8008dfa:	2000      	movcs	r0, #0
 8008dfc:	2010      	movcc	r0, #16
 8008dfe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008e02:	bf3c      	itt	cc
 8008e04:	021b      	lslcc	r3, r3, #8
 8008e06:	3008      	addcc	r0, #8
 8008e08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e0c:	bf3c      	itt	cc
 8008e0e:	011b      	lslcc	r3, r3, #4
 8008e10:	3004      	addcc	r0, #4
 8008e12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e16:	bf3c      	itt	cc
 8008e18:	009b      	lslcc	r3, r3, #2
 8008e1a:	3002      	addcc	r0, #2
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	db05      	blt.n	8008e2c <__hi0bits+0x3c>
 8008e20:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008e24:	f100 0001 	add.w	r0, r0, #1
 8008e28:	bf08      	it	eq
 8008e2a:	2020      	moveq	r0, #32
 8008e2c:	4770      	bx	lr

08008e2e <__lo0bits>:
 8008e2e:	6803      	ldr	r3, [r0, #0]
 8008e30:	4602      	mov	r2, r0
 8008e32:	f013 0007 	ands.w	r0, r3, #7
 8008e36:	d00b      	beq.n	8008e50 <__lo0bits+0x22>
 8008e38:	07d9      	lsls	r1, r3, #31
 8008e3a:	d421      	bmi.n	8008e80 <__lo0bits+0x52>
 8008e3c:	0798      	lsls	r0, r3, #30
 8008e3e:	bf49      	itett	mi
 8008e40:	085b      	lsrmi	r3, r3, #1
 8008e42:	089b      	lsrpl	r3, r3, #2
 8008e44:	2001      	movmi	r0, #1
 8008e46:	6013      	strmi	r3, [r2, #0]
 8008e48:	bf5c      	itt	pl
 8008e4a:	6013      	strpl	r3, [r2, #0]
 8008e4c:	2002      	movpl	r0, #2
 8008e4e:	4770      	bx	lr
 8008e50:	b299      	uxth	r1, r3
 8008e52:	b909      	cbnz	r1, 8008e58 <__lo0bits+0x2a>
 8008e54:	0c1b      	lsrs	r3, r3, #16
 8008e56:	2010      	movs	r0, #16
 8008e58:	b2d9      	uxtb	r1, r3
 8008e5a:	b909      	cbnz	r1, 8008e60 <__lo0bits+0x32>
 8008e5c:	3008      	adds	r0, #8
 8008e5e:	0a1b      	lsrs	r3, r3, #8
 8008e60:	0719      	lsls	r1, r3, #28
 8008e62:	bf04      	itt	eq
 8008e64:	091b      	lsreq	r3, r3, #4
 8008e66:	3004      	addeq	r0, #4
 8008e68:	0799      	lsls	r1, r3, #30
 8008e6a:	bf04      	itt	eq
 8008e6c:	089b      	lsreq	r3, r3, #2
 8008e6e:	3002      	addeq	r0, #2
 8008e70:	07d9      	lsls	r1, r3, #31
 8008e72:	d403      	bmi.n	8008e7c <__lo0bits+0x4e>
 8008e74:	085b      	lsrs	r3, r3, #1
 8008e76:	f100 0001 	add.w	r0, r0, #1
 8008e7a:	d003      	beq.n	8008e84 <__lo0bits+0x56>
 8008e7c:	6013      	str	r3, [r2, #0]
 8008e7e:	4770      	bx	lr
 8008e80:	2000      	movs	r0, #0
 8008e82:	4770      	bx	lr
 8008e84:	2020      	movs	r0, #32
 8008e86:	4770      	bx	lr

08008e88 <__i2b>:
 8008e88:	b510      	push	{r4, lr}
 8008e8a:	460c      	mov	r4, r1
 8008e8c:	2101      	movs	r1, #1
 8008e8e:	f7ff febd 	bl	8008c0c <_Balloc>
 8008e92:	4602      	mov	r2, r0
 8008e94:	b928      	cbnz	r0, 8008ea2 <__i2b+0x1a>
 8008e96:	4b05      	ldr	r3, [pc, #20]	@ (8008eac <__i2b+0x24>)
 8008e98:	4805      	ldr	r0, [pc, #20]	@ (8008eb0 <__i2b+0x28>)
 8008e9a:	f240 1145 	movw	r1, #325	@ 0x145
 8008e9e:	f7ff fa4b 	bl	8008338 <__assert_func>
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	6144      	str	r4, [r0, #20]
 8008ea6:	6103      	str	r3, [r0, #16]
 8008ea8:	bd10      	pop	{r4, pc}
 8008eaa:	bf00      	nop
 8008eac:	0800a46f 	.word	0x0800a46f
 8008eb0:	0800a4e0 	.word	0x0800a4e0

08008eb4 <__multiply>:
 8008eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eb8:	4617      	mov	r7, r2
 8008eba:	690a      	ldr	r2, [r1, #16]
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	bfa8      	it	ge
 8008ec2:	463b      	movge	r3, r7
 8008ec4:	4689      	mov	r9, r1
 8008ec6:	bfa4      	itt	ge
 8008ec8:	460f      	movge	r7, r1
 8008eca:	4699      	movge	r9, r3
 8008ecc:	693d      	ldr	r5, [r7, #16]
 8008ece:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	6879      	ldr	r1, [r7, #4]
 8008ed6:	eb05 060a 	add.w	r6, r5, sl
 8008eda:	42b3      	cmp	r3, r6
 8008edc:	b085      	sub	sp, #20
 8008ede:	bfb8      	it	lt
 8008ee0:	3101      	addlt	r1, #1
 8008ee2:	f7ff fe93 	bl	8008c0c <_Balloc>
 8008ee6:	b930      	cbnz	r0, 8008ef6 <__multiply+0x42>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	4b41      	ldr	r3, [pc, #260]	@ (8008ff0 <__multiply+0x13c>)
 8008eec:	4841      	ldr	r0, [pc, #260]	@ (8008ff4 <__multiply+0x140>)
 8008eee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008ef2:	f7ff fa21 	bl	8008338 <__assert_func>
 8008ef6:	f100 0414 	add.w	r4, r0, #20
 8008efa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008efe:	4623      	mov	r3, r4
 8008f00:	2200      	movs	r2, #0
 8008f02:	4573      	cmp	r3, lr
 8008f04:	d320      	bcc.n	8008f48 <__multiply+0x94>
 8008f06:	f107 0814 	add.w	r8, r7, #20
 8008f0a:	f109 0114 	add.w	r1, r9, #20
 8008f0e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008f12:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008f16:	9302      	str	r3, [sp, #8]
 8008f18:	1beb      	subs	r3, r5, r7
 8008f1a:	3b15      	subs	r3, #21
 8008f1c:	f023 0303 	bic.w	r3, r3, #3
 8008f20:	3304      	adds	r3, #4
 8008f22:	3715      	adds	r7, #21
 8008f24:	42bd      	cmp	r5, r7
 8008f26:	bf38      	it	cc
 8008f28:	2304      	movcc	r3, #4
 8008f2a:	9301      	str	r3, [sp, #4]
 8008f2c:	9b02      	ldr	r3, [sp, #8]
 8008f2e:	9103      	str	r1, [sp, #12]
 8008f30:	428b      	cmp	r3, r1
 8008f32:	d80c      	bhi.n	8008f4e <__multiply+0x9a>
 8008f34:	2e00      	cmp	r6, #0
 8008f36:	dd03      	ble.n	8008f40 <__multiply+0x8c>
 8008f38:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d055      	beq.n	8008fec <__multiply+0x138>
 8008f40:	6106      	str	r6, [r0, #16]
 8008f42:	b005      	add	sp, #20
 8008f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f48:	f843 2b04 	str.w	r2, [r3], #4
 8008f4c:	e7d9      	b.n	8008f02 <__multiply+0x4e>
 8008f4e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008f52:	f1ba 0f00 	cmp.w	sl, #0
 8008f56:	d01f      	beq.n	8008f98 <__multiply+0xe4>
 8008f58:	46c4      	mov	ip, r8
 8008f5a:	46a1      	mov	r9, r4
 8008f5c:	2700      	movs	r7, #0
 8008f5e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008f62:	f8d9 3000 	ldr.w	r3, [r9]
 8008f66:	fa1f fb82 	uxth.w	fp, r2
 8008f6a:	b29b      	uxth	r3, r3
 8008f6c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008f70:	443b      	add	r3, r7
 8008f72:	f8d9 7000 	ldr.w	r7, [r9]
 8008f76:	0c12      	lsrs	r2, r2, #16
 8008f78:	0c3f      	lsrs	r7, r7, #16
 8008f7a:	fb0a 7202 	mla	r2, sl, r2, r7
 8008f7e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008f82:	b29b      	uxth	r3, r3
 8008f84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f88:	4565      	cmp	r5, ip
 8008f8a:	f849 3b04 	str.w	r3, [r9], #4
 8008f8e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008f92:	d8e4      	bhi.n	8008f5e <__multiply+0xaa>
 8008f94:	9b01      	ldr	r3, [sp, #4]
 8008f96:	50e7      	str	r7, [r4, r3]
 8008f98:	9b03      	ldr	r3, [sp, #12]
 8008f9a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008f9e:	3104      	adds	r1, #4
 8008fa0:	f1b9 0f00 	cmp.w	r9, #0
 8008fa4:	d020      	beq.n	8008fe8 <__multiply+0x134>
 8008fa6:	6823      	ldr	r3, [r4, #0]
 8008fa8:	4647      	mov	r7, r8
 8008faa:	46a4      	mov	ip, r4
 8008fac:	f04f 0a00 	mov.w	sl, #0
 8008fb0:	f8b7 b000 	ldrh.w	fp, [r7]
 8008fb4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008fb8:	fb09 220b 	mla	r2, r9, fp, r2
 8008fbc:	4452      	add	r2, sl
 8008fbe:	b29b      	uxth	r3, r3
 8008fc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008fc4:	f84c 3b04 	str.w	r3, [ip], #4
 8008fc8:	f857 3b04 	ldr.w	r3, [r7], #4
 8008fcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008fd0:	f8bc 3000 	ldrh.w	r3, [ip]
 8008fd4:	fb09 330a 	mla	r3, r9, sl, r3
 8008fd8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008fdc:	42bd      	cmp	r5, r7
 8008fde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008fe2:	d8e5      	bhi.n	8008fb0 <__multiply+0xfc>
 8008fe4:	9a01      	ldr	r2, [sp, #4]
 8008fe6:	50a3      	str	r3, [r4, r2]
 8008fe8:	3404      	adds	r4, #4
 8008fea:	e79f      	b.n	8008f2c <__multiply+0x78>
 8008fec:	3e01      	subs	r6, #1
 8008fee:	e7a1      	b.n	8008f34 <__multiply+0x80>
 8008ff0:	0800a46f 	.word	0x0800a46f
 8008ff4:	0800a4e0 	.word	0x0800a4e0

08008ff8 <__pow5mult>:
 8008ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ffc:	4615      	mov	r5, r2
 8008ffe:	f012 0203 	ands.w	r2, r2, #3
 8009002:	4607      	mov	r7, r0
 8009004:	460e      	mov	r6, r1
 8009006:	d007      	beq.n	8009018 <__pow5mult+0x20>
 8009008:	4c25      	ldr	r4, [pc, #148]	@ (80090a0 <__pow5mult+0xa8>)
 800900a:	3a01      	subs	r2, #1
 800900c:	2300      	movs	r3, #0
 800900e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009012:	f7ff fe5d 	bl	8008cd0 <__multadd>
 8009016:	4606      	mov	r6, r0
 8009018:	10ad      	asrs	r5, r5, #2
 800901a:	d03d      	beq.n	8009098 <__pow5mult+0xa0>
 800901c:	69fc      	ldr	r4, [r7, #28]
 800901e:	b97c      	cbnz	r4, 8009040 <__pow5mult+0x48>
 8009020:	2010      	movs	r0, #16
 8009022:	f7ff fd2b 	bl	8008a7c <malloc>
 8009026:	4602      	mov	r2, r0
 8009028:	61f8      	str	r0, [r7, #28]
 800902a:	b928      	cbnz	r0, 8009038 <__pow5mult+0x40>
 800902c:	4b1d      	ldr	r3, [pc, #116]	@ (80090a4 <__pow5mult+0xac>)
 800902e:	481e      	ldr	r0, [pc, #120]	@ (80090a8 <__pow5mult+0xb0>)
 8009030:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009034:	f7ff f980 	bl	8008338 <__assert_func>
 8009038:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800903c:	6004      	str	r4, [r0, #0]
 800903e:	60c4      	str	r4, [r0, #12]
 8009040:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009044:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009048:	b94c      	cbnz	r4, 800905e <__pow5mult+0x66>
 800904a:	f240 2171 	movw	r1, #625	@ 0x271
 800904e:	4638      	mov	r0, r7
 8009050:	f7ff ff1a 	bl	8008e88 <__i2b>
 8009054:	2300      	movs	r3, #0
 8009056:	f8c8 0008 	str.w	r0, [r8, #8]
 800905a:	4604      	mov	r4, r0
 800905c:	6003      	str	r3, [r0, #0]
 800905e:	f04f 0900 	mov.w	r9, #0
 8009062:	07eb      	lsls	r3, r5, #31
 8009064:	d50a      	bpl.n	800907c <__pow5mult+0x84>
 8009066:	4631      	mov	r1, r6
 8009068:	4622      	mov	r2, r4
 800906a:	4638      	mov	r0, r7
 800906c:	f7ff ff22 	bl	8008eb4 <__multiply>
 8009070:	4631      	mov	r1, r6
 8009072:	4680      	mov	r8, r0
 8009074:	4638      	mov	r0, r7
 8009076:	f7ff fe09 	bl	8008c8c <_Bfree>
 800907a:	4646      	mov	r6, r8
 800907c:	106d      	asrs	r5, r5, #1
 800907e:	d00b      	beq.n	8009098 <__pow5mult+0xa0>
 8009080:	6820      	ldr	r0, [r4, #0]
 8009082:	b938      	cbnz	r0, 8009094 <__pow5mult+0x9c>
 8009084:	4622      	mov	r2, r4
 8009086:	4621      	mov	r1, r4
 8009088:	4638      	mov	r0, r7
 800908a:	f7ff ff13 	bl	8008eb4 <__multiply>
 800908e:	6020      	str	r0, [r4, #0]
 8009090:	f8c0 9000 	str.w	r9, [r0]
 8009094:	4604      	mov	r4, r0
 8009096:	e7e4      	b.n	8009062 <__pow5mult+0x6a>
 8009098:	4630      	mov	r0, r6
 800909a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800909e:	bf00      	nop
 80090a0:	0800a5c0 	.word	0x0800a5c0
 80090a4:	0800a3ba 	.word	0x0800a3ba
 80090a8:	0800a4e0 	.word	0x0800a4e0

080090ac <__lshift>:
 80090ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090b0:	460c      	mov	r4, r1
 80090b2:	6849      	ldr	r1, [r1, #4]
 80090b4:	6923      	ldr	r3, [r4, #16]
 80090b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80090ba:	68a3      	ldr	r3, [r4, #8]
 80090bc:	4607      	mov	r7, r0
 80090be:	4691      	mov	r9, r2
 80090c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80090c4:	f108 0601 	add.w	r6, r8, #1
 80090c8:	42b3      	cmp	r3, r6
 80090ca:	db0b      	blt.n	80090e4 <__lshift+0x38>
 80090cc:	4638      	mov	r0, r7
 80090ce:	f7ff fd9d 	bl	8008c0c <_Balloc>
 80090d2:	4605      	mov	r5, r0
 80090d4:	b948      	cbnz	r0, 80090ea <__lshift+0x3e>
 80090d6:	4602      	mov	r2, r0
 80090d8:	4b28      	ldr	r3, [pc, #160]	@ (800917c <__lshift+0xd0>)
 80090da:	4829      	ldr	r0, [pc, #164]	@ (8009180 <__lshift+0xd4>)
 80090dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80090e0:	f7ff f92a 	bl	8008338 <__assert_func>
 80090e4:	3101      	adds	r1, #1
 80090e6:	005b      	lsls	r3, r3, #1
 80090e8:	e7ee      	b.n	80090c8 <__lshift+0x1c>
 80090ea:	2300      	movs	r3, #0
 80090ec:	f100 0114 	add.w	r1, r0, #20
 80090f0:	f100 0210 	add.w	r2, r0, #16
 80090f4:	4618      	mov	r0, r3
 80090f6:	4553      	cmp	r3, sl
 80090f8:	db33      	blt.n	8009162 <__lshift+0xb6>
 80090fa:	6920      	ldr	r0, [r4, #16]
 80090fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009100:	f104 0314 	add.w	r3, r4, #20
 8009104:	f019 091f 	ands.w	r9, r9, #31
 8009108:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800910c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009110:	d02b      	beq.n	800916a <__lshift+0xbe>
 8009112:	f1c9 0e20 	rsb	lr, r9, #32
 8009116:	468a      	mov	sl, r1
 8009118:	2200      	movs	r2, #0
 800911a:	6818      	ldr	r0, [r3, #0]
 800911c:	fa00 f009 	lsl.w	r0, r0, r9
 8009120:	4310      	orrs	r0, r2
 8009122:	f84a 0b04 	str.w	r0, [sl], #4
 8009126:	f853 2b04 	ldr.w	r2, [r3], #4
 800912a:	459c      	cmp	ip, r3
 800912c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009130:	d8f3      	bhi.n	800911a <__lshift+0x6e>
 8009132:	ebac 0304 	sub.w	r3, ip, r4
 8009136:	3b15      	subs	r3, #21
 8009138:	f023 0303 	bic.w	r3, r3, #3
 800913c:	3304      	adds	r3, #4
 800913e:	f104 0015 	add.w	r0, r4, #21
 8009142:	4560      	cmp	r0, ip
 8009144:	bf88      	it	hi
 8009146:	2304      	movhi	r3, #4
 8009148:	50ca      	str	r2, [r1, r3]
 800914a:	b10a      	cbz	r2, 8009150 <__lshift+0xa4>
 800914c:	f108 0602 	add.w	r6, r8, #2
 8009150:	3e01      	subs	r6, #1
 8009152:	4638      	mov	r0, r7
 8009154:	612e      	str	r6, [r5, #16]
 8009156:	4621      	mov	r1, r4
 8009158:	f7ff fd98 	bl	8008c8c <_Bfree>
 800915c:	4628      	mov	r0, r5
 800915e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009162:	f842 0f04 	str.w	r0, [r2, #4]!
 8009166:	3301      	adds	r3, #1
 8009168:	e7c5      	b.n	80090f6 <__lshift+0x4a>
 800916a:	3904      	subs	r1, #4
 800916c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009170:	f841 2f04 	str.w	r2, [r1, #4]!
 8009174:	459c      	cmp	ip, r3
 8009176:	d8f9      	bhi.n	800916c <__lshift+0xc0>
 8009178:	e7ea      	b.n	8009150 <__lshift+0xa4>
 800917a:	bf00      	nop
 800917c:	0800a46f 	.word	0x0800a46f
 8009180:	0800a4e0 	.word	0x0800a4e0

08009184 <__mcmp>:
 8009184:	690a      	ldr	r2, [r1, #16]
 8009186:	4603      	mov	r3, r0
 8009188:	6900      	ldr	r0, [r0, #16]
 800918a:	1a80      	subs	r0, r0, r2
 800918c:	b530      	push	{r4, r5, lr}
 800918e:	d10e      	bne.n	80091ae <__mcmp+0x2a>
 8009190:	3314      	adds	r3, #20
 8009192:	3114      	adds	r1, #20
 8009194:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009198:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800919c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80091a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80091a4:	4295      	cmp	r5, r2
 80091a6:	d003      	beq.n	80091b0 <__mcmp+0x2c>
 80091a8:	d205      	bcs.n	80091b6 <__mcmp+0x32>
 80091aa:	f04f 30ff 	mov.w	r0, #4294967295
 80091ae:	bd30      	pop	{r4, r5, pc}
 80091b0:	42a3      	cmp	r3, r4
 80091b2:	d3f3      	bcc.n	800919c <__mcmp+0x18>
 80091b4:	e7fb      	b.n	80091ae <__mcmp+0x2a>
 80091b6:	2001      	movs	r0, #1
 80091b8:	e7f9      	b.n	80091ae <__mcmp+0x2a>
	...

080091bc <__mdiff>:
 80091bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091c0:	4689      	mov	r9, r1
 80091c2:	4606      	mov	r6, r0
 80091c4:	4611      	mov	r1, r2
 80091c6:	4648      	mov	r0, r9
 80091c8:	4614      	mov	r4, r2
 80091ca:	f7ff ffdb 	bl	8009184 <__mcmp>
 80091ce:	1e05      	subs	r5, r0, #0
 80091d0:	d112      	bne.n	80091f8 <__mdiff+0x3c>
 80091d2:	4629      	mov	r1, r5
 80091d4:	4630      	mov	r0, r6
 80091d6:	f7ff fd19 	bl	8008c0c <_Balloc>
 80091da:	4602      	mov	r2, r0
 80091dc:	b928      	cbnz	r0, 80091ea <__mdiff+0x2e>
 80091de:	4b3f      	ldr	r3, [pc, #252]	@ (80092dc <__mdiff+0x120>)
 80091e0:	f240 2137 	movw	r1, #567	@ 0x237
 80091e4:	483e      	ldr	r0, [pc, #248]	@ (80092e0 <__mdiff+0x124>)
 80091e6:	f7ff f8a7 	bl	8008338 <__assert_func>
 80091ea:	2301      	movs	r3, #1
 80091ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80091f0:	4610      	mov	r0, r2
 80091f2:	b003      	add	sp, #12
 80091f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091f8:	bfbc      	itt	lt
 80091fa:	464b      	movlt	r3, r9
 80091fc:	46a1      	movlt	r9, r4
 80091fe:	4630      	mov	r0, r6
 8009200:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009204:	bfba      	itte	lt
 8009206:	461c      	movlt	r4, r3
 8009208:	2501      	movlt	r5, #1
 800920a:	2500      	movge	r5, #0
 800920c:	f7ff fcfe 	bl	8008c0c <_Balloc>
 8009210:	4602      	mov	r2, r0
 8009212:	b918      	cbnz	r0, 800921c <__mdiff+0x60>
 8009214:	4b31      	ldr	r3, [pc, #196]	@ (80092dc <__mdiff+0x120>)
 8009216:	f240 2145 	movw	r1, #581	@ 0x245
 800921a:	e7e3      	b.n	80091e4 <__mdiff+0x28>
 800921c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009220:	6926      	ldr	r6, [r4, #16]
 8009222:	60c5      	str	r5, [r0, #12]
 8009224:	f109 0310 	add.w	r3, r9, #16
 8009228:	f109 0514 	add.w	r5, r9, #20
 800922c:	f104 0e14 	add.w	lr, r4, #20
 8009230:	f100 0b14 	add.w	fp, r0, #20
 8009234:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009238:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800923c:	9301      	str	r3, [sp, #4]
 800923e:	46d9      	mov	r9, fp
 8009240:	f04f 0c00 	mov.w	ip, #0
 8009244:	9b01      	ldr	r3, [sp, #4]
 8009246:	f85e 0b04 	ldr.w	r0, [lr], #4
 800924a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800924e:	9301      	str	r3, [sp, #4]
 8009250:	fa1f f38a 	uxth.w	r3, sl
 8009254:	4619      	mov	r1, r3
 8009256:	b283      	uxth	r3, r0
 8009258:	1acb      	subs	r3, r1, r3
 800925a:	0c00      	lsrs	r0, r0, #16
 800925c:	4463      	add	r3, ip
 800925e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009262:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009266:	b29b      	uxth	r3, r3
 8009268:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800926c:	4576      	cmp	r6, lr
 800926e:	f849 3b04 	str.w	r3, [r9], #4
 8009272:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009276:	d8e5      	bhi.n	8009244 <__mdiff+0x88>
 8009278:	1b33      	subs	r3, r6, r4
 800927a:	3b15      	subs	r3, #21
 800927c:	f023 0303 	bic.w	r3, r3, #3
 8009280:	3415      	adds	r4, #21
 8009282:	3304      	adds	r3, #4
 8009284:	42a6      	cmp	r6, r4
 8009286:	bf38      	it	cc
 8009288:	2304      	movcc	r3, #4
 800928a:	441d      	add	r5, r3
 800928c:	445b      	add	r3, fp
 800928e:	461e      	mov	r6, r3
 8009290:	462c      	mov	r4, r5
 8009292:	4544      	cmp	r4, r8
 8009294:	d30e      	bcc.n	80092b4 <__mdiff+0xf8>
 8009296:	f108 0103 	add.w	r1, r8, #3
 800929a:	1b49      	subs	r1, r1, r5
 800929c:	f021 0103 	bic.w	r1, r1, #3
 80092a0:	3d03      	subs	r5, #3
 80092a2:	45a8      	cmp	r8, r5
 80092a4:	bf38      	it	cc
 80092a6:	2100      	movcc	r1, #0
 80092a8:	440b      	add	r3, r1
 80092aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80092ae:	b191      	cbz	r1, 80092d6 <__mdiff+0x11a>
 80092b0:	6117      	str	r7, [r2, #16]
 80092b2:	e79d      	b.n	80091f0 <__mdiff+0x34>
 80092b4:	f854 1b04 	ldr.w	r1, [r4], #4
 80092b8:	46e6      	mov	lr, ip
 80092ba:	0c08      	lsrs	r0, r1, #16
 80092bc:	fa1c fc81 	uxtah	ip, ip, r1
 80092c0:	4471      	add	r1, lr
 80092c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80092c6:	b289      	uxth	r1, r1
 80092c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80092cc:	f846 1b04 	str.w	r1, [r6], #4
 80092d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80092d4:	e7dd      	b.n	8009292 <__mdiff+0xd6>
 80092d6:	3f01      	subs	r7, #1
 80092d8:	e7e7      	b.n	80092aa <__mdiff+0xee>
 80092da:	bf00      	nop
 80092dc:	0800a46f 	.word	0x0800a46f
 80092e0:	0800a4e0 	.word	0x0800a4e0

080092e4 <__ulp>:
 80092e4:	b082      	sub	sp, #8
 80092e6:	ed8d 0b00 	vstr	d0, [sp]
 80092ea:	9a01      	ldr	r2, [sp, #4]
 80092ec:	4b0f      	ldr	r3, [pc, #60]	@ (800932c <__ulp+0x48>)
 80092ee:	4013      	ands	r3, r2
 80092f0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	dc08      	bgt.n	800930a <__ulp+0x26>
 80092f8:	425b      	negs	r3, r3
 80092fa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80092fe:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009302:	da04      	bge.n	800930e <__ulp+0x2a>
 8009304:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009308:	4113      	asrs	r3, r2
 800930a:	2200      	movs	r2, #0
 800930c:	e008      	b.n	8009320 <__ulp+0x3c>
 800930e:	f1a2 0314 	sub.w	r3, r2, #20
 8009312:	2b1e      	cmp	r3, #30
 8009314:	bfda      	itte	le
 8009316:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800931a:	40da      	lsrle	r2, r3
 800931c:	2201      	movgt	r2, #1
 800931e:	2300      	movs	r3, #0
 8009320:	4619      	mov	r1, r3
 8009322:	4610      	mov	r0, r2
 8009324:	ec41 0b10 	vmov	d0, r0, r1
 8009328:	b002      	add	sp, #8
 800932a:	4770      	bx	lr
 800932c:	7ff00000 	.word	0x7ff00000

08009330 <__b2d>:
 8009330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009334:	6906      	ldr	r6, [r0, #16]
 8009336:	f100 0814 	add.w	r8, r0, #20
 800933a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800933e:	1f37      	subs	r7, r6, #4
 8009340:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009344:	4610      	mov	r0, r2
 8009346:	f7ff fd53 	bl	8008df0 <__hi0bits>
 800934a:	f1c0 0320 	rsb	r3, r0, #32
 800934e:	280a      	cmp	r0, #10
 8009350:	600b      	str	r3, [r1, #0]
 8009352:	491b      	ldr	r1, [pc, #108]	@ (80093c0 <__b2d+0x90>)
 8009354:	dc15      	bgt.n	8009382 <__b2d+0x52>
 8009356:	f1c0 0c0b 	rsb	ip, r0, #11
 800935a:	fa22 f30c 	lsr.w	r3, r2, ip
 800935e:	45b8      	cmp	r8, r7
 8009360:	ea43 0501 	orr.w	r5, r3, r1
 8009364:	bf34      	ite	cc
 8009366:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800936a:	2300      	movcs	r3, #0
 800936c:	3015      	adds	r0, #21
 800936e:	fa02 f000 	lsl.w	r0, r2, r0
 8009372:	fa23 f30c 	lsr.w	r3, r3, ip
 8009376:	4303      	orrs	r3, r0
 8009378:	461c      	mov	r4, r3
 800937a:	ec45 4b10 	vmov	d0, r4, r5
 800937e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009382:	45b8      	cmp	r8, r7
 8009384:	bf3a      	itte	cc
 8009386:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800938a:	f1a6 0708 	subcc.w	r7, r6, #8
 800938e:	2300      	movcs	r3, #0
 8009390:	380b      	subs	r0, #11
 8009392:	d012      	beq.n	80093ba <__b2d+0x8a>
 8009394:	f1c0 0120 	rsb	r1, r0, #32
 8009398:	fa23 f401 	lsr.w	r4, r3, r1
 800939c:	4082      	lsls	r2, r0
 800939e:	4322      	orrs	r2, r4
 80093a0:	4547      	cmp	r7, r8
 80093a2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80093a6:	bf8c      	ite	hi
 80093a8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80093ac:	2200      	movls	r2, #0
 80093ae:	4083      	lsls	r3, r0
 80093b0:	40ca      	lsrs	r2, r1
 80093b2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80093b6:	4313      	orrs	r3, r2
 80093b8:	e7de      	b.n	8009378 <__b2d+0x48>
 80093ba:	ea42 0501 	orr.w	r5, r2, r1
 80093be:	e7db      	b.n	8009378 <__b2d+0x48>
 80093c0:	3ff00000 	.word	0x3ff00000

080093c4 <__d2b>:
 80093c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80093c8:	460f      	mov	r7, r1
 80093ca:	2101      	movs	r1, #1
 80093cc:	ec59 8b10 	vmov	r8, r9, d0
 80093d0:	4616      	mov	r6, r2
 80093d2:	f7ff fc1b 	bl	8008c0c <_Balloc>
 80093d6:	4604      	mov	r4, r0
 80093d8:	b930      	cbnz	r0, 80093e8 <__d2b+0x24>
 80093da:	4602      	mov	r2, r0
 80093dc:	4b23      	ldr	r3, [pc, #140]	@ (800946c <__d2b+0xa8>)
 80093de:	4824      	ldr	r0, [pc, #144]	@ (8009470 <__d2b+0xac>)
 80093e0:	f240 310f 	movw	r1, #783	@ 0x30f
 80093e4:	f7fe ffa8 	bl	8008338 <__assert_func>
 80093e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80093ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80093f0:	b10d      	cbz	r5, 80093f6 <__d2b+0x32>
 80093f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80093f6:	9301      	str	r3, [sp, #4]
 80093f8:	f1b8 0300 	subs.w	r3, r8, #0
 80093fc:	d023      	beq.n	8009446 <__d2b+0x82>
 80093fe:	4668      	mov	r0, sp
 8009400:	9300      	str	r3, [sp, #0]
 8009402:	f7ff fd14 	bl	8008e2e <__lo0bits>
 8009406:	e9dd 1200 	ldrd	r1, r2, [sp]
 800940a:	b1d0      	cbz	r0, 8009442 <__d2b+0x7e>
 800940c:	f1c0 0320 	rsb	r3, r0, #32
 8009410:	fa02 f303 	lsl.w	r3, r2, r3
 8009414:	430b      	orrs	r3, r1
 8009416:	40c2      	lsrs	r2, r0
 8009418:	6163      	str	r3, [r4, #20]
 800941a:	9201      	str	r2, [sp, #4]
 800941c:	9b01      	ldr	r3, [sp, #4]
 800941e:	61a3      	str	r3, [r4, #24]
 8009420:	2b00      	cmp	r3, #0
 8009422:	bf0c      	ite	eq
 8009424:	2201      	moveq	r2, #1
 8009426:	2202      	movne	r2, #2
 8009428:	6122      	str	r2, [r4, #16]
 800942a:	b1a5      	cbz	r5, 8009456 <__d2b+0x92>
 800942c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009430:	4405      	add	r5, r0
 8009432:	603d      	str	r5, [r7, #0]
 8009434:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009438:	6030      	str	r0, [r6, #0]
 800943a:	4620      	mov	r0, r4
 800943c:	b003      	add	sp, #12
 800943e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009442:	6161      	str	r1, [r4, #20]
 8009444:	e7ea      	b.n	800941c <__d2b+0x58>
 8009446:	a801      	add	r0, sp, #4
 8009448:	f7ff fcf1 	bl	8008e2e <__lo0bits>
 800944c:	9b01      	ldr	r3, [sp, #4]
 800944e:	6163      	str	r3, [r4, #20]
 8009450:	3020      	adds	r0, #32
 8009452:	2201      	movs	r2, #1
 8009454:	e7e8      	b.n	8009428 <__d2b+0x64>
 8009456:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800945a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800945e:	6038      	str	r0, [r7, #0]
 8009460:	6918      	ldr	r0, [r3, #16]
 8009462:	f7ff fcc5 	bl	8008df0 <__hi0bits>
 8009466:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800946a:	e7e5      	b.n	8009438 <__d2b+0x74>
 800946c:	0800a46f 	.word	0x0800a46f
 8009470:	0800a4e0 	.word	0x0800a4e0

08009474 <__ratio>:
 8009474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009478:	b085      	sub	sp, #20
 800947a:	e9cd 1000 	strd	r1, r0, [sp]
 800947e:	a902      	add	r1, sp, #8
 8009480:	f7ff ff56 	bl	8009330 <__b2d>
 8009484:	9800      	ldr	r0, [sp, #0]
 8009486:	a903      	add	r1, sp, #12
 8009488:	ec55 4b10 	vmov	r4, r5, d0
 800948c:	f7ff ff50 	bl	8009330 <__b2d>
 8009490:	9b01      	ldr	r3, [sp, #4]
 8009492:	6919      	ldr	r1, [r3, #16]
 8009494:	9b00      	ldr	r3, [sp, #0]
 8009496:	691b      	ldr	r3, [r3, #16]
 8009498:	1ac9      	subs	r1, r1, r3
 800949a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800949e:	1a9b      	subs	r3, r3, r2
 80094a0:	ec5b ab10 	vmov	sl, fp, d0
 80094a4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	bfce      	itee	gt
 80094ac:	462a      	movgt	r2, r5
 80094ae:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80094b2:	465a      	movle	r2, fp
 80094b4:	462f      	mov	r7, r5
 80094b6:	46d9      	mov	r9, fp
 80094b8:	bfcc      	ite	gt
 80094ba:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80094be:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80094c2:	464b      	mov	r3, r9
 80094c4:	4652      	mov	r2, sl
 80094c6:	4620      	mov	r0, r4
 80094c8:	4639      	mov	r1, r7
 80094ca:	f7f7 f9c7 	bl	800085c <__aeabi_ddiv>
 80094ce:	ec41 0b10 	vmov	d0, r0, r1
 80094d2:	b005      	add	sp, #20
 80094d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080094d8 <__copybits>:
 80094d8:	3901      	subs	r1, #1
 80094da:	b570      	push	{r4, r5, r6, lr}
 80094dc:	1149      	asrs	r1, r1, #5
 80094de:	6914      	ldr	r4, [r2, #16]
 80094e0:	3101      	adds	r1, #1
 80094e2:	f102 0314 	add.w	r3, r2, #20
 80094e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80094ea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80094ee:	1f05      	subs	r5, r0, #4
 80094f0:	42a3      	cmp	r3, r4
 80094f2:	d30c      	bcc.n	800950e <__copybits+0x36>
 80094f4:	1aa3      	subs	r3, r4, r2
 80094f6:	3b11      	subs	r3, #17
 80094f8:	f023 0303 	bic.w	r3, r3, #3
 80094fc:	3211      	adds	r2, #17
 80094fe:	42a2      	cmp	r2, r4
 8009500:	bf88      	it	hi
 8009502:	2300      	movhi	r3, #0
 8009504:	4418      	add	r0, r3
 8009506:	2300      	movs	r3, #0
 8009508:	4288      	cmp	r0, r1
 800950a:	d305      	bcc.n	8009518 <__copybits+0x40>
 800950c:	bd70      	pop	{r4, r5, r6, pc}
 800950e:	f853 6b04 	ldr.w	r6, [r3], #4
 8009512:	f845 6f04 	str.w	r6, [r5, #4]!
 8009516:	e7eb      	b.n	80094f0 <__copybits+0x18>
 8009518:	f840 3b04 	str.w	r3, [r0], #4
 800951c:	e7f4      	b.n	8009508 <__copybits+0x30>

0800951e <__any_on>:
 800951e:	f100 0214 	add.w	r2, r0, #20
 8009522:	6900      	ldr	r0, [r0, #16]
 8009524:	114b      	asrs	r3, r1, #5
 8009526:	4298      	cmp	r0, r3
 8009528:	b510      	push	{r4, lr}
 800952a:	db11      	blt.n	8009550 <__any_on+0x32>
 800952c:	dd0a      	ble.n	8009544 <__any_on+0x26>
 800952e:	f011 011f 	ands.w	r1, r1, #31
 8009532:	d007      	beq.n	8009544 <__any_on+0x26>
 8009534:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009538:	fa24 f001 	lsr.w	r0, r4, r1
 800953c:	fa00 f101 	lsl.w	r1, r0, r1
 8009540:	428c      	cmp	r4, r1
 8009542:	d10b      	bne.n	800955c <__any_on+0x3e>
 8009544:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009548:	4293      	cmp	r3, r2
 800954a:	d803      	bhi.n	8009554 <__any_on+0x36>
 800954c:	2000      	movs	r0, #0
 800954e:	bd10      	pop	{r4, pc}
 8009550:	4603      	mov	r3, r0
 8009552:	e7f7      	b.n	8009544 <__any_on+0x26>
 8009554:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009558:	2900      	cmp	r1, #0
 800955a:	d0f5      	beq.n	8009548 <__any_on+0x2a>
 800955c:	2001      	movs	r0, #1
 800955e:	e7f6      	b.n	800954e <__any_on+0x30>

08009560 <__ascii_wctomb>:
 8009560:	4603      	mov	r3, r0
 8009562:	4608      	mov	r0, r1
 8009564:	b141      	cbz	r1, 8009578 <__ascii_wctomb+0x18>
 8009566:	2aff      	cmp	r2, #255	@ 0xff
 8009568:	d904      	bls.n	8009574 <__ascii_wctomb+0x14>
 800956a:	228a      	movs	r2, #138	@ 0x8a
 800956c:	601a      	str	r2, [r3, #0]
 800956e:	f04f 30ff 	mov.w	r0, #4294967295
 8009572:	4770      	bx	lr
 8009574:	700a      	strb	r2, [r1, #0]
 8009576:	2001      	movs	r0, #1
 8009578:	4770      	bx	lr

0800957a <__ssputs_r>:
 800957a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800957e:	688e      	ldr	r6, [r1, #8]
 8009580:	461f      	mov	r7, r3
 8009582:	42be      	cmp	r6, r7
 8009584:	680b      	ldr	r3, [r1, #0]
 8009586:	4682      	mov	sl, r0
 8009588:	460c      	mov	r4, r1
 800958a:	4690      	mov	r8, r2
 800958c:	d82d      	bhi.n	80095ea <__ssputs_r+0x70>
 800958e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009592:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009596:	d026      	beq.n	80095e6 <__ssputs_r+0x6c>
 8009598:	6965      	ldr	r5, [r4, #20]
 800959a:	6909      	ldr	r1, [r1, #16]
 800959c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095a0:	eba3 0901 	sub.w	r9, r3, r1
 80095a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095a8:	1c7b      	adds	r3, r7, #1
 80095aa:	444b      	add	r3, r9
 80095ac:	106d      	asrs	r5, r5, #1
 80095ae:	429d      	cmp	r5, r3
 80095b0:	bf38      	it	cc
 80095b2:	461d      	movcc	r5, r3
 80095b4:	0553      	lsls	r3, r2, #21
 80095b6:	d527      	bpl.n	8009608 <__ssputs_r+0x8e>
 80095b8:	4629      	mov	r1, r5
 80095ba:	f7ff fa89 	bl	8008ad0 <_malloc_r>
 80095be:	4606      	mov	r6, r0
 80095c0:	b360      	cbz	r0, 800961c <__ssputs_r+0xa2>
 80095c2:	6921      	ldr	r1, [r4, #16]
 80095c4:	464a      	mov	r2, r9
 80095c6:	f7fe fea0 	bl	800830a <memcpy>
 80095ca:	89a3      	ldrh	r3, [r4, #12]
 80095cc:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80095d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095d4:	81a3      	strh	r3, [r4, #12]
 80095d6:	6126      	str	r6, [r4, #16]
 80095d8:	6165      	str	r5, [r4, #20]
 80095da:	444e      	add	r6, r9
 80095dc:	eba5 0509 	sub.w	r5, r5, r9
 80095e0:	6026      	str	r6, [r4, #0]
 80095e2:	60a5      	str	r5, [r4, #8]
 80095e4:	463e      	mov	r6, r7
 80095e6:	42be      	cmp	r6, r7
 80095e8:	d900      	bls.n	80095ec <__ssputs_r+0x72>
 80095ea:	463e      	mov	r6, r7
 80095ec:	6820      	ldr	r0, [r4, #0]
 80095ee:	4632      	mov	r2, r6
 80095f0:	4641      	mov	r1, r8
 80095f2:	f000 fb63 	bl	8009cbc <memmove>
 80095f6:	68a3      	ldr	r3, [r4, #8]
 80095f8:	1b9b      	subs	r3, r3, r6
 80095fa:	60a3      	str	r3, [r4, #8]
 80095fc:	6823      	ldr	r3, [r4, #0]
 80095fe:	4433      	add	r3, r6
 8009600:	6023      	str	r3, [r4, #0]
 8009602:	2000      	movs	r0, #0
 8009604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009608:	462a      	mov	r2, r5
 800960a:	f000 fb9c 	bl	8009d46 <_realloc_r>
 800960e:	4606      	mov	r6, r0
 8009610:	2800      	cmp	r0, #0
 8009612:	d1e0      	bne.n	80095d6 <__ssputs_r+0x5c>
 8009614:	6921      	ldr	r1, [r4, #16]
 8009616:	4650      	mov	r0, sl
 8009618:	f7fe feac 	bl	8008374 <_free_r>
 800961c:	230c      	movs	r3, #12
 800961e:	f8ca 3000 	str.w	r3, [sl]
 8009622:	89a3      	ldrh	r3, [r4, #12]
 8009624:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009628:	81a3      	strh	r3, [r4, #12]
 800962a:	f04f 30ff 	mov.w	r0, #4294967295
 800962e:	e7e9      	b.n	8009604 <__ssputs_r+0x8a>

08009630 <_svfiprintf_r>:
 8009630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009634:	4698      	mov	r8, r3
 8009636:	898b      	ldrh	r3, [r1, #12]
 8009638:	061b      	lsls	r3, r3, #24
 800963a:	b09d      	sub	sp, #116	@ 0x74
 800963c:	4607      	mov	r7, r0
 800963e:	460d      	mov	r5, r1
 8009640:	4614      	mov	r4, r2
 8009642:	d510      	bpl.n	8009666 <_svfiprintf_r+0x36>
 8009644:	690b      	ldr	r3, [r1, #16]
 8009646:	b973      	cbnz	r3, 8009666 <_svfiprintf_r+0x36>
 8009648:	2140      	movs	r1, #64	@ 0x40
 800964a:	f7ff fa41 	bl	8008ad0 <_malloc_r>
 800964e:	6028      	str	r0, [r5, #0]
 8009650:	6128      	str	r0, [r5, #16]
 8009652:	b930      	cbnz	r0, 8009662 <_svfiprintf_r+0x32>
 8009654:	230c      	movs	r3, #12
 8009656:	603b      	str	r3, [r7, #0]
 8009658:	f04f 30ff 	mov.w	r0, #4294967295
 800965c:	b01d      	add	sp, #116	@ 0x74
 800965e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009662:	2340      	movs	r3, #64	@ 0x40
 8009664:	616b      	str	r3, [r5, #20]
 8009666:	2300      	movs	r3, #0
 8009668:	9309      	str	r3, [sp, #36]	@ 0x24
 800966a:	2320      	movs	r3, #32
 800966c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009670:	f8cd 800c 	str.w	r8, [sp, #12]
 8009674:	2330      	movs	r3, #48	@ 0x30
 8009676:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009814 <_svfiprintf_r+0x1e4>
 800967a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800967e:	f04f 0901 	mov.w	r9, #1
 8009682:	4623      	mov	r3, r4
 8009684:	469a      	mov	sl, r3
 8009686:	f813 2b01 	ldrb.w	r2, [r3], #1
 800968a:	b10a      	cbz	r2, 8009690 <_svfiprintf_r+0x60>
 800968c:	2a25      	cmp	r2, #37	@ 0x25
 800968e:	d1f9      	bne.n	8009684 <_svfiprintf_r+0x54>
 8009690:	ebba 0b04 	subs.w	fp, sl, r4
 8009694:	d00b      	beq.n	80096ae <_svfiprintf_r+0x7e>
 8009696:	465b      	mov	r3, fp
 8009698:	4622      	mov	r2, r4
 800969a:	4629      	mov	r1, r5
 800969c:	4638      	mov	r0, r7
 800969e:	f7ff ff6c 	bl	800957a <__ssputs_r>
 80096a2:	3001      	adds	r0, #1
 80096a4:	f000 80a7 	beq.w	80097f6 <_svfiprintf_r+0x1c6>
 80096a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096aa:	445a      	add	r2, fp
 80096ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80096ae:	f89a 3000 	ldrb.w	r3, [sl]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	f000 809f 	beq.w	80097f6 <_svfiprintf_r+0x1c6>
 80096b8:	2300      	movs	r3, #0
 80096ba:	f04f 32ff 	mov.w	r2, #4294967295
 80096be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096c2:	f10a 0a01 	add.w	sl, sl, #1
 80096c6:	9304      	str	r3, [sp, #16]
 80096c8:	9307      	str	r3, [sp, #28]
 80096ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80096d0:	4654      	mov	r4, sl
 80096d2:	2205      	movs	r2, #5
 80096d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096d8:	484e      	ldr	r0, [pc, #312]	@ (8009814 <_svfiprintf_r+0x1e4>)
 80096da:	f7f6 fd89 	bl	80001f0 <memchr>
 80096de:	9a04      	ldr	r2, [sp, #16]
 80096e0:	b9d8      	cbnz	r0, 800971a <_svfiprintf_r+0xea>
 80096e2:	06d0      	lsls	r0, r2, #27
 80096e4:	bf44      	itt	mi
 80096e6:	2320      	movmi	r3, #32
 80096e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096ec:	0711      	lsls	r1, r2, #28
 80096ee:	bf44      	itt	mi
 80096f0:	232b      	movmi	r3, #43	@ 0x2b
 80096f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096f6:	f89a 3000 	ldrb.w	r3, [sl]
 80096fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80096fc:	d015      	beq.n	800972a <_svfiprintf_r+0xfa>
 80096fe:	9a07      	ldr	r2, [sp, #28]
 8009700:	4654      	mov	r4, sl
 8009702:	2000      	movs	r0, #0
 8009704:	f04f 0c0a 	mov.w	ip, #10
 8009708:	4621      	mov	r1, r4
 800970a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800970e:	3b30      	subs	r3, #48	@ 0x30
 8009710:	2b09      	cmp	r3, #9
 8009712:	d94b      	bls.n	80097ac <_svfiprintf_r+0x17c>
 8009714:	b1b0      	cbz	r0, 8009744 <_svfiprintf_r+0x114>
 8009716:	9207      	str	r2, [sp, #28]
 8009718:	e014      	b.n	8009744 <_svfiprintf_r+0x114>
 800971a:	eba0 0308 	sub.w	r3, r0, r8
 800971e:	fa09 f303 	lsl.w	r3, r9, r3
 8009722:	4313      	orrs	r3, r2
 8009724:	9304      	str	r3, [sp, #16]
 8009726:	46a2      	mov	sl, r4
 8009728:	e7d2      	b.n	80096d0 <_svfiprintf_r+0xa0>
 800972a:	9b03      	ldr	r3, [sp, #12]
 800972c:	1d19      	adds	r1, r3, #4
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	9103      	str	r1, [sp, #12]
 8009732:	2b00      	cmp	r3, #0
 8009734:	bfbb      	ittet	lt
 8009736:	425b      	neglt	r3, r3
 8009738:	f042 0202 	orrlt.w	r2, r2, #2
 800973c:	9307      	strge	r3, [sp, #28]
 800973e:	9307      	strlt	r3, [sp, #28]
 8009740:	bfb8      	it	lt
 8009742:	9204      	strlt	r2, [sp, #16]
 8009744:	7823      	ldrb	r3, [r4, #0]
 8009746:	2b2e      	cmp	r3, #46	@ 0x2e
 8009748:	d10a      	bne.n	8009760 <_svfiprintf_r+0x130>
 800974a:	7863      	ldrb	r3, [r4, #1]
 800974c:	2b2a      	cmp	r3, #42	@ 0x2a
 800974e:	d132      	bne.n	80097b6 <_svfiprintf_r+0x186>
 8009750:	9b03      	ldr	r3, [sp, #12]
 8009752:	1d1a      	adds	r2, r3, #4
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	9203      	str	r2, [sp, #12]
 8009758:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800975c:	3402      	adds	r4, #2
 800975e:	9305      	str	r3, [sp, #20]
 8009760:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009824 <_svfiprintf_r+0x1f4>
 8009764:	7821      	ldrb	r1, [r4, #0]
 8009766:	2203      	movs	r2, #3
 8009768:	4650      	mov	r0, sl
 800976a:	f7f6 fd41 	bl	80001f0 <memchr>
 800976e:	b138      	cbz	r0, 8009780 <_svfiprintf_r+0x150>
 8009770:	9b04      	ldr	r3, [sp, #16]
 8009772:	eba0 000a 	sub.w	r0, r0, sl
 8009776:	2240      	movs	r2, #64	@ 0x40
 8009778:	4082      	lsls	r2, r0
 800977a:	4313      	orrs	r3, r2
 800977c:	3401      	adds	r4, #1
 800977e:	9304      	str	r3, [sp, #16]
 8009780:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009784:	4824      	ldr	r0, [pc, #144]	@ (8009818 <_svfiprintf_r+0x1e8>)
 8009786:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800978a:	2206      	movs	r2, #6
 800978c:	f7f6 fd30 	bl	80001f0 <memchr>
 8009790:	2800      	cmp	r0, #0
 8009792:	d036      	beq.n	8009802 <_svfiprintf_r+0x1d2>
 8009794:	4b21      	ldr	r3, [pc, #132]	@ (800981c <_svfiprintf_r+0x1ec>)
 8009796:	bb1b      	cbnz	r3, 80097e0 <_svfiprintf_r+0x1b0>
 8009798:	9b03      	ldr	r3, [sp, #12]
 800979a:	3307      	adds	r3, #7
 800979c:	f023 0307 	bic.w	r3, r3, #7
 80097a0:	3308      	adds	r3, #8
 80097a2:	9303      	str	r3, [sp, #12]
 80097a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097a6:	4433      	add	r3, r6
 80097a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80097aa:	e76a      	b.n	8009682 <_svfiprintf_r+0x52>
 80097ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80097b0:	460c      	mov	r4, r1
 80097b2:	2001      	movs	r0, #1
 80097b4:	e7a8      	b.n	8009708 <_svfiprintf_r+0xd8>
 80097b6:	2300      	movs	r3, #0
 80097b8:	3401      	adds	r4, #1
 80097ba:	9305      	str	r3, [sp, #20]
 80097bc:	4619      	mov	r1, r3
 80097be:	f04f 0c0a 	mov.w	ip, #10
 80097c2:	4620      	mov	r0, r4
 80097c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097c8:	3a30      	subs	r2, #48	@ 0x30
 80097ca:	2a09      	cmp	r2, #9
 80097cc:	d903      	bls.n	80097d6 <_svfiprintf_r+0x1a6>
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d0c6      	beq.n	8009760 <_svfiprintf_r+0x130>
 80097d2:	9105      	str	r1, [sp, #20]
 80097d4:	e7c4      	b.n	8009760 <_svfiprintf_r+0x130>
 80097d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80097da:	4604      	mov	r4, r0
 80097dc:	2301      	movs	r3, #1
 80097de:	e7f0      	b.n	80097c2 <_svfiprintf_r+0x192>
 80097e0:	ab03      	add	r3, sp, #12
 80097e2:	9300      	str	r3, [sp, #0]
 80097e4:	462a      	mov	r2, r5
 80097e6:	4b0e      	ldr	r3, [pc, #56]	@ (8009820 <_svfiprintf_r+0x1f0>)
 80097e8:	a904      	add	r1, sp, #16
 80097ea:	4638      	mov	r0, r7
 80097ec:	f3af 8000 	nop.w
 80097f0:	1c42      	adds	r2, r0, #1
 80097f2:	4606      	mov	r6, r0
 80097f4:	d1d6      	bne.n	80097a4 <_svfiprintf_r+0x174>
 80097f6:	89ab      	ldrh	r3, [r5, #12]
 80097f8:	065b      	lsls	r3, r3, #25
 80097fa:	f53f af2d 	bmi.w	8009658 <_svfiprintf_r+0x28>
 80097fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009800:	e72c      	b.n	800965c <_svfiprintf_r+0x2c>
 8009802:	ab03      	add	r3, sp, #12
 8009804:	9300      	str	r3, [sp, #0]
 8009806:	462a      	mov	r2, r5
 8009808:	4b05      	ldr	r3, [pc, #20]	@ (8009820 <_svfiprintf_r+0x1f0>)
 800980a:	a904      	add	r1, sp, #16
 800980c:	4638      	mov	r0, r7
 800980e:	f000 f879 	bl	8009904 <_printf_i>
 8009812:	e7ed      	b.n	80097f0 <_svfiprintf_r+0x1c0>
 8009814:	0800a539 	.word	0x0800a539
 8009818:	0800a543 	.word	0x0800a543
 800981c:	00000000 	.word	0x00000000
 8009820:	0800957b 	.word	0x0800957b
 8009824:	0800a53f 	.word	0x0800a53f

08009828 <_printf_common>:
 8009828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800982c:	4616      	mov	r6, r2
 800982e:	4698      	mov	r8, r3
 8009830:	688a      	ldr	r2, [r1, #8]
 8009832:	690b      	ldr	r3, [r1, #16]
 8009834:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009838:	4293      	cmp	r3, r2
 800983a:	bfb8      	it	lt
 800983c:	4613      	movlt	r3, r2
 800983e:	6033      	str	r3, [r6, #0]
 8009840:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009844:	4607      	mov	r7, r0
 8009846:	460c      	mov	r4, r1
 8009848:	b10a      	cbz	r2, 800984e <_printf_common+0x26>
 800984a:	3301      	adds	r3, #1
 800984c:	6033      	str	r3, [r6, #0]
 800984e:	6823      	ldr	r3, [r4, #0]
 8009850:	0699      	lsls	r1, r3, #26
 8009852:	bf42      	ittt	mi
 8009854:	6833      	ldrmi	r3, [r6, #0]
 8009856:	3302      	addmi	r3, #2
 8009858:	6033      	strmi	r3, [r6, #0]
 800985a:	6825      	ldr	r5, [r4, #0]
 800985c:	f015 0506 	ands.w	r5, r5, #6
 8009860:	d106      	bne.n	8009870 <_printf_common+0x48>
 8009862:	f104 0a19 	add.w	sl, r4, #25
 8009866:	68e3      	ldr	r3, [r4, #12]
 8009868:	6832      	ldr	r2, [r6, #0]
 800986a:	1a9b      	subs	r3, r3, r2
 800986c:	42ab      	cmp	r3, r5
 800986e:	dc26      	bgt.n	80098be <_printf_common+0x96>
 8009870:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009874:	6822      	ldr	r2, [r4, #0]
 8009876:	3b00      	subs	r3, #0
 8009878:	bf18      	it	ne
 800987a:	2301      	movne	r3, #1
 800987c:	0692      	lsls	r2, r2, #26
 800987e:	d42b      	bmi.n	80098d8 <_printf_common+0xb0>
 8009880:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009884:	4641      	mov	r1, r8
 8009886:	4638      	mov	r0, r7
 8009888:	47c8      	blx	r9
 800988a:	3001      	adds	r0, #1
 800988c:	d01e      	beq.n	80098cc <_printf_common+0xa4>
 800988e:	6823      	ldr	r3, [r4, #0]
 8009890:	6922      	ldr	r2, [r4, #16]
 8009892:	f003 0306 	and.w	r3, r3, #6
 8009896:	2b04      	cmp	r3, #4
 8009898:	bf02      	ittt	eq
 800989a:	68e5      	ldreq	r5, [r4, #12]
 800989c:	6833      	ldreq	r3, [r6, #0]
 800989e:	1aed      	subeq	r5, r5, r3
 80098a0:	68a3      	ldr	r3, [r4, #8]
 80098a2:	bf0c      	ite	eq
 80098a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80098a8:	2500      	movne	r5, #0
 80098aa:	4293      	cmp	r3, r2
 80098ac:	bfc4      	itt	gt
 80098ae:	1a9b      	subgt	r3, r3, r2
 80098b0:	18ed      	addgt	r5, r5, r3
 80098b2:	2600      	movs	r6, #0
 80098b4:	341a      	adds	r4, #26
 80098b6:	42b5      	cmp	r5, r6
 80098b8:	d11a      	bne.n	80098f0 <_printf_common+0xc8>
 80098ba:	2000      	movs	r0, #0
 80098bc:	e008      	b.n	80098d0 <_printf_common+0xa8>
 80098be:	2301      	movs	r3, #1
 80098c0:	4652      	mov	r2, sl
 80098c2:	4641      	mov	r1, r8
 80098c4:	4638      	mov	r0, r7
 80098c6:	47c8      	blx	r9
 80098c8:	3001      	adds	r0, #1
 80098ca:	d103      	bne.n	80098d4 <_printf_common+0xac>
 80098cc:	f04f 30ff 	mov.w	r0, #4294967295
 80098d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098d4:	3501      	adds	r5, #1
 80098d6:	e7c6      	b.n	8009866 <_printf_common+0x3e>
 80098d8:	18e1      	adds	r1, r4, r3
 80098da:	1c5a      	adds	r2, r3, #1
 80098dc:	2030      	movs	r0, #48	@ 0x30
 80098de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80098e2:	4422      	add	r2, r4
 80098e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80098e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80098ec:	3302      	adds	r3, #2
 80098ee:	e7c7      	b.n	8009880 <_printf_common+0x58>
 80098f0:	2301      	movs	r3, #1
 80098f2:	4622      	mov	r2, r4
 80098f4:	4641      	mov	r1, r8
 80098f6:	4638      	mov	r0, r7
 80098f8:	47c8      	blx	r9
 80098fa:	3001      	adds	r0, #1
 80098fc:	d0e6      	beq.n	80098cc <_printf_common+0xa4>
 80098fe:	3601      	adds	r6, #1
 8009900:	e7d9      	b.n	80098b6 <_printf_common+0x8e>
	...

08009904 <_printf_i>:
 8009904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009908:	7e0f      	ldrb	r7, [r1, #24]
 800990a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800990c:	2f78      	cmp	r7, #120	@ 0x78
 800990e:	4691      	mov	r9, r2
 8009910:	4680      	mov	r8, r0
 8009912:	460c      	mov	r4, r1
 8009914:	469a      	mov	sl, r3
 8009916:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800991a:	d807      	bhi.n	800992c <_printf_i+0x28>
 800991c:	2f62      	cmp	r7, #98	@ 0x62
 800991e:	d80a      	bhi.n	8009936 <_printf_i+0x32>
 8009920:	2f00      	cmp	r7, #0
 8009922:	f000 80d1 	beq.w	8009ac8 <_printf_i+0x1c4>
 8009926:	2f58      	cmp	r7, #88	@ 0x58
 8009928:	f000 80b8 	beq.w	8009a9c <_printf_i+0x198>
 800992c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009930:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009934:	e03a      	b.n	80099ac <_printf_i+0xa8>
 8009936:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800993a:	2b15      	cmp	r3, #21
 800993c:	d8f6      	bhi.n	800992c <_printf_i+0x28>
 800993e:	a101      	add	r1, pc, #4	@ (adr r1, 8009944 <_printf_i+0x40>)
 8009940:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009944:	0800999d 	.word	0x0800999d
 8009948:	080099b1 	.word	0x080099b1
 800994c:	0800992d 	.word	0x0800992d
 8009950:	0800992d 	.word	0x0800992d
 8009954:	0800992d 	.word	0x0800992d
 8009958:	0800992d 	.word	0x0800992d
 800995c:	080099b1 	.word	0x080099b1
 8009960:	0800992d 	.word	0x0800992d
 8009964:	0800992d 	.word	0x0800992d
 8009968:	0800992d 	.word	0x0800992d
 800996c:	0800992d 	.word	0x0800992d
 8009970:	08009aaf 	.word	0x08009aaf
 8009974:	080099db 	.word	0x080099db
 8009978:	08009a69 	.word	0x08009a69
 800997c:	0800992d 	.word	0x0800992d
 8009980:	0800992d 	.word	0x0800992d
 8009984:	08009ad1 	.word	0x08009ad1
 8009988:	0800992d 	.word	0x0800992d
 800998c:	080099db 	.word	0x080099db
 8009990:	0800992d 	.word	0x0800992d
 8009994:	0800992d 	.word	0x0800992d
 8009998:	08009a71 	.word	0x08009a71
 800999c:	6833      	ldr	r3, [r6, #0]
 800999e:	1d1a      	adds	r2, r3, #4
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	6032      	str	r2, [r6, #0]
 80099a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80099a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80099ac:	2301      	movs	r3, #1
 80099ae:	e09c      	b.n	8009aea <_printf_i+0x1e6>
 80099b0:	6833      	ldr	r3, [r6, #0]
 80099b2:	6820      	ldr	r0, [r4, #0]
 80099b4:	1d19      	adds	r1, r3, #4
 80099b6:	6031      	str	r1, [r6, #0]
 80099b8:	0606      	lsls	r6, r0, #24
 80099ba:	d501      	bpl.n	80099c0 <_printf_i+0xbc>
 80099bc:	681d      	ldr	r5, [r3, #0]
 80099be:	e003      	b.n	80099c8 <_printf_i+0xc4>
 80099c0:	0645      	lsls	r5, r0, #25
 80099c2:	d5fb      	bpl.n	80099bc <_printf_i+0xb8>
 80099c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80099c8:	2d00      	cmp	r5, #0
 80099ca:	da03      	bge.n	80099d4 <_printf_i+0xd0>
 80099cc:	232d      	movs	r3, #45	@ 0x2d
 80099ce:	426d      	negs	r5, r5
 80099d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099d4:	4858      	ldr	r0, [pc, #352]	@ (8009b38 <_printf_i+0x234>)
 80099d6:	230a      	movs	r3, #10
 80099d8:	e011      	b.n	80099fe <_printf_i+0xfa>
 80099da:	6821      	ldr	r1, [r4, #0]
 80099dc:	6833      	ldr	r3, [r6, #0]
 80099de:	0608      	lsls	r0, r1, #24
 80099e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80099e4:	d402      	bmi.n	80099ec <_printf_i+0xe8>
 80099e6:	0649      	lsls	r1, r1, #25
 80099e8:	bf48      	it	mi
 80099ea:	b2ad      	uxthmi	r5, r5
 80099ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80099ee:	4852      	ldr	r0, [pc, #328]	@ (8009b38 <_printf_i+0x234>)
 80099f0:	6033      	str	r3, [r6, #0]
 80099f2:	bf14      	ite	ne
 80099f4:	230a      	movne	r3, #10
 80099f6:	2308      	moveq	r3, #8
 80099f8:	2100      	movs	r1, #0
 80099fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80099fe:	6866      	ldr	r6, [r4, #4]
 8009a00:	60a6      	str	r6, [r4, #8]
 8009a02:	2e00      	cmp	r6, #0
 8009a04:	db05      	blt.n	8009a12 <_printf_i+0x10e>
 8009a06:	6821      	ldr	r1, [r4, #0]
 8009a08:	432e      	orrs	r6, r5
 8009a0a:	f021 0104 	bic.w	r1, r1, #4
 8009a0e:	6021      	str	r1, [r4, #0]
 8009a10:	d04b      	beq.n	8009aaa <_printf_i+0x1a6>
 8009a12:	4616      	mov	r6, r2
 8009a14:	fbb5 f1f3 	udiv	r1, r5, r3
 8009a18:	fb03 5711 	mls	r7, r3, r1, r5
 8009a1c:	5dc7      	ldrb	r7, [r0, r7]
 8009a1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009a22:	462f      	mov	r7, r5
 8009a24:	42bb      	cmp	r3, r7
 8009a26:	460d      	mov	r5, r1
 8009a28:	d9f4      	bls.n	8009a14 <_printf_i+0x110>
 8009a2a:	2b08      	cmp	r3, #8
 8009a2c:	d10b      	bne.n	8009a46 <_printf_i+0x142>
 8009a2e:	6823      	ldr	r3, [r4, #0]
 8009a30:	07df      	lsls	r7, r3, #31
 8009a32:	d508      	bpl.n	8009a46 <_printf_i+0x142>
 8009a34:	6923      	ldr	r3, [r4, #16]
 8009a36:	6861      	ldr	r1, [r4, #4]
 8009a38:	4299      	cmp	r1, r3
 8009a3a:	bfde      	ittt	le
 8009a3c:	2330      	movle	r3, #48	@ 0x30
 8009a3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a42:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a46:	1b92      	subs	r2, r2, r6
 8009a48:	6122      	str	r2, [r4, #16]
 8009a4a:	f8cd a000 	str.w	sl, [sp]
 8009a4e:	464b      	mov	r3, r9
 8009a50:	aa03      	add	r2, sp, #12
 8009a52:	4621      	mov	r1, r4
 8009a54:	4640      	mov	r0, r8
 8009a56:	f7ff fee7 	bl	8009828 <_printf_common>
 8009a5a:	3001      	adds	r0, #1
 8009a5c:	d14a      	bne.n	8009af4 <_printf_i+0x1f0>
 8009a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a62:	b004      	add	sp, #16
 8009a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a68:	6823      	ldr	r3, [r4, #0]
 8009a6a:	f043 0320 	orr.w	r3, r3, #32
 8009a6e:	6023      	str	r3, [r4, #0]
 8009a70:	4832      	ldr	r0, [pc, #200]	@ (8009b3c <_printf_i+0x238>)
 8009a72:	2778      	movs	r7, #120	@ 0x78
 8009a74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009a78:	6823      	ldr	r3, [r4, #0]
 8009a7a:	6831      	ldr	r1, [r6, #0]
 8009a7c:	061f      	lsls	r7, r3, #24
 8009a7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a82:	d402      	bmi.n	8009a8a <_printf_i+0x186>
 8009a84:	065f      	lsls	r7, r3, #25
 8009a86:	bf48      	it	mi
 8009a88:	b2ad      	uxthmi	r5, r5
 8009a8a:	6031      	str	r1, [r6, #0]
 8009a8c:	07d9      	lsls	r1, r3, #31
 8009a8e:	bf44      	itt	mi
 8009a90:	f043 0320 	orrmi.w	r3, r3, #32
 8009a94:	6023      	strmi	r3, [r4, #0]
 8009a96:	b11d      	cbz	r5, 8009aa0 <_printf_i+0x19c>
 8009a98:	2310      	movs	r3, #16
 8009a9a:	e7ad      	b.n	80099f8 <_printf_i+0xf4>
 8009a9c:	4826      	ldr	r0, [pc, #152]	@ (8009b38 <_printf_i+0x234>)
 8009a9e:	e7e9      	b.n	8009a74 <_printf_i+0x170>
 8009aa0:	6823      	ldr	r3, [r4, #0]
 8009aa2:	f023 0320 	bic.w	r3, r3, #32
 8009aa6:	6023      	str	r3, [r4, #0]
 8009aa8:	e7f6      	b.n	8009a98 <_printf_i+0x194>
 8009aaa:	4616      	mov	r6, r2
 8009aac:	e7bd      	b.n	8009a2a <_printf_i+0x126>
 8009aae:	6833      	ldr	r3, [r6, #0]
 8009ab0:	6825      	ldr	r5, [r4, #0]
 8009ab2:	6961      	ldr	r1, [r4, #20]
 8009ab4:	1d18      	adds	r0, r3, #4
 8009ab6:	6030      	str	r0, [r6, #0]
 8009ab8:	062e      	lsls	r6, r5, #24
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	d501      	bpl.n	8009ac2 <_printf_i+0x1be>
 8009abe:	6019      	str	r1, [r3, #0]
 8009ac0:	e002      	b.n	8009ac8 <_printf_i+0x1c4>
 8009ac2:	0668      	lsls	r0, r5, #25
 8009ac4:	d5fb      	bpl.n	8009abe <_printf_i+0x1ba>
 8009ac6:	8019      	strh	r1, [r3, #0]
 8009ac8:	2300      	movs	r3, #0
 8009aca:	6123      	str	r3, [r4, #16]
 8009acc:	4616      	mov	r6, r2
 8009ace:	e7bc      	b.n	8009a4a <_printf_i+0x146>
 8009ad0:	6833      	ldr	r3, [r6, #0]
 8009ad2:	1d1a      	adds	r2, r3, #4
 8009ad4:	6032      	str	r2, [r6, #0]
 8009ad6:	681e      	ldr	r6, [r3, #0]
 8009ad8:	6862      	ldr	r2, [r4, #4]
 8009ada:	2100      	movs	r1, #0
 8009adc:	4630      	mov	r0, r6
 8009ade:	f7f6 fb87 	bl	80001f0 <memchr>
 8009ae2:	b108      	cbz	r0, 8009ae8 <_printf_i+0x1e4>
 8009ae4:	1b80      	subs	r0, r0, r6
 8009ae6:	6060      	str	r0, [r4, #4]
 8009ae8:	6863      	ldr	r3, [r4, #4]
 8009aea:	6123      	str	r3, [r4, #16]
 8009aec:	2300      	movs	r3, #0
 8009aee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009af2:	e7aa      	b.n	8009a4a <_printf_i+0x146>
 8009af4:	6923      	ldr	r3, [r4, #16]
 8009af6:	4632      	mov	r2, r6
 8009af8:	4649      	mov	r1, r9
 8009afa:	4640      	mov	r0, r8
 8009afc:	47d0      	blx	sl
 8009afe:	3001      	adds	r0, #1
 8009b00:	d0ad      	beq.n	8009a5e <_printf_i+0x15a>
 8009b02:	6823      	ldr	r3, [r4, #0]
 8009b04:	079b      	lsls	r3, r3, #30
 8009b06:	d413      	bmi.n	8009b30 <_printf_i+0x22c>
 8009b08:	68e0      	ldr	r0, [r4, #12]
 8009b0a:	9b03      	ldr	r3, [sp, #12]
 8009b0c:	4298      	cmp	r0, r3
 8009b0e:	bfb8      	it	lt
 8009b10:	4618      	movlt	r0, r3
 8009b12:	e7a6      	b.n	8009a62 <_printf_i+0x15e>
 8009b14:	2301      	movs	r3, #1
 8009b16:	4632      	mov	r2, r6
 8009b18:	4649      	mov	r1, r9
 8009b1a:	4640      	mov	r0, r8
 8009b1c:	47d0      	blx	sl
 8009b1e:	3001      	adds	r0, #1
 8009b20:	d09d      	beq.n	8009a5e <_printf_i+0x15a>
 8009b22:	3501      	adds	r5, #1
 8009b24:	68e3      	ldr	r3, [r4, #12]
 8009b26:	9903      	ldr	r1, [sp, #12]
 8009b28:	1a5b      	subs	r3, r3, r1
 8009b2a:	42ab      	cmp	r3, r5
 8009b2c:	dcf2      	bgt.n	8009b14 <_printf_i+0x210>
 8009b2e:	e7eb      	b.n	8009b08 <_printf_i+0x204>
 8009b30:	2500      	movs	r5, #0
 8009b32:	f104 0619 	add.w	r6, r4, #25
 8009b36:	e7f5      	b.n	8009b24 <_printf_i+0x220>
 8009b38:	0800a54a 	.word	0x0800a54a
 8009b3c:	0800a55b 	.word	0x0800a55b

08009b40 <__sflush_r>:
 8009b40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b48:	0716      	lsls	r6, r2, #28
 8009b4a:	4605      	mov	r5, r0
 8009b4c:	460c      	mov	r4, r1
 8009b4e:	d454      	bmi.n	8009bfa <__sflush_r+0xba>
 8009b50:	684b      	ldr	r3, [r1, #4]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	dc02      	bgt.n	8009b5c <__sflush_r+0x1c>
 8009b56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	dd48      	ble.n	8009bee <__sflush_r+0xae>
 8009b5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b5e:	2e00      	cmp	r6, #0
 8009b60:	d045      	beq.n	8009bee <__sflush_r+0xae>
 8009b62:	2300      	movs	r3, #0
 8009b64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009b68:	682f      	ldr	r7, [r5, #0]
 8009b6a:	6a21      	ldr	r1, [r4, #32]
 8009b6c:	602b      	str	r3, [r5, #0]
 8009b6e:	d030      	beq.n	8009bd2 <__sflush_r+0x92>
 8009b70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009b72:	89a3      	ldrh	r3, [r4, #12]
 8009b74:	0759      	lsls	r1, r3, #29
 8009b76:	d505      	bpl.n	8009b84 <__sflush_r+0x44>
 8009b78:	6863      	ldr	r3, [r4, #4]
 8009b7a:	1ad2      	subs	r2, r2, r3
 8009b7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009b7e:	b10b      	cbz	r3, 8009b84 <__sflush_r+0x44>
 8009b80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009b82:	1ad2      	subs	r2, r2, r3
 8009b84:	2300      	movs	r3, #0
 8009b86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b88:	6a21      	ldr	r1, [r4, #32]
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	47b0      	blx	r6
 8009b8e:	1c43      	adds	r3, r0, #1
 8009b90:	89a3      	ldrh	r3, [r4, #12]
 8009b92:	d106      	bne.n	8009ba2 <__sflush_r+0x62>
 8009b94:	6829      	ldr	r1, [r5, #0]
 8009b96:	291d      	cmp	r1, #29
 8009b98:	d82b      	bhi.n	8009bf2 <__sflush_r+0xb2>
 8009b9a:	4a2a      	ldr	r2, [pc, #168]	@ (8009c44 <__sflush_r+0x104>)
 8009b9c:	40ca      	lsrs	r2, r1
 8009b9e:	07d6      	lsls	r6, r2, #31
 8009ba0:	d527      	bpl.n	8009bf2 <__sflush_r+0xb2>
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	6062      	str	r2, [r4, #4]
 8009ba6:	04d9      	lsls	r1, r3, #19
 8009ba8:	6922      	ldr	r2, [r4, #16]
 8009baa:	6022      	str	r2, [r4, #0]
 8009bac:	d504      	bpl.n	8009bb8 <__sflush_r+0x78>
 8009bae:	1c42      	adds	r2, r0, #1
 8009bb0:	d101      	bne.n	8009bb6 <__sflush_r+0x76>
 8009bb2:	682b      	ldr	r3, [r5, #0]
 8009bb4:	b903      	cbnz	r3, 8009bb8 <__sflush_r+0x78>
 8009bb6:	6560      	str	r0, [r4, #84]	@ 0x54
 8009bb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bba:	602f      	str	r7, [r5, #0]
 8009bbc:	b1b9      	cbz	r1, 8009bee <__sflush_r+0xae>
 8009bbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bc2:	4299      	cmp	r1, r3
 8009bc4:	d002      	beq.n	8009bcc <__sflush_r+0x8c>
 8009bc6:	4628      	mov	r0, r5
 8009bc8:	f7fe fbd4 	bl	8008374 <_free_r>
 8009bcc:	2300      	movs	r3, #0
 8009bce:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bd0:	e00d      	b.n	8009bee <__sflush_r+0xae>
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b0      	blx	r6
 8009bd8:	4602      	mov	r2, r0
 8009bda:	1c50      	adds	r0, r2, #1
 8009bdc:	d1c9      	bne.n	8009b72 <__sflush_r+0x32>
 8009bde:	682b      	ldr	r3, [r5, #0]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d0c6      	beq.n	8009b72 <__sflush_r+0x32>
 8009be4:	2b1d      	cmp	r3, #29
 8009be6:	d001      	beq.n	8009bec <__sflush_r+0xac>
 8009be8:	2b16      	cmp	r3, #22
 8009bea:	d11e      	bne.n	8009c2a <__sflush_r+0xea>
 8009bec:	602f      	str	r7, [r5, #0]
 8009bee:	2000      	movs	r0, #0
 8009bf0:	e022      	b.n	8009c38 <__sflush_r+0xf8>
 8009bf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bf6:	b21b      	sxth	r3, r3
 8009bf8:	e01b      	b.n	8009c32 <__sflush_r+0xf2>
 8009bfa:	690f      	ldr	r7, [r1, #16]
 8009bfc:	2f00      	cmp	r7, #0
 8009bfe:	d0f6      	beq.n	8009bee <__sflush_r+0xae>
 8009c00:	0793      	lsls	r3, r2, #30
 8009c02:	680e      	ldr	r6, [r1, #0]
 8009c04:	bf08      	it	eq
 8009c06:	694b      	ldreq	r3, [r1, #20]
 8009c08:	600f      	str	r7, [r1, #0]
 8009c0a:	bf18      	it	ne
 8009c0c:	2300      	movne	r3, #0
 8009c0e:	eba6 0807 	sub.w	r8, r6, r7
 8009c12:	608b      	str	r3, [r1, #8]
 8009c14:	f1b8 0f00 	cmp.w	r8, #0
 8009c18:	dde9      	ble.n	8009bee <__sflush_r+0xae>
 8009c1a:	6a21      	ldr	r1, [r4, #32]
 8009c1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009c1e:	4643      	mov	r3, r8
 8009c20:	463a      	mov	r2, r7
 8009c22:	4628      	mov	r0, r5
 8009c24:	47b0      	blx	r6
 8009c26:	2800      	cmp	r0, #0
 8009c28:	dc08      	bgt.n	8009c3c <__sflush_r+0xfc>
 8009c2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c32:	81a3      	strh	r3, [r4, #12]
 8009c34:	f04f 30ff 	mov.w	r0, #4294967295
 8009c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c3c:	4407      	add	r7, r0
 8009c3e:	eba8 0800 	sub.w	r8, r8, r0
 8009c42:	e7e7      	b.n	8009c14 <__sflush_r+0xd4>
 8009c44:	20400001 	.word	0x20400001

08009c48 <_fflush_r>:
 8009c48:	b538      	push	{r3, r4, r5, lr}
 8009c4a:	690b      	ldr	r3, [r1, #16]
 8009c4c:	4605      	mov	r5, r0
 8009c4e:	460c      	mov	r4, r1
 8009c50:	b913      	cbnz	r3, 8009c58 <_fflush_r+0x10>
 8009c52:	2500      	movs	r5, #0
 8009c54:	4628      	mov	r0, r5
 8009c56:	bd38      	pop	{r3, r4, r5, pc}
 8009c58:	b118      	cbz	r0, 8009c62 <_fflush_r+0x1a>
 8009c5a:	6a03      	ldr	r3, [r0, #32]
 8009c5c:	b90b      	cbnz	r3, 8009c62 <_fflush_r+0x1a>
 8009c5e:	f7fe f9bb 	bl	8007fd8 <__sinit>
 8009c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d0f3      	beq.n	8009c52 <_fflush_r+0xa>
 8009c6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009c6c:	07d0      	lsls	r0, r2, #31
 8009c6e:	d404      	bmi.n	8009c7a <_fflush_r+0x32>
 8009c70:	0599      	lsls	r1, r3, #22
 8009c72:	d402      	bmi.n	8009c7a <_fflush_r+0x32>
 8009c74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c76:	f7fe fb46 	bl	8008306 <__retarget_lock_acquire_recursive>
 8009c7a:	4628      	mov	r0, r5
 8009c7c:	4621      	mov	r1, r4
 8009c7e:	f7ff ff5f 	bl	8009b40 <__sflush_r>
 8009c82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009c84:	07da      	lsls	r2, r3, #31
 8009c86:	4605      	mov	r5, r0
 8009c88:	d4e4      	bmi.n	8009c54 <_fflush_r+0xc>
 8009c8a:	89a3      	ldrh	r3, [r4, #12]
 8009c8c:	059b      	lsls	r3, r3, #22
 8009c8e:	d4e1      	bmi.n	8009c54 <_fflush_r+0xc>
 8009c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c92:	f7fe fb39 	bl	8008308 <__retarget_lock_release_recursive>
 8009c96:	e7dd      	b.n	8009c54 <_fflush_r+0xc>

08009c98 <fiprintf>:
 8009c98:	b40e      	push	{r1, r2, r3}
 8009c9a:	b503      	push	{r0, r1, lr}
 8009c9c:	4601      	mov	r1, r0
 8009c9e:	ab03      	add	r3, sp, #12
 8009ca0:	4805      	ldr	r0, [pc, #20]	@ (8009cb8 <fiprintf+0x20>)
 8009ca2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ca6:	6800      	ldr	r0, [r0, #0]
 8009ca8:	9301      	str	r3, [sp, #4]
 8009caa:	f000 f8a3 	bl	8009df4 <_vfiprintf_r>
 8009cae:	b002      	add	sp, #8
 8009cb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009cb4:	b003      	add	sp, #12
 8009cb6:	4770      	bx	lr
 8009cb8:	200001d4 	.word	0x200001d4

08009cbc <memmove>:
 8009cbc:	4288      	cmp	r0, r1
 8009cbe:	b510      	push	{r4, lr}
 8009cc0:	eb01 0402 	add.w	r4, r1, r2
 8009cc4:	d902      	bls.n	8009ccc <memmove+0x10>
 8009cc6:	4284      	cmp	r4, r0
 8009cc8:	4623      	mov	r3, r4
 8009cca:	d807      	bhi.n	8009cdc <memmove+0x20>
 8009ccc:	1e43      	subs	r3, r0, #1
 8009cce:	42a1      	cmp	r1, r4
 8009cd0:	d008      	beq.n	8009ce4 <memmove+0x28>
 8009cd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009cd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009cda:	e7f8      	b.n	8009cce <memmove+0x12>
 8009cdc:	4402      	add	r2, r0
 8009cde:	4601      	mov	r1, r0
 8009ce0:	428a      	cmp	r2, r1
 8009ce2:	d100      	bne.n	8009ce6 <memmove+0x2a>
 8009ce4:	bd10      	pop	{r4, pc}
 8009ce6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009cea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009cee:	e7f7      	b.n	8009ce0 <memmove+0x24>

08009cf0 <_sbrk_r>:
 8009cf0:	b538      	push	{r3, r4, r5, lr}
 8009cf2:	4d06      	ldr	r5, [pc, #24]	@ (8009d0c <_sbrk_r+0x1c>)
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	4604      	mov	r4, r0
 8009cf8:	4608      	mov	r0, r1
 8009cfa:	602b      	str	r3, [r5, #0]
 8009cfc:	f7f8 ffde 	bl	8002cbc <_sbrk>
 8009d00:	1c43      	adds	r3, r0, #1
 8009d02:	d102      	bne.n	8009d0a <_sbrk_r+0x1a>
 8009d04:	682b      	ldr	r3, [r5, #0]
 8009d06:	b103      	cbz	r3, 8009d0a <_sbrk_r+0x1a>
 8009d08:	6023      	str	r3, [r4, #0]
 8009d0a:	bd38      	pop	{r3, r4, r5, pc}
 8009d0c:	200008b4 	.word	0x200008b4

08009d10 <abort>:
 8009d10:	b508      	push	{r3, lr}
 8009d12:	2006      	movs	r0, #6
 8009d14:	f000 fa42 	bl	800a19c <raise>
 8009d18:	2001      	movs	r0, #1
 8009d1a:	f7f8 ff57 	bl	8002bcc <_exit>

08009d1e <_calloc_r>:
 8009d1e:	b570      	push	{r4, r5, r6, lr}
 8009d20:	fba1 5402 	umull	r5, r4, r1, r2
 8009d24:	b934      	cbnz	r4, 8009d34 <_calloc_r+0x16>
 8009d26:	4629      	mov	r1, r5
 8009d28:	f7fe fed2 	bl	8008ad0 <_malloc_r>
 8009d2c:	4606      	mov	r6, r0
 8009d2e:	b928      	cbnz	r0, 8009d3c <_calloc_r+0x1e>
 8009d30:	4630      	mov	r0, r6
 8009d32:	bd70      	pop	{r4, r5, r6, pc}
 8009d34:	220c      	movs	r2, #12
 8009d36:	6002      	str	r2, [r0, #0]
 8009d38:	2600      	movs	r6, #0
 8009d3a:	e7f9      	b.n	8009d30 <_calloc_r+0x12>
 8009d3c:	462a      	mov	r2, r5
 8009d3e:	4621      	mov	r1, r4
 8009d40:	f7fe f9f9 	bl	8008136 <memset>
 8009d44:	e7f4      	b.n	8009d30 <_calloc_r+0x12>

08009d46 <_realloc_r>:
 8009d46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d4a:	4607      	mov	r7, r0
 8009d4c:	4614      	mov	r4, r2
 8009d4e:	460d      	mov	r5, r1
 8009d50:	b921      	cbnz	r1, 8009d5c <_realloc_r+0x16>
 8009d52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d56:	4611      	mov	r1, r2
 8009d58:	f7fe beba 	b.w	8008ad0 <_malloc_r>
 8009d5c:	b92a      	cbnz	r2, 8009d6a <_realloc_r+0x24>
 8009d5e:	f7fe fb09 	bl	8008374 <_free_r>
 8009d62:	4625      	mov	r5, r4
 8009d64:	4628      	mov	r0, r5
 8009d66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d6a:	f000 fa33 	bl	800a1d4 <_malloc_usable_size_r>
 8009d6e:	4284      	cmp	r4, r0
 8009d70:	4606      	mov	r6, r0
 8009d72:	d802      	bhi.n	8009d7a <_realloc_r+0x34>
 8009d74:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009d78:	d8f4      	bhi.n	8009d64 <_realloc_r+0x1e>
 8009d7a:	4621      	mov	r1, r4
 8009d7c:	4638      	mov	r0, r7
 8009d7e:	f7fe fea7 	bl	8008ad0 <_malloc_r>
 8009d82:	4680      	mov	r8, r0
 8009d84:	b908      	cbnz	r0, 8009d8a <_realloc_r+0x44>
 8009d86:	4645      	mov	r5, r8
 8009d88:	e7ec      	b.n	8009d64 <_realloc_r+0x1e>
 8009d8a:	42b4      	cmp	r4, r6
 8009d8c:	4622      	mov	r2, r4
 8009d8e:	4629      	mov	r1, r5
 8009d90:	bf28      	it	cs
 8009d92:	4632      	movcs	r2, r6
 8009d94:	f7fe fab9 	bl	800830a <memcpy>
 8009d98:	4629      	mov	r1, r5
 8009d9a:	4638      	mov	r0, r7
 8009d9c:	f7fe faea 	bl	8008374 <_free_r>
 8009da0:	e7f1      	b.n	8009d86 <_realloc_r+0x40>

08009da2 <__sfputc_r>:
 8009da2:	6893      	ldr	r3, [r2, #8]
 8009da4:	3b01      	subs	r3, #1
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	b410      	push	{r4}
 8009daa:	6093      	str	r3, [r2, #8]
 8009dac:	da08      	bge.n	8009dc0 <__sfputc_r+0x1e>
 8009dae:	6994      	ldr	r4, [r2, #24]
 8009db0:	42a3      	cmp	r3, r4
 8009db2:	db01      	blt.n	8009db8 <__sfputc_r+0x16>
 8009db4:	290a      	cmp	r1, #10
 8009db6:	d103      	bne.n	8009dc0 <__sfputc_r+0x1e>
 8009db8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009dbc:	f000 b932 	b.w	800a024 <__swbuf_r>
 8009dc0:	6813      	ldr	r3, [r2, #0]
 8009dc2:	1c58      	adds	r0, r3, #1
 8009dc4:	6010      	str	r0, [r2, #0]
 8009dc6:	7019      	strb	r1, [r3, #0]
 8009dc8:	4608      	mov	r0, r1
 8009dca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009dce:	4770      	bx	lr

08009dd0 <__sfputs_r>:
 8009dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dd2:	4606      	mov	r6, r0
 8009dd4:	460f      	mov	r7, r1
 8009dd6:	4614      	mov	r4, r2
 8009dd8:	18d5      	adds	r5, r2, r3
 8009dda:	42ac      	cmp	r4, r5
 8009ddc:	d101      	bne.n	8009de2 <__sfputs_r+0x12>
 8009dde:	2000      	movs	r0, #0
 8009de0:	e007      	b.n	8009df2 <__sfputs_r+0x22>
 8009de2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009de6:	463a      	mov	r2, r7
 8009de8:	4630      	mov	r0, r6
 8009dea:	f7ff ffda 	bl	8009da2 <__sfputc_r>
 8009dee:	1c43      	adds	r3, r0, #1
 8009df0:	d1f3      	bne.n	8009dda <__sfputs_r+0xa>
 8009df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009df4 <_vfiprintf_r>:
 8009df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df8:	460d      	mov	r5, r1
 8009dfa:	b09d      	sub	sp, #116	@ 0x74
 8009dfc:	4614      	mov	r4, r2
 8009dfe:	4698      	mov	r8, r3
 8009e00:	4606      	mov	r6, r0
 8009e02:	b118      	cbz	r0, 8009e0c <_vfiprintf_r+0x18>
 8009e04:	6a03      	ldr	r3, [r0, #32]
 8009e06:	b90b      	cbnz	r3, 8009e0c <_vfiprintf_r+0x18>
 8009e08:	f7fe f8e6 	bl	8007fd8 <__sinit>
 8009e0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e0e:	07d9      	lsls	r1, r3, #31
 8009e10:	d405      	bmi.n	8009e1e <_vfiprintf_r+0x2a>
 8009e12:	89ab      	ldrh	r3, [r5, #12]
 8009e14:	059a      	lsls	r2, r3, #22
 8009e16:	d402      	bmi.n	8009e1e <_vfiprintf_r+0x2a>
 8009e18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e1a:	f7fe fa74 	bl	8008306 <__retarget_lock_acquire_recursive>
 8009e1e:	89ab      	ldrh	r3, [r5, #12]
 8009e20:	071b      	lsls	r3, r3, #28
 8009e22:	d501      	bpl.n	8009e28 <_vfiprintf_r+0x34>
 8009e24:	692b      	ldr	r3, [r5, #16]
 8009e26:	b99b      	cbnz	r3, 8009e50 <_vfiprintf_r+0x5c>
 8009e28:	4629      	mov	r1, r5
 8009e2a:	4630      	mov	r0, r6
 8009e2c:	f000 f938 	bl	800a0a0 <__swsetup_r>
 8009e30:	b170      	cbz	r0, 8009e50 <_vfiprintf_r+0x5c>
 8009e32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e34:	07dc      	lsls	r4, r3, #31
 8009e36:	d504      	bpl.n	8009e42 <_vfiprintf_r+0x4e>
 8009e38:	f04f 30ff 	mov.w	r0, #4294967295
 8009e3c:	b01d      	add	sp, #116	@ 0x74
 8009e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e42:	89ab      	ldrh	r3, [r5, #12]
 8009e44:	0598      	lsls	r0, r3, #22
 8009e46:	d4f7      	bmi.n	8009e38 <_vfiprintf_r+0x44>
 8009e48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e4a:	f7fe fa5d 	bl	8008308 <__retarget_lock_release_recursive>
 8009e4e:	e7f3      	b.n	8009e38 <_vfiprintf_r+0x44>
 8009e50:	2300      	movs	r3, #0
 8009e52:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e54:	2320      	movs	r3, #32
 8009e56:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e5e:	2330      	movs	r3, #48	@ 0x30
 8009e60:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a010 <_vfiprintf_r+0x21c>
 8009e64:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e68:	f04f 0901 	mov.w	r9, #1
 8009e6c:	4623      	mov	r3, r4
 8009e6e:	469a      	mov	sl, r3
 8009e70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e74:	b10a      	cbz	r2, 8009e7a <_vfiprintf_r+0x86>
 8009e76:	2a25      	cmp	r2, #37	@ 0x25
 8009e78:	d1f9      	bne.n	8009e6e <_vfiprintf_r+0x7a>
 8009e7a:	ebba 0b04 	subs.w	fp, sl, r4
 8009e7e:	d00b      	beq.n	8009e98 <_vfiprintf_r+0xa4>
 8009e80:	465b      	mov	r3, fp
 8009e82:	4622      	mov	r2, r4
 8009e84:	4629      	mov	r1, r5
 8009e86:	4630      	mov	r0, r6
 8009e88:	f7ff ffa2 	bl	8009dd0 <__sfputs_r>
 8009e8c:	3001      	adds	r0, #1
 8009e8e:	f000 80a7 	beq.w	8009fe0 <_vfiprintf_r+0x1ec>
 8009e92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e94:	445a      	add	r2, fp
 8009e96:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e98:	f89a 3000 	ldrb.w	r3, [sl]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	f000 809f 	beq.w	8009fe0 <_vfiprintf_r+0x1ec>
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ea8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009eac:	f10a 0a01 	add.w	sl, sl, #1
 8009eb0:	9304      	str	r3, [sp, #16]
 8009eb2:	9307      	str	r3, [sp, #28]
 8009eb4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009eb8:	931a      	str	r3, [sp, #104]	@ 0x68
 8009eba:	4654      	mov	r4, sl
 8009ebc:	2205      	movs	r2, #5
 8009ebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ec2:	4853      	ldr	r0, [pc, #332]	@ (800a010 <_vfiprintf_r+0x21c>)
 8009ec4:	f7f6 f994 	bl	80001f0 <memchr>
 8009ec8:	9a04      	ldr	r2, [sp, #16]
 8009eca:	b9d8      	cbnz	r0, 8009f04 <_vfiprintf_r+0x110>
 8009ecc:	06d1      	lsls	r1, r2, #27
 8009ece:	bf44      	itt	mi
 8009ed0:	2320      	movmi	r3, #32
 8009ed2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ed6:	0713      	lsls	r3, r2, #28
 8009ed8:	bf44      	itt	mi
 8009eda:	232b      	movmi	r3, #43	@ 0x2b
 8009edc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ee0:	f89a 3000 	ldrb.w	r3, [sl]
 8009ee4:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ee6:	d015      	beq.n	8009f14 <_vfiprintf_r+0x120>
 8009ee8:	9a07      	ldr	r2, [sp, #28]
 8009eea:	4654      	mov	r4, sl
 8009eec:	2000      	movs	r0, #0
 8009eee:	f04f 0c0a 	mov.w	ip, #10
 8009ef2:	4621      	mov	r1, r4
 8009ef4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ef8:	3b30      	subs	r3, #48	@ 0x30
 8009efa:	2b09      	cmp	r3, #9
 8009efc:	d94b      	bls.n	8009f96 <_vfiprintf_r+0x1a2>
 8009efe:	b1b0      	cbz	r0, 8009f2e <_vfiprintf_r+0x13a>
 8009f00:	9207      	str	r2, [sp, #28]
 8009f02:	e014      	b.n	8009f2e <_vfiprintf_r+0x13a>
 8009f04:	eba0 0308 	sub.w	r3, r0, r8
 8009f08:	fa09 f303 	lsl.w	r3, r9, r3
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	9304      	str	r3, [sp, #16]
 8009f10:	46a2      	mov	sl, r4
 8009f12:	e7d2      	b.n	8009eba <_vfiprintf_r+0xc6>
 8009f14:	9b03      	ldr	r3, [sp, #12]
 8009f16:	1d19      	adds	r1, r3, #4
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	9103      	str	r1, [sp, #12]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	bfbb      	ittet	lt
 8009f20:	425b      	neglt	r3, r3
 8009f22:	f042 0202 	orrlt.w	r2, r2, #2
 8009f26:	9307      	strge	r3, [sp, #28]
 8009f28:	9307      	strlt	r3, [sp, #28]
 8009f2a:	bfb8      	it	lt
 8009f2c:	9204      	strlt	r2, [sp, #16]
 8009f2e:	7823      	ldrb	r3, [r4, #0]
 8009f30:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f32:	d10a      	bne.n	8009f4a <_vfiprintf_r+0x156>
 8009f34:	7863      	ldrb	r3, [r4, #1]
 8009f36:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f38:	d132      	bne.n	8009fa0 <_vfiprintf_r+0x1ac>
 8009f3a:	9b03      	ldr	r3, [sp, #12]
 8009f3c:	1d1a      	adds	r2, r3, #4
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	9203      	str	r2, [sp, #12]
 8009f42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f46:	3402      	adds	r4, #2
 8009f48:	9305      	str	r3, [sp, #20]
 8009f4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a020 <_vfiprintf_r+0x22c>
 8009f4e:	7821      	ldrb	r1, [r4, #0]
 8009f50:	2203      	movs	r2, #3
 8009f52:	4650      	mov	r0, sl
 8009f54:	f7f6 f94c 	bl	80001f0 <memchr>
 8009f58:	b138      	cbz	r0, 8009f6a <_vfiprintf_r+0x176>
 8009f5a:	9b04      	ldr	r3, [sp, #16]
 8009f5c:	eba0 000a 	sub.w	r0, r0, sl
 8009f60:	2240      	movs	r2, #64	@ 0x40
 8009f62:	4082      	lsls	r2, r0
 8009f64:	4313      	orrs	r3, r2
 8009f66:	3401      	adds	r4, #1
 8009f68:	9304      	str	r3, [sp, #16]
 8009f6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f6e:	4829      	ldr	r0, [pc, #164]	@ (800a014 <_vfiprintf_r+0x220>)
 8009f70:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f74:	2206      	movs	r2, #6
 8009f76:	f7f6 f93b 	bl	80001f0 <memchr>
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	d03f      	beq.n	8009ffe <_vfiprintf_r+0x20a>
 8009f7e:	4b26      	ldr	r3, [pc, #152]	@ (800a018 <_vfiprintf_r+0x224>)
 8009f80:	bb1b      	cbnz	r3, 8009fca <_vfiprintf_r+0x1d6>
 8009f82:	9b03      	ldr	r3, [sp, #12]
 8009f84:	3307      	adds	r3, #7
 8009f86:	f023 0307 	bic.w	r3, r3, #7
 8009f8a:	3308      	adds	r3, #8
 8009f8c:	9303      	str	r3, [sp, #12]
 8009f8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f90:	443b      	add	r3, r7
 8009f92:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f94:	e76a      	b.n	8009e6c <_vfiprintf_r+0x78>
 8009f96:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f9a:	460c      	mov	r4, r1
 8009f9c:	2001      	movs	r0, #1
 8009f9e:	e7a8      	b.n	8009ef2 <_vfiprintf_r+0xfe>
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	3401      	adds	r4, #1
 8009fa4:	9305      	str	r3, [sp, #20]
 8009fa6:	4619      	mov	r1, r3
 8009fa8:	f04f 0c0a 	mov.w	ip, #10
 8009fac:	4620      	mov	r0, r4
 8009fae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fb2:	3a30      	subs	r2, #48	@ 0x30
 8009fb4:	2a09      	cmp	r2, #9
 8009fb6:	d903      	bls.n	8009fc0 <_vfiprintf_r+0x1cc>
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d0c6      	beq.n	8009f4a <_vfiprintf_r+0x156>
 8009fbc:	9105      	str	r1, [sp, #20]
 8009fbe:	e7c4      	b.n	8009f4a <_vfiprintf_r+0x156>
 8009fc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fc4:	4604      	mov	r4, r0
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	e7f0      	b.n	8009fac <_vfiprintf_r+0x1b8>
 8009fca:	ab03      	add	r3, sp, #12
 8009fcc:	9300      	str	r3, [sp, #0]
 8009fce:	462a      	mov	r2, r5
 8009fd0:	4b12      	ldr	r3, [pc, #72]	@ (800a01c <_vfiprintf_r+0x228>)
 8009fd2:	a904      	add	r1, sp, #16
 8009fd4:	4630      	mov	r0, r6
 8009fd6:	f3af 8000 	nop.w
 8009fda:	4607      	mov	r7, r0
 8009fdc:	1c78      	adds	r0, r7, #1
 8009fde:	d1d6      	bne.n	8009f8e <_vfiprintf_r+0x19a>
 8009fe0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fe2:	07d9      	lsls	r1, r3, #31
 8009fe4:	d405      	bmi.n	8009ff2 <_vfiprintf_r+0x1fe>
 8009fe6:	89ab      	ldrh	r3, [r5, #12]
 8009fe8:	059a      	lsls	r2, r3, #22
 8009fea:	d402      	bmi.n	8009ff2 <_vfiprintf_r+0x1fe>
 8009fec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fee:	f7fe f98b 	bl	8008308 <__retarget_lock_release_recursive>
 8009ff2:	89ab      	ldrh	r3, [r5, #12]
 8009ff4:	065b      	lsls	r3, r3, #25
 8009ff6:	f53f af1f 	bmi.w	8009e38 <_vfiprintf_r+0x44>
 8009ffa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ffc:	e71e      	b.n	8009e3c <_vfiprintf_r+0x48>
 8009ffe:	ab03      	add	r3, sp, #12
 800a000:	9300      	str	r3, [sp, #0]
 800a002:	462a      	mov	r2, r5
 800a004:	4b05      	ldr	r3, [pc, #20]	@ (800a01c <_vfiprintf_r+0x228>)
 800a006:	a904      	add	r1, sp, #16
 800a008:	4630      	mov	r0, r6
 800a00a:	f7ff fc7b 	bl	8009904 <_printf_i>
 800a00e:	e7e4      	b.n	8009fda <_vfiprintf_r+0x1e6>
 800a010:	0800a539 	.word	0x0800a539
 800a014:	0800a543 	.word	0x0800a543
 800a018:	00000000 	.word	0x00000000
 800a01c:	08009dd1 	.word	0x08009dd1
 800a020:	0800a53f 	.word	0x0800a53f

0800a024 <__swbuf_r>:
 800a024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a026:	460e      	mov	r6, r1
 800a028:	4614      	mov	r4, r2
 800a02a:	4605      	mov	r5, r0
 800a02c:	b118      	cbz	r0, 800a036 <__swbuf_r+0x12>
 800a02e:	6a03      	ldr	r3, [r0, #32]
 800a030:	b90b      	cbnz	r3, 800a036 <__swbuf_r+0x12>
 800a032:	f7fd ffd1 	bl	8007fd8 <__sinit>
 800a036:	69a3      	ldr	r3, [r4, #24]
 800a038:	60a3      	str	r3, [r4, #8]
 800a03a:	89a3      	ldrh	r3, [r4, #12]
 800a03c:	071a      	lsls	r2, r3, #28
 800a03e:	d501      	bpl.n	800a044 <__swbuf_r+0x20>
 800a040:	6923      	ldr	r3, [r4, #16]
 800a042:	b943      	cbnz	r3, 800a056 <__swbuf_r+0x32>
 800a044:	4621      	mov	r1, r4
 800a046:	4628      	mov	r0, r5
 800a048:	f000 f82a 	bl	800a0a0 <__swsetup_r>
 800a04c:	b118      	cbz	r0, 800a056 <__swbuf_r+0x32>
 800a04e:	f04f 37ff 	mov.w	r7, #4294967295
 800a052:	4638      	mov	r0, r7
 800a054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a056:	6823      	ldr	r3, [r4, #0]
 800a058:	6922      	ldr	r2, [r4, #16]
 800a05a:	1a98      	subs	r0, r3, r2
 800a05c:	6963      	ldr	r3, [r4, #20]
 800a05e:	b2f6      	uxtb	r6, r6
 800a060:	4283      	cmp	r3, r0
 800a062:	4637      	mov	r7, r6
 800a064:	dc05      	bgt.n	800a072 <__swbuf_r+0x4e>
 800a066:	4621      	mov	r1, r4
 800a068:	4628      	mov	r0, r5
 800a06a:	f7ff fded 	bl	8009c48 <_fflush_r>
 800a06e:	2800      	cmp	r0, #0
 800a070:	d1ed      	bne.n	800a04e <__swbuf_r+0x2a>
 800a072:	68a3      	ldr	r3, [r4, #8]
 800a074:	3b01      	subs	r3, #1
 800a076:	60a3      	str	r3, [r4, #8]
 800a078:	6823      	ldr	r3, [r4, #0]
 800a07a:	1c5a      	adds	r2, r3, #1
 800a07c:	6022      	str	r2, [r4, #0]
 800a07e:	701e      	strb	r6, [r3, #0]
 800a080:	6962      	ldr	r2, [r4, #20]
 800a082:	1c43      	adds	r3, r0, #1
 800a084:	429a      	cmp	r2, r3
 800a086:	d004      	beq.n	800a092 <__swbuf_r+0x6e>
 800a088:	89a3      	ldrh	r3, [r4, #12]
 800a08a:	07db      	lsls	r3, r3, #31
 800a08c:	d5e1      	bpl.n	800a052 <__swbuf_r+0x2e>
 800a08e:	2e0a      	cmp	r6, #10
 800a090:	d1df      	bne.n	800a052 <__swbuf_r+0x2e>
 800a092:	4621      	mov	r1, r4
 800a094:	4628      	mov	r0, r5
 800a096:	f7ff fdd7 	bl	8009c48 <_fflush_r>
 800a09a:	2800      	cmp	r0, #0
 800a09c:	d0d9      	beq.n	800a052 <__swbuf_r+0x2e>
 800a09e:	e7d6      	b.n	800a04e <__swbuf_r+0x2a>

0800a0a0 <__swsetup_r>:
 800a0a0:	b538      	push	{r3, r4, r5, lr}
 800a0a2:	4b29      	ldr	r3, [pc, #164]	@ (800a148 <__swsetup_r+0xa8>)
 800a0a4:	4605      	mov	r5, r0
 800a0a6:	6818      	ldr	r0, [r3, #0]
 800a0a8:	460c      	mov	r4, r1
 800a0aa:	b118      	cbz	r0, 800a0b4 <__swsetup_r+0x14>
 800a0ac:	6a03      	ldr	r3, [r0, #32]
 800a0ae:	b90b      	cbnz	r3, 800a0b4 <__swsetup_r+0x14>
 800a0b0:	f7fd ff92 	bl	8007fd8 <__sinit>
 800a0b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0b8:	0719      	lsls	r1, r3, #28
 800a0ba:	d422      	bmi.n	800a102 <__swsetup_r+0x62>
 800a0bc:	06da      	lsls	r2, r3, #27
 800a0be:	d407      	bmi.n	800a0d0 <__swsetup_r+0x30>
 800a0c0:	2209      	movs	r2, #9
 800a0c2:	602a      	str	r2, [r5, #0]
 800a0c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0c8:	81a3      	strh	r3, [r4, #12]
 800a0ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ce:	e033      	b.n	800a138 <__swsetup_r+0x98>
 800a0d0:	0758      	lsls	r0, r3, #29
 800a0d2:	d512      	bpl.n	800a0fa <__swsetup_r+0x5a>
 800a0d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a0d6:	b141      	cbz	r1, 800a0ea <__swsetup_r+0x4a>
 800a0d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a0dc:	4299      	cmp	r1, r3
 800a0de:	d002      	beq.n	800a0e6 <__swsetup_r+0x46>
 800a0e0:	4628      	mov	r0, r5
 800a0e2:	f7fe f947 	bl	8008374 <_free_r>
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a0ea:	89a3      	ldrh	r3, [r4, #12]
 800a0ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a0f0:	81a3      	strh	r3, [r4, #12]
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	6063      	str	r3, [r4, #4]
 800a0f6:	6923      	ldr	r3, [r4, #16]
 800a0f8:	6023      	str	r3, [r4, #0]
 800a0fa:	89a3      	ldrh	r3, [r4, #12]
 800a0fc:	f043 0308 	orr.w	r3, r3, #8
 800a100:	81a3      	strh	r3, [r4, #12]
 800a102:	6923      	ldr	r3, [r4, #16]
 800a104:	b94b      	cbnz	r3, 800a11a <__swsetup_r+0x7a>
 800a106:	89a3      	ldrh	r3, [r4, #12]
 800a108:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a10c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a110:	d003      	beq.n	800a11a <__swsetup_r+0x7a>
 800a112:	4621      	mov	r1, r4
 800a114:	4628      	mov	r0, r5
 800a116:	f000 f88b 	bl	800a230 <__smakebuf_r>
 800a11a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a11e:	f013 0201 	ands.w	r2, r3, #1
 800a122:	d00a      	beq.n	800a13a <__swsetup_r+0x9a>
 800a124:	2200      	movs	r2, #0
 800a126:	60a2      	str	r2, [r4, #8]
 800a128:	6962      	ldr	r2, [r4, #20]
 800a12a:	4252      	negs	r2, r2
 800a12c:	61a2      	str	r2, [r4, #24]
 800a12e:	6922      	ldr	r2, [r4, #16]
 800a130:	b942      	cbnz	r2, 800a144 <__swsetup_r+0xa4>
 800a132:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a136:	d1c5      	bne.n	800a0c4 <__swsetup_r+0x24>
 800a138:	bd38      	pop	{r3, r4, r5, pc}
 800a13a:	0799      	lsls	r1, r3, #30
 800a13c:	bf58      	it	pl
 800a13e:	6962      	ldrpl	r2, [r4, #20]
 800a140:	60a2      	str	r2, [r4, #8]
 800a142:	e7f4      	b.n	800a12e <__swsetup_r+0x8e>
 800a144:	2000      	movs	r0, #0
 800a146:	e7f7      	b.n	800a138 <__swsetup_r+0x98>
 800a148:	200001d4 	.word	0x200001d4

0800a14c <_raise_r>:
 800a14c:	291f      	cmp	r1, #31
 800a14e:	b538      	push	{r3, r4, r5, lr}
 800a150:	4605      	mov	r5, r0
 800a152:	460c      	mov	r4, r1
 800a154:	d904      	bls.n	800a160 <_raise_r+0x14>
 800a156:	2316      	movs	r3, #22
 800a158:	6003      	str	r3, [r0, #0]
 800a15a:	f04f 30ff 	mov.w	r0, #4294967295
 800a15e:	bd38      	pop	{r3, r4, r5, pc}
 800a160:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a162:	b112      	cbz	r2, 800a16a <_raise_r+0x1e>
 800a164:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a168:	b94b      	cbnz	r3, 800a17e <_raise_r+0x32>
 800a16a:	4628      	mov	r0, r5
 800a16c:	f000 f830 	bl	800a1d0 <_getpid_r>
 800a170:	4622      	mov	r2, r4
 800a172:	4601      	mov	r1, r0
 800a174:	4628      	mov	r0, r5
 800a176:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a17a:	f000 b817 	b.w	800a1ac <_kill_r>
 800a17e:	2b01      	cmp	r3, #1
 800a180:	d00a      	beq.n	800a198 <_raise_r+0x4c>
 800a182:	1c59      	adds	r1, r3, #1
 800a184:	d103      	bne.n	800a18e <_raise_r+0x42>
 800a186:	2316      	movs	r3, #22
 800a188:	6003      	str	r3, [r0, #0]
 800a18a:	2001      	movs	r0, #1
 800a18c:	e7e7      	b.n	800a15e <_raise_r+0x12>
 800a18e:	2100      	movs	r1, #0
 800a190:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a194:	4620      	mov	r0, r4
 800a196:	4798      	blx	r3
 800a198:	2000      	movs	r0, #0
 800a19a:	e7e0      	b.n	800a15e <_raise_r+0x12>

0800a19c <raise>:
 800a19c:	4b02      	ldr	r3, [pc, #8]	@ (800a1a8 <raise+0xc>)
 800a19e:	4601      	mov	r1, r0
 800a1a0:	6818      	ldr	r0, [r3, #0]
 800a1a2:	f7ff bfd3 	b.w	800a14c <_raise_r>
 800a1a6:	bf00      	nop
 800a1a8:	200001d4 	.word	0x200001d4

0800a1ac <_kill_r>:
 800a1ac:	b538      	push	{r3, r4, r5, lr}
 800a1ae:	4d07      	ldr	r5, [pc, #28]	@ (800a1cc <_kill_r+0x20>)
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	4604      	mov	r4, r0
 800a1b4:	4608      	mov	r0, r1
 800a1b6:	4611      	mov	r1, r2
 800a1b8:	602b      	str	r3, [r5, #0]
 800a1ba:	f7f8 fcf7 	bl	8002bac <_kill>
 800a1be:	1c43      	adds	r3, r0, #1
 800a1c0:	d102      	bne.n	800a1c8 <_kill_r+0x1c>
 800a1c2:	682b      	ldr	r3, [r5, #0]
 800a1c4:	b103      	cbz	r3, 800a1c8 <_kill_r+0x1c>
 800a1c6:	6023      	str	r3, [r4, #0]
 800a1c8:	bd38      	pop	{r3, r4, r5, pc}
 800a1ca:	bf00      	nop
 800a1cc:	200008b4 	.word	0x200008b4

0800a1d0 <_getpid_r>:
 800a1d0:	f7f8 bce4 	b.w	8002b9c <_getpid>

0800a1d4 <_malloc_usable_size_r>:
 800a1d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1d8:	1f18      	subs	r0, r3, #4
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	bfbc      	itt	lt
 800a1de:	580b      	ldrlt	r3, [r1, r0]
 800a1e0:	18c0      	addlt	r0, r0, r3
 800a1e2:	4770      	bx	lr

0800a1e4 <__swhatbuf_r>:
 800a1e4:	b570      	push	{r4, r5, r6, lr}
 800a1e6:	460c      	mov	r4, r1
 800a1e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1ec:	2900      	cmp	r1, #0
 800a1ee:	b096      	sub	sp, #88	@ 0x58
 800a1f0:	4615      	mov	r5, r2
 800a1f2:	461e      	mov	r6, r3
 800a1f4:	da0d      	bge.n	800a212 <__swhatbuf_r+0x2e>
 800a1f6:	89a3      	ldrh	r3, [r4, #12]
 800a1f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a1fc:	f04f 0100 	mov.w	r1, #0
 800a200:	bf14      	ite	ne
 800a202:	2340      	movne	r3, #64	@ 0x40
 800a204:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a208:	2000      	movs	r0, #0
 800a20a:	6031      	str	r1, [r6, #0]
 800a20c:	602b      	str	r3, [r5, #0]
 800a20e:	b016      	add	sp, #88	@ 0x58
 800a210:	bd70      	pop	{r4, r5, r6, pc}
 800a212:	466a      	mov	r2, sp
 800a214:	f000 f848 	bl	800a2a8 <_fstat_r>
 800a218:	2800      	cmp	r0, #0
 800a21a:	dbec      	blt.n	800a1f6 <__swhatbuf_r+0x12>
 800a21c:	9901      	ldr	r1, [sp, #4]
 800a21e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a222:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a226:	4259      	negs	r1, r3
 800a228:	4159      	adcs	r1, r3
 800a22a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a22e:	e7eb      	b.n	800a208 <__swhatbuf_r+0x24>

0800a230 <__smakebuf_r>:
 800a230:	898b      	ldrh	r3, [r1, #12]
 800a232:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a234:	079d      	lsls	r5, r3, #30
 800a236:	4606      	mov	r6, r0
 800a238:	460c      	mov	r4, r1
 800a23a:	d507      	bpl.n	800a24c <__smakebuf_r+0x1c>
 800a23c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a240:	6023      	str	r3, [r4, #0]
 800a242:	6123      	str	r3, [r4, #16]
 800a244:	2301      	movs	r3, #1
 800a246:	6163      	str	r3, [r4, #20]
 800a248:	b003      	add	sp, #12
 800a24a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a24c:	ab01      	add	r3, sp, #4
 800a24e:	466a      	mov	r2, sp
 800a250:	f7ff ffc8 	bl	800a1e4 <__swhatbuf_r>
 800a254:	9f00      	ldr	r7, [sp, #0]
 800a256:	4605      	mov	r5, r0
 800a258:	4639      	mov	r1, r7
 800a25a:	4630      	mov	r0, r6
 800a25c:	f7fe fc38 	bl	8008ad0 <_malloc_r>
 800a260:	b948      	cbnz	r0, 800a276 <__smakebuf_r+0x46>
 800a262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a266:	059a      	lsls	r2, r3, #22
 800a268:	d4ee      	bmi.n	800a248 <__smakebuf_r+0x18>
 800a26a:	f023 0303 	bic.w	r3, r3, #3
 800a26e:	f043 0302 	orr.w	r3, r3, #2
 800a272:	81a3      	strh	r3, [r4, #12]
 800a274:	e7e2      	b.n	800a23c <__smakebuf_r+0xc>
 800a276:	89a3      	ldrh	r3, [r4, #12]
 800a278:	6020      	str	r0, [r4, #0]
 800a27a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a27e:	81a3      	strh	r3, [r4, #12]
 800a280:	9b01      	ldr	r3, [sp, #4]
 800a282:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a286:	b15b      	cbz	r3, 800a2a0 <__smakebuf_r+0x70>
 800a288:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a28c:	4630      	mov	r0, r6
 800a28e:	f000 f81d 	bl	800a2cc <_isatty_r>
 800a292:	b128      	cbz	r0, 800a2a0 <__smakebuf_r+0x70>
 800a294:	89a3      	ldrh	r3, [r4, #12]
 800a296:	f023 0303 	bic.w	r3, r3, #3
 800a29a:	f043 0301 	orr.w	r3, r3, #1
 800a29e:	81a3      	strh	r3, [r4, #12]
 800a2a0:	89a3      	ldrh	r3, [r4, #12]
 800a2a2:	431d      	orrs	r5, r3
 800a2a4:	81a5      	strh	r5, [r4, #12]
 800a2a6:	e7cf      	b.n	800a248 <__smakebuf_r+0x18>

0800a2a8 <_fstat_r>:
 800a2a8:	b538      	push	{r3, r4, r5, lr}
 800a2aa:	4d07      	ldr	r5, [pc, #28]	@ (800a2c8 <_fstat_r+0x20>)
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	4604      	mov	r4, r0
 800a2b0:	4608      	mov	r0, r1
 800a2b2:	4611      	mov	r1, r2
 800a2b4:	602b      	str	r3, [r5, #0]
 800a2b6:	f7f8 fcd9 	bl	8002c6c <_fstat>
 800a2ba:	1c43      	adds	r3, r0, #1
 800a2bc:	d102      	bne.n	800a2c4 <_fstat_r+0x1c>
 800a2be:	682b      	ldr	r3, [r5, #0]
 800a2c0:	b103      	cbz	r3, 800a2c4 <_fstat_r+0x1c>
 800a2c2:	6023      	str	r3, [r4, #0]
 800a2c4:	bd38      	pop	{r3, r4, r5, pc}
 800a2c6:	bf00      	nop
 800a2c8:	200008b4 	.word	0x200008b4

0800a2cc <_isatty_r>:
 800a2cc:	b538      	push	{r3, r4, r5, lr}
 800a2ce:	4d06      	ldr	r5, [pc, #24]	@ (800a2e8 <_isatty_r+0x1c>)
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	4604      	mov	r4, r0
 800a2d4:	4608      	mov	r0, r1
 800a2d6:	602b      	str	r3, [r5, #0]
 800a2d8:	f7f8 fcd8 	bl	8002c8c <_isatty>
 800a2dc:	1c43      	adds	r3, r0, #1
 800a2de:	d102      	bne.n	800a2e6 <_isatty_r+0x1a>
 800a2e0:	682b      	ldr	r3, [r5, #0]
 800a2e2:	b103      	cbz	r3, 800a2e6 <_isatty_r+0x1a>
 800a2e4:	6023      	str	r3, [r4, #0]
 800a2e6:	bd38      	pop	{r3, r4, r5, pc}
 800a2e8:	200008b4 	.word	0x200008b4

0800a2ec <fmaxf>:
 800a2ec:	b508      	push	{r3, lr}
 800a2ee:	ed2d 8b02 	vpush	{d8}
 800a2f2:	eeb0 8a40 	vmov.f32	s16, s0
 800a2f6:	eef0 8a60 	vmov.f32	s17, s1
 800a2fa:	f000 f815 	bl	800a328 <__fpclassifyf>
 800a2fe:	b930      	cbnz	r0, 800a30e <fmaxf+0x22>
 800a300:	eeb0 8a68 	vmov.f32	s16, s17
 800a304:	eeb0 0a48 	vmov.f32	s0, s16
 800a308:	ecbd 8b02 	vpop	{d8}
 800a30c:	bd08      	pop	{r3, pc}
 800a30e:	eeb0 0a68 	vmov.f32	s0, s17
 800a312:	f000 f809 	bl	800a328 <__fpclassifyf>
 800a316:	2800      	cmp	r0, #0
 800a318:	d0f4      	beq.n	800a304 <fmaxf+0x18>
 800a31a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a31e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a322:	dded      	ble.n	800a300 <fmaxf+0x14>
 800a324:	e7ee      	b.n	800a304 <fmaxf+0x18>
	...

0800a328 <__fpclassifyf>:
 800a328:	ee10 3a10 	vmov	r3, s0
 800a32c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800a330:	d00d      	beq.n	800a34e <__fpclassifyf+0x26>
 800a332:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800a336:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800a33a:	d30a      	bcc.n	800a352 <__fpclassifyf+0x2a>
 800a33c:	4b07      	ldr	r3, [pc, #28]	@ (800a35c <__fpclassifyf+0x34>)
 800a33e:	1e42      	subs	r2, r0, #1
 800a340:	429a      	cmp	r2, r3
 800a342:	d908      	bls.n	800a356 <__fpclassifyf+0x2e>
 800a344:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800a348:	4258      	negs	r0, r3
 800a34a:	4158      	adcs	r0, r3
 800a34c:	4770      	bx	lr
 800a34e:	2002      	movs	r0, #2
 800a350:	4770      	bx	lr
 800a352:	2004      	movs	r0, #4
 800a354:	4770      	bx	lr
 800a356:	2003      	movs	r0, #3
 800a358:	4770      	bx	lr
 800a35a:	bf00      	nop
 800a35c:	007ffffe 	.word	0x007ffffe

0800a360 <_init>:
 800a360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a362:	bf00      	nop
 800a364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a366:	bc08      	pop	{r3}
 800a368:	469e      	mov	lr, r3
 800a36a:	4770      	bx	lr

0800a36c <_fini>:
 800a36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a36e:	bf00      	nop
 800a370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a372:	bc08      	pop	{r3}
 800a374:	469e      	mov	lr, r3
 800a376:	4770      	bx	lr
