/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [19:0] _03_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [23:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_1z[9] & celloutsig_0_1z[12]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_2z[6]);
  assign celloutsig_1_15z = ~(celloutsig_1_7z[5] & in_data[111]);
  assign celloutsig_0_7z = ~(celloutsig_0_2z & celloutsig_0_1z[5]);
  assign celloutsig_0_2z = ~(in_data[53] & celloutsig_0_0z[2]);
  assign celloutsig_1_4z = ~celloutsig_1_1z;
  assign celloutsig_1_16z = ~((_00_ | in_data[128]) & (_01_ | celloutsig_1_15z));
  reg [3:0] _11_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[128])
    if (!clkin_data[128]) _11_ <= 4'h0;
    else _11_ <= celloutsig_0_33z[6:3];
  assign out_data[35:32] = _11_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[160])
    if (!clkin_data[160]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z };
  reg [19:0] _13_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[160])
    if (clkin_data[160]) _13_ <= 20'h00000;
    else _13_ <= { celloutsig_1_5z[9:2], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z };
  assign { _03_[19:15], _00_, _03_[13:10], _01_, _03_[8:0] } = _13_;
  assign celloutsig_0_30z = { celloutsig_0_1z[3:0], celloutsig_0_21z } & celloutsig_0_11z[5:1];
  assign celloutsig_1_12z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z } / { 1'h1, celloutsig_1_8z[5], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_12z[5:4], celloutsig_1_17z } && { _03_[16:15], celloutsig_1_6z };
  assign celloutsig_0_9z = { in_data[90], celloutsig_0_6z, celloutsig_0_8z } && { celloutsig_0_0z[1:0], celloutsig_0_8z };
  assign celloutsig_0_21z = { celloutsig_0_12z[8:1], celloutsig_0_8z } && { celloutsig_0_11z[14:7], celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_2z[1:0], celloutsig_1_14z } || celloutsig_1_12z[7:5];
  assign celloutsig_0_12z = celloutsig_0_5z[0] ? celloutsig_0_11z[13:4] : in_data[22:13];
  assign celloutsig_0_11z = - { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_33z = ~ { celloutsig_0_1z[10:8], celloutsig_0_13z };
  assign celloutsig_1_8z = { celloutsig_1_5z[14:5], celloutsig_1_6z } | { in_data[117:110], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = | { celloutsig_0_2z, celloutsig_0_1z[11:0] };
  assign celloutsig_1_6z = ~^ celloutsig_1_5z[12:3];
  assign celloutsig_0_0z = in_data[4:1] << in_data[11:8];
  assign celloutsig_0_5z = { celloutsig_0_0z[3:1], celloutsig_0_2z, celloutsig_0_3z } << { celloutsig_0_1z[4:1], celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[136:120], celloutsig_1_0z } >> { in_data[187:172], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } >> { in_data[107:104], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_7z = in_data[102:97] >> { in_data[185:181], celloutsig_1_0z };
  assign celloutsig_0_47z = celloutsig_0_30z[3:0] <<< { celloutsig_0_5z[2:0], celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_12z[3:2], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z } <<< { celloutsig_0_11z[15:8], celloutsig_0_10z };
  assign celloutsig_0_1z = { in_data[93], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[69:57];
  assign celloutsig_1_0z = ~((in_data[118] & in_data[115]) | in_data[169]);
  assign celloutsig_1_1z = ~((in_data[97] & in_data[126]) | celloutsig_1_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_4z) | celloutsig_0_5z[2]);
  assign celloutsig_0_8z = ~((in_data[53] & celloutsig_0_7z) | celloutsig_0_3z);
  assign celloutsig_1_14z = ~((celloutsig_1_3z & in_data[129]) | (_02_[0] & celloutsig_1_1z));
  assign celloutsig_1_17z = ~((celloutsig_1_0z & celloutsig_1_16z) | (celloutsig_1_0z & _02_[2]));
  assign celloutsig_0_10z = ~((celloutsig_0_4z & celloutsig_0_8z) | (celloutsig_0_4z & celloutsig_0_7z));
  assign { _03_[14], _03_[9] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z };
endmodule
