{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 18:35:12 2021 " "Info: Processing started: Thu May 06 18:35:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name5 " "Info: Assuming node \"pin_name5\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 264 392 560 280 "pin_name5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name5 " "Info: No valid register-to-register data paths exist for clock \"pin_name5\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst2 pin_name pin_name5 3.912 ns register " "Info: tsu for register \"inst2\" (data pin = \"pin_name\", clock pin = \"pin_name5\") is 3.912 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.932 ns + Longest pin register " "Info: + Longest pin to register delay is 6.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns pin_name 1 PIN PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_39; Fanout = 1; PIN Node = 'pin_name'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 248 328 496 264 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.653 ns) + CELL(0.206 ns) 6.824 ns inst2~feeder 2 COMB LCCOMB_X1_Y4_N24 1 " "Info: 2: + IC(5.653 ns) + CELL(0.206 ns) = 6.824 ns; Loc. = LCCOMB_X1_Y4_N24; Fanout = 1; COMB Node = 'inst2~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.859 ns" { pin_name inst2~feeder } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 232 592 656 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.932 ns inst2 3 REG LCFF_X1_Y4_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.932 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~feeder inst2 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 232 592 656 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.279 ns ( 18.45 % ) " "Info: Total cell delay = 1.279 ns ( 18.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.653 ns ( 81.55 % ) " "Info: Total interconnect delay = 5.653 ns ( 81.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { pin_name inst2~feeder inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { pin_name {} pin_name~combout {} inst2~feeder {} inst2 {} } { 0.000ns 0.000ns 5.653ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 232 592 656 312 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name5 destination 2.980 ns - Shortest register " "Info: - Shortest clock path from clock \"pin_name5\" to destination register is 2.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns pin_name5 1 CLK PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_40; Fanout = 1; CLK Node = 'pin_name5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name5 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 264 392 560 280 "pin_name5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.666 ns) 2.980 ns inst2 2 REG LCFF_X1_Y4_N25 1 " "Info: 2: + IC(1.329 ns) + CELL(0.666 ns) = 2.980 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { pin_name5 inst2 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 232 592 656 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 55.40 % ) " "Info: Total cell delay = 1.651 ns ( 55.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 44.60 % ) " "Info: Total interconnect delay = 1.329 ns ( 44.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { pin_name5 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { pin_name5 {} pin_name5~combout {} inst2 {} } { 0.000ns 0.000ns 1.329ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { pin_name inst2~feeder inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { pin_name {} pin_name~combout {} inst2~feeder {} inst2 {} } { 0.000ns 0.000ns 5.653ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { pin_name5 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { pin_name5 {} pin_name5~combout {} inst2 {} } { 0.000ns 0.000ns 1.329ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name5 pin_name4 inst2 7.096 ns register " "Info: tco from clock \"pin_name5\" to destination pin \"pin_name4\" through register \"inst2\" is 7.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name5 source 2.980 ns + Longest register " "Info: + Longest clock path from clock \"pin_name5\" to source register is 2.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns pin_name5 1 CLK PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_40; Fanout = 1; CLK Node = 'pin_name5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name5 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 264 392 560 280 "pin_name5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.666 ns) 2.980 ns inst2 2 REG LCFF_X1_Y4_N25 1 " "Info: 2: + IC(1.329 ns) + CELL(0.666 ns) = 2.980 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { pin_name5 inst2 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 232 592 656 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 55.40 % ) " "Info: Total cell delay = 1.651 ns ( 55.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 44.60 % ) " "Info: Total interconnect delay = 1.329 ns ( 44.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { pin_name5 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { pin_name5 {} pin_name5~combout {} inst2 {} } { 0.000ns 0.000ns 1.329ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 232 592 656 312 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.812 ns + Longest register pin " "Info: + Longest register to pin delay is 3.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X1_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 232 592 656 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(3.106 ns) 3.812 ns pin_name4 2 PIN PIN_41 0 " "Info: 2: + IC(0.706 ns) + CELL(3.106 ns) = 3.812 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'pin_name4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { inst2 pin_name4 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 248 752 928 264 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 81.48 % ) " "Info: Total cell delay = 3.106 ns ( 81.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.706 ns ( 18.52 % ) " "Info: Total interconnect delay = 0.706 ns ( 18.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { inst2 pin_name4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.812 ns" { inst2 {} pin_name4 {} } { 0.000ns 0.706ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { pin_name5 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { pin_name5 {} pin_name5~combout {} inst2 {} } { 0.000ns 0.000ns 1.329ns } { 0.000ns 0.985ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { inst2 pin_name4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.812 ns" { inst2 {} pin_name4 {} } { 0.000ns 0.706ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst2 pin_name pin_name5 -3.646 ns register " "Info: th for register \"inst2\" (data pin = \"pin_name\", clock pin = \"pin_name5\") is -3.646 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name5 destination 2.980 ns + Longest register " "Info: + Longest clock path from clock \"pin_name5\" to destination register is 2.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns pin_name5 1 CLK PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_40; Fanout = 1; CLK Node = 'pin_name5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name5 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 264 392 560 280 "pin_name5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.666 ns) 2.980 ns inst2 2 REG LCFF_X1_Y4_N25 1 " "Info: 2: + IC(1.329 ns) + CELL(0.666 ns) = 2.980 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { pin_name5 inst2 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 232 592 656 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 55.40 % ) " "Info: Total cell delay = 1.651 ns ( 55.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 44.60 % ) " "Info: Total interconnect delay = 1.329 ns ( 44.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { pin_name5 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { pin_name5 {} pin_name5~combout {} inst2 {} } { 0.000ns 0.000ns 1.329ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 232 592 656 312 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.932 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns pin_name 1 PIN PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_39; Fanout = 1; PIN Node = 'pin_name'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 248 328 496 264 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.653 ns) + CELL(0.206 ns) 6.824 ns inst2~feeder 2 COMB LCCOMB_X1_Y4_N24 1 " "Info: 2: + IC(5.653 ns) + CELL(0.206 ns) = 6.824 ns; Loc. = LCCOMB_X1_Y4_N24; Fanout = 1; COMB Node = 'inst2~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.859 ns" { pin_name inst2~feeder } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 232 592 656 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.932 ns inst2 3 REG LCFF_X1_Y4_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.932 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~feeder inst2 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/wangyi/task-2/test/test.bdf" { { 232 592 656 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.279 ns ( 18.45 % ) " "Info: Total cell delay = 1.279 ns ( 18.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.653 ns ( 81.55 % ) " "Info: Total interconnect delay = 5.653 ns ( 81.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { pin_name inst2~feeder inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { pin_name {} pin_name~combout {} inst2~feeder {} inst2 {} } { 0.000ns 0.000ns 5.653ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { pin_name5 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { pin_name5 {} pin_name5~combout {} inst2 {} } { 0.000ns 0.000ns 1.329ns } { 0.000ns 0.985ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { pin_name inst2~feeder inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { pin_name {} pin_name~combout {} inst2~feeder {} inst2 {} } { 0.000ns 0.000ns 5.653ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 18:35:13 2021 " "Info: Processing ended: Thu May 06 18:35:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
