# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Verilog_First_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Zircon_Verilog/Verilog_First {E:/Zircon_Verilog/Verilog_First/Verilog_First.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Verilog_First
# 
# Top level modules:
# 	Verilog_First
# 
# vlog -vlog01compat -work work +incdir+E:/Zircon_Verilog/Verilog_First/simulation/modelsim {E:/Zircon_Verilog/Verilog_First/simulation/modelsim/Verilog_First.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Verilog_First_vlg_tst
# 
# Top level modules:
# 	Verilog_First_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Verilog_First_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Verilog_First_vlg_tst 
# Loading work.Verilog_First_vlg_tst
# Loading work.Verilog_First
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module Verilog_First_vlg_tst at E:/Zircon_Verilog/Verilog_First/simulation/modelsim/Verilog_First.vt line 50
# Simulation Breakpoint: Break in Module Verilog_First_vlg_tst at E:/Zircon_Verilog/Verilog_First/simulation/modelsim/Verilog_First.vt line 50
# MACRO ./Verilog_First_run_msim_rtl_verilog.do PAUSED at line 17
