{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567646668971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567646668980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 19:24:28 2019 " "Processing started: Wed Sep 04 19:24:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567646668980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646668980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646668980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567646669889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567646669889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_shift_right_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_shift_right_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SHIFT_RIGHT_LOGIC " "Found entity 1: testbench_SHIFT_RIGHT_LOGIC" {  } { { "testbench_SHIFT_RIGHT_LOGIC.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testbench_SHIFT_RIGHT_LOGIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_shift_right_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_shift_right_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SHIFT_RIGHT_ARITHMETIC " "Found entity 1: testbench_SHIFT_RIGHT_ARITHMETIC" {  } { { "testbench_SHIFT_RIGHT_ARITHMETIC.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testbench_SHIFT_RIGHT_ARITHMETIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_shift_left_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_shift_left_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SHIFT_LEFT_LOGIC " "Found entity 1: testbench_SHIFT_LEFT_LOGIC" {  } { { "testbench_SHIFT_LEFT_LOGIC.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testbench_SHIFT_LEFT_LOGIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_shift_left_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_shift_left_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SHIFT_LEFT_ARITHMETIC " "Found entity 1: testbench_SHIFT_LEFT_ARITHMETIC" {  } { { "testbench_SHIFT_LEFT_ARITHMETIC.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testbench_SHIFT_LEFT_ARITHMETIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SHIFT " "Found entity 1: testbench_SHIFT" {  } { { "testbench_SHIFT.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testbench_SHIFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_RIGHT_LOGIC " "Found entity 1: SHIFT_RIGHT_LOGIC" {  } { { "SHIFT_RIGHT_LOGIC.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/SHIFT_RIGHT_LOGIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_RIGHT_ARITHMETIC " "Found entity 1: SHIFT_RIGHT_ARITHMETIC" {  } { { "SHIFT_RIGHT_ARITHMETIC.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/SHIFT_RIGHT_ARITHMETIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_LOGIC " "Found entity 1: SHIFT_LEFT_LOGIC" {  } { { "SHIFT_LEFT_LOGIC.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/SHIFT_LEFT_LOGIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_ARITHMETIC " "Found entity 1: SHIFT_LEFT_ARITHMETIC" {  } { { "SHIFT_LEFT_ARITHMETIC.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/SHIFT_LEFT_ARITHMETIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "SHIFT.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/SHIFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Found entity 1: OR_GATE" {  } { { "OR_GATE.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/OR_GATE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE " "Found entity 1: AND_GATE" {  } { { "AND_GATE.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/AND_GATE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebench_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file testebench_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_AND " "Found entity 1: testebench_AND" {  } { { "testebench_AND.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testebench_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebench_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file testebench_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_OR " "Found entity 1: testebench_OR" {  } { { "testebench_OR.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testebench_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/half_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebench_full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file testebench_full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_FULL_ADDER " "Found entity 1: testebench_FULL_ADDER" {  } { { "testebench_FULL_ADDER.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testebench_FULL_ADDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_GATE " "Found entity 1: NOT_GATE" {  } { { "NOT_GATE.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/NOT_GATE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebench_not_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file testebench_not_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_NOT_GATE " "Found entity 1: testebench_NOT_GATE" {  } { { "testebench_NOT_GATE.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testebench_NOT_GATE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_complement.sv 1 1 " "Found 1 design units, including 1 entities, in source file two_complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 two_COMPLEMENT " "Found entity 1: two_COMPLEMENT" {  } { { "two_COMPLEMENT.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/two_COMPLEMENT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebench_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testebench_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_SUBTRACTOR " "Found entity 1: testebench_SUBTRACTOR" {  } { { "testebench_SUBTRACTOR.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testebench_SUBTRACTOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_GATE " "Found entity 1: XOR_GATE" {  } { { "XOR_GATE.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/XOR_GATE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebench_xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file testebench_xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_XOR_GATE " "Found entity 1: testebench_XOR_GATE" {  } { { "testebench_XOR_GATE.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testebench_XOR_GATE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsl.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSL " "Found entity 1: LSL" {  } { { "LSL.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/LSL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSR " "Found entity 1: LSR" {  } { { "LSR.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/LSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asl.sv 1 1 " "Found 1 design units, including 1 entities, in source file asl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASL " "Found entity 1: ASL" {  } { { "ASL.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/ASL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asr.sv 1 1 " "Found 1 design units, including 1 entities, in source file asr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASR " "Found entity 1: ASR" {  } { { "ASR.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/ASR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebench_lsl.sv 1 1 " "Found 1 design units, including 1 entities, in source file testebench_lsl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_LSL " "Found entity 1: testebench_LSL" {  } { { "testebench_LSL.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testebench_LSL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebench_lsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file testebench_lsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_LSR " "Found entity 1: testebench_LSR" {  } { { "testebench_LSR.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/testebench_LSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567646689551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Sum ALU.sv(31) " "Verilog HDL error at ALU.sv(31): object \"Sum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ALU.sv" "" { Text "C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Laboratorios/Lab3/ALU.sv" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1567646689553 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567646689702 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 04 19:24:49 2019 " "Processing ended: Wed Sep 04 19:24:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567646689702 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567646689702 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567646689702 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646689702 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567646690417 ""}
