{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 01:39:47 2018 " "Info: Processing started: Thu May 17 01:39:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off div -c div --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off div -c div --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register cont\[6\] register Divisor\[3\] 235.02 MHz 4.255 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 235.02 MHz between source register \"cont\[6\]\" and destination register \"Divisor\[3\]\" (period= 4.255 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.034 ns + Longest register register " "Info: + Longest register to register delay is 4.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cont\[6\] 1 REG LCFF_X8_Y19_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y19_N19; Fanout = 2; REG Node = 'cont\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cont[6] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.545 ns) 1.151 ns LessThan0~1 2 COMB LCCOMB_X8_Y19_N26 36 " "Info: 2: + IC(0.606 ns) + CELL(0.545 ns) = 1.151 ns; Loc. = LCCOMB_X8_Y19_N26; Fanout = 36; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { cont[6] LessThan0~1 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.609 ns) + CELL(0.178 ns) 3.938 ns Divisor~3 3 COMB LCCOMB_X39_Y6_N18 1 " "Info: 3: + IC(2.609 ns) + CELL(0.178 ns) = 3.938 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 1; COMB Node = 'Divisor~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { LessThan0~1 Divisor~3 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.034 ns Divisor\[3\] 4 REG LCFF_X39_Y6_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.034 ns; Loc. = LCFF_X39_Y6_N19; Fanout = 1; REG Node = 'Divisor\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Divisor~3 Divisor[3] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.819 ns ( 20.30 % ) " "Info: Total cell delay = 0.819 ns ( 20.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.215 ns ( 79.70 % ) " "Info: Total interconnect delay = 3.215 ns ( 79.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { cont[6] LessThan0~1 Divisor~3 Divisor[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.034 ns" { cont[6] {} LessThan0~1 {} Divisor~3 {} Divisor[3] {} } { 0.000ns 0.606ns 2.609ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.018 ns - Smallest " "Info: - Smallest clock skew is 0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.090 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 3.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clk~clkctrl 2 COMB CLKCTRL_G3 74 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 74; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.602 ns) 3.090 ns Divisor\[3\] 3 REG LCFF_X39_Y6_N19 1 " "Info: 3: + IC(1.338 ns) + CELL(0.602 ns) = 3.090 ns; Loc. = LCFF_X39_Y6_N19; Fanout = 1; REG Node = 'Divisor\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { Clk~clkctrl Divisor[3] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.69 % ) " "Info: Total cell delay = 1.628 ns ( 52.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 47.31 % ) " "Info: Total interconnect delay = 1.462 ns ( 47.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.090 ns" { Clk Clk~clkctrl Divisor[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.090 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Divisor[3] {} } { 0.000ns 0.000ns 0.124ns 1.338ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.072 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 3.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clk~clkctrl 2 COMB CLKCTRL_G3 74 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 74; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.602 ns) 3.072 ns cont\[6\] 3 REG LCFF_X8_Y19_N19 2 " "Info: 3: + IC(1.320 ns) + CELL(0.602 ns) = 3.072 ns; Loc. = LCFF_X8_Y19_N19; Fanout = 2; REG Node = 'cont\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { Clk~clkctrl cont[6] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.99 % ) " "Info: Total cell delay = 1.628 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 47.01 % ) " "Info: Total interconnect delay = 1.444 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { Clk Clk~clkctrl cont[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { Clk {} Clk~combout {} Clk~clkctrl {} cont[6] {} } { 0.000ns 0.000ns 0.124ns 1.320ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.090 ns" { Clk Clk~clkctrl Divisor[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.090 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Divisor[3] {} } { 0.000ns 0.000ns 0.124ns 1.338ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { Clk Clk~clkctrl cont[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { Clk {} Clk~combout {} Clk~clkctrl {} cont[6] {} } { 0.000ns 0.000ns 0.124ns 1.320ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { cont[6] LessThan0~1 Divisor~3 Divisor[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.034 ns" { cont[6] {} LessThan0~1 {} Divisor~3 {} Divisor[3] {} } { 0.000ns 0.606ns 2.609ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.090 ns" { Clk Clk~clkctrl Divisor[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.090 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Divisor[3] {} } { 0.000ns 0.000ns 0.124ns 1.338ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { Clk Clk~clkctrl cont[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { Clk {} Clk~combout {} Clk~clkctrl {} cont[6] {} } { 0.000ns 0.000ns 0.124ns 1.320ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Quociente\[6\] iniciar Clk 5.976 ns register " "Info: tsu for register \"Quociente\[6\]\" (data pin = \"iniciar\", clock pin = \"Clk\") is 5.976 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.090 ns + Longest pin register " "Info: + Longest pin to register delay is 9.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns iniciar 1 PIN PIN_W10 74 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_W10; Fanout = 74; PIN Node = 'iniciar'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iniciar } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.321 ns) + CELL(0.322 ns) 7.487 ns Quociente\[26\]~0 2 COMB LCCOMB_X8_Y19_N4 32 " "Info: 2: + IC(6.321 ns) + CELL(0.322 ns) = 7.487 ns; Loc. = LCCOMB_X8_Y19_N4; Fanout = 32; COMB Node = 'Quociente\[26\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.643 ns" { iniciar Quociente[26]~0 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.758 ns) 9.090 ns Quociente\[6\] 3 REG LCFF_X7_Y20_N3 4 " "Info: 3: + IC(0.845 ns) + CELL(0.758 ns) = 9.090 ns; Loc. = LCFF_X7_Y20_N3; Fanout = 4; REG Node = 'Quociente\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { Quociente[26]~0 Quociente[6] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.924 ns ( 21.17 % ) " "Info: Total cell delay = 1.924 ns ( 21.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.166 ns ( 78.83 % ) " "Info: Total interconnect delay = 7.166 ns ( 78.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.090 ns" { iniciar Quociente[26]~0 Quociente[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.090 ns" { iniciar {} iniciar~combout {} Quociente[26]~0 {} Quociente[6] {} } { 0.000ns 0.000ns 6.321ns 0.845ns } { 0.000ns 0.844ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.076 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 3.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clk~clkctrl 2 COMB CLKCTRL_G3 74 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 74; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.602 ns) 3.076 ns Quociente\[6\] 3 REG LCFF_X7_Y20_N3 4 " "Info: 3: + IC(1.324 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X7_Y20_N3; Fanout = 4; REG Node = 'Quociente\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { Clk~clkctrl Quociente[6] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.93 % ) " "Info: Total cell delay = 1.628 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.448 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { Clk Clk~clkctrl Quociente[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Quociente[6] {} } { 0.000ns 0.000ns 0.124ns 1.324ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.090 ns" { iniciar Quociente[26]~0 Quociente[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.090 ns" { iniciar {} iniciar~combout {} Quociente[26]~0 {} Quociente[6] {} } { 0.000ns 0.000ns 6.321ns 0.845ns } { 0.000ns 0.844ns 0.322ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { Clk Clk~clkctrl Quociente[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Quociente[6] {} } { 0.000ns 0.000ns 0.124ns 1.324ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk resto\[11\] Resto\[31\] 15.553 ns register " "Info: tco from clock \"Clk\" to destination pin \"resto\[11\]\" through register \"Resto\[31\]\" is 15.553 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.090 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clk~clkctrl 2 COMB CLKCTRL_G3 74 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 74; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.602 ns) 3.090 ns Resto\[31\] 3 REG LCFF_X39_Y6_N5 33 " "Info: 3: + IC(1.338 ns) + CELL(0.602 ns) = 3.090 ns; Loc. = LCFF_X39_Y6_N5; Fanout = 33; REG Node = 'Resto\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { Clk~clkctrl Resto[31] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.69 % ) " "Info: Total cell delay = 1.628 ns ( 52.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 47.31 % ) " "Info: Total interconnect delay = 1.462 ns ( 47.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.090 ns" { Clk Clk~clkctrl Resto[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.090 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Resto[31] {} } { 0.000ns 0.000ns 0.124ns 1.338ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.186 ns + Longest register pin " "Info: + Longest register to pin delay is 12.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Resto\[31\] 1 REG LCFF_X39_Y6_N5 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y6_N5; Fanout = 33; REG Node = 'Resto\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Resto[31] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.629 ns) + CELL(0.177 ns) 4.806 ns resto~1 2 COMB LCCOMB_X5_Y23_N16 30 " "Info: 2: + IC(4.629 ns) + CELL(0.177 ns) = 4.806 ns; Loc. = LCCOMB_X5_Y23_N16; Fanout = 30; COMB Node = 'resto~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.806 ns" { Resto[31] resto~1 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.404 ns) + CELL(2.976 ns) 12.186 ns resto\[11\] 3 PIN PIN_G20 0 " "Info: 3: + IC(4.404 ns) + CELL(2.976 ns) = 12.186 ns; Loc. = PIN_G20; Fanout = 0; PIN Node = 'resto\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { resto~1 resto[11] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.153 ns ( 25.87 % ) " "Info: Total cell delay = 3.153 ns ( 25.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.033 ns ( 74.13 % ) " "Info: Total interconnect delay = 9.033 ns ( 74.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.186 ns" { Resto[31] resto~1 resto[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.186 ns" { Resto[31] {} resto~1 {} resto[11] {} } { 0.000ns 4.629ns 4.404ns } { 0.000ns 0.177ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.090 ns" { Clk Clk~clkctrl Resto[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.090 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Resto[31] {} } { 0.000ns 0.000ns 0.124ns 1.338ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.186 ns" { Resto[31] resto~1 resto[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.186 ns" { Resto[31] {} resto~1 {} resto[11] {} } { 0.000ns 4.629ns 4.404ns } { 0.000ns 0.177ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sinal quociente\[28\] 17.630 ns Longest " "Info: Longest tpd from source pin \"sinal\" to destination pin \"quociente\[28\]\" is 17.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns sinal 1 PIN PIN_U1 65 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U1; Fanout = 65; PIN Node = 'sinal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sinal } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.722 ns) + CELL(0.542 ns) 7.138 ns Add1~2 2 COMB LCCOMB_X7_Y19_N22 2 " "Info: 2: + IC(5.722 ns) + CELL(0.542 ns) = 7.138 ns; Loc. = LCCOMB_X7_Y19_N22; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.264 ns" { sinal Add1~2 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.517 ns) 8.799 ns Add1~4 3 COMB LCCOMB_X6_Y20_N0 2 " "Info: 3: + IC(1.144 ns) + CELL(0.517 ns) = 8.799 ns; Loc. = LCCOMB_X6_Y20_N0; Fanout = 2; COMB Node = 'Add1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { Add1~2 Add1~4 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.879 ns Add1~7 4 COMB LCCOMB_X6_Y20_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.879 ns; Loc. = LCCOMB_X6_Y20_N2; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~4 Add1~7 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.959 ns Add1~10 5 COMB LCCOMB_X6_Y20_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.959 ns; Loc. = LCCOMB_X6_Y20_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~7 Add1~10 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.039 ns Add1~13 6 COMB LCCOMB_X6_Y20_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 9.039 ns; Loc. = LCCOMB_X6_Y20_N6; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~10 Add1~13 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.119 ns Add1~16 7 COMB LCCOMB_X6_Y20_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 9.119 ns; Loc. = LCCOMB_X6_Y20_N8; Fanout = 2; COMB Node = 'Add1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~13 Add1~16 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.199 ns Add1~19 8 COMB LCCOMB_X6_Y20_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 9.199 ns; Loc. = LCCOMB_X6_Y20_N10; Fanout = 2; COMB Node = 'Add1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~16 Add1~19 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.279 ns Add1~22 9 COMB LCCOMB_X6_Y20_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 9.279 ns; Loc. = LCCOMB_X6_Y20_N12; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~19 Add1~22 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.453 ns Add1~25 10 COMB LCCOMB_X6_Y20_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.174 ns) = 9.453 ns; Loc. = LCCOMB_X6_Y20_N14; Fanout = 2; COMB Node = 'Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add1~22 Add1~25 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.533 ns Add1~28 11 COMB LCCOMB_X6_Y20_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 9.533 ns; Loc. = LCCOMB_X6_Y20_N16; Fanout = 2; COMB Node = 'Add1~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~25 Add1~28 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.613 ns Add1~31 12 COMB LCCOMB_X6_Y20_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.613 ns; Loc. = LCCOMB_X6_Y20_N18; Fanout = 2; COMB Node = 'Add1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~28 Add1~31 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.693 ns Add1~34 13 COMB LCCOMB_X6_Y20_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.693 ns; Loc. = LCCOMB_X6_Y20_N20; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~31 Add1~34 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.773 ns Add1~37 14 COMB LCCOMB_X6_Y20_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 9.773 ns; Loc. = LCCOMB_X6_Y20_N22; Fanout = 2; COMB Node = 'Add1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~34 Add1~37 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.853 ns Add1~40 15 COMB LCCOMB_X6_Y20_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.853 ns; Loc. = LCCOMB_X6_Y20_N24; Fanout = 2; COMB Node = 'Add1~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~37 Add1~40 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.933 ns Add1~43 16 COMB LCCOMB_X6_Y20_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.933 ns; Loc. = LCCOMB_X6_Y20_N26; Fanout = 2; COMB Node = 'Add1~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~40 Add1~43 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.013 ns Add1~46 17 COMB LCCOMB_X6_Y20_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 10.013 ns; Loc. = LCCOMB_X6_Y20_N28; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~43 Add1~46 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 10.174 ns Add1~49 18 COMB LCCOMB_X6_Y20_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.161 ns) = 10.174 ns; Loc. = LCCOMB_X6_Y20_N30; Fanout = 2; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.254 ns Add1~52 19 COMB LCCOMB_X6_Y19_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 10.254 ns; Loc. = LCCOMB_X6_Y19_N0; Fanout = 2; COMB Node = 'Add1~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~49 Add1~52 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.334 ns Add1~55 20 COMB LCCOMB_X6_Y19_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 10.334 ns; Loc. = LCCOMB_X6_Y19_N2; Fanout = 2; COMB Node = 'Add1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~52 Add1~55 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.414 ns Add1~58 21 COMB LCCOMB_X6_Y19_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.414 ns; Loc. = LCCOMB_X6_Y19_N4; Fanout = 2; COMB Node = 'Add1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~55 Add1~58 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.494 ns Add1~61 22 COMB LCCOMB_X6_Y19_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 10.494 ns; Loc. = LCCOMB_X6_Y19_N6; Fanout = 2; COMB Node = 'Add1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~58 Add1~61 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.574 ns Add1~64 23 COMB LCCOMB_X6_Y19_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 10.574 ns; Loc. = LCCOMB_X6_Y19_N8; Fanout = 2; COMB Node = 'Add1~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~61 Add1~64 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.654 ns Add1~67 24 COMB LCCOMB_X6_Y19_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 10.654 ns; Loc. = LCCOMB_X6_Y19_N10; Fanout = 2; COMB Node = 'Add1~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~64 Add1~67 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.734 ns Add1~70 25 COMB LCCOMB_X6_Y19_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 10.734 ns; Loc. = LCCOMB_X6_Y19_N12; Fanout = 2; COMB Node = 'Add1~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~67 Add1~70 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 10.908 ns Add1~73 26 COMB LCCOMB_X6_Y19_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.174 ns) = 10.908 ns; Loc. = LCCOMB_X6_Y19_N14; Fanout = 2; COMB Node = 'Add1~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add1~70 Add1~73 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.988 ns Add1~76 27 COMB LCCOMB_X6_Y19_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 10.988 ns; Loc. = LCCOMB_X6_Y19_N16; Fanout = 2; COMB Node = 'Add1~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~73 Add1~76 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.068 ns Add1~79 28 COMB LCCOMB_X6_Y19_N18 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 11.068 ns; Loc. = LCCOMB_X6_Y19_N18; Fanout = 2; COMB Node = 'Add1~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~76 Add1~79 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.148 ns Add1~82 29 COMB LCCOMB_X6_Y19_N20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 11.148 ns; Loc. = LCCOMB_X6_Y19_N20; Fanout = 2; COMB Node = 'Add1~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~79 Add1~82 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.228 ns Add1~85 30 COMB LCCOMB_X6_Y19_N22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 11.228 ns; Loc. = LCCOMB_X6_Y19_N22; Fanout = 2; COMB Node = 'Add1~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~82 Add1~85 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.686 ns Add1~87 31 COMB LCCOMB_X6_Y19_N24 1 " "Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 11.686 ns; Loc. = LCCOMB_X6_Y19_N24; Fanout = 1; COMB Node = 'Add1~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~85 Add1~87 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.178 ns) 12.395 ns Add1~89 32 COMB LCCOMB_X5_Y19_N0 1 " "Info: 32: + IC(0.531 ns) + CELL(0.178 ns) = 12.395 ns; Loc. = LCCOMB_X5_Y19_N0; Fanout = 1; COMB Node = 'Add1~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { Add1~87 Add1~89 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(3.036 ns) 17.630 ns quociente\[28\] 33 PIN PIN_AH3 0 " "Info: 33: + IC(2.199 ns) + CELL(3.036 ns) = 17.630 ns; Loc. = PIN_AH3; Fanout = 0; PIN Node = 'quociente\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { Add1~89 quociente[28] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.034 ns ( 45.57 % ) " "Info: Total cell delay = 8.034 ns ( 45.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.596 ns ( 54.43 % ) " "Info: Total interconnect delay = 9.596 ns ( 54.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.630 ns" { sinal Add1~2 Add1~4 Add1~7 Add1~10 Add1~13 Add1~16 Add1~19 Add1~22 Add1~25 Add1~28 Add1~31 Add1~34 Add1~37 Add1~40 Add1~43 Add1~46 Add1~49 Add1~52 Add1~55 Add1~58 Add1~61 Add1~64 Add1~67 Add1~70 Add1~73 Add1~76 Add1~79 Add1~82 Add1~85 Add1~87 Add1~89 quociente[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.630 ns" { sinal {} sinal~combout {} Add1~2 {} Add1~4 {} Add1~7 {} Add1~10 {} Add1~13 {} Add1~16 {} Add1~19 {} Add1~22 {} Add1~25 {} Add1~28 {} Add1~31 {} Add1~34 {} Add1~37 {} Add1~40 {} Add1~43 {} Add1~46 {} Add1~49 {} Add1~52 {} Add1~55 {} Add1~58 {} Add1~61 {} Add1~64 {} Add1~67 {} Add1~70 {} Add1~73 {} Add1~76 {} Add1~79 {} Add1~82 {} Add1~85 {} Add1~87 {} Add1~89 {} quociente[28] {} } { 0.000ns 0.000ns 5.722ns 1.144ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.531ns 2.199ns } { 0.000ns 0.874ns 0.542ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 3.036ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Divisor\[0\] Divsor\[1\] Clk -3.407 ns register " "Info: th for register \"Divisor\[0\]\" (data pin = \"Divsor\[1\]\", clock pin = \"Clk\") is -3.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.069 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 3.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns Clk~clkctrl 2 COMB CLKCTRL_G3 74 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 74; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.602 ns) 3.069 ns Divisor\[0\] 3 REG LCFF_X7_Y19_N3 1 " "Info: 3: + IC(1.317 ns) + CELL(0.602 ns) = 3.069 ns; Loc. = LCFF_X7_Y19_N3; Fanout = 1; REG Node = 'Divisor\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { Clk~clkctrl Divisor[0] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.05 % ) " "Info: Total cell delay = 1.628 ns ( 53.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 46.95 % ) " "Info: Total interconnect delay = 1.441 ns ( 46.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { Clk Clk~clkctrl Divisor[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.069 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Divisor[0] {} } { 0.000ns 0.000ns 0.124ns 1.317ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.762 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns Divsor\[1\] 1 PIN PIN_T9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_T9; Fanout = 2; PIN Node = 'Divsor\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divsor[1] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.654 ns) + CELL(0.178 ns) 6.666 ns Divisor~0 2 COMB LCCOMB_X7_Y19_N2 1 " "Info: 2: + IC(5.654 ns) + CELL(0.178 ns) = 6.666 ns; Loc. = LCCOMB_X7_Y19_N2; Fanout = 1; COMB Node = 'Divisor~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.832 ns" { Divsor[1] Divisor~0 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.762 ns Divisor\[0\] 3 REG LCFF_X7_Y19_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.762 ns; Loc. = LCFF_X7_Y19_N3; Fanout = 1; REG Node = 'Divisor\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Divisor~0 Divisor[0] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/Luiz Eduardo/Desktop/Projeto2/div.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 16.39 % ) " "Info: Total cell delay = 1.108 ns ( 16.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.654 ns ( 83.61 % ) " "Info: Total interconnect delay = 5.654 ns ( 83.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { Divsor[1] Divisor~0 Divisor[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { Divsor[1] {} Divsor[1]~combout {} Divisor~0 {} Divisor[0] {} } { 0.000ns 0.000ns 5.654ns 0.000ns } { 0.000ns 0.834ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { Clk Clk~clkctrl Divisor[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.069 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Divisor[0] {} } { 0.000ns 0.000ns 0.124ns 1.317ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { Divsor[1] Divisor~0 Divisor[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { Divsor[1] {} Divsor[1]~combout {} Divisor~0 {} Divisor[0] {} } { 0.000ns 0.000ns 5.654ns 0.000ns } { 0.000ns 0.834ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 01:39:47 2018 " "Info: Processing ended: Thu May 17 01:39:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
