// Seed: 2632136065
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wand id_2,
    output wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    input supply0 id_10
);
  tri  id_12;
  wire id_13;
  module_0(
      id_13, id_13, id_13
  );
  assign id_6  = 1;
  assign id_12 = id_1;
endmodule
