// Seed: 1793546901
module module_0 (
    output tri id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri id_4,
    input uwire id_5,
    output wire id_6,
    input tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    output tri1 id_10,
    input uwire id_11,
    input wand id_12,
    input tri id_13,
    input tri1 id_14,
    output wire id_15,
    input uwire id_16,
    output uwire id_17,
    output tri0 id_18
);
endmodule
module module_1 #(
    parameter id_25 = 32'd80
) (
    output tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output uwire id_6,
    input wor id_7,
    output supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input supply0 id_13,
    output tri0 id_14,
    input supply1 id_15
    , id_23,
    output supply1 id_16,
    output wire id_17,
    input wor id_18,
    output supply1 id_19,
    input wor id_20,
    output tri id_21
);
  integer id_24 = id_9;
  wire _id_25;
  parameter id_26 = 1;
  logic id_27 = 1;
  logic [id_25 : -1] id_28;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_9,
      id_14,
      id_17,
      id_4,
      id_16,
      id_3,
      id_15,
      id_7,
      id_17,
      id_13,
      id_4,
      id_2,
      id_2,
      id_6,
      id_12,
      id_0,
      id_14
  );
  assign modCall_1.id_1 = 0;
  parameter id_29 = id_26;
  wire [1 'b0 : -1] id_30;
  wire id_31;
  ;
endmodule
