# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do regfile_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile {//Mac/Home/Desktop/ECE550/Proj_2/regfile/d_flip_flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:23 on Sep 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile" //Mac/Home/Desktop/ECE550/Proj_2/regfile/d_flip_flop.v 
# -- Compiling module d_flip_flop
# 
# Top level modules:
# 	d_flip_flop
# End time: 21:07:23 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile {//Mac/Home/Desktop/ECE550/Proj_2/regfile/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:23 on Sep 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile" //Mac/Home/Desktop/ECE550/Proj_2/regfile/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 21:07:23 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile {//Mac/Home/Desktop/ECE550/Proj_2/regfile/d_latch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:24 on Sep 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile" //Mac/Home/Desktop/ECE550/Proj_2/regfile/d_latch.v 
# -- Compiling module d_latch
# 
# Top level modules:
# 	d_latch
# End time: 21:07:24 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/Desktop/ECE550/Proj_2/regfile {/Desktop/ECE550/Proj_2/regfile/register_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:24 on Sep 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/Desktop/ECE550/Proj_2/regfile" /Desktop/ECE550/Proj_2/regfile/register_tb.v 
# -- Compiling module register_tb
# ** Error: (vlog-13069) /Desktop/ECE550/Proj_2/regfile/register_tb.v(23): near "genvar": syntax error, unexpected genvar.
# ** Error: /Desktop/ECE550/Proj_2/regfile/register_tb.v(25): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) /Desktop/ECE550/Proj_2/regfile/register_tb.v(25): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) /Desktop/ECE550/Proj_2/regfile/register_tb.v(29): near "endgenerate": syntax error, unexpected endgenerate.
# ** Error: /Desktop/ECE550/Proj_2/regfile/register_tb.v(35): (vlog-13161) unexpected '$display'
# ** Error: (vlog-13069) /Desktop/ECE550/Proj_2/regfile/register_tb.v(38): near "=": syntax error, unexpected '='.
# ** Error: /Desktop/ECE550/Proj_2/regfile/register_tb.v(38): (vlog-13205) Syntax error found in the scope following 'enable'. Is there a missing '::'?
# End time: 21:07:24 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./regfile_run_msim_rtl_verilog.do line 12
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/Desktop/ECE550/Proj_2/regfile {/Desktop/ECE550/Proj_2/regfile/register_tb.v}"
