Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 27 13:52:29 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2064 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ROM1/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ROM1/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ROM1/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ROM1/FSM_onehot_cs_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ROM1/FSM_onehot_cs_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: VGA1/pixel_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/blank_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: btn/BTN_sync_f_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: btn/BTN_sync_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: btn/db/u1/slow_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/ap_start_cs_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp1/fetch_0/stall_cs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp1/fetch_0/stall_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[63]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[33]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[34]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[35]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[36]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.599        0.000                      0                  423        0.134        0.000                      0                  423        4.500        0.000                       0                   320  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.599        0.000                      0                  423        0.134        0.000                      0                  423        4.500        0.000                       0                   320  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 2.482ns (26.529%)  route 6.874ns (73.471%))
  Logic Levels:           10  (LUT4=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.372     3.854    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.978 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.720     4.698    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.811     6.605    dp1/reg0/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     7.061 r  dp1/reg0/dout_reg[13]/Q
                         net (fo=6, routed)           1.037     8.099    dp1/reg0/D[17]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.152     8.251 f  dp1/reg0/dout[43]_i_6/O
                         net (fo=4, routed)           0.445     8.696    dp1/reg0/dout[43]_i_6_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.326     9.022 r  dp1/reg0/dout[43]_i_7/O
                         net (fo=16, routed)          0.606     9.628    dp1/rf_0/dout_reg[28]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           1.113    10.865    dp1/reg0/dout_reg[28]_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.989 r  dp1/reg0/dout[28]_i_1/O
                         net (fo=514, routed)         1.921    12.910    dp1/mem_0/RF_D2_ID[0]
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.124    13.034 r  dp1/mem_0/dout[24]_i_38/O
                         net (fo=1, routed)           0.000    13.034    dp1/mem_0/dout[24]_i_38_n_0
    SLICE_X11Y38         MUXF7 (Prop_muxf7_I1_O)      0.245    13.279 r  dp1/mem_0/dout_reg[24]_i_17/O
                         net (fo=1, routed)           0.000    13.279    dp1/mem_0/dout_reg[24]_i_17_n_0
    SLICE_X11Y38         MUXF8 (Prop_muxf8_I0_O)      0.104    13.383 r  dp1/mem_0/dout_reg[24]_i_7/O
                         net (fo=1, routed)           1.028    14.411    dp1/mem_0/dout_reg[24]_i_7_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.316    14.727 r  dp1/mem_0/dout[24]_i_3/O
                         net (fo=1, routed)           0.000    14.727    dp1/mem_0/dout[24]_i_3_n_0
    SLICE_X13Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    14.939 r  dp1/mem_0/dout_reg[24]_i_2/O
                         net (fo=1, routed)           0.723    15.662    dp1/reg2/dout_reg[24]_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I3_O)        0.299    15.961 r  dp1/reg2/dout[24]_i_1/O
                         net (fo=1, routed)           0.000    15.961    dp1/reg1/dout_reg[75]_0[12]
    SLICE_X17Y37         FDRE                                         r  dp1/reg1/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.024    13.435    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.535 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.638    14.173    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.682    15.946    dp1/reg1/clk_local
    SLICE_X17Y37         FDRE                                         r  dp1/reg1/dout_reg[24]/C
                         clock pessimism              0.618    16.564    
                         clock uncertainty           -0.035    16.529    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)        0.031    16.560    dp1/reg1/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         16.560    
                         arrival time                         -15.961    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.356ns (25.526%)  route 6.874ns (74.474%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 15.931 - 10.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.372     3.854    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.978 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.720     4.698    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.811     6.605    dp1/reg0/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     7.061 r  dp1/reg0/dout_reg[13]/Q
                         net (fo=6, routed)           1.037     8.099    dp1/reg0/D[17]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.152     8.251 r  dp1/reg0/dout[43]_i_6/O
                         net (fo=4, routed)           0.665     8.916    dp1/reg0/dout[43]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.326     9.242 r  dp1/reg0/dout[43]_i_4/O
                         net (fo=18, routed)          1.510    10.753    dp1/reg0/dout[43]_i_4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.877 r  dp1/reg0/dout[29]_i_1/O
                         net (fo=514, routed)         2.073    12.949    dp1/mem_0/RF_D2_ID[1]
    SLICE_X62Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.073 r  dp1/mem_0/dout[23]_i_53/O
                         net (fo=1, routed)           0.000    13.073    dp1/mem_0/dout[23]_i_53_n_0
    SLICE_X62Y49         MUXF7 (Prop_muxf7_I0_O)      0.241    13.314 r  dp1/mem_0/dout_reg[23]_i_25/O
                         net (fo=1, routed)           0.000    13.314    dp1/mem_0/dout_reg[23]_i_25_n_0
    SLICE_X62Y49         MUXF8 (Prop_muxf8_I0_O)      0.098    13.412 r  dp1/mem_0/dout_reg[23]_i_11/O
                         net (fo=1, routed)           1.092    14.505    dp1/mem_0/dout_reg[23]_i_11_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I3_O)        0.319    14.824 r  dp1/mem_0/dout[23]_i_4/O
                         net (fo=1, routed)           0.000    14.824    dp1/mem_0/dout[23]_i_4_n_0
    SLICE_X57Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    15.041 r  dp1/mem_0/dout_reg[23]_i_2/O
                         net (fo=1, routed)           0.496    15.536    dp1/reg2/dout_reg[23]_4
    SLICE_X55Y48         LUT6 (Prop_lut6_I3_O)        0.299    15.835 r  dp1/reg2/dout[23]_i_1/O
                         net (fo=1, routed)           0.000    15.835    dp1/reg1/dout_reg[75]_0[11]
    SLICE_X55Y48         FDRE                                         r  dp1/reg1/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.024    13.435    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.535 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.638    14.173    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.667    15.931    dp1/reg1/clk_local
    SLICE_X55Y48         FDRE                                         r  dp1/reg1/dout_reg[23]/C
                         clock pessimism              0.546    16.477    
                         clock uncertainty           -0.035    16.442    
    SLICE_X55Y48         FDRE (Setup_fdre_C_D)        0.029    16.471    dp1/reg1/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                         -15.835    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 2.362ns (25.832%)  route 6.782ns (74.168%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.926ns = ( 15.926 - 10.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.372     3.854    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.978 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.720     4.698    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.811     6.605    dp1/reg0/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     7.061 r  dp1/reg0/dout_reg[13]/Q
                         net (fo=6, routed)           1.037     8.099    dp1/reg0/D[17]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.152     8.251 r  dp1/reg0/dout[43]_i_6/O
                         net (fo=4, routed)           0.665     8.916    dp1/reg0/dout[43]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.326     9.242 r  dp1/reg0/dout[43]_i_4/O
                         net (fo=18, routed)          1.510    10.753    dp1/reg0/dout[43]_i_4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.877 r  dp1/reg0/dout[29]_i_1/O
                         net (fo=514, routed)         1.797    12.673    dp1/mem_0/RF_D2_ID[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.797 r  dp1/mem_0/dout[14]_i_54__0/O
                         net (fo=1, routed)           0.000    12.797    dp1/mem_0/dout[14]_i_54__0_n_0
    SLICE_X60Y15         MUXF7 (Prop_muxf7_I1_O)      0.247    13.044 r  dp1/mem_0/dout_reg[14]_i_25__0/O
                         net (fo=1, routed)           0.000    13.044    dp1/mem_0/dout_reg[14]_i_25__0_n_0
    SLICE_X60Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    13.142 r  dp1/mem_0/dout_reg[14]_i_11__0/O
                         net (fo=1, routed)           1.196    14.338    dp1/mem_0/dout_reg[14]_i_11__0_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I3_O)        0.319    14.657 r  dp1/mem_0/dout[14]_i_4__0/O
                         net (fo=1, routed)           0.000    14.657    dp1/mem_0/dout[14]_i_4__0_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  dp1/mem_0/dout_reg[14]_i_2/O
                         net (fo=1, routed)           0.576    15.450    dp1/reg2/dout_reg[14]_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.299    15.749 r  dp1/reg2/dout[14]_i_1/O
                         net (fo=1, routed)           0.000    15.749    dp1/reg1/dout_reg[75]_0[2]
    SLICE_X51Y19         FDRE                                         r  dp1/reg1/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.024    13.435    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.535 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.638    14.173    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.662    15.926    dp1/reg1/clk_local
    SLICE_X51Y19         FDRE                                         r  dp1/reg1/dout_reg[14]/C
                         clock pessimism              0.618    16.544    
                         clock uncertainty           -0.035    16.509    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.029    16.538    dp1/reg1/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         16.538    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 2.487ns (27.188%)  route 6.660ns (72.812%))
  Logic Levels:           10  (LUT4=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 15.935 - 10.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.372     3.854    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.978 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.720     4.698    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.811     6.605    dp1/reg0/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     7.061 r  dp1/reg0/dout_reg[13]/Q
                         net (fo=6, routed)           1.037     8.099    dp1/reg0/D[17]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.152     8.251 f  dp1/reg0/dout[43]_i_6/O
                         net (fo=4, routed)           0.445     8.696    dp1/reg0/dout[43]_i_6_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.326     9.022 r  dp1/reg0/dout[43]_i_7/O
                         net (fo=16, routed)          0.606     9.628    dp1/rf_0/dout_reg[28]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           1.113    10.865    dp1/reg0/dout_reg[28]_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.989 r  dp1/reg0/dout[28]_i_1/O
                         net (fo=514, routed)         2.047    13.036    dp1/mem_0/RF_D2_ID[0]
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    13.160 r  dp1/mem_0/dout[12]_i_54__0/O
                         net (fo=1, routed)           0.000    13.160    dp1/mem_0/dout[12]_i_54__0_n_0
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I1_O)      0.245    13.405 r  dp1/mem_0/dout_reg[12]_i_25__0/O
                         net (fo=1, routed)           0.000    13.405    dp1/mem_0/dout_reg[12]_i_25__0_n_0
    SLICE_X9Y21          MUXF8 (Prop_muxf8_I0_O)      0.104    13.509 r  dp1/mem_0/dout_reg[12]_i_11__0/O
                         net (fo=1, routed)           0.880    14.389    dp1/mem_0/dout_reg[12]_i_11__0_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.316    14.705 r  dp1/mem_0/dout[12]_i_4__0/O
                         net (fo=1, routed)           0.000    14.705    dp1/mem_0/dout[12]_i_4__0_n_0
    SLICE_X13Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    14.922 r  dp1/mem_0/dout_reg[12]_i_2/O
                         net (fo=1, routed)           0.532    15.454    dp1/reg2/dout_reg[12]_1
    SLICE_X19Y26         LUT6 (Prop_lut6_I3_O)        0.299    15.753 r  dp1/reg2/dout[12]_i_1/O
                         net (fo=1, routed)           0.000    15.753    dp1/reg1/dout_reg[75]_0[0]
    SLICE_X19Y26         FDRE                                         r  dp1/reg1/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.024    13.435    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.535 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.638    14.173    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.671    15.935    dp1/reg1/clk_local
    SLICE_X19Y26         FDRE                                         r  dp1/reg1/dout_reg[12]/C
                         clock pessimism              0.618    16.553    
                         clock uncertainty           -0.035    16.518    
    SLICE_X19Y26         FDRE (Setup_fdre_C_D)        0.029    16.547    dp1/reg1/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                         -15.753    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 1.962ns (21.434%)  route 7.192ns (78.566%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 15.943 - 10.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.372     3.854    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.978 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.720     4.698    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.811     6.605    dp1/reg0/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     7.061 r  dp1/reg0/dout_reg[13]/Q
                         net (fo=6, routed)           1.037     8.099    dp1/reg0/D[17]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.152     8.251 f  dp1/reg0/dout[43]_i_6/O
                         net (fo=4, routed)           0.445     8.696    dp1/reg0/dout[43]_i_6_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.326     9.022 r  dp1/reg0/dout[43]_i_7/O
                         net (fo=16, routed)          0.606     9.628    dp1/rf_0/dout_reg[28]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           1.113    10.865    dp1/reg0/dout_reg[28]_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.989 r  dp1/reg0/dout[28]_i_1/O
                         net (fo=514, routed)         1.630    12.620    dp1/reg0/D[0]
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.744 r  dp1/reg0/dout[27]_i_9/O
                         net (fo=1, routed)           0.000    12.744    dp1/reg0/dout[27]_i_9_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.276 r  dp1/reg0/dout_reg[27]_i_3/CO[3]
                         net (fo=16, routed)          2.360    15.635    dp1/reg2/CO[0]
    SLICE_X26Y15         LUT6 (Prop_lut6_I4_O)        0.124    15.759 r  dp1/reg2/dout[27]_i_1/O
                         net (fo=1, routed)           0.000    15.759    dp1/reg1/dout_reg[75]_0[15]
    SLICE_X26Y15         FDRE                                         r  dp1/reg1/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.024    13.435    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.535 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.638    14.173    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.679    15.943    dp1/reg1/clk_local
    SLICE_X26Y15         FDRE                                         r  dp1/reg1/dout_reg[27]/C
                         clock pessimism              0.618    16.561    
                         clock uncertainty           -0.035    16.526    
    SLICE_X26Y15         FDRE (Setup_fdre_C_D)        0.029    16.555    dp1/reg1/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         16.555    
                         arrival time                         -15.759    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 2.199ns (24.068%)  route 6.938ns (75.932%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.926ns = ( 15.926 - 10.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.372     3.854    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.978 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.720     4.698    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.811     6.605    dp1/reg0/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     7.061 r  dp1/reg0/dout_reg[13]/Q
                         net (fo=6, routed)           1.037     8.099    dp1/reg0/D[17]
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124     8.223 r  dp1/reg0/dout[43]_i_10/O
                         net (fo=16, routed)          0.788     9.011    dp1/rf_0/dout[43]_i_5_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.135 r  dp1/rf_0/dout[30]_i_3/O
                         net (fo=1, routed)           0.572     9.706    dp1/rf_0/dout[30]_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.830 r  dp1/rf_0/dout[30]_i_2/O
                         net (fo=3, routed)           0.526    10.356    dp1/reg0/dout_reg[30]
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.480 r  dp1/reg0/dout[19]_i_29/O
                         net (fo=120, routed)         2.324    12.804    dp1/mem_0/dout_reg[19]_i_5_0
    SLICE_X66Y15         MUXF7 (Prop_muxf7_S_O)       0.314    13.118 r  dp1/mem_0/dout_reg[18]_i_21/O
                         net (fo=1, routed)           0.000    13.118    dp1/mem_0/dout_reg[18]_i_21_n_0
    SLICE_X66Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    13.216 r  dp1/mem_0/dout_reg[18]_i_9/O
                         net (fo=1, routed)           1.258    14.474    dp1/mem_0/dout_reg[18]_i_9_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.319    14.793 r  dp1/mem_0/dout[18]_i_4/O
                         net (fo=1, routed)           0.000    14.793    dp1/mem_0/dout[18]_i_4_n_0
    SLICE_X51Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    15.010 r  dp1/mem_0/dout_reg[18]_i_2/O
                         net (fo=1, routed)           0.433    15.443    dp1/reg2/dout_reg[18]_59
    SLICE_X51Y20         LUT6 (Prop_lut6_I3_O)        0.299    15.742 r  dp1/reg2/dout[18]_i_1/O
                         net (fo=1, routed)           0.000    15.742    dp1/reg1/dout_reg[75]_0[6]
    SLICE_X51Y20         FDRE                                         r  dp1/reg1/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.024    13.435    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.535 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.638    14.173    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.662    15.926    dp1/reg1/clk_local
    SLICE_X51Y20         FDRE                                         r  dp1/reg1/dout_reg[18]/C
                         clock pessimism              0.618    16.544    
                         clock uncertainty           -0.035    16.509    
    SLICE_X51Y20         FDRE (Setup_fdre_C_D)        0.031    16.540    dp1/reg1/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         16.540    
                         arrival time                         -15.742    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 2.480ns (27.408%)  route 6.568ns (72.592%))
  Logic Levels:           10  (LUT4=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 15.916 - 10.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.372     3.854    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.978 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.720     4.698    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.811     6.605    dp1/reg0/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     7.061 r  dp1/reg0/dout_reg[13]/Q
                         net (fo=6, routed)           1.037     8.099    dp1/reg0/D[17]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.152     8.251 f  dp1/reg0/dout[43]_i_6/O
                         net (fo=4, routed)           0.445     8.696    dp1/reg0/dout[43]_i_6_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.326     9.022 r  dp1/reg0/dout[43]_i_7/O
                         net (fo=16, routed)          0.606     9.628    dp1/rf_0/dout_reg[28]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           1.113    10.865    dp1/reg0/dout_reg[28]_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.989 r  dp1/reg0/dout[28]_i_1/O
                         net (fo=514, routed)         1.598    12.587    dp1/mem_0/RF_D2_ID[0]
    SLICE_X68Y28         LUT6 (Prop_lut6_I4_O)        0.124    12.711 r  dp1/mem_0/dout[17]_i_53/O
                         net (fo=1, routed)           0.000    12.711    dp1/mem_0/dout[17]_i_53_n_0
    SLICE_X68Y28         MUXF7 (Prop_muxf7_I0_O)      0.238    12.949 r  dp1/mem_0/dout_reg[17]_i_25/O
                         net (fo=1, routed)           0.000    12.949    dp1/mem_0/dout_reg[17]_i_25_n_0
    SLICE_X68Y28         MUXF8 (Prop_muxf8_I0_O)      0.104    13.053 r  dp1/mem_0/dout_reg[17]_i_11/O
                         net (fo=1, routed)           1.349    14.403    dp1/mem_0/dout_reg[17]_i_11_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.316    14.719 r  dp1/mem_0/dout[17]_i_4/O
                         net (fo=1, routed)           0.000    14.719    dp1/mem_0/dout[17]_i_4_n_0
    SLICE_X57Y27         MUXF7 (Prop_muxf7_I1_O)      0.217    14.936 r  dp1/mem_0/dout_reg[17]_i_2/O
                         net (fo=1, routed)           0.419    15.355    dp1/reg2/dout_reg[17]_18
    SLICE_X53Y27         LUT6 (Prop_lut6_I3_O)        0.299    15.654 r  dp1/reg2/dout[17]_i_1/O
                         net (fo=1, routed)           0.000    15.654    dp1/reg1/dout_reg[75]_0[5]
    SLICE_X53Y27         FDRE                                         r  dp1/reg1/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.024    13.435    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.535 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.638    14.173    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.652    15.916    dp1/reg1/clk_local
    SLICE_X53Y27         FDRE                                         r  dp1/reg1/dout_reg[17]/C
                         clock pessimism              0.546    16.462    
                         clock uncertainty           -0.035    16.427    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)        0.031    16.458    dp1/reg1/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         16.458    
                         arrival time                         -15.654    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 2.314ns (25.439%)  route 6.782ns (74.561%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 15.931 - 10.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.372     3.854    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.978 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.720     4.698    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.811     6.605    dp1/reg0/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     7.061 r  dp1/reg0/dout_reg[13]/Q
                         net (fo=6, routed)           1.037     8.099    dp1/reg0/D[17]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.152     8.251 r  dp1/reg0/dout[43]_i_6/O
                         net (fo=4, routed)           0.665     8.916    dp1/reg0/dout[43]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.326     9.242 r  dp1/reg0/dout[43]_i_4/O
                         net (fo=18, routed)          1.510    10.753    dp1/reg0/dout[43]_i_4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.877 r  dp1/reg0/dout[29]_i_1/O
                         net (fo=514, routed)         2.106    12.983    dp1/mem_0/RF_D2_ID[1]
    SLICE_X66Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.107 r  dp1/mem_0/dout[16]_i_59/O
                         net (fo=1, routed)           0.000    13.107    dp1/mem_0/dout[16]_i_59_n_0
    SLICE_X66Y44         MUXF7 (Prop_muxf7_I0_O)      0.209    13.316 r  dp1/mem_0/dout_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    13.316    dp1/mem_0/dout_reg[16]_i_28_n_0
    SLICE_X66Y44         MUXF8 (Prop_muxf8_I1_O)      0.088    13.404 r  dp1/mem_0/dout_reg[16]_i_12/O
                         net (fo=1, routed)           0.968    14.372    dp1/mem_0/dout_reg[16]_i_12_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.319    14.691 r  dp1/mem_0/dout[16]_i_4/O
                         net (fo=1, routed)           0.000    14.691    dp1/mem_0/dout[16]_i_4_n_0
    SLICE_X57Y44         MUXF7 (Prop_muxf7_I1_O)      0.217    14.908 r  dp1/mem_0/dout_reg[16]_i_2/O
                         net (fo=1, routed)           0.495    15.403    dp1/reg2/dout_reg[16]_97
    SLICE_X56Y45         LUT6 (Prop_lut6_I3_O)        0.299    15.702 r  dp1/reg2/dout[16]_i_1/O
                         net (fo=1, routed)           0.000    15.702    dp1/reg1/dout_reg[75]_0[4]
    SLICE_X56Y45         FDRE                                         r  dp1/reg1/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.024    13.435    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.535 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.638    14.173    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.667    15.931    dp1/reg1/clk_local
    SLICE_X56Y45         FDRE                                         r  dp1/reg1/dout_reg[16]/C
                         clock pessimism              0.546    16.477    
                         clock uncertainty           -0.035    16.442    
    SLICE_X56Y45         FDRE (Setup_fdre_C_D)        0.079    16.521    dp1/reg1/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         16.521    
                         arrival time                         -15.702    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 1.962ns (21.678%)  route 7.089ns (78.322%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 15.941 - 10.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.372     3.854    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.978 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.720     4.698    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.811     6.605    dp1/reg0/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     7.061 r  dp1/reg0/dout_reg[13]/Q
                         net (fo=6, routed)           1.037     8.099    dp1/reg0/D[17]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.152     8.251 f  dp1/reg0/dout[43]_i_6/O
                         net (fo=4, routed)           0.445     8.696    dp1/reg0/dout[43]_i_6_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.326     9.022 r  dp1/reg0/dout[43]_i_7/O
                         net (fo=16, routed)          0.606     9.628    dp1/rf_0/dout_reg[28]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           1.113    10.865    dp1/reg0/dout_reg[28]_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.989 r  dp1/reg0/dout[28]_i_1/O
                         net (fo=514, routed)         1.630    12.620    dp1/reg0/D[0]
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.744 r  dp1/reg0/dout[27]_i_9/O
                         net (fo=1, routed)           0.000    12.744    dp1/reg0/dout[27]_i_9_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.276 r  dp1/reg0/dout_reg[27]_i_3/CO[3]
                         net (fo=16, routed)          2.257    15.532    dp1/reg2/CO[0]
    SLICE_X35Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.656 r  dp1/reg2/dout[13]_i_1/O
                         net (fo=1, routed)           0.000    15.656    dp1/reg1/dout_reg[75]_0[1]
    SLICE_X35Y14         FDRE                                         r  dp1/reg1/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.024    13.435    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.535 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.638    14.173    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.677    15.941    dp1/reg1/clk_local
    SLICE_X35Y14         FDRE                                         r  dp1/reg1/dout_reg[13]/C
                         clock pessimism              0.618    16.559    
                         clock uncertainty           -0.035    16.524    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.031    16.555    dp1/reg1/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         16.555    
                         arrival time                         -15.656    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 dp1/reg0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 1.962ns (21.849%)  route 7.018ns (78.151%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns = ( 15.934 - 10.000 ) 
    Source Clock Delay      (SCD):    6.605ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.372     3.854    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     3.978 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.720     4.698    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.811     6.605    dp1/reg0/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     7.061 r  dp1/reg0/dout_reg[13]/Q
                         net (fo=6, routed)           1.037     8.099    dp1/reg0/D[17]
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.152     8.251 f  dp1/reg0/dout[43]_i_6/O
                         net (fo=4, routed)           0.445     8.696    dp1/reg0/dout[43]_i_6_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.326     9.022 r  dp1/reg0/dout[43]_i_7/O
                         net (fo=16, routed)          0.606     9.628    dp1/rf_0/dout_reg[28]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  dp1/rf_0/dout[28]_i_2/O
                         net (fo=1, routed)           1.113    10.865    dp1/reg0/dout_reg[28]_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.989 r  dp1/reg0/dout[28]_i_1/O
                         net (fo=514, routed)         1.630    12.620    dp1/reg0/D[0]
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.744 r  dp1/reg0/dout[27]_i_9/O
                         net (fo=1, routed)           0.000    12.744    dp1/reg0/dout[27]_i_9_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.276 r  dp1/reg0/dout_reg[27]_i_3/CO[3]
                         net (fo=16, routed)          2.186    15.461    dp1/reg2/CO[0]
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.124    15.585 r  dp1/reg2/dout[19]_i_1/O
                         net (fo=1, routed)           0.000    15.585    dp1/reg1/dout_reg[75]_0[7]
    SLICE_X44Y16         FDRE                                         r  dp1/reg1/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.024    13.435    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    13.535 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.638    14.173    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         1.670    15.934    dp1/reg1/clk_local
    SLICE_X44Y16         FDRE                                         r  dp1/reg1/dout_reg[19]/C
                         clock pessimism              0.618    16.552    
                         clock uncertainty           -0.035    16.517    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)        0.029    16.546    dp1/reg1/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         16.546    
                         arrival time                         -15.585    
  -------------------------------------------------------------------
                         slack                                  0.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dp1/reg0/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.023     1.273    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.318 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.266     1.584    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.636     2.246    dp1/reg0/clk_local
    SLICE_X33Y44         FDRE                                         r  dp1/reg0/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     2.387 r  dp1/reg0/dout_reg[15]/Q
                         net (fo=6, routed)           0.068     2.455    dp1/reg1/dout_reg[75]_0[51]
    SLICE_X33Y44         FDRE                                         r  dp1/reg1/dout_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.183     1.621    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.677 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.299     1.976    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.910     2.914    dp1/reg1/clk_local
    SLICE_X33Y44         FDRE                                         r  dp1/reg1/dout_reg[63]/C
                         clock pessimism             -0.668     2.246    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.075     2.321    dp1/reg1/dout_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dp1/reg0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.023     1.273    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.318 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.266     1.584    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.635     2.245    dp1/reg0/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     2.386 r  dp1/reg0/dout_reg[13]/Q
                         net (fo=6, routed)           0.080     2.466    dp1/reg1/dout_reg[75]_0[49]
    SLICE_X37Y44         FDRE                                         r  dp1/reg1/dout_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.183     1.621    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.677 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.299     1.976    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.909     2.913    dp1/reg1/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg1/dout_reg[61]/C
                         clock pessimism             -0.668     2.245    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.075     2.320    dp1/reg1/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dp1/reg2/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/rf_0/reg_file_reg[6][0]_rep__2/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.832%)  route 0.398ns (68.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.023     1.273    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.318 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.266     1.584    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.569     2.178    dp1/reg2/clk_local
    SLICE_X37Y50         FDRE                                         r  dp1/reg2/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     2.319 r  dp1/reg2/dout_reg[1]/Q
                         net (fo=20, routed)          0.398     2.718    dp1/reg2/dout_reg[48]_0[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.763 r  dp1/reg2/reg_file[6][0]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     2.763    dp1/rf_0/reg_file_reg[6][0]_rep__2_2
    SLICE_X36Y46         FDSE                                         r  dp1/rf_0/reg_file_reg[6][0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.183     1.621    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.677 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.299     1.976    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.909     2.913    dp1/rf_0/clk_local
    SLICE_X36Y46         FDSE                                         r  dp1/rf_0/reg_file_reg[6][0]_rep__2/C
                         clock pessimism             -0.400     2.513    
    SLICE_X36Y46         FDSE (Hold_fdse_C_D)         0.091     2.604    dp1/rf_0/reg_file_reg[6][0]_rep__2
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dp1/reg0/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.490%)  route 0.123ns (46.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.023     1.273    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.318 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.266     1.584    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.635     2.245    dp1/reg0/clk_local
    SLICE_X36Y43         FDRE                                         r  dp1/reg0/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     2.386 r  dp1/reg0/dout_reg[3]/Q
                         net (fo=2, routed)           0.123     2.509    dp1/reg1/dout_reg[75]_0[55]
    SLICE_X37Y44         FDRE                                         r  dp1/reg1/dout_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.183     1.621    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.677 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.299     1.976    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.909     2.913    dp1/reg1/clk_local
    SLICE_X37Y44         FDRE                                         r  dp1/reg1/dout_reg[67]/C
                         clock pessimism             -0.652     2.261    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.066     2.327    dp1/reg1/dout_reg[67]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dp1/reg1/dout_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg2/dout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.023     1.273    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.318 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.266     1.584    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.569     2.178    dp1/reg1/clk_local
    SLICE_X35Y50         FDRE                                         r  dp1/reg1/dout_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     2.319 r  dp1/reg1/dout_reg[47]/Q
                         net (fo=3, routed)           0.119     2.439    dp1/reg2/dout_reg[48]_3[16]
    SLICE_X34Y50         FDRE                                         r  dp1/reg2/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.183     1.621    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.677 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.299     1.976    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.840     2.844    dp1/reg2/clk_local
    SLICE_X34Y50         FDRE                                         r  dp1/reg2/dout_reg[20]/C
                         clock pessimism             -0.653     2.191    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.063     2.254    dp1/reg2/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dp1/reg2/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/rf_0/reg_file_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.409%)  route 0.144ns (50.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.023     1.273    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.318 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.266     1.584    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.636     2.246    dp1/reg2/clk_local
    SLICE_X37Y49         FDRE                                         r  dp1/reg2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     2.387 r  dp1/reg2/dout_reg[2]/Q
                         net (fo=19, routed)          0.144     2.531    dp1/rf_0/reg_file_reg[5][15]_0[2]
    SLICE_X36Y47         FDRE                                         r  dp1/rf_0/reg_file_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.183     1.621    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.677 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.299     1.976    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.910     2.914    dp1/rf_0/clk_local
    SLICE_X36Y47         FDRE                                         r  dp1/rf_0/reg_file_reg[0][1]/C
                         clock pessimism             -0.652     2.262    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.070     2.332    dp1/rf_0/reg_file_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dp1/reg1/dout_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg2/dout_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.141ns (23.101%)  route 0.469ns (76.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.023     1.273    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.318 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.266     1.584    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.569     2.178    dp1/reg1/clk_local
    SLICE_X36Y50         FDRE                                         r  dp1/reg1/dout_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     2.319 r  dp1/reg1/dout_reg[46]/Q
                         net (fo=4, routed)           0.469     2.789    dp1/reg2/dout_reg[48]_3[15]
    SLICE_X36Y49         FDRE                                         r  dp1/reg2/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.183     1.621    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.677 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.299     1.976    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.910     2.914    dp1/reg2/clk_local
    SLICE_X36Y49         FDRE                                         r  dp1/reg2/dout_reg[19]/C
                         clock pessimism             -0.400     2.514    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.072     2.586    dp1/reg2/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dp1/reg0/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg1/dout_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.081%)  route 0.146ns (50.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.023     1.273    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.318 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.266     1.584    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.632     2.242    dp1/reg0/clk_local
    SLICE_X39Y44         FDRE                                         r  dp1/reg0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     2.383 r  dp1/reg0/dout_reg[2]/Q
                         net (fo=4, routed)           0.146     2.529    dp1/reg1/dout_reg[75]_0[54]
    SLICE_X38Y45         FDRE                                         r  dp1/reg1/dout_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.183     1.621    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.677 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.299     1.976    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.908     2.912    dp1/reg1/clk_local
    SLICE_X38Y45         FDRE                                         r  dp1/reg1/dout_reg[66]/C
                         clock pessimism             -0.654     2.258    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.060     2.318    dp1/reg1/dout_reg[66]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dp1/reg1/dout_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg2/dout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.023     1.273    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.318 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.266     1.584    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.568     2.177    dp1/reg1/clk_local
    SLICE_X34Y54         FDRE                                         r  dp1/reg1/dout_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     2.341 r  dp1/reg1/dout_reg[55]/Q
                         net (fo=4, routed)           0.133     2.475    dp1/reg2/dout_reg[48]_3[24]
    SLICE_X35Y53         FDRE                                         r  dp1/reg2/dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.183     1.621    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.677 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.299     1.976    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.839     2.843    dp1/reg2/clk_local
    SLICE_X35Y53         FDRE                                         r  dp1/reg2/dout_reg[28]/C
                         clock pessimism             -0.650     2.193    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.070     2.263    dp1/reg2/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dp1/reg1/dout_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp1/reg2/dout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.042%)  route 0.139ns (45.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.023     1.273    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.318 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.266     1.584    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.568     2.177    dp1/reg1/clk_local
    SLICE_X34Y55         FDRE                                         r  dp1/reg1/dout_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164     2.341 r  dp1/reg1/dout_reg[51]/Q
                         net (fo=3, routed)           0.139     2.481    dp1/reg2/dout_reg[48]_3[20]
    SLICE_X35Y55         FDRE                                         r  dp1/reg2/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.183     1.621    dp1/CLK100MHZ_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     1.677 r  dp1/dout[48]_i_2__0/O
                         net (fo=1, routed)           0.299     1.976    dp1_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  dout_reg[48]_i_1/O
                         net (fo=245, routed)         0.839     2.843    dp1/reg2/clk_local
    SLICE_X35Y55         FDRE                                         r  dp1/reg2/dout_reg[24]/C
                         clock pessimism             -0.653     2.190    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.070     2.260    dp1/reg2/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   dout_reg[48]_i_1/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y58    ROM1/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y58    ROM1/FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y58    ROM1/FSM_onehot_cs_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y58    ROM1/FSM_onehot_cs_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y58    ROM1/FSM_onehot_cs_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y59    ROM1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y60    ROM1/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y60    ROM1/cnt_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34    dp1/rf_0/reg_file_reg[6][1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y34    dp1/rf_0/reg_file_reg[6][1]_rep/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y34    dp1/rf_0/reg_file_reg[6][1]_rep__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49    dp1/reg2/dout_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49    dp1/reg2/dout_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49    dp1/reg2/dout_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49    dp1/reg2/dout_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    btn/db/u1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    btn/db/u1/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y66    btn/db/u1/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y58    ROM1/FSM_onehot_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y57    ROM1/user_inst_write_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58    ROM1/FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58    ROM1/FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y58    ROM1/FSM_onehot_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58    ROM1/FSM_onehot_cs_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58    ROM1/FSM_onehot_cs_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58    ROM1/FSM_onehot_cs_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58    ROM1/FSM_onehot_cs_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58    ROM1/FSM_onehot_cs_reg[4]/C



