K. Arvind , Rishiyur S. Nikhil, Executing a Program on the MIT Tagged-Token Dataflow Architecture, IEEE Transactions on Computers, v.39 n.3, p.300-318, March 1990[doi>10.1109/12.48862]
Krste Asanovic, Ras Bodik, Bryan Christopher Catanzaro, Joseph James Gebis, Parry Husbands, Kurt Keutzer, David A. Patterson, William Lester Plishker, John Shalf, Samuel Webb Williams, and Katherine A. Yelick. 2006. The Landscape of Parallel Computing Research: A View from Berkeley. Technical Report UCB/EECS-2006-183. EECS Department, University of California, Berkeley.
Bluespec, Inc. 2007. Bluespec System Verilog Reference Guide. Bluespec.
Doug Burger , Stephen W. Keckler , Kathryn S. McKinley , Mike Dahlin , Lizy K. John , Calvin Lin , Charles R. Moore , James Burrill , Robert G. McDonald , William Yoder , the TRIPS Team, Scaling to the End of Silicon with EDGE Architectures, Computer, v.37 n.7, p.44-55, July 2004[doi>10.1109/MC.2004.65]
L. P. Carloni , K. L. McMillan , A. L. Sangiovanni-Vincentelli, Theory of latency-insensitive design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.9, p.1059-1076, November 2006[doi>10.1109/43.945302]
K. Mani Chandy, Parallel program design: a foundation, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1988
Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002[doi>10.1145/508352.508353]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Jack B. Dennis , David P. Misunas, A preliminary architecture for a basic data-flow processor, Proceedings of the 2nd annual symposium on Computer architecture, p.126-132, January 20-22, 1975[doi>10.1145/642089.642111]
Edsger W. Dijkstra, Guarded commands, nondeterminacy and formal derivation of programs, Communications of the ACM, v.18 n.8, p.453-457, Aug. 1975[doi>10.1145/360933.360975]
Joel Emer , Pritpal Ahuja , Eric Borch , Artur Klauser , Chi-Keung Luk , Srilatha Manne , Shubhendu S. Mukherjee , Harish Patil , Steven Wallace , Nathan Binkert , Roger Espasa , Toni Juan, Asim: A Performance Model Framework, Computer, v.35 n.2, p.68-76, February 2002[doi>10.1109/2.982918]
Joel S. Emer , Douglas W. Clark, A Characterization of Processor Performance in the vax-11/780, Proceedings of the 11th annual international symposium on Computer architecture, p.301-310, January 1984[doi>10.1145/800015.808199]
Kermin Elliott Fleming , Michael Adler , Michael Pellauer , Angshuman Parashar , Arvind Mithal , Joel Emer, Leveraging latency-insensitivity to ease multiple FPGA design, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, February 22-24, 2012, Monterey, California, USA[doi>10.1145/2145694.2145725]
Robert A. van de Geijn , Jerrell Watts, SUMMA: Scalable Universal Matrix Multiplication Algorithm, University of Texas at Austin, Austin, TX, 1995
Venkatraman Govindaraju , Chen-Han Ho , Karthikeyan Sankaralingam, Dynamically Specialized Datapaths for energy efficient computing, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.503-514, February 12-16, 2011
J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
Jan Hoogerbrugge , Henk Corporaal, Transport-Triggering versus Operation-Triggering, Proceedings of the 5th International Conference on Compiler Construction, p.435-449, April 07-09, 1994
Myron King , Nirav Dave , Arvind, Automatic generation of hardware/software interfaces, Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems, March 03-07, 2012, London, England, UK[doi>10.1145/2150976.2151011]
Donald E. Knuth, James H. Morris, and Vaughan R. Pratt. 1977. Fast pattern matching in strings. SIAM Journal of Computing 6, 2, 323--350.
H. T. Kung, The CMU warp processor, Supercomputers: algorithms, architectures, and scientific computation, University of Texas Press, Austin, TX, 1990
Alexander Marquardt , Vaughn Betz , Jonathan Rose, Speed and area tradeoffs in cluster-based FPGA architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.1, p.84-93, Feb. 2000[doi>10.1109/92.820764]
Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo De Man, and Rudy Lauwereins. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proceedings of 13th International Conference on Field-Programmable Logic and Applications. 61--70.
Duane G. Merrill , Andrew S. Grimshaw, Revisiting sorting for GPGPU stream architectures, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854344]
Ethan Mirsky and Andre DeHon. 1996. MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. 157--166.
Gajinder Panesar , Daniel Towner , Andrew Duller , Alan Gray , Will Robbins, Deterministic parallel processing, International Journal of Parallel Programming, v.34 n.4, p.323-341, August 2006[doi>10.1007/s10766-006-0019-9]
Li-Shiuan Peh , Natalie Enright Jerger, On-Chip Networks, Morgan and Claypool Publishers, 2009
Michael Pellauer , Michael Adler , Derek Chiou , Joel Emer, Soft connections: addressing the hardware-design modularity problem, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629986]
Herman Schmit, David Whelihan, Andrew Tsai, Matthew Moe, Benjamin Levine, and R. Reed Taylor. 2002. PipeRench: A virtualized programmable datapath in 0.18 micron technology. In Proceedings of the 2002 IEEE Custom Integrated Circuits Conference. 63--66.
Aaron Smith , Ramadass Nagarajan , Karthikeyan Sankaralingam , Robert McDonald , Doug Burger , Stephen W. Keckler , Kathryn S. McKinley, Dataflow Predication, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.89-102, December 09-13, 2006[doi>10.1109/MICRO.2006.17]
Steven Swanson , Andrew Schwerin , Martha Mercaldi , Andrew Petersen , Andrew Putnam , Ken Michelson , Mark Oskin , Susan J. Eggers, The WaveScalar architecture, ACM Transactions on Computer Systems (TOCS), v.25 n.2, p.1-54, May 2007[doi>10.1145/1233307.1233308]
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
Dean N. Truong, Wayne H. Cheng, Tinoosh Mohsenin, Zhiyi Yu, Anthony T. Jacobson, Gouri Landge, Michael J. Meeuwsen, Christine Watnik, Ahn T. Tran, Zhibin Xiao, Eric W. Work, Jeremy W. Webb, Paul V. Mejia, and Bevan M. Baas. 2009. A 167-processor computational platform in 65 nm CMOS. IEEE Journal of Solid-State Circuits 44, 4, 1130--1144. DOI:http://dx.doi.org/10.1109/JSSC.2009.2013772
Muralidaran Vijayaraghavan , Arvind Arvind, Bounded dataflow networks and latency-insensitive circuits, Proceedings of the 7th IEEE/ACM international conference on Formal Methods and Models for Codesign, p.171-180, July 13-15, 2009, Cambridge, Massachusetts
Zhi Alex Ye , Andreas Moshovos , Scott Hauck , Prithviraj Banerjee, CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit, Proceedings of the 27th annual international symposium on Computer architecture, p.225-235, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339687]
Zhiyi Yu, Michael Meeuwsen, Ryan Apperson, Omar Sattari, Michael Lai, Jeremy Webb, Eric Work, Tinoosh Mohsenin, Mandeep Singh, and Bevan Baas. 2006. An asynchronous array of simple processors for DSP applications. In Proceedings of the Solid-State Circuits Conference (ISSCCâ€™06). 1696--1705.
