--
--	Conversion of Final.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Dec 11 02:18:36 2024
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Tx_4_net_0 : bit;
SIGNAL Net_4313 : bit;
SIGNAL tmpFB_0__Tx_4_net_0 : bit;
SIGNAL tmpIO_0__Tx_4_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_4_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Tx_4_net_0 : bit;
SIGNAL tmpOE__Rx_4_net_0 : bit;
SIGNAL Net_4317 : bit;
SIGNAL tmpIO_0__Rx_4_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_4_net_0 : bit;
SIGNAL \UART_3:Net_9\ : bit;
SIGNAL \UART_3:Net_61\ : bit;
SIGNAL \UART_3:BUART:clock_op\ : bit;
SIGNAL \UART_3:BUART:reset_reg\ : bit;
SIGNAL \UART_3:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_3:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_3:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_3:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_3:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_3:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_3:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_3:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_3:BUART:reset_sr\ : bit;
SIGNAL \UART_3:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_4314 : bit;
SIGNAL \UART_3:BUART:txn\ : bit;
SIGNAL Net_4340 : bit;
SIGNAL \UART_3:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_4336 : bit;
SIGNAL \UART_3:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_3:BUART:tx_state_1\ : bit;
SIGNAL \UART_3:BUART:tx_state_0\ : bit;
SIGNAL \UART_3:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_3:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:tx_shift_out\ : bit;
SIGNAL \UART_3:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_3:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_3:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:counter_load_not\ : bit;
SIGNAL \UART_3:BUART:tx_state_2\ : bit;
SIGNAL \UART_3:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_3:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_3:BUART:sc_out_7\ : bit;
SIGNAL \UART_3:BUART:sc_out_6\ : bit;
SIGNAL \UART_3:BUART:sc_out_5\ : bit;
SIGNAL \UART_3:BUART:sc_out_4\ : bit;
SIGNAL \UART_3:BUART:sc_out_3\ : bit;
SIGNAL \UART_3:BUART:sc_out_2\ : bit;
SIGNAL \UART_3:BUART:sc_out_1\ : bit;
SIGNAL \UART_3:BUART:sc_out_0\ : bit;
SIGNAL \UART_3:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_3:BUART:tx_status_6\ : bit;
SIGNAL \UART_3:BUART:tx_status_5\ : bit;
SIGNAL \UART_3:BUART:tx_status_4\ : bit;
SIGNAL \UART_3:BUART:tx_status_0\ : bit;
SIGNAL \UART_3:BUART:tx_status_1\ : bit;
SIGNAL \UART_3:BUART:tx_status_2\ : bit;
SIGNAL \UART_3:BUART:tx_status_3\ : bit;
SIGNAL Net_4339 : bit;
SIGNAL \UART_3:BUART:tx_bitclk\ : bit;
SIGNAL \UART_3:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_3:BUART:tx_mark\ : bit;
SIGNAL \UART_3:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_3:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_3:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_3:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_3:BUART:rx_state_1\ : bit;
SIGNAL \UART_3:BUART:rx_state_0\ : bit;
SIGNAL \UART_3:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_3:BUART:rx_postpoll\ : bit;
SIGNAL \UART_3:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_3:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:hd_shift_out\ : bit;
SIGNAL \UART_3:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_3:BUART:rx_fifofull\ : bit;
SIGNAL \UART_3:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_3:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_3:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:rx_counter_load\ : bit;
SIGNAL \UART_3:BUART:rx_state_3\ : bit;
SIGNAL \UART_3:BUART:rx_state_2\ : bit;
SIGNAL \UART_3:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_3:BUART:rx_count_2\ : bit;
SIGNAL \UART_3:BUART:rx_count_1\ : bit;
SIGNAL \UART_3:BUART:rx_count_0\ : bit;
SIGNAL \UART_3:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_3:BUART:rx_count_6\ : bit;
SIGNAL \UART_3:BUART:rx_count_5\ : bit;
SIGNAL \UART_3:BUART:rx_count_4\ : bit;
SIGNAL \UART_3:BUART:rx_count_3\ : bit;
SIGNAL \UART_3:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_3:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_3:BUART:rx_bitclk\ : bit;
SIGNAL \UART_3:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_3:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_3:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_3:BUART:pollingrange\ : bit;
SIGNAL \UART_3:BUART:pollcount_1\ : bit;
SIGNAL Net_4329 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \UART_3:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_3:BUART:rx_status_0\ : bit;
SIGNAL \UART_3:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_3:BUART:rx_status_1\ : bit;
SIGNAL \UART_3:BUART:rx_status_2\ : bit;
SIGNAL \UART_3:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_3:BUART:rx_status_3\ : bit;
SIGNAL \UART_3:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_3:BUART:rx_status_4\ : bit;
SIGNAL \UART_3:BUART:rx_status_5\ : bit;
SIGNAL \UART_3:BUART:rx_status_6\ : bit;
SIGNAL \UART_3:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_4333 : bit;
SIGNAL \UART_3:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_3:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_3:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UART_3:BUART:rx_address_detected\ : bit;
SIGNAL \UART_3:BUART:rx_last\ : bit;
SIGNAL \UART_3:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_3:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_3:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_3:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_70 : bit;
SIGNAL \PWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_1:PWMUDB:reset\ : bit;
SIGNAL \PWM_1:PWMUDB:status_6\ : bit;
SIGNAL \PWM_1:PWMUDB:status_5\ : bit;
SIGNAL \PWM_1:PWMUDB:status_4\ : bit;
SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
SIGNAL \PWM_1:PWMUDB:status_2\ : bit;
SIGNAL \PWM_1:PWMUDB:status_1\ : bit;
SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
SIGNAL \PWM_1:Net_55\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_1:Net_101\ : bit;
SIGNAL \PWM_1:Net_96\ : bit;
SIGNAL Net_77 : bit;
SIGNAL Net_78 : bit;
SIGNAL \PWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_24 : bit;
SIGNAL Net_73 : bit;
SIGNAL Net_80 : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_114\ : bit;
SIGNAL \UART_4:Net_9\ : bit;
SIGNAL \UART_4:Net_61\ : bit;
SIGNAL \UART_4:BUART:clock_op\ : bit;
SIGNAL \UART_4:BUART:reset_reg\ : bit;
SIGNAL \UART_4:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_4:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_4:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_4:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_4:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_4:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_4:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_4:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_4:BUART:reset_sr\ : bit;
SIGNAL \UART_4:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_4:BUART:txn\ : bit;
SIGNAL Net_4328 : bit;
SIGNAL \UART_4:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_4324 : bit;
SIGNAL \UART_4:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_4:BUART:tx_state_1\ : bit;
SIGNAL \UART_4:BUART:tx_state_0\ : bit;
SIGNAL \UART_4:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_4:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:tx_shift_out\ : bit;
SIGNAL \UART_4:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_4:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_4:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:counter_load_not\ : bit;
SIGNAL \UART_4:BUART:tx_state_2\ : bit;
SIGNAL \UART_4:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_4:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_4:BUART:sc_out_7\ : bit;
SIGNAL \UART_4:BUART:sc_out_6\ : bit;
SIGNAL \UART_4:BUART:sc_out_5\ : bit;
SIGNAL \UART_4:BUART:sc_out_4\ : bit;
SIGNAL \UART_4:BUART:sc_out_3\ : bit;
SIGNAL \UART_4:BUART:sc_out_2\ : bit;
SIGNAL \UART_4:BUART:sc_out_1\ : bit;
SIGNAL \UART_4:BUART:sc_out_0\ : bit;
SIGNAL \UART_4:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_4:BUART:tx_status_6\ : bit;
SIGNAL \UART_4:BUART:tx_status_5\ : bit;
SIGNAL \UART_4:BUART:tx_status_4\ : bit;
SIGNAL \UART_4:BUART:tx_status_0\ : bit;
SIGNAL \UART_4:BUART:tx_status_1\ : bit;
SIGNAL \UART_4:BUART:tx_status_2\ : bit;
SIGNAL \UART_4:BUART:tx_status_3\ : bit;
SIGNAL Net_4327 : bit;
SIGNAL \UART_4:BUART:tx_bitclk\ : bit;
SIGNAL \UART_4:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_4:BUART:tx_mark\ : bit;
SIGNAL \UART_4:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_4:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_4:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_4:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_4:BUART:rx_state_1\ : bit;
SIGNAL \UART_4:BUART:rx_state_0\ : bit;
SIGNAL \UART_4:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_4:BUART:rx_postpoll\ : bit;
SIGNAL \UART_4:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_4:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:hd_shift_out\ : bit;
SIGNAL \UART_4:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_4:BUART:rx_fifofull\ : bit;
SIGNAL \UART_4:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_4:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_4:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:rx_counter_load\ : bit;
SIGNAL \UART_4:BUART:rx_state_3\ : bit;
SIGNAL \UART_4:BUART:rx_state_2\ : bit;
SIGNAL \UART_4:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_4:BUART:rx_count_2\ : bit;
SIGNAL \UART_4:BUART:rx_count_1\ : bit;
SIGNAL \UART_4:BUART:rx_count_0\ : bit;
SIGNAL \UART_4:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_4:BUART:rx_count_6\ : bit;
SIGNAL \UART_4:BUART:rx_count_5\ : bit;
SIGNAL \UART_4:BUART:rx_count_4\ : bit;
SIGNAL \UART_4:BUART:rx_count_3\ : bit;
SIGNAL \UART_4:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_4:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_4:BUART:rx_bitclk\ : bit;
SIGNAL \UART_4:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_4:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_4:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_4:BUART:pollingrange\ : bit;
SIGNAL \UART_4:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_7_1 : bit;
SIGNAL \UART_4:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_7_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_4:BUART:rx_status_0\ : bit;
SIGNAL \UART_4:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_4:BUART:rx_status_1\ : bit;
SIGNAL \UART_4:BUART:rx_status_2\ : bit;
SIGNAL \UART_4:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_4:BUART:rx_status_3\ : bit;
SIGNAL \UART_4:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_4:BUART:rx_status_4\ : bit;
SIGNAL \UART_4:BUART:rx_status_5\ : bit;
SIGNAL \UART_4:BUART:rx_status_6\ : bit;
SIGNAL \UART_4:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_4321 : bit;
SIGNAL \UART_4:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_4:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_4:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \UART_4:BUART:rx_address_detected\ : bit;
SIGNAL \UART_4:BUART:rx_last\ : bit;
SIGNAL \UART_4:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_11 : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_6\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_5\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_4\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_3\ : bit;
SIGNAL MODIN9_6 : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_2\ : bit;
SIGNAL MODIN9_5 : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_1\ : bit;
SIGNAL MODIN9_4 : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_0\ : bit;
SIGNAL MODIN9_3 : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_6\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_5\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_4\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_3\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_2\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_1\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_6\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_5\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_4\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_3\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_2\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_1\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_6\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_5\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_4\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_3\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_2\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_1\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:lta_6\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:gta_6\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:lta_5\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:gta_5\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:lta_4\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:gta_4\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:lta_3\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:gta_3\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:lta_2\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:gta_2\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:lta_1\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:gta_1\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:lta_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_10:g2:a0:gta_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:newa_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:newb_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:dataa_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:datab_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:xeq\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:xneq\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:xlt\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:xlte\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:xgt\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:g1:a0:xgte\ : bit;
SIGNAL \UART_4:BUART:sRX:MODULE_11:lt\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:MODULE_11:lt\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:MODULE_11:eq\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:MODULE_11:eq\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:MODULE_11:gt\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:MODULE_11:gt\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:MODULE_11:gte\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:MODULE_11:gte\:SIGNAL IS 2;
SIGNAL \UART_4:BUART:sRX:MODULE_11:lte\ : bit;
ATTRIBUTE port_state_att of \UART_4:BUART:sRX:MODULE_11:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Tx_3_net_0 : bit;
SIGNAL tmpFB_0__Tx_3_net_0 : bit;
SIGNAL tmpIO_0__Tx_3_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_3_net_0 : bit;
SIGNAL tmpOE__servo_pwm_net_0 : bit;
SIGNAL tmpFB_0__servo_pwm_net_0 : bit;
SIGNAL tmpIO_0__servo_pwm_net_0 : bit;
TERMINAL tmpSIOVREF__servo_pwm_net_0 : bit;
SIGNAL tmpINTERRUPT_0__servo_pwm_net_0 : bit;
SIGNAL tmpOE__Rx_3_net_0 : bit;
SIGNAL tmpIO_0__Rx_3_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_3_net_0 : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_4316 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_4364 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_4360 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_4363 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_4353 : bit;
SIGNAL add_vv_vv_MODGEN_12_1 : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_12_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_13 : bit;
SIGNAL cmp_vv_vv_MODGEN_14 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:a_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:a_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL MODIN12_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL MODIN12_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_4357 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_15 : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_16 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_3\ : bit;
SIGNAL MODIN13_6 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_2\ : bit;
SIGNAL MODIN13_5 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_1\ : bit;
SIGNAL MODIN13_4 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_0\ : bit;
SIGNAL MODIN13_3 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_15:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_16:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_16:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_16:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_16:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_16:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_16:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_16:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_16:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_16:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_16:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__motor_net_0 : bit;
SIGNAL Net_3258 : bit;
SIGNAL tmpFB_0__motor_net_0 : bit;
SIGNAL tmpIO_0__motor_net_0 : bit;
TERMINAL tmpSIOVREF__motor_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor_net_0 : bit;
SIGNAL \PWM:PWMUDB:km_run\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_85 : bit;
SIGNAL \PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM:PWMUDB:control_7\ : bit;
SIGNAL \PWM:PWMUDB:control_6\ : bit;
SIGNAL \PWM:PWMUDB:control_5\ : bit;
SIGNAL \PWM:PWMUDB:control_4\ : bit;
SIGNAL \PWM:PWMUDB:control_3\ : bit;
SIGNAL \PWM:PWMUDB:control_2\ : bit;
SIGNAL \PWM:PWMUDB:control_1\ : bit;
SIGNAL \PWM:PWMUDB:control_0\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM:PWMUDB:trig_last\ : bit;
SIGNAL \PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM:PWMUDB:trig_out\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM:PWMUDB:final_enable\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM:PWMUDB:tc_i\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM:PWMUDB:min_kill\ : bit;
SIGNAL \PWM:PWMUDB:final_kill\ : bit;
SIGNAL \PWM:PWMUDB:km_tc\ : bit;
SIGNAL \PWM:PWMUDB:db_tc\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_1\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_0\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM:PWMUDB:reset\ : bit;
SIGNAL \PWM:PWMUDB:status_6\ : bit;
SIGNAL \PWM:PWMUDB:status_5\ : bit;
SIGNAL \PWM:PWMUDB:status_4\ : bit;
SIGNAL \PWM:PWMUDB:status_3\ : bit;
SIGNAL \PWM:PWMUDB:status_2\ : bit;
SIGNAL \PWM:PWMUDB:status_1\ : bit;
SIGNAL \PWM:PWMUDB:status_0\ : bit;
SIGNAL \PWM:Net_55\ : bit;
SIGNAL \PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM:PWMUDB:cmp1\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM:PWMUDB:cmp2\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM:PWMUDB:final_capture\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:compare1\ : bit;
SIGNAL \PWM:PWMUDB:compare2\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM:Net_101\ : bit;
SIGNAL \PWM:Net_96\ : bit;
SIGNAL Net_4308 : bit;
SIGNAL Net_4309 : bit;
SIGNAL \PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:b_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_1\ : bit;
SIGNAL \PWM:PWMUDB:MODIN14_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:a_0\ : bit;
SIGNAL \PWM:PWMUDB:MODIN14_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:b_0\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_31\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_30\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_29\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_28\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_27\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_26\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_25\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_24\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_23\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_22\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_21\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_20\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_19\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_18\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_17\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_16\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_15\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_14\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_13\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_12\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_11\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_10\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_9\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_8\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_7\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_6\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_5\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_4\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_3\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_17_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:s_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_181 : bit;
SIGNAL Net_4304 : bit;
SIGNAL Net_4311 : bit;
SIGNAL \PWM:Net_113\ : bit;
SIGNAL \PWM:Net_107\ : bit;
SIGNAL \PWM:Net_114\ : bit;
SIGNAL \mux_4:tmp__mux_4_reg\ : bit;
SIGNAL Net_323 : bit;
SIGNAL Net_3257 : bit;
SIGNAL Net_894 : bit;
SIGNAL \Timer:Net_260\ : bit;
SIGNAL Net_898 : bit;
SIGNAL \Timer:Net_55\ : bit;
SIGNAL Net_3130 : bit;
SIGNAL \Timer:Net_53\ : bit;
SIGNAL Net_892 : bit;
SIGNAL \Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer:TimerUDB:control_7\ : bit;
SIGNAL \Timer:TimerUDB:control_6\ : bit;
SIGNAL \Timer:TimerUDB:control_5\ : bit;
SIGNAL \Timer:TimerUDB:control_4\ : bit;
SIGNAL \Timer:TimerUDB:control_3\ : bit;
SIGNAL \Timer:TimerUDB:control_2\ : bit;
SIGNAL \Timer:TimerUDB:control_1\ : bit;
SIGNAL \Timer:TimerUDB:control_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_3127 : bit;
SIGNAL \Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Timer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Timer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_3128 : bit;
SIGNAL \Timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_18\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_19_1\ : bit;
SIGNAL \Timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_19_0\ : bit;
SIGNAL \Timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:newa_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN15_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:newa_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN15_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:newb_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN16_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:newb_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN16_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:dataa_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:dataa_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:datab_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:datab_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xeq\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xneq\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xlt\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xlte\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xgt\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xgte\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:lt\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sIntCapCount:MODULE_18:lt\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:gt\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sIntCapCount:MODULE_18:gt\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:gte\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sIntCapCount:MODULE_18:gte\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:lte\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sIntCapCount:MODULE_18:lte\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_18:neq\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sIntCapCount:MODULE_18:neq\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:a_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN17_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:a_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN17_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:b_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:b_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:s_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:s_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer:TimerUDB:status_6\ : bit;
SIGNAL \Timer:TimerUDB:status_5\ : bit;
SIGNAL \Timer:TimerUDB:status_4\ : bit;
SIGNAL \Timer:TimerUDB:status_0\ : bit;
SIGNAL \Timer:TimerUDB:status_1\ : bit;
SIGNAL \Timer:TimerUDB:status_2\ : bit;
SIGNAL \Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer:TimerUDB:status_3\ : bit;
SIGNAL \Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc0\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc3\ : bit;
SIGNAL \Timer:TimerUDB:nc4\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:Net_102\ : bit;
SIGNAL \Timer:Net_266\ : bit;
SIGNAL tmpOE__HE_net_0 : bit;
SIGNAL tmpIO_0__HE_net_0 : bit;
TERMINAL tmpSIOVREF__HE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HE_net_0 : bit;
SIGNAL \UART_2:Net_9\ : bit;
SIGNAL \UART_2:Net_61\ : bit;
SIGNAL \UART_2:BUART:clock_op\ : bit;
SIGNAL \UART_2:BUART:reset_reg\ : bit;
SIGNAL \UART_2:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_2:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_2:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_2:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_2:BUART:reset_sr\ : bit;
SIGNAL \UART_2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_4315 : bit;
SIGNAL \UART_2:BUART:txn\ : bit;
SIGNAL Net_4352 : bit;
SIGNAL \UART_2:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_4348 : bit;
SIGNAL \UART_2:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_2:BUART:tx_state_1\ : bit;
SIGNAL \UART_2:BUART:tx_state_0\ : bit;
SIGNAL \UART_2:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:tx_shift_out\ : bit;
SIGNAL \UART_2:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_2:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:counter_load_not\ : bit;
SIGNAL \UART_2:BUART:tx_state_2\ : bit;
SIGNAL \UART_2:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_2:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_2:BUART:sc_out_7\ : bit;
SIGNAL \UART_2:BUART:sc_out_6\ : bit;
SIGNAL \UART_2:BUART:sc_out_5\ : bit;
SIGNAL \UART_2:BUART:sc_out_4\ : bit;
SIGNAL \UART_2:BUART:sc_out_3\ : bit;
SIGNAL \UART_2:BUART:sc_out_2\ : bit;
SIGNAL \UART_2:BUART:sc_out_1\ : bit;
SIGNAL \UART_2:BUART:sc_out_0\ : bit;
SIGNAL \UART_2:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_2:BUART:tx_status_6\ : bit;
SIGNAL \UART_2:BUART:tx_status_5\ : bit;
SIGNAL \UART_2:BUART:tx_status_4\ : bit;
SIGNAL \UART_2:BUART:tx_status_0\ : bit;
SIGNAL \UART_2:BUART:tx_status_1\ : bit;
SIGNAL \UART_2:BUART:tx_status_2\ : bit;
SIGNAL \UART_2:BUART:tx_status_3\ : bit;
SIGNAL Net_4351 : bit;
SIGNAL \UART_2:BUART:tx_bitclk\ : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_2:BUART:tx_mark\ : bit;
SIGNAL \UART_2:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_2:BUART:rx_state_1\ : bit;
SIGNAL \UART_2:BUART:rx_state_0\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_2:BUART:rx_postpoll\ : bit;
SIGNAL \UART_2:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:hd_shift_out\ : bit;
SIGNAL \UART_2:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_2:BUART:rx_fifofull\ : bit;
SIGNAL \UART_2:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_2:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_2:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:rx_counter_load\ : bit;
SIGNAL \UART_2:BUART:rx_state_3\ : bit;
SIGNAL \UART_2:BUART:rx_state_2\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_2:BUART:rx_count_2\ : bit;
SIGNAL \UART_2:BUART:rx_count_1\ : bit;
SIGNAL \UART_2:BUART:rx_count_0\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_2:BUART:rx_count_6\ : bit;
SIGNAL \UART_2:BUART:rx_count_5\ : bit;
SIGNAL \UART_2:BUART:rx_count_4\ : bit;
SIGNAL \UART_2:BUART:rx_count_3\ : bit;
SIGNAL \UART_2:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_2:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk\ : bit;
SIGNAL \UART_2:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_2:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_2:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_2:BUART:pollingrange\ : bit;
SIGNAL \UART_2:BUART:pollcount_1\ : bit;
SIGNAL Net_4341 : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_20_1\ : bit;
SIGNAL \UART_2:BUART:pollcount_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_20_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_21\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:a_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN18_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:a_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN18_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:b_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:s_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:s_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN19_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN19_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN20_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN20_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:rx_status_0\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_2:BUART:rx_status_1\ : bit;
SIGNAL \UART_2:BUART:rx_status_2\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_2:BUART:rx_status_3\ : bit;
SIGNAL \UART_2:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_2:BUART:rx_status_4\ : bit;
SIGNAL \UART_2:BUART:rx_status_5\ : bit;
SIGNAL \UART_2:BUART:rx_status_6\ : bit;
SIGNAL \UART_2:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_4345 : bit;
SIGNAL \UART_2:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_2:BUART:rx_break_status\ : bit;
SIGNAL \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_23\ : bit;
SIGNAL \UART_2:BUART:rx_address_detected\ : bit;
SIGNAL \UART_2:BUART:rx_last\ : bit;
SIGNAL \UART_2:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_24\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN21_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN21_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN21_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN21_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:lta_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:gta_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:lta_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:gta_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:lta_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:gta_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:lta_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:gta_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:lta_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:gta_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_23:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:xeq\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:xneq\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:xlt\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:xlte\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:xgt\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:g1:a0:xgte\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_24:lt\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_24:lt\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_24:eq\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_24:eq\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_24:gt\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_24:gt\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_24:gte\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_24:gte\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_24:lte\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_24:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_2_net_0 : bit;
SIGNAL tmpIO_0__Rx_2_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_2_net_0 : bit;
SIGNAL tmpOE__Tx_2_net_0 : bit;
SIGNAL tmpFB_0__Tx_2_net_0 : bit;
SIGNAL tmpIO_0__Tx_2_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_2_net_0 : bit;
SIGNAL tmpOE__P_front_right_net_0 : bit;
SIGNAL Net_3022 : bit;
SIGNAL tmpIO_0__P_front_right_net_0 : bit;
TERMINAL tmpSIOVREF__P_front_right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_front_right_net_0 : bit;
SIGNAL tmpOE__P_left_1_net_0 : bit;
SIGNAL Net_174 : bit;
SIGNAL tmpIO_0__P_left_1_net_0 : bit;
TERMINAL tmpSIOVREF__P_left_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_left_1_net_0 : bit;
SIGNAL tmpOE__P_left_2_net_0 : bit;
SIGNAL Net_175 : bit;
SIGNAL tmpIO_0__P_left_2_net_0 : bit;
TERMINAL tmpSIOVREF__P_left_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_left_2_net_0 : bit;
SIGNAL tmpOE__P_right_2_net_0 : bit;
SIGNAL Net_177 : bit;
SIGNAL tmpIO_0__P_right_2_net_0 : bit;
TERMINAL tmpSIOVREF__P_right_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_right_2_net_0 : bit;
SIGNAL tmpOE__P_right_1_net_0 : bit;
SIGNAL Net_176 : bit;
SIGNAL tmpIO_0__P_right_1_net_0 : bit;
TERMINAL tmpSIOVREF__P_right_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_right_1_net_0 : bit;
SIGNAL tmpOE__P_front_left_net_0 : bit;
SIGNAL Net_2890 : bit;
SIGNAL tmpIO_0__P_front_left_net_0 : bit;
TERMINAL tmpSIOVREF__P_front_left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_front_left_net_0 : bit;
SIGNAL Net_2912 : bit;
SIGNAL \mux_3:tmp__mux_3_reg\ : bit;
SIGNAL Net_2889 : bit;
SIGNAL Net_2913 : bit;
SIGNAL Net_2910 : bit;
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL Net_2911 : bit;
SIGNAL \MODE:clk\ : bit;
SIGNAL \MODE:rst\ : bit;
SIGNAL \MODE:control_out_0\ : bit;
SIGNAL Net_3076 : bit;
SIGNAL \MODE:control_out_1\ : bit;
SIGNAL Net_3077 : bit;
SIGNAL \MODE:control_out_2\ : bit;
SIGNAL Net_3078 : bit;
SIGNAL \MODE:control_out_3\ : bit;
SIGNAL Net_3079 : bit;
SIGNAL \MODE:control_out_4\ : bit;
SIGNAL Net_3080 : bit;
SIGNAL \MODE:control_out_5\ : bit;
SIGNAL Net_3081 : bit;
SIGNAL \MODE:control_out_6\ : bit;
SIGNAL Net_3082 : bit;
SIGNAL \MODE:control_out_7\ : bit;
SIGNAL \MODE:control_7\ : bit;
SIGNAL \MODE:control_6\ : bit;
SIGNAL \MODE:control_5\ : bit;
SIGNAL \MODE:control_4\ : bit;
SIGNAL \MODE:control_3\ : bit;
SIGNAL \MODE:control_2\ : bit;
SIGNAL \MODE:control_1\ : bit;
SIGNAL \MODE:control_0\ : bit;
SIGNAL Net_2599 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_2891 : bit;
SIGNAL Net_234 : bit;
SIGNAL tmpOE__P_front_net_0 : bit;
SIGNAL tmpIO_0__P_front_net_0 : bit;
TERMINAL tmpSIOVREF__P_front_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_front_net_0 : bit;
SIGNAL \STOP:clk\ : bit;
SIGNAL \STOP:rst\ : bit;
SIGNAL \STOP:control_out_0\ : bit;
SIGNAL Net_3273 : bit;
SIGNAL \STOP:control_out_1\ : bit;
SIGNAL Net_3274 : bit;
SIGNAL \STOP:control_out_2\ : bit;
SIGNAL Net_3275 : bit;
SIGNAL \STOP:control_out_3\ : bit;
SIGNAL Net_3276 : bit;
SIGNAL \STOP:control_out_4\ : bit;
SIGNAL Net_3277 : bit;
SIGNAL \STOP:control_out_5\ : bit;
SIGNAL Net_3278 : bit;
SIGNAL \STOP:control_out_6\ : bit;
SIGNAL Net_3279 : bit;
SIGNAL \STOP:control_out_7\ : bit;
SIGNAL \STOP:control_7\ : bit;
SIGNAL \STOP:control_6\ : bit;
SIGNAL \STOP:control_5\ : bit;
SIGNAL \STOP:control_4\ : bit;
SIGNAL \STOP:control_3\ : bit;
SIGNAL \STOP:control_2\ : bit;
SIGNAL \STOP:control_1\ : bit;
SIGNAL \STOP:control_0\ : bit;
SIGNAL tmpOE__P_back_left_net_0 : bit;
SIGNAL Net_3114 : bit;
SIGNAL tmpIO_0__P_back_left_net_0 : bit;
TERMINAL tmpSIOVREF__P_back_left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_back_left_net_0 : bit;
SIGNAL tmpOE__P_back_net_0 : bit;
SIGNAL Net_3101 : bit;
SIGNAL tmpIO_0__P_back_net_0 : bit;
TERMINAL tmpSIOVREF__P_back_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_back_net_0 : bit;
SIGNAL tmpOE__P_back_right_net_0 : bit;
SIGNAL Net_3112 : bit;
SIGNAL tmpIO_0__P_back_right_net_0 : bit;
TERMINAL tmpSIOVREF__P_back_right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P_back_right_net_0 : bit;
SIGNAL Net_3618 : bit;
SIGNAL Net_3097 : bit;
SIGNAL Net_3098 : bit;
SIGNAL \mux_5:tmp__mux_5_reg\ : bit;
SIGNAL Net_3100 : bit;
SIGNAL \LED:clk\ : bit;
SIGNAL \LED:rst\ : bit;
SIGNAL Net_3850 : bit;
SIGNAL \LED:control_out_0\ : bit;
SIGNAL Net_3847 : bit;
SIGNAL \LED:control_out_1\ : bit;
SIGNAL Net_3848 : bit;
SIGNAL \LED:control_out_2\ : bit;
SIGNAL Net_3849 : bit;
SIGNAL \LED:control_out_3\ : bit;
SIGNAL Net_3851 : bit;
SIGNAL \LED:control_out_4\ : bit;
SIGNAL Net_3852 : bit;
SIGNAL \LED:control_out_5\ : bit;
SIGNAL Net_3853 : bit;
SIGNAL \LED:control_out_6\ : bit;
SIGNAL Net_3854 : bit;
SIGNAL \LED:control_out_7\ : bit;
SIGNAL \LED:control_7\ : bit;
SIGNAL \LED:control_6\ : bit;
SIGNAL \LED:control_5\ : bit;
SIGNAL \LED:control_4\ : bit;
SIGNAL \LED:control_3\ : bit;
SIGNAL \LED:control_2\ : bit;
SIGNAL \LED:control_1\ : bit;
SIGNAL \LED:control_0\ : bit;
SIGNAL \mux_6:tmp__mux_6_reg\ : bit;
SIGNAL Net_3111 : bit;
SIGNAL \mux_7:tmp__mux_7_reg\ : bit;
SIGNAL Net_3113 : bit;
SIGNAL tmpOE__LED_status_net_0 : bit;
SIGNAL tmpFB_0__LED_status_net_0 : bit;
SIGNAL tmpIO_0__LED_status_net_0 : bit;
TERMINAL tmpSIOVREF__LED_status_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_status_net_0 : bit;
SIGNAL \UART_3:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_3:BUART:txn\\D\ : bit;
SIGNAL \UART_3:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_3:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_3:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_4339D : bit;
SIGNAL \UART_3:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_3:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_3:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_3:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_3:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_3:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_3:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_3:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_3:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_3:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_3:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_3:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_3:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_3:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_3:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_3:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_3:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_3:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_3:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_3:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_3:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_3:BUART:rx_last\\D\ : bit;
SIGNAL \UART_3:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \UART_4:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_4:BUART:txn\\D\ : bit;
SIGNAL \UART_4:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_4:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_4:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_4327D : bit;
SIGNAL \UART_4:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_4:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_4:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_4:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_4:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_4:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_4:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_4:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_4:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_4:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_4:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_4:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_4:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_4:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_4:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_4:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_4:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_4:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_4:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_4:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_4:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_4:BUART:rx_last\\D\ : bit;
SIGNAL \UART_4:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_4363D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \UART_2:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_2:BUART:txn\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_4351D : bit;
SIGNAL \UART_2:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_2:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_2:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_2:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_2:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_2:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_2:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_2:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_2:BUART:rx_last\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Tx_4_net_0 <=  ('1') ;

Net_4314 <= (not \UART_3:BUART:txn\);

\UART_3:BUART:counter_load_not\ <= ((not \UART_3:BUART:tx_bitclk_enable_pre\ and \UART_3:BUART:tx_state_2\)
	OR \UART_3:BUART:tx_state_0\
	OR \UART_3:BUART:tx_state_1\);

\UART_3:BUART:tx_status_0\ <= ((not \UART_3:BUART:tx_state_1\ and not \UART_3:BUART:tx_state_0\ and \UART_3:BUART:tx_bitclk_enable_pre\ and \UART_3:BUART:tx_fifo_empty\ and \UART_3:BUART:tx_state_2\));

\UART_3:BUART:tx_status_2\ <= (not \UART_3:BUART:tx_fifo_notfull\);

Net_4339D <= ((not \UART_3:BUART:reset_reg\ and \UART_3:BUART:tx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:tx_state_0\)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:tx_state_1\));

\UART_3:BUART:tx_bitclk\\D\ <= ((not \UART_3:BUART:tx_state_2\ and \UART_3:BUART:tx_bitclk_enable_pre\)
	OR (\UART_3:BUART:tx_state_0\ and \UART_3:BUART:tx_bitclk_enable_pre\)
	OR (\UART_3:BUART:tx_state_1\ and \UART_3:BUART:tx_bitclk_enable_pre\));

\UART_3:BUART:tx_mark\\D\ <= ((not \UART_3:BUART:reset_reg\ and \UART_3:BUART:tx_mark\));

\UART_3:BUART:tx_state_2\\D\ <= ((not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_2\ and \UART_3:BUART:tx_state_1\ and \UART_3:BUART:tx_counter_dp\ and \UART_3:BUART:tx_bitclk\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_2\ and \UART_3:BUART:tx_state_1\ and \UART_3:BUART:tx_state_0\ and \UART_3:BUART:tx_bitclk\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_1\ and \UART_3:BUART:tx_state_0\ and \UART_3:BUART:tx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_0\ and \UART_3:BUART:tx_state_1\ and \UART_3:BUART:tx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_bitclk_enable_pre\ and \UART_3:BUART:tx_state_2\));

\UART_3:BUART:tx_state_1\\D\ <= ((not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_1\ and not \UART_3:BUART:tx_state_2\ and \UART_3:BUART:tx_state_0\ and \UART_3:BUART:tx_bitclk\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_2\ and not \UART_3:BUART:tx_bitclk\ and \UART_3:BUART:tx_state_1\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_bitclk_enable_pre\ and \UART_3:BUART:tx_state_1\ and \UART_3:BUART:tx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_0\ and not \UART_3:BUART:tx_counter_dp\ and \UART_3:BUART:tx_state_1\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_0\ and \UART_3:BUART:tx_state_1\ and \UART_3:BUART:tx_state_2\));

\UART_3:BUART:tx_state_0\\D\ <= ((not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_1\ and not \UART_3:BUART:tx_fifo_empty\ and \UART_3:BUART:tx_bitclk_enable_pre\ and \UART_3:BUART:tx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_1\ and not \UART_3:BUART:tx_state_0\ and not \UART_3:BUART:tx_fifo_empty\ and not \UART_3:BUART:tx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_bitclk_enable_pre\ and \UART_3:BUART:tx_state_0\ and \UART_3:BUART:tx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_2\ and not \UART_3:BUART:tx_bitclk\ and \UART_3:BUART:tx_state_0\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_fifo_empty\ and \UART_3:BUART:tx_state_0\ and \UART_3:BUART:tx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_1\ and \UART_3:BUART:tx_state_0\ and \UART_3:BUART:tx_state_2\));

\UART_3:BUART:txn\\D\ <= ((not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_0\ and not \UART_3:BUART:tx_shift_out\ and not \UART_3:BUART:tx_state_2\ and not \UART_3:BUART:tx_counter_dp\ and \UART_3:BUART:tx_state_1\ and \UART_3:BUART:tx_bitclk\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_1\ and not \UART_3:BUART:tx_state_2\ and not \UART_3:BUART:tx_bitclk\ and \UART_3:BUART:tx_state_0\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_state_1\ and not \UART_3:BUART:tx_shift_out\ and not \UART_3:BUART:tx_state_2\ and \UART_3:BUART:tx_state_0\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:tx_bitclk\ and \UART_3:BUART:txn\ and \UART_3:BUART:tx_state_1\)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:txn\ and \UART_3:BUART:tx_state_2\));

\UART_3:BUART:tx_parity_bit\\D\ <= ((not \UART_3:BUART:tx_state_0\ and \UART_3:BUART:txn\ and \UART_3:BUART:tx_parity_bit\)
	OR (not \UART_3:BUART:tx_state_1\ and not \UART_3:BUART:tx_state_0\ and \UART_3:BUART:tx_parity_bit\)
	OR \UART_3:BUART:tx_parity_bit\);

\UART_3:BUART:rx_counter_load\ <= ((not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_0\ and not \UART_3:BUART:rx_state_3\ and not \UART_3:BUART:rx_state_2\));

\UART_3:BUART:rx_bitclk_pre\ <= ((not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\));

\UART_3:BUART:rx_state_stop1_reg\\D\ <= (not \UART_3:BUART:rx_state_2\
	OR not \UART_3:BUART:rx_state_3\
	OR \UART_3:BUART:rx_state_0\
	OR \UART_3:BUART:rx_state_1\);

\UART_3:BUART:pollcount_1\\D\ <= ((not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not MODIN1_1 and Net_4329 and MODIN1_0)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not Net_4329 and MODIN1_1));

\UART_3:BUART:pollcount_0\\D\ <= ((not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not MODIN1_0 and Net_4329)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not Net_4329 and MODIN1_0));

\UART_3:BUART:rx_postpoll\ <= ((Net_4329 and MODIN1_0)
	OR MODIN1_1);

\UART_3:BUART:rx_status_4\ <= ((\UART_3:BUART:rx_load_fifo\ and \UART_3:BUART:rx_fifofull\));

\UART_3:BUART:rx_status_5\ <= ((\UART_3:BUART:rx_fifonotempty\ and \UART_3:BUART:rx_state_stop1_reg\));

\UART_3:BUART:rx_stop_bit_error\\D\ <= ((not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \UART_3:BUART:rx_bitclk_enable\ and \UART_3:BUART:rx_state_3\ and \UART_3:BUART:rx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_0\ and not Net_4329 and not MODIN1_1 and \UART_3:BUART:rx_bitclk_enable\ and \UART_3:BUART:rx_state_3\ and \UART_3:BUART:rx_state_2\));

\UART_3:BUART:rx_load_fifo\\D\ <= ((not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_0\ and not \UART_3:BUART:rx_state_2\ and \UART_3:BUART:rx_bitclk_enable\ and \UART_3:BUART:rx_state_3\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_3\ and not \UART_3:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_3:BUART:rx_state_0\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_3\ and not \UART_3:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_3:BUART:rx_state_0\));

\UART_3:BUART:rx_state_3\\D\ <= ((not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_3:BUART:rx_state_0\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_3:BUART:rx_state_0\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_bitclk_enable\ and \UART_3:BUART:rx_state_3\)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:rx_state_1\ and \UART_3:BUART:rx_state_3\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_2\ and \UART_3:BUART:rx_state_3\)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:rx_state_0\ and \UART_3:BUART:rx_state_3\));

\UART_3:BUART:rx_state_2\\D\ <= ((not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_0\ and not \UART_3:BUART:rx_state_3\ and not \UART_3:BUART:rx_state_2\ and not Net_4329 and \UART_3:BUART:rx_last\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_0\ and not \UART_3:BUART:rx_state_2\ and \UART_3:BUART:rx_bitclk_enable\ and \UART_3:BUART:rx_state_3\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \UART_3:BUART:rx_state_0\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \UART_3:BUART:rx_state_0\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_bitclk_enable\ and \UART_3:BUART:rx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:rx_state_1\ and \UART_3:BUART:rx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:rx_state_0\ and \UART_3:BUART:rx_state_2\));

\UART_3:BUART:rx_state_1\\D\ <= ((not \UART_3:BUART:reset_reg\ and \UART_3:BUART:rx_state_1\));

\UART_3:BUART:rx_state_0\\D\ <= ((not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \UART_3:BUART:rx_bitclk_enable\ and \UART_3:BUART:rx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and not \UART_3:BUART:rx_state_1\ and not \UART_3:BUART:rx_state_3\ and not Net_4329 and not MODIN1_1 and \UART_3:BUART:rx_bitclk_enable\ and \UART_3:BUART:rx_state_2\)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:rx_state_0\ and MODIN4_6)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:rx_state_0\ and \UART_3:BUART:rx_state_3\)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:rx_state_1\ and \UART_3:BUART:rx_state_0\)
	OR (not \UART_3:BUART:reset_reg\ and \UART_3:BUART:rx_state_0\ and \UART_3:BUART:rx_state_2\));

\UART_3:BUART:rx_last\\D\ <= ((not \UART_3:BUART:reset_reg\ and Net_4329));

\UART_3:BUART:rx_address_detected\\D\ <= ((not \UART_3:BUART:reset_reg\ and \UART_3:BUART:rx_address_detected\));

\PWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_1:PWMUDB:tc_i\);

\PWM_1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\)
	OR (not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_1\));

\PWM_1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:tc_i\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\));

\PWM_1:PWMUDB:cmp1_status\ <= ((not \PWM_1:PWMUDB:prevCompare1\ and \PWM_1:PWMUDB:cmp1_less\));

\PWM_1:PWMUDB:status_2\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:tc_i\));

\PWM_1:PWMUDB:pwm_i\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\));

Net_4313 <= (not \UART_4:BUART:txn\);

\UART_4:BUART:counter_load_not\ <= ((not \UART_4:BUART:tx_bitclk_enable_pre\ and \UART_4:BUART:tx_state_2\)
	OR \UART_4:BUART:tx_state_0\
	OR \UART_4:BUART:tx_state_1\);

\UART_4:BUART:tx_status_0\ <= ((not \UART_4:BUART:tx_state_1\ and not \UART_4:BUART:tx_state_0\ and \UART_4:BUART:tx_bitclk_enable_pre\ and \UART_4:BUART:tx_fifo_empty\ and \UART_4:BUART:tx_state_2\));

\UART_4:BUART:tx_status_2\ <= (not \UART_4:BUART:tx_fifo_notfull\);

Net_4327D <= ((not \UART_4:BUART:reset_reg\ and \UART_4:BUART:tx_state_2\)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:tx_state_0\)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:tx_state_1\));

\UART_4:BUART:tx_bitclk\\D\ <= ((not \UART_4:BUART:tx_state_2\ and \UART_4:BUART:tx_bitclk_enable_pre\)
	OR (\UART_4:BUART:tx_state_0\ and \UART_4:BUART:tx_bitclk_enable_pre\)
	OR (\UART_4:BUART:tx_state_1\ and \UART_4:BUART:tx_bitclk_enable_pre\));

\UART_4:BUART:tx_mark\\D\ <= ((not \UART_4:BUART:reset_reg\ and \UART_4:BUART:tx_mark\));

\UART_4:BUART:tx_state_2\\D\ <= ((not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_2\ and \UART_4:BUART:tx_state_1\ and \UART_4:BUART:tx_counter_dp\ and \UART_4:BUART:tx_bitclk\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_2\ and \UART_4:BUART:tx_state_1\ and \UART_4:BUART:tx_state_0\ and \UART_4:BUART:tx_bitclk\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_1\ and \UART_4:BUART:tx_state_0\ and \UART_4:BUART:tx_state_2\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_0\ and \UART_4:BUART:tx_state_1\ and \UART_4:BUART:tx_state_2\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_bitclk_enable_pre\ and \UART_4:BUART:tx_state_2\));

\UART_4:BUART:tx_state_1\\D\ <= ((not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_1\ and not \UART_4:BUART:tx_state_2\ and \UART_4:BUART:tx_state_0\ and \UART_4:BUART:tx_bitclk\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_2\ and not \UART_4:BUART:tx_bitclk\ and \UART_4:BUART:tx_state_1\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_bitclk_enable_pre\ and \UART_4:BUART:tx_state_1\ and \UART_4:BUART:tx_state_2\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_0\ and not \UART_4:BUART:tx_counter_dp\ and \UART_4:BUART:tx_state_1\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_0\ and \UART_4:BUART:tx_state_1\ and \UART_4:BUART:tx_state_2\));

\UART_4:BUART:tx_state_0\\D\ <= ((not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_1\ and not \UART_4:BUART:tx_fifo_empty\ and \UART_4:BUART:tx_bitclk_enable_pre\ and \UART_4:BUART:tx_state_2\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_1\ and not \UART_4:BUART:tx_state_0\ and not \UART_4:BUART:tx_fifo_empty\ and not \UART_4:BUART:tx_state_2\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_bitclk_enable_pre\ and \UART_4:BUART:tx_state_0\ and \UART_4:BUART:tx_state_2\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_2\ and not \UART_4:BUART:tx_bitclk\ and \UART_4:BUART:tx_state_0\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_fifo_empty\ and \UART_4:BUART:tx_state_0\ and \UART_4:BUART:tx_state_2\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_1\ and \UART_4:BUART:tx_state_0\ and \UART_4:BUART:tx_state_2\));

\UART_4:BUART:txn\\D\ <= ((not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_0\ and not \UART_4:BUART:tx_shift_out\ and not \UART_4:BUART:tx_state_2\ and not \UART_4:BUART:tx_counter_dp\ and \UART_4:BUART:tx_state_1\ and \UART_4:BUART:tx_bitclk\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_1\ and not \UART_4:BUART:tx_state_2\ and not \UART_4:BUART:tx_bitclk\ and \UART_4:BUART:tx_state_0\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_state_1\ and not \UART_4:BUART:tx_shift_out\ and not \UART_4:BUART:tx_state_2\ and \UART_4:BUART:tx_state_0\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:tx_bitclk\ and \UART_4:BUART:txn\ and \UART_4:BUART:tx_state_1\)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:txn\ and \UART_4:BUART:tx_state_2\));

\UART_4:BUART:tx_parity_bit\\D\ <= ((not \UART_4:BUART:tx_state_0\ and \UART_4:BUART:txn\ and \UART_4:BUART:tx_parity_bit\)
	OR (not \UART_4:BUART:tx_state_1\ and not \UART_4:BUART:tx_state_0\ and \UART_4:BUART:tx_parity_bit\)
	OR \UART_4:BUART:tx_parity_bit\);

\UART_4:BUART:rx_counter_load\ <= ((not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_0\ and not \UART_4:BUART:rx_state_3\ and not \UART_4:BUART:rx_state_2\));

\UART_4:BUART:rx_bitclk_pre\ <= ((not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and not \UART_4:BUART:rx_count_0\));

\UART_4:BUART:rx_state_stop1_reg\\D\ <= (not \UART_4:BUART:rx_state_2\
	OR not \UART_4:BUART:rx_state_3\
	OR \UART_4:BUART:rx_state_0\
	OR \UART_4:BUART:rx_state_1\);

\UART_4:BUART:pollcount_1\\D\ <= ((not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and not MODIN6_1 and Net_4317 and MODIN6_0)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and not MODIN6_0 and MODIN6_1)
	OR (not Net_4317 and not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and MODIN6_1));

\UART_4:BUART:pollcount_0\\D\ <= ((not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and not MODIN6_0 and Net_4317)
	OR (not Net_4317 and not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and MODIN6_0));

\UART_4:BUART:rx_postpoll\ <= ((Net_4317 and MODIN6_0)
	OR MODIN6_1);

\UART_4:BUART:rx_status_4\ <= ((\UART_4:BUART:rx_load_fifo\ and \UART_4:BUART:rx_fifofull\));

\UART_4:BUART:rx_status_5\ <= ((\UART_4:BUART:rx_fifonotempty\ and \UART_4:BUART:rx_state_stop1_reg\));

\UART_4:BUART:rx_stop_bit_error\\D\ <= ((not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_0\ and not MODIN6_1 and not MODIN6_0 and \UART_4:BUART:rx_bitclk_enable\ and \UART_4:BUART:rx_state_3\ and \UART_4:BUART:rx_state_2\)
	OR (not Net_4317 and not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_0\ and not MODIN6_1 and \UART_4:BUART:rx_bitclk_enable\ and \UART_4:BUART:rx_state_3\ and \UART_4:BUART:rx_state_2\));

\UART_4:BUART:rx_load_fifo\\D\ <= ((not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_0\ and not \UART_4:BUART:rx_state_2\ and \UART_4:BUART:rx_bitclk_enable\ and \UART_4:BUART:rx_state_3\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_3\ and not \UART_4:BUART:rx_state_2\ and not MODIN9_6 and not MODIN9_4 and \UART_4:BUART:rx_state_0\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_3\ and not \UART_4:BUART:rx_state_2\ and not MODIN9_6 and not MODIN9_5 and \UART_4:BUART:rx_state_0\));

\UART_4:BUART:rx_state_3\\D\ <= ((not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_2\ and not MODIN9_6 and not MODIN9_4 and \UART_4:BUART:rx_state_0\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_2\ and not MODIN9_6 and not MODIN9_5 and \UART_4:BUART:rx_state_0\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_bitclk_enable\ and \UART_4:BUART:rx_state_3\)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:rx_state_1\ and \UART_4:BUART:rx_state_3\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_2\ and \UART_4:BUART:rx_state_3\)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:rx_state_0\ and \UART_4:BUART:rx_state_3\));

\UART_4:BUART:rx_state_2\\D\ <= ((not Net_4317 and not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_0\ and not \UART_4:BUART:rx_state_3\ and not \UART_4:BUART:rx_state_2\ and \UART_4:BUART:rx_last\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_0\ and not \UART_4:BUART:rx_state_2\ and \UART_4:BUART:rx_bitclk_enable\ and \UART_4:BUART:rx_state_3\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_3\ and not MODIN9_6 and not MODIN9_4 and \UART_4:BUART:rx_state_0\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_3\ and not MODIN9_6 and not MODIN9_5 and \UART_4:BUART:rx_state_0\)
	OR (not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_bitclk_enable\ and \UART_4:BUART:rx_state_2\)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:rx_state_1\ and \UART_4:BUART:rx_state_2\)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:rx_state_0\ and \UART_4:BUART:rx_state_2\));

\UART_4:BUART:rx_state_1\\D\ <= ((not \UART_4:BUART:reset_reg\ and \UART_4:BUART:rx_state_1\));

\UART_4:BUART:rx_state_0\\D\ <= ((not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_3\ and not MODIN6_1 and not MODIN6_0 and \UART_4:BUART:rx_bitclk_enable\ and \UART_4:BUART:rx_state_2\)
	OR (not Net_4317 and not \UART_4:BUART:reset_reg\ and not \UART_4:BUART:rx_state_1\ and not \UART_4:BUART:rx_state_3\ and not MODIN6_1 and \UART_4:BUART:rx_bitclk_enable\ and \UART_4:BUART:rx_state_2\)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:rx_state_0\ and MODIN9_5 and MODIN9_4)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:rx_state_0\ and MODIN9_6)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:rx_state_0\ and \UART_4:BUART:rx_state_3\)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:rx_state_1\ and \UART_4:BUART:rx_state_0\)
	OR (not \UART_4:BUART:reset_reg\ and \UART_4:BUART:rx_state_0\ and \UART_4:BUART:rx_state_2\));

\UART_4:BUART:rx_last\\D\ <= ((not \UART_4:BUART:reset_reg\ and Net_4317));

\UART_4:BUART:rx_address_detected\\D\ <= ((not \UART_4:BUART:reset_reg\ and \UART_4:BUART:rx_address_detected\));

Net_4316 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_4363D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN10_1 and Net_4353 and MODIN10_0)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN10_0 and MODIN10_1)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_4353 and MODIN10_1));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN10_0 and Net_4353)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_4353 and MODIN10_0));

\UART_1:BUART:rx_postpoll\ <= ((Net_4353 and MODIN10_0)
	OR MODIN10_1);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not MODIN10_1 and not MODIN10_0 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not Net_4353 and not MODIN10_1 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN13_6 and not MODIN13_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN13_6 and not MODIN13_5 and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not MODIN13_6 and not MODIN13_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not MODIN13_6 and not MODIN13_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_4353 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN13_6 and not MODIN13_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN13_6 and not MODIN13_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN10_1 and not MODIN10_0 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not Net_4353 and not MODIN10_1 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and MODIN13_5 and MODIN13_4)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and MODIN13_6)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_4353));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM:PWMUDB:tc_i\);

\PWM:PWMUDB:dith_count_1\\D\ <= ((not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_0\)
	OR (not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_1\));

\PWM:PWMUDB:dith_count_0\\D\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:tc_i\)
	OR (not \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_0\));

\PWM:PWMUDB:cmp1_status\ <= ((not \PWM:PWMUDB:prevCompare1\ and \PWM:PWMUDB:cmp1_less\));

\PWM:PWMUDB:status_2\ <= ((\PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:tc_i\));

\PWM:PWMUDB:pwm_i\ <= ((\PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:cmp1_less\));

Net_3258 <= ((Net_181 and Net_323));

\Timer:TimerUDB:capt_fifo_load\ <= ((not Net_3127 and \Timer:TimerUDB:control_7\ and \Timer:TimerUDB:capture_last\));

\Timer:TimerUDB:status_tc\ <= ((\Timer:TimerUDB:control_7\ and \Timer:TimerUDB:per_zero\));

\Timer:TimerUDB:int_capt_count_1\\D\ <= ((not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_1\));

\Timer:TimerUDB:int_capt_count_0\\D\ <= ((not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:capt_fifo_load\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:capt_fifo_load\));

\Timer:TimerUDB:capt_int_temp\\D\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:capt_fifo_load\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Net_4315 <= (not \UART_2:BUART:txn\);

\UART_2:BUART:counter_load_not\ <= ((not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_2\)
	OR \UART_2:BUART:tx_state_0\
	OR \UART_2:BUART:tx_state_1\);

\UART_2:BUART:tx_status_0\ <= ((not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_status_2\ <= (not \UART_2:BUART:tx_fifo_notfull\);

Net_4351D <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_state_1\));

\UART_2:BUART:tx_bitclk\\D\ <= ((not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_bitclk_enable_pre\)
	OR (\UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk_enable_pre\)
	OR (\UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_bitclk_enable_pre\));

\UART_2:BUART:tx_mark\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_mark\));

\UART_2:BUART:tx_state_2\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_counter_dp\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_state_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_1\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_counter_dp\ and \UART_2:BUART:tx_state_1\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_state_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_fifo_empty\ and not \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:txn\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_shift_out\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_counter_dp\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_shift_out\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_state_1\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_parity_bit\\D\ <= ((not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_parity_bit\)
	OR (not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_parity_bit\)
	OR \UART_2:BUART:tx_parity_bit\);

\UART_2:BUART:rx_counter_load\ <= ((not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

\UART_2:BUART:rx_state_stop1_reg\\D\ <= (not \UART_2:BUART:rx_state_2\
	OR not \UART_2:BUART:rx_state_3\
	OR \UART_2:BUART:rx_state_0\
	OR \UART_2:BUART:rx_state_1\);

\UART_2:BUART:pollcount_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_1\ and Net_4341 and \UART_2:BUART:pollcount_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:pollcount_1\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not Net_4341 and \UART_2:BUART:pollcount_1\));

\UART_2:BUART:pollcount_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_0\ and Net_4341)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not Net_4341 and \UART_2:BUART:pollcount_0\));

\UART_2:BUART:rx_postpoll\ <= ((Net_4341 and \UART_2:BUART:pollcount_0\)
	OR \UART_2:BUART:pollcount_1\);

\UART_2:BUART:rx_status_4\ <= ((\UART_2:BUART:rx_load_fifo\ and \UART_2:BUART:rx_fifofull\));

\UART_2:BUART:rx_status_5\ <= ((\UART_2:BUART:rx_fifonotempty\ and \UART_2:BUART:rx_state_stop1_reg\));

\UART_2:BUART:rx_stop_bit_error\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:pollcount_1\ and not Net_4341 and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_load_fifo\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\));

\UART_2:BUART:rx_state_3\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_3\));

\UART_2:BUART:rx_state_2\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\ and not Net_4341 and \UART_2:BUART:rx_last\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_state_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\));

\UART_2:BUART:rx_state_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:pollcount_1\ and not Net_4341 and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_count_4\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_count_6\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_last\\D\ <= ((not \UART_2:BUART:reset_reg\ and Net_4341));

\UART_2:BUART:rx_address_detected\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_address_detected\));

Net_2913 <= ((Net_2890 and Net_2889));

Net_2911 <= ((Net_3022 and Net_2889));

Net_234 <= ((Net_2889 and Net_2891));

Net_3618 <= ((Net_2889 and Net_3101));

Net_3098 <= ((Net_2889 and Net_3112));

Net_3097 <= ((Net_2889 and Net_3114));

Tx_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83d9836c-1d22-42b8-b67a-4f7cf9fbde3c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>Net_4313,
		fb=>(tmpFB_0__Tx_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_4_net_0),
		siovref=>(tmpSIOVREF__Tx_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_4_net_0);
Rx_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"626fd37d-277e-48ea-8189-0b8ec287f2c5",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_4317,
		analog=>(open),
		io=>(tmpIO_0__Rx_4_net_0),
		siovref=>(tmpSIOVREF__Rx_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_4_net_0);
\UART_3:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"dc705d2b-3d8a-4801-9fd7-ce2bc42916f4/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_3:Net_9\,
		dig_domain_out=>open);
\UART_3:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_3:Net_9\,
		enable=>tmpOE__Tx_4_net_0,
		clock_out=>\UART_3:BUART:clock_op\);
\UART_3:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_3:BUART:reset_reg\,
		clk=>\UART_3:BUART:clock_op\,
		cs_addr=>(\UART_3:BUART:tx_state_1\, \UART_3:BUART:tx_state_0\, \UART_3:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_3:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_3:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_3:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_3:BUART:reset_reg\,
		clk=>\UART_3:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_3:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_3:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_3:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_3:BUART:sc_out_7\, \UART_3:BUART:sc_out_6\, \UART_3:BUART:sc_out_5\, \UART_3:BUART:sc_out_4\,
			\UART_3:BUART:sc_out_3\, \UART_3:BUART:sc_out_2\, \UART_3:BUART:sc_out_1\, \UART_3:BUART:sc_out_0\));
\UART_3:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_3:BUART:reset_reg\,
		clock=>\UART_3:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_3:BUART:tx_fifo_notfull\,
			\UART_3:BUART:tx_status_2\, \UART_3:BUART:tx_fifo_empty\, \UART_3:BUART:tx_status_0\),
		interrupt=>\UART_3:BUART:tx_interrupt_out\);
\UART_3:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_3:BUART:reset_reg\,
		clk=>\UART_3:BUART:clock_op\,
		cs_addr=>(\UART_3:BUART:rx_state_1\, \UART_3:BUART:rx_state_0\, \UART_3:BUART:rx_bitclk_enable\),
		route_si=>\UART_3:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_3:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_3:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_3:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_3:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_3:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_3:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_3:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_3:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_3:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_3:BUART:clock_op\,
		reset=>\UART_3:BUART:reset_reg\,
		load=>\UART_3:BUART:rx_counter_load\,
		enable=>tmpOE__Tx_4_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\UART_3:BUART:rx_count_2\, \UART_3:BUART:rx_count_1\, \UART_3:BUART:rx_count_0\),
		tc=>\UART_3:BUART:rx_count7_tc\);
\UART_3:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_3:BUART:reset_reg\,
		clock=>\UART_3:BUART:clock_op\,
		status=>(zero, \UART_3:BUART:rx_status_5\, \UART_3:BUART:rx_status_4\, \UART_3:BUART:rx_status_3\,
			\UART_3:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_3:BUART:rx_interrupt_out\);
\PWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_70,
		enable=>tmpOE__Tx_4_net_0,
		clock_out=>\PWM_1:PWMUDB:ClockOutFromEnBlock\);
\PWM_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_1:PWMUDB:control_7\, \PWM_1:PWMUDB:control_6\, \PWM_1:PWMUDB:control_5\, \PWM_1:PWMUDB:control_4\,
			\PWM_1:PWMUDB:control_3\, \PWM_1:PWMUDB:control_2\, \PWM_1:PWMUDB:control_1\, \PWM_1:PWMUDB:control_0\));
\PWM_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_1:PWMUDB:status_5\, zero, \PWM_1:PWMUDB:status_3\,
			\PWM_1:PWMUDB:status_2\, \PWM_1:PWMUDB:status_1\, \PWM_1:PWMUDB:status_0\),
		interrupt=>\PWM_1:Net_55\);
\PWM_1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_1:PWMUDB:cmp1_less\,
		z0=>\PWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\UART_4:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"64d3ed2a-ec3f-42c9-8067-b42cd53a0fea/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_4:Net_9\,
		dig_domain_out=>open);
\UART_4:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_4:Net_9\,
		enable=>tmpOE__Tx_4_net_0,
		clock_out=>\UART_4:BUART:clock_op\);
\UART_4:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_4:BUART:reset_reg\,
		clk=>\UART_4:BUART:clock_op\,
		cs_addr=>(\UART_4:BUART:tx_state_1\, \UART_4:BUART:tx_state_0\, \UART_4:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_4:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_4:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_4:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_4:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_4:BUART:reset_reg\,
		clk=>\UART_4:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_4:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_4:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_4:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_4:BUART:sc_out_7\, \UART_4:BUART:sc_out_6\, \UART_4:BUART:sc_out_5\, \UART_4:BUART:sc_out_4\,
			\UART_4:BUART:sc_out_3\, \UART_4:BUART:sc_out_2\, \UART_4:BUART:sc_out_1\, \UART_4:BUART:sc_out_0\));
\UART_4:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_4:BUART:reset_reg\,
		clock=>\UART_4:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_4:BUART:tx_fifo_notfull\,
			\UART_4:BUART:tx_status_2\, \UART_4:BUART:tx_fifo_empty\, \UART_4:BUART:tx_status_0\),
		interrupt=>\UART_4:BUART:tx_interrupt_out\);
\UART_4:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_4:BUART:reset_reg\,
		clk=>\UART_4:BUART:clock_op\,
		cs_addr=>(\UART_4:BUART:rx_state_1\, \UART_4:BUART:rx_state_0\, \UART_4:BUART:rx_bitclk_enable\),
		route_si=>\UART_4:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_4:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_4:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_4:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_4:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_4:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_4:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_4:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_4:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_4:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_4:BUART:clock_op\,
		reset=>\UART_4:BUART:reset_reg\,
		load=>\UART_4:BUART:rx_counter_load\,
		enable=>tmpOE__Tx_4_net_0,
		count=>(MODIN9_6, MODIN9_5, MODIN9_4, MODIN9_3,
			\UART_4:BUART:rx_count_2\, \UART_4:BUART:rx_count_1\, \UART_4:BUART:rx_count_0\),
		tc=>\UART_4:BUART:rx_count7_tc\);
\UART_4:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_4:BUART:reset_reg\,
		clock=>\UART_4:BUART:clock_op\,
		status=>(zero, \UART_4:BUART:rx_status_5\, \UART_4:BUART:rx_status_4\, \UART_4:BUART:rx_status_3\,
			\UART_4:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_4:BUART:rx_interrupt_out\);
Tx_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b32cd975-2a77-4025-92f9-6fd1db9c4df6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>Net_4314,
		fb=>(tmpFB_0__Tx_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_3_net_0),
		siovref=>(tmpSIOVREF__Tx_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_3_net_0);
servo_pwm:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>Net_24,
		fb=>(tmpFB_0__servo_pwm_net_0),
		analog=>(open),
		io=>(tmpIO_0__servo_pwm_net_0),
		siovref=>(tmpSIOVREF__servo_pwm_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__servo_pwm_net_0);
Rx_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9ace532e-4a20-4ed2-a2b4-848cad9a6121",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_4329,
		analog=>(open),
		io=>(tmpIO_0__Rx_3_net_0),
		siovref=>(tmpSIOVREF__Rx_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_3_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d9c274a9-acdd-463a-88ba-857eb44c4171",
		source_clock_id=>"",
		divisor=>0,
		period=>"11764705882.3529",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_70,
		dig_domain_out=>open);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>tmpOE__Tx_4_net_0,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>tmpOE__Tx_4_net_0,
		count=>(MODIN13_6, MODIN13_5, MODIN13_4, MODIN13_3,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_4353,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>Net_4316,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
motor:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"984269cc-4d2d-4778-aa6c-4b1241358fd6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>Net_3258,
		fb=>(tmpFB_0__motor_net_0),
		analog=>(open),
		io=>(tmpIO_0__motor_net_0),
		siovref=>(tmpSIOVREF__motor_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor_net_0);
\PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_85,
		enable=>tmpOE__Tx_4_net_0,
		clock_out=>\PWM:PWMUDB:ClockOutFromEnBlock\);
\PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM:PWMUDB:control_7\, \PWM:PWMUDB:control_6\, \PWM:PWMUDB:control_5\, \PWM:PWMUDB:control_4\,
			\PWM:PWMUDB:control_3\, \PWM:PWMUDB:control_2\, \PWM:PWMUDB:control_1\, \PWM:PWMUDB:control_0\));
\PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM:PWMUDB:status_5\, zero, \PWM:PWMUDB:status_3\,
			\PWM:PWMUDB:status_2\, \PWM:PWMUDB:status_1\, \PWM:PWMUDB:status_0\),
		interrupt=>\PWM:Net_55\);
\PWM:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM:PWMUDB:tc_i\, \PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM:PWMUDB:cmp1_eq\,
		cl0=>\PWM:PWMUDB:cmp1_less\,
		z0=>\PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM:PWMUDB:cmp2_eq\,
		cl1=>\PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_892,
		enable=>tmpOE__Tx_4_net_0,
		clock_out=>\Timer:TimerUDB:ClockOutFromEnBlock\);
\Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_892,
		enable=>tmpOE__Tx_4_net_0,
		clock_out=>\Timer:TimerUDB:Clk_Ctl_i\);
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer:TimerUDB:control_7\, \Timer:TimerUDB:control_6\, \Timer:TimerUDB:control_5\, \Timer:TimerUDB:control_4\,
			\Timer:TimerUDB:control_3\, \Timer:TimerUDB:control_2\, \Timer:TimerUDB:control_1\, \Timer:TimerUDB:control_0\));
\Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer:TimerUDB:status_3\,
			\Timer:TimerUDB:status_2\, \Timer:TimerUDB:capt_int_temp\, \Timer:TimerUDB:status_tc\),
		interrupt=>Net_898);
\Timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc3\,
		f0_blk_stat=>\Timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer:TimerUDB:sT16:timerdp:cap_1\, \Timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer:TimerUDB:sT16:timerdp:cap_1\, \Timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
HE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f0e2d7ef-b041-4d4b-ab62-cfd049bf98c7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_3127,
		analog=>(open),
		io=>(tmpIO_0__HE_net_0),
		siovref=>(tmpSIOVREF__HE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HE_net_0);
Clock_0:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3383ab5d-895a-4d4b-825e-5757284459c3",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_892,
		dig_domain_out=>open);
HE_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_898);
\UART_2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d53b26f2-e17c-4d3a-b123-5cb4803fdef1/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_2:Net_9\,
		dig_domain_out=>open);
\UART_2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_2:Net_9\,
		enable=>tmpOE__Tx_4_net_0,
		clock_out=>\UART_2:BUART:clock_op\);
\UART_2:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(\UART_2:BUART:tx_state_1\, \UART_2:BUART:tx_state_0\, \UART_2:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_2:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_2:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_2:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_2:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_2:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_2:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_2:BUART:sc_out_7\, \UART_2:BUART:sc_out_6\, \UART_2:BUART:sc_out_5\, \UART_2:BUART:sc_out_4\,
			\UART_2:BUART:sc_out_3\, \UART_2:BUART:sc_out_2\, \UART_2:BUART:sc_out_1\, \UART_2:BUART:sc_out_0\));
\UART_2:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clock=>\UART_2:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_2:BUART:tx_fifo_notfull\,
			\UART_2:BUART:tx_status_2\, \UART_2:BUART:tx_fifo_empty\, \UART_2:BUART:tx_status_0\),
		interrupt=>\UART_2:BUART:tx_interrupt_out\);
\UART_2:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(\UART_2:BUART:rx_state_1\, \UART_2:BUART:rx_state_0\, \UART_2:BUART:rx_bitclk_enable\),
		route_si=>\UART_2:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_2:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_2:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_2:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_2:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_2:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_2:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_2:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_2:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_2:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_2:BUART:clock_op\,
		reset=>\UART_2:BUART:reset_reg\,
		load=>\UART_2:BUART:rx_counter_load\,
		enable=>tmpOE__Tx_4_net_0,
		count=>(\UART_2:BUART:rx_count_6\, \UART_2:BUART:rx_count_5\, \UART_2:BUART:rx_count_4\, \UART_2:BUART:rx_count_3\,
			\UART_2:BUART:rx_count_2\, \UART_2:BUART:rx_count_1\, \UART_2:BUART:rx_count_0\),
		tc=>\UART_2:BUART:rx_count7_tc\);
\UART_2:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clock=>\UART_2:BUART:clock_op\,
		status=>(zero, \UART_2:BUART:rx_status_5\, \UART_2:BUART:rx_status_4\, \UART_2:BUART:rx_status_3\,
			\UART_2:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_2:BUART:rx_interrupt_out\);
Rx_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c3c8bbc3-ddb7-43e8-a44b-016294f94e66",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_4341,
		analog=>(open),
		io=>(tmpIO_0__Rx_2_net_0),
		siovref=>(tmpSIOVREF__Rx_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_2_net_0);
Tx_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"86a11b86-0c24-4736-8b39-be8de8223662",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>Net_4315,
		fb=>(tmpFB_0__Tx_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_2_net_0),
		siovref=>(tmpSIOVREF__Tx_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_2_net_0);
P_front_right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7a3ce083-5421-405b-ba24-c36efce5eef9",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_3022,
		analog=>(open),
		io=>(tmpIO_0__P_front_right_net_0),
		siovref=>(tmpSIOVREF__P_front_right_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_front_right_net_0);
P_left_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"113c546a-702d-4ef0-a0e0-2f80be33f0de",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_174,
		analog=>(open),
		io=>(tmpIO_0__P_left_1_net_0),
		siovref=>(tmpSIOVREF__P_left_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_left_1_net_0);
P_left_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a65797af-a21e-4cf7-a0dd-1b5701af8bee",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_175,
		analog=>(open),
		io=>(tmpIO_0__P_left_2_net_0),
		siovref=>(tmpSIOVREF__P_left_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_left_2_net_0);
P_right_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"81b3d14e-8160-40d7-b8f3-997d503a0726",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_177,
		analog=>(open),
		io=>(tmpIO_0__P_right_2_net_0),
		siovref=>(tmpSIOVREF__P_right_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_right_2_net_0);
P_right_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0a485c91-328c-4317-8c01-86093c274d29",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_176,
		analog=>(open),
		io=>(tmpIO_0__P_right_1_net_0),
		siovref=>(tmpSIOVREF__P_right_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_right_1_net_0);
P_front_left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_2890,
		analog=>(open),
		io=>(tmpIO_0__P_front_left_net_0),
		siovref=>(tmpSIOVREF__P_front_left_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_front_left_net_0);
\MODE:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MODE:control_7\, \MODE:control_6\, \MODE:control_5\, \MODE:control_4\,
			\MODE:control_3\, \MODE:control_2\, \MODE:control_1\, Net_2889));
turn_interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_234);
front_right_interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"01",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2911);
front_left_interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"01",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2913);
front_interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"01",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_234);
P_front:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6ab4de01-1a1a-43af-86fb-f57b7484a7cd",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_2891,
		analog=>(open),
		io=>(tmpIO_0__P_front_net_0),
		siovref=>(tmpSIOVREF__P_front_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_front_net_0);
Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6db6c013-076a-448d-a346-66d87431850c",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_85,
		dig_domain_out=>open);
\STOP:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\STOP:control_7\, \STOP:control_6\, \STOP:control_5\, \STOP:control_4\,
			\STOP:control_3\, \STOP:control_2\, \STOP:control_1\, Net_323));
P_back_left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9caca911-9509-4d64-9add-55d1bbeaae3e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_3114,
		analog=>(open),
		io=>(tmpIO_0__P_back_left_net_0),
		siovref=>(tmpSIOVREF__P_back_left_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_back_left_net_0);
P_back:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b084f5c5-4c20-4f0b-af93-05a9316ccdf3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_3101,
		analog=>(open),
		io=>(tmpIO_0__P_back_net_0),
		siovref=>(tmpSIOVREF__P_back_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_back_net_0);
P_back_right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"792c9118-ccb4-4b75-ae7f-3af673aad9ed",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>(zero),
		fb=>Net_3112,
		analog=>(open),
		io=>(tmpIO_0__P_back_right_net_0),
		siovref=>(tmpSIOVREF__P_back_right_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P_back_right_net_0);
back_interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"01",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3618);
back_left_interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"01",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3097);
back_right_interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"01",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3098);
\LED:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LED:control_7\, \LED:control_6\, \LED:control_5\, \LED:control_4\,
			\LED:control_3\, \LED:control_2\, \LED:control_1\, Net_3850));
LED_status:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"322b6e5d-6626-4858-ba1d-91102d3103a8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Tx_4_net_0),
		y=>Net_3850,
		fb=>(tmpFB_0__LED_status_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_status_net_0),
		siovref=>(tmpSIOVREF__LED_status_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Tx_4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Tx_4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_status_net_0);
\UART_3:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:reset_reg\);
\UART_3:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_3:BUART:txn\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:txn\);
\UART_3:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_3:BUART:tx_state_1\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:tx_state_1\);
\UART_3:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_3:BUART:tx_state_0\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:tx_state_0\);
\UART_3:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_3:BUART:tx_state_2\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:tx_state_2\);
Net_4339:cy_dff
	PORT MAP(d=>Net_4339D,
		clk=>\UART_3:BUART:clock_op\,
		q=>Net_4339);
\UART_3:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_3:BUART:tx_bitclk\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:tx_bitclk\);
\UART_3:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_3:BUART:tx_ctrl_mark_last\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:tx_ctrl_mark_last\);
\UART_3:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_3:BUART:tx_mark\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:tx_mark\);
\UART_3:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_3:BUART:tx_parity_bit\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:tx_parity_bit\);
\UART_3:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_state_1\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_state_1\);
\UART_3:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_state_0\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_state_0\);
\UART_3:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_load_fifo\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_load_fifo\);
\UART_3:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_state_3\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_state_3\);
\UART_3:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_state_2\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_state_2\);
\UART_3:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_bitclk_pre\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_bitclk_enable\);
\UART_3:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_state_stop1_reg\);
\UART_3:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_3:BUART:pollcount_1\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>MODIN1_1);
\UART_3:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_3:BUART:pollcount_0\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>MODIN1_0);
\UART_3:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_markspace_status\);
\UART_3:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_status_2\);
\UART_3:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_status_3\);
\UART_3:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_addr_match_status\);
\UART_3:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_markspace_pre\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_markspace_pre\);
\UART_3:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_parity_error_pre\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_parity_error_pre\);
\UART_3:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_break_status\);
\UART_3:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_address_detected\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_address_detected\);
\UART_3:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_last\\D\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_last\);
\UART_3:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_3:BUART:rx_parity_bit\,
		clk=>\UART_3:BUART:clock_op\,
		q=>\UART_3:BUART:rx_parity_bit\);
\PWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Tx_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:min_kill_reg\);
\PWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCapture\);
\PWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:trig_last\);
\PWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:runmode_enable\);
\PWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:sc_kill_tmp\);
\PWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Tx_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:ltch_kill_reg\);
\PWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_1\);
\PWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_0\);
\PWM_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_less\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCompare1\);
\PWM_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_0\);
\PWM_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_1\);
\PWM_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_5\);
\PWM_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_24);
\PWM_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm1_i_reg\);
\PWM_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm2_i_reg\);
\PWM_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:status_2\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:tc_i_reg\);
\UART_4:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:reset_reg\);
\UART_4:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_4:BUART:txn\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:txn\);
\UART_4:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_4:BUART:tx_state_1\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:tx_state_1\);
\UART_4:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_4:BUART:tx_state_0\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:tx_state_0\);
\UART_4:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_4:BUART:tx_state_2\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:tx_state_2\);
Net_4327:cy_dff
	PORT MAP(d=>Net_4327D,
		clk=>\UART_4:BUART:clock_op\,
		q=>Net_4327);
\UART_4:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_4:BUART:tx_bitclk\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:tx_bitclk\);
\UART_4:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_4:BUART:tx_ctrl_mark_last\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:tx_ctrl_mark_last\);
\UART_4:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_4:BUART:tx_mark\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:tx_mark\);
\UART_4:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_4:BUART:tx_parity_bit\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:tx_parity_bit\);
\UART_4:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_state_1\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_state_1\);
\UART_4:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_state_0\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_state_0\);
\UART_4:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_load_fifo\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_load_fifo\);
\UART_4:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_state_3\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_state_3\);
\UART_4:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_state_2\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_state_2\);
\UART_4:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_bitclk_pre\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_bitclk_enable\);
\UART_4:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_state_stop1_reg\);
\UART_4:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_4:BUART:pollcount_1\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>MODIN6_1);
\UART_4:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_4:BUART:pollcount_0\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>MODIN6_0);
\UART_4:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_markspace_status\);
\UART_4:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_status_2\);
\UART_4:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_status_3\);
\UART_4:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_addr_match_status\);
\UART_4:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_markspace_pre\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_markspace_pre\);
\UART_4:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_parity_error_pre\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_parity_error_pre\);
\UART_4:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_break_status\);
\UART_4:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_address_detected\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_address_detected\);
\UART_4:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_last\\D\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_last\);
\UART_4:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_4:BUART:rx_parity_bit\,
		clk=>\UART_4:BUART:clock_op\,
		q=>\UART_4:BUART:rx_parity_bit\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_4363:cy_dff
	PORT MAP(d=>Net_4363D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_4363);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>MODIN10_1);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>MODIN10_0);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Tx_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:min_kill_reg\);
\PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:prevCapture\);
\PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:trig_last\);
\PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:runmode_enable\);
\PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:sc_kill_tmp\);
\PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Tx_4_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:ltch_kill_reg\);
\PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:dith_count_1\);
\PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:dith_count_0\);
\PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:cmp1_less\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:prevCompare1\);
\PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_0\);
\PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_1\);
\PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_5\);
\PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:pwm_i\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_181);
\PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:pwm1_i_reg\);
\PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:pwm2_i_reg\);
\PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:status_2\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:tc_i_reg\);
\Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_3127,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capture_last\);
\Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:status_tc\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:tc_reg_i\);
\Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:control_7\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:hwEnable_reg\);
\Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:capt_fifo_load\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capture_out_reg_i\);
\Timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:int_capt_count_1\);
\Timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:int_capt_count_0\);
\Timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capt_int_temp\);
\UART_2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:reset_reg\);
\UART_2:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_2:BUART:txn\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:txn\);
\UART_2:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_1\);
\UART_2:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_0\);
\UART_2:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_2\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_2\);
Net_4351:cy_dff
	PORT MAP(d=>Net_4351D,
		clk=>\UART_2:BUART:clock_op\,
		q=>Net_4351);
\UART_2:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_bitclk\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_bitclk\);
\UART_2:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_ctrl_mark_last\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_ctrl_mark_last\);
\UART_2:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_mark\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_mark\);
\UART_2:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_parity_bit\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_parity_bit\);
\UART_2:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_1\);
\UART_2:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_0\);
\UART_2:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_load_fifo\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_load_fifo\);
\UART_2:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_3\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_3\);
\UART_2:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_2\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_2\);
\UART_2:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_bitclk_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_bitclk_enable\);
\UART_2:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_stop1_reg\);
\UART_2:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:pollcount_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:pollcount_1\);
\UART_2:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:pollcount_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:pollcount_0\);
\UART_2:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_markspace_status\);
\UART_2:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_status_2\);
\UART_2:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_status_3\);
\UART_2:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_addr_match_status\);
\UART_2:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_markspace_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_markspace_pre\);
\UART_2:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_parity_error_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_parity_error_pre\);
\UART_2:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_break_status\);
\UART_2:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_address_detected\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_address_detected\);
\UART_2:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_last\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_last\);
\UART_2:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_parity_bit\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_parity_bit\);

END R_T_L;
