Protel Design System Design Rule Check
PCB File : E:\Projects_Files\Projects\Altium_Projects\S6_Line\S6_Fuel_counter_h\S6_Fuel_counter_h.PcbDoc
Date     : 25.09.2017
Time     : 12:08:38

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
   Violation between Clearance Constraint: (0.284mm < 0.3mm) Between Polygon Track (74.791mm,38.374mm)(74.791mm,39.424mm) on Top Layer And Polygon Arc (74.987mm,38.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.284mm < 0.3mm) Between Polygon Track (74.791mm,38.374mm)(74.791mm,39.424mm) on Top Layer And Polygon Arc (74.987mm,38.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.284mm < 0.3mm) Between Polygon Track (74.791mm,38.374mm)(74.791mm,39.424mm) on Top Layer And Polygon Arc (74.595mm,38.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.284mm < 0.3mm) Between Polygon Track (74.791mm,38.374mm)(74.791mm,39.424mm) on Top Layer And Polygon Arc (74.595mm,38.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.275mm < 0.3mm) Between Track (111.899mm,100.649mm)(116.351mm,100.649mm) on Keep-Out Layer And Pad Free-0(114.046mm,96.774mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.25mm < 0.3mm) Between Track (52mm,49.375mm)(52.35mm,49.025mm) on Top Layer And Track (52.85mm,48.2mm)(52.85mm,49.525mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.3mm) Between Track (52.35mm,48.2mm)(52.35mm,49.025mm) on Top Layer And Track (52.85mm,48.2mm)(52.85mm,49.525mm) on Top Layer 
   Violation between Clearance Constraint: (0.275mm < 0.3mm) Between Track (54.35mm,48.2mm)(55.875mm,48.2mm) on Top Layer And Track (53.85mm,48.2mm)(53.85mm,50.325mm) on Top Layer 
Rule Violations :8

Processing Rule : Clearance Constraint (Gap=0.2mm) (InComponent('DD1') OR InComponent('DA5')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=3mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (4mm > 2.54mm) Pad Free-0(34.55mm,64.964mm) on Multi-Layer Actual Hole Size = 4mm
   Violation between Hole Size Constraint: (15mm > 2.54mm) Pad Free-0(105.6mm,70.975mm) on Multi-Layer Actual Hole Size = 15mm
   Violation between Hole Size Constraint: (4mm > 2.54mm) Pad Free-0(114.046mm,96.774mm) on Multi-Layer Actual Hole Size = 4mm
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DA5-9(53.85mm,43.8mm) on Top Layer And Pad DA5-10(54.35mm,43.8mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DA5-8(53.35mm,43.8mm) on Top Layer And Pad DA5-9(53.85mm,43.8mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DA5-7(52.85mm,43.8mm) on Top Layer And Pad DA5-8(53.35mm,43.8mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DA5-6(52.35mm,43.8mm) on Top Layer And Pad DA5-7(52.85mm,43.8mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DA5-4(52.85mm,48.2mm) on Top Layer And Pad DA5-5(52.35mm,48.2mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DA5-3(53.35mm,48.2mm) on Top Layer And Pad DA5-4(52.85mm,48.2mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DA5-2(53.85mm,48.2mm) on Top Layer And Pad DA5-3(53.35mm,48.2mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DA5-1(54.35mm,48.2mm) on Top Layer And Pad DA5-2(53.85mm,48.2mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad DA6-2(41.3mm,49.575mm) on Top Layer And Pad DA6-3(42.25mm,49.575mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad DA6-2(41.3mm,49.575mm) on Top Layer And Pad DA6-1(40.35mm,49.575mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-14(89.3mm,47.9mm) on Top Layer And Pad DD1-13(88.8mm,47.9mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-15(89.8mm,47.9mm) on Top Layer And Pad DD1-14(89.3mm,47.9mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-16(90.3mm,47.9mm) on Top Layer And Pad DD1-15(89.8mm,47.9mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-17(90.8mm,47.9mm) on Top Layer And Pad DD1-16(90.3mm,47.9mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-18(91.3mm,47.9mm) on Top Layer And Pad DD1-17(90.8mm,47.9mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-19(91.8mm,47.9mm) on Top Layer And Pad DD1-18(91.3mm,47.9mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-20(92.3mm,47.9mm) on Top Layer And Pad DD1-19(91.8mm,47.9mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-21(92.8mm,47.9mm) on Top Layer And Pad DD1-20(92.3mm,47.9mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-22(93.3mm,47.9mm) on Top Layer And Pad DD1-21(92.8mm,47.9mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-23(93.8mm,47.9mm) on Top Layer And Pad DD1-22(93.3mm,47.9mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-40(92.8mm,56.3mm) on Top Layer And Pad DD1-39(93.3mm,56.3mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-38(93.8mm,56.3mm) on Top Layer And Pad DD1-39(93.3mm,56.3mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-41(92.3mm,56.3mm) on Top Layer And Pad DD1-40(92.8mm,56.3mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-42(91.8mm,56.3mm) on Top Layer And Pad DD1-41(92.3mm,56.3mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-43(91.3mm,56.3mm) on Top Layer And Pad DD1-42(91.8mm,56.3mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-44(90.8mm,56.3mm) on Top Layer And Pad DD1-43(91.3mm,56.3mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-45(90.3mm,56.3mm) on Top Layer And Pad DD1-44(90.8mm,56.3mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-46(89.8mm,56.3mm) on Top Layer And Pad DD1-45(90.3mm,56.3mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-47(89.3mm,56.3mm) on Top Layer And Pad DD1-46(89.8mm,56.3mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-48(88.8mm,56.3mm) on Top Layer And Pad DD1-47(89.3mm,56.3mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-26(95.75mm,49.85mm) on Top Layer And Pad DD1-25(95.75mm,49.35mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-27(95.75mm,50.35mm) on Top Layer And Pad DD1-26(95.75mm,49.85mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-28(95.75mm,50.85mm) on Top Layer And Pad DD1-27(95.75mm,50.35mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-29(95.75mm,51.35mm) on Top Layer And Pad DD1-28(95.75mm,50.85mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-30(95.75mm,51.85mm) on Top Layer And Pad DD1-29(95.75mm,51.35mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-31(95.75mm,52.35mm) on Top Layer And Pad DD1-32(95.75mm,52.85mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-33(95.75mm,53.35mm) on Top Layer And Pad DD1-32(95.75mm,52.85mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-34(95.75mm,53.85mm) on Top Layer And Pad DD1-33(95.75mm,53.35mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-35(95.75mm,54.35mm) on Top Layer And Pad DD1-34(95.75mm,53.85mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-36(95.75mm,54.85mm) on Top Layer And Pad DD1-35(95.75mm,54.35mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-31(95.75mm,52.35mm) on Top Layer And Pad DD1-30(95.75mm,51.85mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-7(87.35mm,51.85mm) on Top Layer And Pad DD1-8(87.35mm,51.35mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-9(87.35mm,50.85mm) on Top Layer And Pad DD1-8(87.35mm,51.35mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-10(87.35mm,50.35mm) on Top Layer And Pad DD1-9(87.35mm,50.85mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-11(87.35mm,49.85mm) on Top Layer And Pad DD1-10(87.35mm,50.35mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-12(87.35mm,49.35mm) on Top Layer And Pad DD1-11(87.35mm,49.85mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-24(94.3mm,47.9mm) on Top Layer And Pad DD1-23(93.8mm,47.9mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-2(87.35mm,54.35mm) on Top Layer And Pad DD1-1(87.35mm,54.85mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-3(87.35mm,53.85mm) on Top Layer And Pad DD1-2(87.35mm,54.35mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-4(87.35mm,53.35mm) on Top Layer And Pad DD1-3(87.35mm,53.85mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-5(87.35mm,52.85mm) on Top Layer And Pad DD1-4(87.35mm,53.35mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-6(87.35mm,52.35mm) on Top Layer And Pad DD1-5(87.35mm,52.85mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-38(93.8mm,56.3mm) on Top Layer And Pad DD1-37(94.3mm,56.3mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad DD1-7(87.35mm,51.85mm) on Top Layer And Pad DD1-6(87.35mm,52.35mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
Rule Violations :54

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (94.686mm,43.775mm) on Top Overlay And Pad C10-1(95.55mm,43.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (94.712mm,43.775mm) on Top Overlay And Pad C10-2(93.85mm,43.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (60.1mm,57.411mm) on Top Overlay And Pad C29-1(60.1mm,58.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (60.1mm,57.437mm) on Top Overlay And Pad C29-2(60.1mm,56.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (79.273mm,50.686mm) on Top Overlay And Pad C12-1(79.273mm,51.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (79.273mm,50.712mm) on Top Overlay And Pad C12-2(79.273mm,49.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (79.275mm,54.439mm) on Top Overlay And Pad C13-1(79.275mm,53.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (79.275mm,54.413mm) on Top Overlay And Pad C13-2(79.275mm,55.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (56.225mm,46.014mm) on Top Overlay And Pad C15-1(56.225mm,45.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (56.225mm,45.988mm) on Top Overlay And Pad C15-2(56.225mm,46.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (55mm,48.65mm) on Top Overlay And Pad DA5-1(54.35mm,48.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (48.05mm,32.611mm) on Top Overlay And Pad C16-1(48.05mm,33.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (48.05mm,32.637mm) on Top Overlay And Pad C16-2(48.05mm,31.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (53.85mm,51.189mm) on Top Overlay And Pad C20-1(53.85mm,50.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (53.85mm,51.163mm) on Top Overlay And Pad C20-2(53.85mm,52.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (52.15mm,51.864mm) on Top Overlay And Pad C21-1(52.15mm,51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (52.15mm,51.838mm) on Top Overlay And Pad C21-2(52.15mm,52.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (48.875mm,46.039mm) on Top Overlay And Pad C22-1(48.875mm,45.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (48.875mm,46.013mm) on Top Overlay And Pad C22-2(48.875mm,46.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (47.15mm,46.039mm) on Top Overlay And Pad C23-1(47.15mm,45.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (47.15mm,46.013mm) on Top Overlay And Pad C23-2(47.15mm,46.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (37.561mm,52.075mm) on Top Overlay And Pad C24-1(38.425mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (37.587mm,52.075mm) on Top Overlay And Pad C24-2(36.725mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (43.914mm,46.625mm) on Top Overlay And Pad C27-1(43.05mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (43.888mm,46.625mm) on Top Overlay And Pad C27-2(44.75mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (83.914mm,48.2mm) on Top Overlay And Pad C7-1(83.05mm,48.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (83.888mm,48.2mm) on Top Overlay And Pad C7-2(84.75mm,48.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (88.586mm,44.325mm) on Top Overlay And Pad C9-1(89.45mm,44.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (88.612mm,44.325mm) on Top Overlay And Pad C9-2(87.75mm,44.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (91.675mm,59.711mm) on Top Overlay And Pad C8-1(91.675mm,60.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (91.675mm,59.737mm) on Top Overlay And Pad C8-2(91.675mm,58.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (37.114mm,59.35mm) on Top Overlay And Pad C11-1(36.25mm,59.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (37.088mm,59.35mm) on Top Overlay And Pad C11-2(37.95mm,59.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (51.336mm,61.325mm) on Top Overlay And Pad C28-1(52.2mm,61.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (51.362mm,61.325mm) on Top Overlay And Pad C28-2(50.5mm,61.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (115.764mm,68.2mm) on Top Overlay And Pad C4-1(114.9mm,68.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (115.738mm,68.2mm) on Top Overlay And Pad C4-2(116.6mm,68.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (107.486mm,83.85mm) on Top Overlay And Pad C3-1(108.35mm,83.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (107.512mm,83.85mm) on Top Overlay And Pad C3-2(106.65mm,83.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (91.614mm,69.375mm) on Top Overlay And Pad C6-1(90.75mm,69.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (91.588mm,69.375mm) on Top Overlay And Pad C6-2(92.45mm,69.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (102.9mm,60.761mm) on Top Overlay And Pad C5-1(102.9mm,61.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (102.9mm,60.787mm) on Top Overlay And Pad C5-2(102.9mm,59.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (63.714mm,33.65mm) on Top Overlay And Pad C2-1(62.85mm,33.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (63.688mm,33.65mm) on Top Overlay And Pad C2-2(64.55mm,33.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Arc (67.736mm,30.825mm) on Top Overlay And Pad C1-1(68.6mm,30.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (67.762mm,30.825mm) on Top Overlay And Pad C1-2(66.9mm,30.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.175mm,43.125mm)(96.225mm,43.125mm) on Top Overlay And Pad C10-2(93.85mm,43.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (93.175mm,44.423mm)(96.223mm,44.423mm) on Top Overlay And Pad C10-2(93.85mm,43.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.175mm,43.125mm)(96.225mm,43.125mm) on Top Overlay And Pad C10-1(95.55mm,43.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (93.175mm,44.423mm)(96.223mm,44.423mm) on Top Overlay And Pad C10-1(95.55mm,43.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (93.75mm,40.925mm)(93.75mm,42.725mm) on Top Overlay And Pad C30-2(94.5mm,41.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (93.75mm,40.925mm)(97.05mm,40.925mm) on Top Overlay And Pad C30-2(94.5mm,41.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (93.75mm,42.725mm)(97.05mm,42.725mm) on Top Overlay And Pad C30-2(94.5mm,41.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (97.05mm,40.925mm)(97.05mm,42.725mm) on Top Overlay And Pad C30-1(96.3mm,41.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (93.75mm,40.925mm)(97.05mm,40.925mm) on Top Overlay And Pad C30-1(96.3mm,41.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (93.75mm,42.725mm)(97.05mm,42.725mm) on Top Overlay And Pad C30-1(96.3mm,41.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (76.575mm,31.2mm)(76.575mm,33.85mm) on Top Overlay And Pad R8-2(77.225mm,33.299mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.875mm,31.2mm)(77.875mm,33.85mm) on Top Overlay And Pad R8-2(77.225mm,33.299mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (76.575mm,33.85mm)(77.875mm,33.85mm) on Top Overlay And Pad R8-2(77.225mm,33.299mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (76.575mm,31.2mm)(76.575mm,33.85mm) on Top Overlay And Pad R8-1(77.225mm,31.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.875mm,31.2mm)(77.875mm,33.85mm) on Top Overlay And Pad R8-1(77.225mm,31.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (76.575mm,31.2mm)(77.875mm,31.2mm) on Top Overlay And Pad R8-1(77.225mm,31.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (60.75mm,55.9mm)(60.75mm,58.95mm) on Top Overlay And Pad C29-2(60.1mm,56.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (59.452mm,55.9mm)(59.452mm,58.948mm) on Top Overlay And Pad C29-2(60.1mm,56.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (60.75mm,55.9mm)(60.75mm,58.95mm) on Top Overlay And Pad C29-1(60.1mm,58.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (59.452mm,55.9mm)(59.452mm,58.948mm) on Top Overlay And Pad C29-1(60.1mm,58.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (78.2mm,31.2mm)(78.2mm,33.85mm) on Top Overlay And Pad R11-2(78.85mm,33.299mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (79.5mm,31.2mm)(79.5mm,33.85mm) on Top Overlay And Pad R11-2(78.85mm,33.299mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (78.2mm,33.85mm)(79.5mm,33.85mm) on Top Overlay And Pad R11-2(78.85mm,33.299mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (78.2mm,31.2mm)(78.2mm,33.85mm) on Top Overlay And Pad R11-1(78.85mm,31.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (79.5mm,31.2mm)(79.5mm,33.85mm) on Top Overlay And Pad R11-1(78.85mm,31.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (78.2mm,31.2mm)(79.5mm,31.2mm) on Top Overlay And Pad R11-1(78.85mm,31.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.45mm,50.025mm)(80.55mm,50.025mm) on Top Overlay And Pad QR1-2(82.05mm,50.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (83.55mm,50.025mm)(83.65mm,50.025mm) on Top Overlay And Pad QR1-2(82.05mm,50.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.45mm,55.025mm)(80.55mm,55.025mm) on Top Overlay And Pad QR1-1(82.05mm,54.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (83.55mm,55.025mm)(83.65mm,55.025mm) on Top Overlay And Pad QR1-1(82.05mm,54.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (78.625mm,49.175mm)(78.625mm,52.223mm) on Top Overlay And Pad C12-2(79.273mm,49.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (79.923mm,49.175mm)(79.923mm,52.225mm) on Top Overlay And Pad C12-2(79.273mm,49.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (78.625mm,49.175mm)(78.625mm,52.223mm) on Top Overlay And Pad C12-1(79.273mm,51.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (79.923mm,49.175mm)(79.923mm,52.225mm) on Top Overlay And Pad C12-1(79.273mm,51.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (78.625mm,52.9mm)(78.625mm,55.95mm) on Top Overlay And Pad C13-2(79.275mm,55.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (79.923mm,52.902mm)(79.923mm,55.95mm) on Top Overlay And Pad C13-2(79.275mm,55.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (78.625mm,52.9mm)(78.625mm,55.95mm) on Top Overlay And Pad C13-1(79.275mm,53.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (79.923mm,52.902mm)(79.923mm,55.95mm) on Top Overlay And Pad C13-1(79.275mm,53.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.475mm,35.925mm)(79.75mm,35.925mm) on Top Overlay And Pad VD2-1(78.3mm,36.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (76.85mm,35.925mm)(77.125mm,35.925mm) on Top Overlay And Pad VD2-1(78.3mm,36.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (77.411mm,37.94mm)(79.189mm,37.94mm) on Top Overlay And Pad VD2-1(78.3mm,36.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.475mm,41.225mm)(79.75mm,41.225mm) on Top Overlay And Pad VD2-2(78.3mm,40.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (77.411mm,37.94mm)(78.3mm,39.21mm) on Top Overlay And Pad VD2-2(78.3mm,40.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (77.411mm,39.21mm)(79.189mm,39.21mm) on Top Overlay And Pad VD2-2(78.3mm,40.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (76.85mm,41.225mm)(77.125mm,41.225mm) on Top Overlay And Pad VD2-2(78.3mm,40.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (78.3mm,39.21mm)(79.189mm,37.94mm) on Top Overlay And Pad VD2-2(78.3mm,40.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (82.325mm,42.975mm)(83.225mm,42.975mm) on Top Overlay And Pad C14-1(84.225mm,43.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (82.325mm,44.775mm)(83.225mm,44.775mm) on Top Overlay And Pad C14-1(84.225mm,43.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (82.325mm,42.975mm)(83.225mm,42.975mm) on Top Overlay And Pad C14-2(81.325mm,43.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Track (82.325mm,44.775mm)(83.225mm,44.775mm) on Top Overlay And Pad C14-2(81.325mm,43.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Text "R15" (67.45mm,34.9mm) on Top Overlay And Pad R15-1(68.325mm,36.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (76.315mm,37.875mm)(76.315mm,38.891mm) on Top Overlay And Pad VD4-2(75.807mm,37.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (73.267mm,37.875mm)(73.267mm,38.891mm) on Top Overlay And Pad VD4-1(73.775mm,37.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Text "R16" (64.925mm,34.9mm) on Top Overlay And Pad R16-1(66.15mm,36.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Text "VT4" (70.3mm,35.212mm) on Top Overlay And Pad VT4-3(71.234mm,37.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (69.71mm,37.646mm)(69.71mm,38.662mm) on Top Overlay And Pad VT4-2(70.218mm,39.424mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (72.758mm,37.646mm)(72.758mm,38.662mm) on Top Overlay And Pad VT4-1(72.25mm,39.424mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (61.76mm,37.422mm)(61.76mm,38.438mm) on Top Overlay And Pad VD5-2(62.268mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (64.808mm,37.422mm)(64.808mm,38.438mm) on Top Overlay And Pad VD5-1(64.3mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (55.575mm,44.475mm)(55.575mm,47.525mm) on Top Overlay And Pad C15-2(56.225mm,46.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (56.873mm,44.477mm)(56.873mm,47.525mm) on Top Overlay And Pad C15-2(56.225mm,46.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (55.575mm,44.475mm)(55.575mm,47.525mm) on Top Overlay And Pad C15-1(56.225mm,45.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (56.873mm,44.477mm)(56.873mm,47.525mm) on Top Overlay And Pad C15-1(56.225mm,45.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (47.402mm,31.1mm)(47.402mm,34.148mm) on Top Overlay And Pad C16-2(48.05mm,31.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (48.7mm,31.1mm)(48.7mm,34.15mm) on Top Overlay And Pad C16-2(48.05mm,31.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (47.402mm,31.1mm)(47.402mm,34.148mm) on Top Overlay And Pad C16-1(48.05mm,33.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (48.7mm,31.1mm)(48.7mm,34.15mm) on Top Overlay And Pad C16-1(48.05mm,33.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.5mm,38mm)(60.5mm,38.275mm) on Top Overlay And Pad VD6-1(59.9mm,39.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (58.485mm,38.561mm)(58.485mm,40.339mm) on Top Overlay And Pad VD6-1(59.9mm,39.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.5mm,40.625mm)(60.5mm,40.9mm) on Top Overlay And Pad VD6-1(59.9mm,39.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.2mm,38mm)(55.2mm,38.275mm) on Top Overlay And Pad VD6-2(55.8mm,39.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (57.215mm,39.45mm)(58.485mm,40.339mm) on Top Overlay And Pad VD6-2(55.8mm,39.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.2mm,40.625mm)(55.2mm,40.9mm) on Top Overlay And Pad VD6-2(55.8mm,39.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (57.215mm,39.45mm)(58.485mm,38.561mm) on Top Overlay And Pad VD6-2(55.8mm,39.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (57.215mm,38.561mm)(57.215mm,40.339mm) on Top Overlay And Pad VD6-2(55.8mm,39.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (56.15mm,35.325mm)(56.15mm,36.625mm) on Top Overlay And Pad R18-2(56.701mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (56.15mm,35.325mm)(58.8mm,35.325mm) on Top Overlay And Pad R18-2(56.701mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (56.15mm,36.625mm)(58.8mm,36.625mm) on Top Overlay And Pad R18-2(56.701mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (58.8mm,35.325mm)(58.8mm,36.625mm) on Top Overlay And Pad R18-1(58.25mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (56.15mm,35.325mm)(58.8mm,35.325mm) on Top Overlay And Pad R18-1(58.25mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (56.15mm,36.625mm)(58.8mm,36.625mm) on Top Overlay And Pad R18-1(58.25mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (53.2mm,49.65mm)(53.2mm,52.7mm) on Top Overlay And Pad C20-2(53.85mm,52.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (54.498mm,49.652mm)(54.498mm,52.7mm) on Top Overlay And Pad C20-2(53.85mm,52.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (53.2mm,49.65mm)(53.2mm,52.7mm) on Top Overlay And Pad C20-1(53.85mm,50.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (54.498mm,49.652mm)(54.498mm,52.7mm) on Top Overlay And Pad C20-1(53.85mm,50.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (58.325mm,43.2mm)(58.325mm,44.1mm) on Top Overlay And Pad C19-2(59.675mm,45.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Text "C15" (58mm,45.05mm) on Top Overlay And Pad C19-2(59.675mm,45.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (61.025mm,43.2mm)(61.025mm,44.1mm) on Top Overlay And Pad C19-2(59.675mm,45.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (58.325mm,43.2mm)(58.325mm,44.1mm) on Top Overlay And Pad C19-1(59.675mm,42.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (61.025mm,43.2mm)(61.025mm,44.1mm) on Top Overlay And Pad C19-1(59.675mm,42.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (61.45mm,43.2mm)(61.45mm,44.1mm) on Top Overlay And Pad C18-2(62.8mm,45.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (64.15mm,43.2mm)(64.15mm,44.1mm) on Top Overlay And Pad C18-2(62.8mm,45.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (61.45mm,43.2mm)(61.45mm,44.1mm) on Top Overlay And Pad C18-1(62.8mm,42.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (64.15mm,43.2mm)(64.15mm,44.1mm) on Top Overlay And Pad C18-1(62.8mm,42.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Text "VD5" (62.225mm,40.375mm) on Top Overlay And Pad C18-1(62.8mm,42.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (49.322mm,42.595mm)(49.322mm,43.895mm) on Top Overlay And Pad R19-2(48.771mm,43.245mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (46.672mm,43.895mm)(49.322mm,43.895mm) on Top Overlay And Pad R19-2(48.771mm,43.245mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (46.672mm,42.595mm)(49.322mm,42.595mm) on Top Overlay And Pad R19-2(48.771mm,43.245mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (46.672mm,43.895mm)(49.322mm,43.895mm) on Top Overlay And Pad R19-1(47.222mm,43.245mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (46.672mm,42.595mm)(49.322mm,42.595mm) on Top Overlay And Pad R19-1(47.222mm,43.245mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (46.672mm,42.595mm)(46.672mm,43.895mm) on Top Overlay And Pad R19-1(47.222mm,43.245mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (51.5mm,50.325mm)(51.5mm,53.375mm) on Top Overlay And Pad C21-2(52.15mm,52.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (52.798mm,50.327mm)(52.798mm,53.375mm) on Top Overlay And Pad C21-2(52.15mm,52.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (51.5mm,50.325mm)(51.5mm,53.375mm) on Top Overlay And Pad C21-1(52.15mm,51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (52.798mm,50.327mm)(52.798mm,53.375mm) on Top Overlay And Pad C21-1(52.15mm,51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (48.225mm,44.5mm)(48.225mm,47.55mm) on Top Overlay And Pad C22-2(48.875mm,46.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (49.523mm,44.502mm)(49.523mm,47.55mm) on Top Overlay And Pad C22-2(48.875mm,46.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (48.225mm,44.5mm)(48.225mm,47.55mm) on Top Overlay And Pad C22-1(48.875mm,45.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (49.523mm,44.502mm)(49.523mm,47.55mm) on Top Overlay And Pad C22-1(48.875mm,45.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (59.225mm,35.325mm)(59.225mm,36.625mm) on Top Overlay And Pad R21-2(59.776mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (59.225mm,35.325mm)(61.875mm,35.325mm) on Top Overlay And Pad R21-2(59.776mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (59.225mm,36.625mm)(61.875mm,36.625mm) on Top Overlay And Pad R21-2(59.776mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (61.875mm,35.325mm)(61.875mm,36.625mm) on Top Overlay And Pad R21-1(61.325mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (59.225mm,35.325mm)(61.875mm,35.325mm) on Top Overlay And Pad R21-1(61.325mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (59.225mm,36.625mm)(61.875mm,36.625mm) on Top Overlay And Pad R21-1(61.325mm,35.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49.8mm,50.425mm)(49.8mm,53.075mm) on Top Overlay And Pad R20-2(50.45mm,50.976mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (51.1mm,50.425mm)(51.1mm,53.075mm) on Top Overlay And Pad R20-2(50.45mm,50.976mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (49.8mm,50.425mm)(51.1mm,50.425mm) on Top Overlay And Pad R20-2(50.45mm,50.976mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49.8mm,50.425mm)(49.8mm,53.075mm) on Top Overlay And Pad R20-1(50.45mm,52.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (51.1mm,50.425mm)(51.1mm,53.075mm) on Top Overlay And Pad R20-1(50.45mm,52.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49.8mm,53.075mm)(51.1mm,53.075mm) on Top Overlay And Pad R20-1(50.45mm,52.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (46.5mm,44.5mm)(46.5mm,47.55mm) on Top Overlay And Pad C23-2(47.15mm,46.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (47.798mm,44.502mm)(47.798mm,47.55mm) on Top Overlay And Pad C23-2(47.15mm,46.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (46.5mm,44.5mm)(46.5mm,47.55mm) on Top Overlay And Pad C23-1(47.15mm,45.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (47.798mm,44.502mm)(47.798mm,47.55mm) on Top Overlay And Pad C23-1(47.15mm,45.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (43.4mm,53.1mm)(43.4mm,55.75mm) on Top Overlay And Pad R22-2(44.05mm,55.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (43.4mm,55.75mm)(44.7mm,55.75mm) on Top Overlay And Pad R22-2(44.05mm,55.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (44.7mm,53.1mm)(44.7mm,55.75mm) on Top Overlay And Pad R22-2(44.05mm,55.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (43.4mm,53.1mm)(43.4mm,55.75mm) on Top Overlay And Pad R22-1(44.05mm,53.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (43.4mm,53.1mm)(44.7mm,53.1mm) on Top Overlay And Pad R22-1(44.05mm,53.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (44.7mm,53.1mm)(44.7mm,55.75mm) on Top Overlay And Pad R22-1(44.05mm,53.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (42.846mm,48.675mm)(42.846mm,52.975mm) on Top Overlay And Pad DA6-3(42.25mm,49.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (39.776mm,48.666mm)(42.824mm,48.666mm) on Top Overlay And Pad DA6-3(42.25mm,49.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (42.846mm,48.675mm)(42.846mm,52.975mm) on Top Overlay And Pad DA6-4(42.25mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (39.776mm,52.984mm)(42.824mm,52.984mm) on Top Overlay And Pad DA6-4(42.25mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (39.754mm,48.675mm)(39.754mm,52.975mm) on Top Overlay And Pad DA6-1(40.35mm,49.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (39.776mm,48.666mm)(42.824mm,48.666mm) on Top Overlay And Pad DA6-1(40.35mm,49.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (39.754mm,48.675mm)(39.754mm,52.975mm) on Top Overlay And Pad DA6-5(40.35mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (39.776mm,52.984mm)(42.824mm,52.984mm) on Top Overlay And Pad DA6-5(40.35mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (39.776mm,48.666mm)(42.824mm,48.666mm) on Top Overlay And Pad DA6-2(41.3mm,49.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (39.175mm,49.225mm)(39.175mm,51.025mm) on Top Overlay And Pad C25-2(38.425mm,50.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (35.875mm,49.225mm)(39.175mm,49.225mm) on Top Overlay And Pad C25-2(38.425mm,50.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (35.875mm,51.025mm)(39.175mm,51.025mm) on Top Overlay And Pad C25-2(38.425mm,50.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (35.875mm,49.225mm)(35.875mm,51.025mm) on Top Overlay And Pad C25-1(36.625mm,50.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (35.875mm,49.225mm)(39.175mm,49.225mm) on Top Overlay And Pad C25-1(36.625mm,50.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (35.875mm,51.025mm)(39.175mm,51.025mm) on Top Overlay And Pad C25-1(36.625mm,50.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (36.05mm,51.425mm)(39.1mm,51.425mm) on Top Overlay And Pad C24-2(36.725mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (36.05mm,52.723mm)(39.098mm,52.723mm) on Top Overlay And Pad C24-2(36.725mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (36.05mm,51.425mm)(39.1mm,51.425mm) on Top Overlay And Pad C24-1(38.425mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (36.05mm,52.723mm)(39.098mm,52.723mm) on Top Overlay And Pad C24-1(38.425mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (42.377mm,45.977mm)(45.425mm,45.977mm) on Top Overlay And Pad C27-2(44.75mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (42.375mm,47.275mm)(45.425mm,47.275mm) on Top Overlay And Pad C27-2(44.75mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (42.377mm,45.977mm)(45.425mm,45.977mm) on Top Overlay And Pad C27-1(43.05mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (42.375mm,47.275mm)(45.425mm,47.275mm) on Top Overlay And Pad C27-1(43.05mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (41.1mm,45.725mm)(41.1mm,47.525mm) on Top Overlay And Pad C26-2(40.35mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (37.8mm,45.725mm)(41.1mm,45.725mm) on Top Overlay And Pad C26-2(40.35mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (37.8mm,47.525mm)(41.1mm,47.525mm) on Top Overlay And Pad C26-2(40.35mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (37.8mm,45.725mm)(37.8mm,47.525mm) on Top Overlay And Pad C26-1(38.55mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (37.8mm,45.725mm)(41.1mm,45.725mm) on Top Overlay And Pad C26-1(38.55mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (37.8mm,47.525mm)(41.1mm,47.525mm) on Top Overlay And Pad C26-1(38.55mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (43.4mm,49.975mm)(43.4mm,52.625mm) on Top Overlay And Pad R23-2(44.05mm,52.074mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (43.4mm,52.625mm)(44.7mm,52.625mm) on Top Overlay And Pad R23-2(44.05mm,52.074mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (44.7mm,49.975mm)(44.7mm,52.625mm) on Top Overlay And Pad R23-2(44.05mm,52.074mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (43.4mm,49.975mm)(43.4mm,52.625mm) on Top Overlay And Pad R23-1(44.05mm,50.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (43.4mm,49.975mm)(44.7mm,49.975mm) on Top Overlay And Pad R23-1(44.05mm,50.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (44.7mm,49.975mm)(44.7mm,52.625mm) on Top Overlay And Pad R23-1(44.05mm,50.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (82.377mm,47.552mm)(85.425mm,47.552mm) on Top Overlay And Pad C7-2(84.75mm,48.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (82.375mm,48.85mm)(85.425mm,48.85mm) on Top Overlay And Pad C7-2(84.75mm,48.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (82.377mm,47.552mm)(85.425mm,47.552mm) on Top Overlay And Pad C7-1(83.05mm,48.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (82.375mm,48.85mm)(85.425mm,48.85mm) on Top Overlay And Pad C7-1(83.05mm,48.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (73.59mm,30.45mm)(73.59mm,31.466mm) on Top Overlay And Pad VT1-2(73.082mm,29.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (70.542mm,30.45mm)(70.542mm,31.466mm) on Top Overlay And Pad VT1-1(71.05mm,29.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (70.9mm,33.325mm)(70.9mm,34.625mm) on Top Overlay And Pad R9-2(71.451mm,33.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (70.9mm,33.325mm)(73.55mm,33.325mm) on Top Overlay And Pad R9-2(71.451mm,33.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (70.9mm,34.625mm)(73.55mm,34.625mm) on Top Overlay And Pad R9-2(71.451mm,33.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (73.55mm,33.325mm)(73.55mm,34.625mm) on Top Overlay And Pad R9-1(73mm,33.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (70.9mm,33.325mm)(73.55mm,33.325mm) on Top Overlay And Pad R9-1(73mm,33.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (70.9mm,34.625mm)(73.55mm,34.625mm) on Top Overlay And Pad R9-1(73mm,33.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.075mm,43.675mm)(90.125mm,43.675mm) on Top Overlay And Pad C9-2(87.75mm,44.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (87.075mm,44.973mm)(90.123mm,44.973mm) on Top Overlay And Pad C9-2(87.75mm,44.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (87.075mm,43.675mm)(90.125mm,43.675mm) on Top Overlay And Pad C9-1(89.45mm,44.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (87.075mm,44.973mm)(90.123mm,44.973mm) on Top Overlay And Pad C9-1(89.45mm,44.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (91.027mm,58.2mm)(91.027mm,61.248mm) on Top Overlay And Pad C8-2(91.675mm,58.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.325mm,58.2mm)(92.325mm,61.25mm) on Top Overlay And Pad C8-2(91.675mm,58.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (91.027mm,58.2mm)(91.027mm,61.248mm) on Top Overlay And Pad C8-1(91.675mm,60.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (92.325mm,58.2mm)(92.325mm,61.25mm) on Top Overlay And Pad C8-1(91.675mm,60.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (93.9mm,44.825mm)(93.9mm,46.125mm) on Top Overlay And Pad R10-2(94.451mm,45.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.9mm,44.825mm)(96.55mm,44.825mm) on Top Overlay And Pad R10-2(94.451mm,45.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.9mm,46.125mm)(96.55mm,46.125mm) on Top Overlay And Pad R10-2(94.451mm,45.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (96.55mm,44.825mm)(96.55mm,46.125mm) on Top Overlay And Pad R10-1(96mm,45.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.9mm,44.825mm)(96.55mm,44.825mm) on Top Overlay And Pad R10-1(96mm,45.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (93.9mm,46.125mm)(96.55mm,46.125mm) on Top Overlay And Pad R10-1(96mm,45.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (41.925mm,60.45mm)(41.925mm,61.75mm) on Top Overlay And Pad R12-2(41.374mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (39.275mm,60.45mm)(41.925mm,60.45mm) on Top Overlay And Pad R12-2(41.374mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (39.275mm,61.75mm)(41.925mm,61.75mm) on Top Overlay And Pad R12-2(41.374mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (39.275mm,60.45mm)(39.275mm,61.75mm) on Top Overlay And Pad R12-1(39.825mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (39.275mm,60.45mm)(41.925mm,60.45mm) on Top Overlay And Pad R12-1(39.825mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (39.275mm,61.75mm)(41.925mm,61.75mm) on Top Overlay And Pad R12-1(39.825mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (71.309mm,56.565mm)(72.325mm,56.565mm) on Top Overlay And Pad VT2-2(73.087mm,56.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (71.309mm,53.517mm)(72.325mm,53.517mm) on Top Overlay And Pad VT2-1(73.087mm,54.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (74.825mm,56.025mm)(74.825mm,57.325mm) on Top Overlay And Pad R13-2(75.376mm,56.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.825mm,56.025mm)(77.475mm,56.025mm) on Top Overlay And Pad R13-2(75.376mm,56.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.825mm,57.325mm)(77.475mm,57.325mm) on Top Overlay And Pad R13-2(75.376mm,56.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (77.475mm,56.025mm)(77.475mm,57.325mm) on Top Overlay And Pad R13-1(76.925mm,56.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.825mm,56.025mm)(77.475mm,56.025mm) on Top Overlay And Pad R13-1(76.925mm,56.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.825mm,57.325mm)(77.475mm,57.325mm) on Top Overlay And Pad R13-1(76.925mm,56.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (35.577mm,58.702mm)(38.625mm,58.702mm) on Top Overlay And Pad C11-2(37.95mm,59.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (35.575mm,60mm)(38.625mm,60mm) on Top Overlay And Pad C11-2(37.95mm,59.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (35.577mm,58.702mm)(38.625mm,58.702mm) on Top Overlay And Pad C11-1(36.25mm,59.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (35.575mm,60mm)(38.625mm,60mm) on Top Overlay And Pad C11-1(36.25mm,59.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (38.5mm,60.45mm)(38.5mm,61.75mm) on Top Overlay And Pad R14-2(37.949mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (35.85mm,60.45mm)(38.5mm,60.45mm) on Top Overlay And Pad R14-2(37.949mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (35.85mm,61.75mm)(38.5mm,61.75mm) on Top Overlay And Pad R14-2(37.949mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (35.85mm,60.45mm)(35.85mm,61.75mm) on Top Overlay And Pad R14-1(36.4mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (35.85mm,60.45mm)(38.5mm,60.45mm) on Top Overlay And Pad R14-1(36.4mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (35.85mm,61.75mm)(38.5mm,61.75mm) on Top Overlay And Pad R14-1(36.4mm,61.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49.825mm,60.675mm)(52.875mm,60.675mm) on Top Overlay And Pad C28-2(50.5mm,61.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (49.825mm,61.973mm)(52.873mm,61.973mm) on Top Overlay And Pad C28-2(50.5mm,61.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49.825mm,60.675mm)(52.875mm,60.675mm) on Top Overlay And Pad C28-1(52.2mm,61.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (49.825mm,61.973mm)(52.873mm,61.973mm) on Top Overlay And Pad C28-1(52.2mm,61.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.225mm,68.85mm)(117.275mm,68.85mm) on Top Overlay And Pad C4-2(116.6mm,68.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (114.227mm,67.552mm)(117.275mm,67.552mm) on Top Overlay And Pad C4-2(116.6mm,68.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.225mm,68.85mm)(117.275mm,68.85mm) on Top Overlay And Pad C4-1(114.9mm,68.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (114.227mm,67.552mm)(117.275mm,67.552mm) on Top Overlay And Pad C4-1(114.9mm,68.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.975mm,83.2mm)(109.025mm,83.2mm) on Top Overlay And Pad C3-2(106.65mm,83.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (105.975mm,84.498mm)(109.023mm,84.498mm) on Top Overlay And Pad C3-2(106.65mm,83.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.975mm,83.2mm)(109.025mm,83.2mm) on Top Overlay And Pad C3-1(108.35mm,83.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (105.975mm,84.498mm)(109.023mm,84.498mm) on Top Overlay And Pad C3-1(108.35mm,83.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (114.834mm,72.44mm)(115.85mm,72.44mm) on Top Overlay And Pad DA2-2(116.612mm,71.932mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (114.834mm,69.392mm)(115.85mm,69.392mm) on Top Overlay And Pad DA2-1(116.612mm,69.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (104.135mm,80.184mm)(104.135mm,81.2mm) on Top Overlay And Pad DA1-2(104.643mm,81.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (107.183mm,80.184mm)(107.183mm,81.2mm) on Top Overlay And Pad DA1-1(106.675mm,81.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (90.077mm,68.727mm)(93.125mm,68.727mm) on Top Overlay And Pad C6-2(92.45mm,69.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.075mm,70.025mm)(93.125mm,70.025mm) on Top Overlay And Pad C6-2(92.45mm,69.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (90.077mm,68.727mm)(93.125mm,68.727mm) on Top Overlay And Pad C6-1(90.75mm,69.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (90.075mm,70.025mm)(93.125mm,70.025mm) on Top Overlay And Pad C6-1(90.75mm,69.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (102.252mm,59.25mm)(102.252mm,62.298mm) on Top Overlay And Pad C5-2(102.9mm,59.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.55mm,59.25mm)(103.55mm,62.3mm) on Top Overlay And Pad C5-2(102.9mm,59.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (102.252mm,59.25mm)(102.252mm,62.298mm) on Top Overlay And Pad C5-1(102.9mm,61.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (103.55mm,59.25mm)(103.55mm,62.3mm) on Top Overlay And Pad C5-1(102.9mm,61.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (95.275mm,69.392mm)(96.291mm,69.392mm) on Top Overlay And Pad DA4-2(94.513mm,69.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (95.275mm,72.44mm)(96.291mm,72.44mm) on Top Overlay And Pad DA4-1(94.513mm,71.932mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (107.165mm,60.7mm)(107.165mm,61.716mm) on Top Overlay And Pad DA3-2(106.657mm,59.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (104.117mm,60.7mm)(104.117mm,61.716mm) on Top Overlay And Pad DA3-1(104.625mm,59.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49.825mm,29.125mm)(49.825mm,31.775mm) on Top Overlay And Pad R1-2(50.475mm,31.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (51.125mm,29.125mm)(51.125mm,31.775mm) on Top Overlay And Pad R1-2(50.475mm,31.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (49.825mm,31.775mm)(51.125mm,31.775mm) on Top Overlay And Pad R1-2(50.475mm,31.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49.825mm,29.125mm)(49.825mm,31.775mm) on Top Overlay And Pad R1-1(50.475mm,29.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (51.125mm,29.125mm)(51.125mm,31.775mm) on Top Overlay And Pad R1-1(50.475mm,29.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49.825mm,29.125mm)(51.125mm,29.125mm) on Top Overlay And Pad R1-1(50.475mm,29.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (62.425mm,31.3mm)(62.425mm,32.6mm) on Top Overlay And Pad R3-2(62.976mm,31.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (62.425mm,31.3mm)(65.075mm,31.3mm) on Top Overlay And Pad R3-2(62.976mm,31.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (62.425mm,32.6mm)(65.075mm,32.6mm) on Top Overlay And Pad R3-2(62.976mm,31.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (62.425mm,31.3mm)(65.075mm,31.3mm) on Top Overlay And Pad R3-1(64.525mm,31.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (62.425mm,32.6mm)(65.075mm,32.6mm) on Top Overlay And Pad R3-1(64.525mm,31.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (65.075mm,31.3mm)(65.075mm,32.6mm) on Top Overlay And Pad R3-1(64.525mm,31.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (63.775mm,27.675mm)(63.775mm,30.325mm) on Top Overlay And Pad R2-2(64.425mm,29.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (63.775mm,30.325mm)(65.075mm,30.325mm) on Top Overlay And Pad R2-2(64.425mm,29.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (65.075mm,27.675mm)(65.075mm,30.325mm) on Top Overlay And Pad R2-2(64.425mm,29.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (63.775mm,27.675mm)(63.775mm,30.325mm) on Top Overlay And Pad R2-1(64.425mm,28.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (63.775mm,27.675mm)(65.075mm,27.675mm) on Top Overlay And Pad R2-1(64.425mm,28.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (65.075mm,27.675mm)(65.075mm,30.325mm) on Top Overlay And Pad R2-1(64.425mm,28.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (62.175mm,34.3mm)(65.225mm,34.3mm) on Top Overlay And Pad C2-2(64.55mm,33.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (62.177mm,33.002mm)(65.225mm,33.002mm) on Top Overlay And Pad C2-2(64.55mm,33.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (62.175mm,34.3mm)(65.225mm,34.3mm) on Top Overlay And Pad C2-1(62.85mm,33.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (62.177mm,33.002mm)(65.225mm,33.002mm) on Top Overlay And Pad C2-1(62.85mm,33.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (66.225mm,30.175mm)(69.275mm,30.175mm) on Top Overlay And Pad C1-2(66.9mm,30.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (66.225mm,31.473mm)(69.273mm,31.473mm) on Top Overlay And Pad C1-2(66.9mm,30.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (66.225mm,30.175mm)(69.275mm,30.175mm) on Top Overlay And Pad C1-1(68.6mm,30.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (66.225mm,31.473mm)(69.273mm,31.473mm) on Top Overlay And Pad C1-1(68.6mm,30.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (94.515mm,38.5mm)(94.515mm,39.516mm) on Top Overlay And Pad VD1-2(94.007mm,37.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Track (91.467mm,38.5mm)(91.467mm,39.516mm) on Top Overlay And Pad VD1-1(91.975mm,37.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Text "VT1" (74.466mm,32.609mm) on Top Overlay And Pad J3-2(74.875mm,29.71mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "VT1" (74.466mm,32.609mm) on Top Overlay And Pad J3-1(74.875mm,32.25mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Text "R14" (37.1mm,62.175mm) on Top Overlay And Pad Free-0(34.55mm,64.964mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Text "-25" (110.775mm,91.8mm) on Top Overlay And Pad Free-0(114.046mm,96.774mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
Rule Violations :323

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "C10" (90.725mm,43.35mm) on Top Overlay And Arc (94.712mm,43.775mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "C29" (60.525mm,59.525mm) on Top Overlay And Arc (60.1mm,57.411mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "C22" (49.275mm,48.025mm) on Top Overlay And Arc (48.875mm,46.013mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "C8" (90.975mm,61.75mm) on Top Overlay And Arc (91.675mm,59.711mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "R8" (76.25mm,34.225mm) on Top Overlay And Track (76.575mm,33.85mm)(77.875mm,33.85mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "R8" (76.25mm,34.225mm) on Top Overlay And Track (76.575mm,31.2mm)(76.575mm,33.85mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "R11" (78.15mm,34.225mm) on Top Overlay And Track (78.2mm,33.85mm)(79.5mm,33.85mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "R11" (78.15mm,34.225mm) on Top Overlay And Track (79.5mm,31.2mm)(79.5mm,33.85mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "R11" (78.15mm,34.225mm) on Top Overlay And Track (78.2mm,31.2mm)(78.2mm,33.85mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "C12" (78.248mm,49.7mm) on Top Overlay And Track (78.625mm,49.175mm)(78.625mm,52.223mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "C13" (78.275mm,53.525mm) on Top Overlay And Track (78.625mm,52.9mm)(78.625mm,55.95mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "R11" (78.15mm,34.225mm) on Top Overlay And Track (80.3mm,34.1mm)(80.3mm,35.9mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.215mm < 0.254mm) Between Text "C14" (81.9mm,45.175mm) on Top Overlay And Track (82.325mm,44.775mm)(83.225mm,44.775mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "C15" (58mm,45.05mm) on Top Overlay And Track (56.873mm,44.477mm)(56.873mm,47.525mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "C20" (55.6mm,50.075mm) on Top Overlay And Track (54.498mm,49.652mm)(54.498mm,52.7mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "R21" (59.7mm,34.2mm) on Top Overlay And Track (59.225mm,35.325mm)(61.875mm,35.325mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "R22" (45.875mm,53.4mm) on Top Overlay And Track (44.7mm,53.1mm)(44.7mm,55.75mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "DA6" (40.225mm,53.4mm) on Top Overlay And Track (39.776mm,52.984mm)(42.824mm,52.984mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "C26" (35.35mm,46.35mm) on Top Overlay And Track (37.8mm,45.725mm)(37.8mm,47.525mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "R23" (45.875mm,50.15mm) on Top Overlay And Track (43.4mm,49.975mm)(44.7mm,49.975mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "R23" (45.875mm,50.15mm) on Top Overlay And Track (44.7mm,49.975mm)(44.7mm,52.625mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "C7" (83.35mm,46.375mm) on Top Overlay And Track (82.377mm,47.552mm)(85.425mm,47.552mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R9" (73.975mm,33.65mm) on Top Overlay And Track (73.55mm,33.325mm)(73.55mm,34.625mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "R10" (95mm,46.5mm) on Top Overlay And Track (96.55mm,44.825mm)(96.55mm,46.125mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "R10" (95mm,46.5mm) on Top Overlay And Track (93.9mm,46.125mm)(96.55mm,46.125mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "R12" (42.3mm,60.725mm) on Top Overlay And Track (41.925mm,60.45mm)(41.925mm,61.75mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "R12" (42.3mm,60.725mm) on Top Overlay And Track (39.275mm,61.75mm)(41.925mm,61.75mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "C11" (36.15mm,57.55mm) on Top Overlay And Track (35.577mm,58.702mm)(38.625mm,58.702mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R14" (37.1mm,62.175mm) on Top Overlay And Track (35.85mm,61.75mm)(38.5mm,61.75mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "C3" (106.7mm,84.85mm) on Top Overlay And Track (105.975mm,84.498mm)(109.023mm,84.498mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "DA1" (106.525mm,78.975mm) on Top Overlay And Track (106.421mm,80.184mm)(107.183mm,80.184mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "C6" (90.7mm,67.5mm) on Top Overlay And Track (90.077mm,68.727mm)(93.125mm,68.727mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "DA3" (108.4mm,60.225mm) on Top Overlay And Track (107.165mm,60.7mm)(107.165mm,61.716mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "R1" (50.85mm,32.125mm) on Top Overlay And Track (49.825mm,31.775mm)(51.125mm,31.775mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "R1" (50.85mm,32.125mm) on Top Overlay And Track (49.825mm,29.125mm)(49.825mm,31.775mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "R3" (60.65mm,31.6mm) on Top Overlay And Track (62.425mm,31.3mm)(62.425mm,32.6mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R2" (63.35mm,28.3mm) on Top Overlay And Track (63.775mm,27.675mm)(63.775mm,30.325mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "C2" (62.875mm,34.7mm) on Top Overlay And Track (62.175mm,34.3mm)(65.225mm,34.3mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "C1" (67.425mm,31.75mm) on Top Overlay And Track (66.225mm,31.473mm)(69.273mm,31.473mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "FU2" (97.575mm,33.05mm) on Top Overlay And Track (96.4mm,33.525mm)(96.4mm,34.425mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "VD1" (95.7mm,37.525mm) on Top Overlay And Track (93.753mm,39.516mm)(94.515mm,39.516mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "VD1" (95.7mm,37.525mm) on Top Overlay And Track (94.515mm,38.5mm)(94.515mm,39.516mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.025mm < 0.254mm) Between Text "C21" (53.575mm,53.4mm) on Top Overlay And Track (52.825mm,53.875mm)(53.35mm,53.875mm) on Top Overlay Silk Text to Silk Clearance [0.025mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "J2" (64.375mm,32.925mm) on Bottom Overlay And Track (65.6mm,32.35mm)(65.6mm,34.95mm) on Bottom Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "RST" (69.625mm,30.35mm) on Bottom Overlay And Track (65.6mm,29.875mm)(70.8mm,29.875mm) on Bottom Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "LED PWR" (72.425mm,28.3mm) on Bottom Overlay And Track (73.575mm,33.55mm)(76.175mm,33.55mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "LED PWR" (72.425mm,28.3mm) on Bottom Overlay And Track (73.575mm,28.35mm)(76.175mm,28.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "LED PWR" (72.425mm,28.3mm) on Bottom Overlay And Track (73.575mm,28.35mm)(73.575mm,33.55mm) on Bottom Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "C7" (83.35mm,46.375mm) on Top Overlay And Text "C14" (81.9mm,45.175mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
Rule Violations :49

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 437
Waived Violations : 0
Time Elapsed        : 00:00:06