vendor_name = ModelSim
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/P3_top.sdc
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/REG_DST_MUX.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/PL_BRANCH_MUX.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/MEMWB_REG.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/EXMEM_REG.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/DEEX_REG.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/HAZARD_UNIT.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/BRANCH_ADDER.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/AND2BIT.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/DECODER.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/MUX32.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/GEN_REG.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/REGWRITE.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/JUMP_SHIFT.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/SL2.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/SEX.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/PIPELINE_REG.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/PC_ADD4.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/PC.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/P3_tb.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/FWD_UNIT.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/CTRL_UNIT.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/ALU_CTRL.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/db/p3_top.cmp.rdb
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/IMEM.qip
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/IMEM.vhd
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/db/altsyncram_jvp3.tdf
source_file = 1, /home/josh/school/ece4120/final_proj/p3pipeline/IMEM.mif
design_name = hard_block
design_name = P3_top
instance = comp, \branchEnableOutput~output\, branchEnableOutput~output, P3_top, 1
instance = comp, \PC_output[0]~output\, PC_output[0]~output, P3_top, 1
instance = comp, \PC_output[1]~output\, PC_output[1]~output, P3_top, 1
instance = comp, \PC_output[2]~output\, PC_output[2]~output, P3_top, 1
instance = comp, \PC_output[3]~output\, PC_output[3]~output, P3_top, 1
instance = comp, \PC_output[4]~output\, PC_output[4]~output, P3_top, 1
instance = comp, \PC_output[5]~output\, PC_output[5]~output, P3_top, 1
instance = comp, \PC_output[6]~output\, PC_output[6]~output, P3_top, 1
instance = comp, \PC_output[7]~output\, PC_output[7]~output, P3_top, 1
instance = comp, \PC_output[8]~output\, PC_output[8]~output, P3_top, 1
instance = comp, \PC_output[9]~output\, PC_output[9]~output, P3_top, 1
instance = comp, \PC_output[10]~output\, PC_output[10]~output, P3_top, 1
instance = comp, \PC_output[11]~output\, PC_output[11]~output, P3_top, 1
instance = comp, \PC_output[12]~output\, PC_output[12]~output, P3_top, 1
instance = comp, \PC_output[13]~output\, PC_output[13]~output, P3_top, 1
instance = comp, \PC_output[14]~output\, PC_output[14]~output, P3_top, 1
instance = comp, \PC_output[15]~output\, PC_output[15]~output, P3_top, 1
instance = comp, \PC_output[16]~output\, PC_output[16]~output, P3_top, 1
instance = comp, \PC_output[17]~output\, PC_output[17]~output, P3_top, 1
instance = comp, \PC_output[18]~output\, PC_output[18]~output, P3_top, 1
instance = comp, \PC_output[19]~output\, PC_output[19]~output, P3_top, 1
instance = comp, \PC_output[20]~output\, PC_output[20]~output, P3_top, 1
instance = comp, \PC_output[21]~output\, PC_output[21]~output, P3_top, 1
instance = comp, \PC_output[22]~output\, PC_output[22]~output, P3_top, 1
instance = comp, \PC_output[23]~output\, PC_output[23]~output, P3_top, 1
instance = comp, \PC_output[24]~output\, PC_output[24]~output, P3_top, 1
instance = comp, \PC_output[25]~output\, PC_output[25]~output, P3_top, 1
instance = comp, \PC_output[26]~output\, PC_output[26]~output, P3_top, 1
instance = comp, \PC_output[27]~output\, PC_output[27]~output, P3_top, 1
instance = comp, \PC_output[28]~output\, PC_output[28]~output, P3_top, 1
instance = comp, \PC_output[29]~output\, PC_output[29]~output, P3_top, 1
instance = comp, \PC_output[30]~output\, PC_output[30]~output, P3_top, 1
instance = comp, \PC_output[31]~output\, PC_output[31]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[0]~output\, MEM_WB_DMEM_Output[0]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[1]~output\, MEM_WB_DMEM_Output[1]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[2]~output\, MEM_WB_DMEM_Output[2]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[3]~output\, MEM_WB_DMEM_Output[3]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[4]~output\, MEM_WB_DMEM_Output[4]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[5]~output\, MEM_WB_DMEM_Output[5]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[6]~output\, MEM_WB_DMEM_Output[6]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[7]~output\, MEM_WB_DMEM_Output[7]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[8]~output\, MEM_WB_DMEM_Output[8]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[9]~output\, MEM_WB_DMEM_Output[9]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[10]~output\, MEM_WB_DMEM_Output[10]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[11]~output\, MEM_WB_DMEM_Output[11]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[12]~output\, MEM_WB_DMEM_Output[12]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[13]~output\, MEM_WB_DMEM_Output[13]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[14]~output\, MEM_WB_DMEM_Output[14]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[15]~output\, MEM_WB_DMEM_Output[15]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[16]~output\, MEM_WB_DMEM_Output[16]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[17]~output\, MEM_WB_DMEM_Output[17]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[18]~output\, MEM_WB_DMEM_Output[18]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[19]~output\, MEM_WB_DMEM_Output[19]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[20]~output\, MEM_WB_DMEM_Output[20]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[21]~output\, MEM_WB_DMEM_Output[21]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[22]~output\, MEM_WB_DMEM_Output[22]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[23]~output\, MEM_WB_DMEM_Output[23]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[24]~output\, MEM_WB_DMEM_Output[24]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[25]~output\, MEM_WB_DMEM_Output[25]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[26]~output\, MEM_WB_DMEM_Output[26]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[27]~output\, MEM_WB_DMEM_Output[27]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[28]~output\, MEM_WB_DMEM_Output[28]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[29]~output\, MEM_WB_DMEM_Output[29]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[30]~output\, MEM_WB_DMEM_Output[30]~output, P3_top, 1
instance = comp, \MEM_WB_DMEM_Output[31]~output\, MEM_WB_DMEM_Output[31]~output, P3_top, 1
instance = comp, \MEM_WB_RegWrite_Output~output\, MEM_WB_RegWrite_Output~output, P3_top, 1
instance = comp, \ALU_OperationOutput[0]~output\, ALU_OperationOutput[0]~output, P3_top, 1
instance = comp, \ALU_OperationOutput[1]~output\, ALU_OperationOutput[1]~output, P3_top, 1
instance = comp, \ALU_OperationOutput[2]~output\, ALU_OperationOutput[2]~output, P3_top, 1
instance = comp, \ALU_OperationOutput[3]~output\, ALU_OperationOutput[3]~output, P3_top, 1
instance = comp, \MEM_WB_MemToReg_Output~output\, MEM_WB_MemToReg_Output~output, P3_top, 1
instance = comp, \INSTR_Output[0]~output\, INSTR_Output[0]~output, P3_top, 1
instance = comp, \INSTR_Output[1]~output\, INSTR_Output[1]~output, P3_top, 1
instance = comp, \INSTR_Output[2]~output\, INSTR_Output[2]~output, P3_top, 1
instance = comp, \INSTR_Output[3]~output\, INSTR_Output[3]~output, P3_top, 1
instance = comp, \INSTR_Output[4]~output\, INSTR_Output[4]~output, P3_top, 1
instance = comp, \INSTR_Output[5]~output\, INSTR_Output[5]~output, P3_top, 1
instance = comp, \INSTR_Output[6]~output\, INSTR_Output[6]~output, P3_top, 1
instance = comp, \INSTR_Output[7]~output\, INSTR_Output[7]~output, P3_top, 1
instance = comp, \INSTR_Output[8]~output\, INSTR_Output[8]~output, P3_top, 1
instance = comp, \INSTR_Output[9]~output\, INSTR_Output[9]~output, P3_top, 1
instance = comp, \INSTR_Output[10]~output\, INSTR_Output[10]~output, P3_top, 1
instance = comp, \INSTR_Output[11]~output\, INSTR_Output[11]~output, P3_top, 1
instance = comp, \INSTR_Output[12]~output\, INSTR_Output[12]~output, P3_top, 1
instance = comp, \INSTR_Output[13]~output\, INSTR_Output[13]~output, P3_top, 1
instance = comp, \INSTR_Output[14]~output\, INSTR_Output[14]~output, P3_top, 1
instance = comp, \INSTR_Output[15]~output\, INSTR_Output[15]~output, P3_top, 1
instance = comp, \INSTR_Output[16]~output\, INSTR_Output[16]~output, P3_top, 1
instance = comp, \INSTR_Output[17]~output\, INSTR_Output[17]~output, P3_top, 1
instance = comp, \INSTR_Output[18]~output\, INSTR_Output[18]~output, P3_top, 1
instance = comp, \INSTR_Output[19]~output\, INSTR_Output[19]~output, P3_top, 1
instance = comp, \INSTR_Output[20]~output\, INSTR_Output[20]~output, P3_top, 1
instance = comp, \INSTR_Output[21]~output\, INSTR_Output[21]~output, P3_top, 1
instance = comp, \INSTR_Output[22]~output\, INSTR_Output[22]~output, P3_top, 1
instance = comp, \INSTR_Output[23]~output\, INSTR_Output[23]~output, P3_top, 1
instance = comp, \INSTR_Output[24]~output\, INSTR_Output[24]~output, P3_top, 1
instance = comp, \INSTR_Output[25]~output\, INSTR_Output[25]~output, P3_top, 1
instance = comp, \INSTR_Output[26]~output\, INSTR_Output[26]~output, P3_top, 1
instance = comp, \INSTR_Output[27]~output\, INSTR_Output[27]~output, P3_top, 1
instance = comp, \INSTR_Output[28]~output\, INSTR_Output[28]~output, P3_top, 1
instance = comp, \INSTR_Output[29]~output\, INSTR_Output[29]~output, P3_top, 1
instance = comp, \INSTR_Output[30]~output\, INSTR_Output[30]~output, P3_top, 1
instance = comp, \INSTR_Output[31]~output\, INSTR_Output[31]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[0]~output\, DE_EX_Reg1Data_Output[0]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[1]~output\, DE_EX_Reg1Data_Output[1]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[2]~output\, DE_EX_Reg1Data_Output[2]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[3]~output\, DE_EX_Reg1Data_Output[3]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[4]~output\, DE_EX_Reg1Data_Output[4]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[5]~output\, DE_EX_Reg1Data_Output[5]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[6]~output\, DE_EX_Reg1Data_Output[6]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[7]~output\, DE_EX_Reg1Data_Output[7]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[8]~output\, DE_EX_Reg1Data_Output[8]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[9]~output\, DE_EX_Reg1Data_Output[9]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[10]~output\, DE_EX_Reg1Data_Output[10]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[11]~output\, DE_EX_Reg1Data_Output[11]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[12]~output\, DE_EX_Reg1Data_Output[12]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[13]~output\, DE_EX_Reg1Data_Output[13]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[14]~output\, DE_EX_Reg1Data_Output[14]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[15]~output\, DE_EX_Reg1Data_Output[15]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[16]~output\, DE_EX_Reg1Data_Output[16]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[17]~output\, DE_EX_Reg1Data_Output[17]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[18]~output\, DE_EX_Reg1Data_Output[18]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[19]~output\, DE_EX_Reg1Data_Output[19]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[20]~output\, DE_EX_Reg1Data_Output[20]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[21]~output\, DE_EX_Reg1Data_Output[21]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[22]~output\, DE_EX_Reg1Data_Output[22]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[23]~output\, DE_EX_Reg1Data_Output[23]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[24]~output\, DE_EX_Reg1Data_Output[24]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[25]~output\, DE_EX_Reg1Data_Output[25]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[26]~output\, DE_EX_Reg1Data_Output[26]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[27]~output\, DE_EX_Reg1Data_Output[27]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[28]~output\, DE_EX_Reg1Data_Output[28]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[29]~output\, DE_EX_Reg1Data_Output[29]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[30]~output\, DE_EX_Reg1Data_Output[30]~output, P3_top, 1
instance = comp, \DE_EX_Reg1Data_Output[31]~output\, DE_EX_Reg1Data_Output[31]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[0]~output\, DE_EX_Reg2Data_Output[0]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[1]~output\, DE_EX_Reg2Data_Output[1]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[2]~output\, DE_EX_Reg2Data_Output[2]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[3]~output\, DE_EX_Reg2Data_Output[3]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[4]~output\, DE_EX_Reg2Data_Output[4]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[5]~output\, DE_EX_Reg2Data_Output[5]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[6]~output\, DE_EX_Reg2Data_Output[6]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[7]~output\, DE_EX_Reg2Data_Output[7]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[8]~output\, DE_EX_Reg2Data_Output[8]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[9]~output\, DE_EX_Reg2Data_Output[9]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[10]~output\, DE_EX_Reg2Data_Output[10]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[11]~output\, DE_EX_Reg2Data_Output[11]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[12]~output\, DE_EX_Reg2Data_Output[12]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[13]~output\, DE_EX_Reg2Data_Output[13]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[14]~output\, DE_EX_Reg2Data_Output[14]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[15]~output\, DE_EX_Reg2Data_Output[15]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[16]~output\, DE_EX_Reg2Data_Output[16]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[17]~output\, DE_EX_Reg2Data_Output[17]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[18]~output\, DE_EX_Reg2Data_Output[18]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[19]~output\, DE_EX_Reg2Data_Output[19]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[20]~output\, DE_EX_Reg2Data_Output[20]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[21]~output\, DE_EX_Reg2Data_Output[21]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[22]~output\, DE_EX_Reg2Data_Output[22]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[23]~output\, DE_EX_Reg2Data_Output[23]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[24]~output\, DE_EX_Reg2Data_Output[24]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[25]~output\, DE_EX_Reg2Data_Output[25]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[26]~output\, DE_EX_Reg2Data_Output[26]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[27]~output\, DE_EX_Reg2Data_Output[27]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[28]~output\, DE_EX_Reg2Data_Output[28]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[29]~output\, DE_EX_Reg2Data_Output[29]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[30]~output\, DE_EX_Reg2Data_Output[30]~output, P3_top, 1
instance = comp, \DE_EX_Reg2Data_Output[31]~output\, DE_EX_Reg2Data_Output[31]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[0]~output\, DE_EX_SEX_Output[0]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[1]~output\, DE_EX_SEX_Output[1]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[2]~output\, DE_EX_SEX_Output[2]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[3]~output\, DE_EX_SEX_Output[3]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[4]~output\, DE_EX_SEX_Output[4]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[5]~output\, DE_EX_SEX_Output[5]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[6]~output\, DE_EX_SEX_Output[6]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[7]~output\, DE_EX_SEX_Output[7]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[8]~output\, DE_EX_SEX_Output[8]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[9]~output\, DE_EX_SEX_Output[9]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[10]~output\, DE_EX_SEX_Output[10]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[11]~output\, DE_EX_SEX_Output[11]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[12]~output\, DE_EX_SEX_Output[12]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[13]~output\, DE_EX_SEX_Output[13]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[14]~output\, DE_EX_SEX_Output[14]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[15]~output\, DE_EX_SEX_Output[15]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[16]~output\, DE_EX_SEX_Output[16]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[17]~output\, DE_EX_SEX_Output[17]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[18]~output\, DE_EX_SEX_Output[18]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[19]~output\, DE_EX_SEX_Output[19]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[20]~output\, DE_EX_SEX_Output[20]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[21]~output\, DE_EX_SEX_Output[21]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[22]~output\, DE_EX_SEX_Output[22]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[23]~output\, DE_EX_SEX_Output[23]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[24]~output\, DE_EX_SEX_Output[24]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[25]~output\, DE_EX_SEX_Output[25]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[26]~output\, DE_EX_SEX_Output[26]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[27]~output\, DE_EX_SEX_Output[27]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[28]~output\, DE_EX_SEX_Output[28]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[29]~output\, DE_EX_SEX_Output[29]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[30]~output\, DE_EX_SEX_Output[30]~output, P3_top, 1
instance = comp, \DE_EX_SEX_Output[31]~output\, DE_EX_SEX_Output[31]~output, P3_top, 1
instance = comp, \FWD_A_Output[0]~output\, FWD_A_Output[0]~output, P3_top, 1
instance = comp, \FWD_A_Output[1]~output\, FWD_A_Output[1]~output, P3_top, 1
instance = comp, \FWD_B_Output[0]~output\, FWD_B_Output[0]~output, P3_top, 1
instance = comp, \FWD_B_Output[1]~output\, FWD_B_Output[1]~output, P3_top, 1
instance = comp, \WritebackDataOutput[0]~output\, WritebackDataOutput[0]~output, P3_top, 1
instance = comp, \WritebackDataOutput[1]~output\, WritebackDataOutput[1]~output, P3_top, 1
instance = comp, \WritebackDataOutput[2]~output\, WritebackDataOutput[2]~output, P3_top, 1
instance = comp, \WritebackDataOutput[3]~output\, WritebackDataOutput[3]~output, P3_top, 1
instance = comp, \WritebackDataOutput[4]~output\, WritebackDataOutput[4]~output, P3_top, 1
instance = comp, \WritebackDataOutput[5]~output\, WritebackDataOutput[5]~output, P3_top, 1
instance = comp, \WritebackDataOutput[6]~output\, WritebackDataOutput[6]~output, P3_top, 1
instance = comp, \WritebackDataOutput[7]~output\, WritebackDataOutput[7]~output, P3_top, 1
instance = comp, \WritebackDataOutput[8]~output\, WritebackDataOutput[8]~output, P3_top, 1
instance = comp, \WritebackDataOutput[9]~output\, WritebackDataOutput[9]~output, P3_top, 1
instance = comp, \WritebackDataOutput[10]~output\, WritebackDataOutput[10]~output, P3_top, 1
instance = comp, \WritebackDataOutput[11]~output\, WritebackDataOutput[11]~output, P3_top, 1
instance = comp, \WritebackDataOutput[12]~output\, WritebackDataOutput[12]~output, P3_top, 1
instance = comp, \WritebackDataOutput[13]~output\, WritebackDataOutput[13]~output, P3_top, 1
instance = comp, \WritebackDataOutput[14]~output\, WritebackDataOutput[14]~output, P3_top, 1
instance = comp, \WritebackDataOutput[15]~output\, WritebackDataOutput[15]~output, P3_top, 1
instance = comp, \WritebackDataOutput[16]~output\, WritebackDataOutput[16]~output, P3_top, 1
instance = comp, \WritebackDataOutput[17]~output\, WritebackDataOutput[17]~output, P3_top, 1
instance = comp, \WritebackDataOutput[18]~output\, WritebackDataOutput[18]~output, P3_top, 1
instance = comp, \WritebackDataOutput[19]~output\, WritebackDataOutput[19]~output, P3_top, 1
instance = comp, \WritebackDataOutput[20]~output\, WritebackDataOutput[20]~output, P3_top, 1
instance = comp, \WritebackDataOutput[21]~output\, WritebackDataOutput[21]~output, P3_top, 1
instance = comp, \WritebackDataOutput[22]~output\, WritebackDataOutput[22]~output, P3_top, 1
instance = comp, \WritebackDataOutput[23]~output\, WritebackDataOutput[23]~output, P3_top, 1
instance = comp, \WritebackDataOutput[24]~output\, WritebackDataOutput[24]~output, P3_top, 1
instance = comp, \WritebackDataOutput[25]~output\, WritebackDataOutput[25]~output, P3_top, 1
instance = comp, \WritebackDataOutput[26]~output\, WritebackDataOutput[26]~output, P3_top, 1
instance = comp, \WritebackDataOutput[27]~output\, WritebackDataOutput[27]~output, P3_top, 1
instance = comp, \WritebackDataOutput[28]~output\, WritebackDataOutput[28]~output, P3_top, 1
instance = comp, \WritebackDataOutput[29]~output\, WritebackDataOutput[29]~output, P3_top, 1
instance = comp, \WritebackDataOutput[30]~output\, WritebackDataOutput[30]~output, P3_top, 1
instance = comp, \WritebackDataOutput[31]~output\, WritebackDataOutput[31]~output, P3_top, 1
instance = comp, \ALU_OVERFLOW~output\, ALU_OVERFLOW~output, P3_top, 1
instance = comp, \Pipeline~input\, Pipeline~input, P3_top, 1
instance = comp, \CLK~input\, CLK~input, P3_top, 1
instance = comp, \~GND\, ~GND, P3_top, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, P3_top, 1
instance = comp, \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0\, DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0, P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[2]~0\, DUT_PC_ADD4|PC_OUT[2]~0, P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[3]~2\, DUT_PC_ADD4|PC_OUT[3]~2, P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[4]~4\, DUT_PC_ADD4|PC_OUT[4]~4, P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[5]~6\, DUT_PC_ADD4|PC_OUT[5]~6, P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[6]~8\, DUT_PC_ADD4|PC_OUT[6]~8, P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[7]~10\, DUT_PC_ADD4|PC_OUT[7]~10, P3_top, 1
instance = comp, \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6\, DUT_IMEM|altsyncram_component|auto_generated|ram_block1a6, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[20]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[20], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RT_OUT[4]\, DUT_DE_EX_REG|DE_EX_RT_OUT[4], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[25]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[25], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[19]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[19], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RT_OUT[3]\, DUT_DE_EX_REG|DE_EX_RT_OUT[3], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[23]~feeder\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[23]~feeder, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[23]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[23], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[24]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[24], P3_top, 1
instance = comp, \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15\, DUT_IMEM|altsyncram_component|auto_generated|ram_block1a15, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[18]~feeder\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[18]~feeder, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[18]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[18], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RT_OUT[2]\, DUT_DE_EX_REG|DE_EX_RT_OUT[2], P3_top, 1
instance = comp, \DUT_HAZARD|stall~4\, DUT_HAZARD|stall~4, P3_top, 1
instance = comp, \DUT_HAZARD|stall~5\, DUT_HAZARD|stall~5, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[16]~feeder\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[16]~feeder, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[16]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[16], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RT_OUT[0]\, DUT_DE_EX_REG|DE_EX_RT_OUT[0], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[17]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[17], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RT_OUT[1]\, DUT_DE_EX_REG|DE_EX_RT_OUT[1], P3_top, 1
instance = comp, \DUT_HAZARD|stall~0\, DUT_HAZARD|stall~0, P3_top, 1
instance = comp, \DUT_HAZARD|stall~1\, DUT_HAZARD|stall~1, P3_top, 1
instance = comp, \DUT_HAZARD|stall~2\, DUT_HAZARD|stall~2, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[27]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[27], P3_top, 1
instance = comp, \DUT_CTRL_UNIT|WORKING_OPCODE[1]~1\, DUT_CTRL_UNIT|WORKING_OPCODE[1]~1, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[31]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[31], P3_top, 1
instance = comp, \DUT_CTRL_UNIT|WORKING_OPCODE[5]~2\, DUT_CTRL_UNIT|WORKING_OPCODE[5]~2, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[26]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[26], P3_top, 1
instance = comp, \DUT_CTRL_UNIT|WORKING_OPCODE[0]~0\, DUT_CTRL_UNIT|WORKING_OPCODE[0]~0, P3_top, 1
instance = comp, \DUT_CTRL_UNIT|ALUSrc~1\, DUT_CTRL_UNIT|ALUSrc~1, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[30]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[30], P3_top, 1
instance = comp, \DUT_CTRL_UNIT|WORKING_OPCODE[4]~5\, DUT_CTRL_UNIT|WORKING_OPCODE[4]~5, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[28]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[28], P3_top, 1
instance = comp, \DUT_CTRL_UNIT|ALUSrc~2\, DUT_CTRL_UNIT|ALUSrc~2, P3_top, 1
instance = comp, \DUT_STALL|MemRead_OUT~0\, DUT_STALL|MemRead_OUT~0, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_MemRead_OUT\, DUT_DE_EX_REG|DE_EX_MemRead_OUT, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[21]~feeder\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[21]~feeder, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[21]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[21], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[22]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[22], P3_top, 1
instance = comp, \DUT_HAZARD|stall~3\, DUT_HAZARD|stall~3, P3_top, 1
instance = comp, \DUT_HAZARD|stall~6\, DUT_HAZARD|stall~6, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[7]\, DUT_IF_DE_REG|IF_DE_PC_OUT[7], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[7]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[7]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[7]\, DUT_DE_EX_REG|DE_EX_PC_OUT[7], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[7]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[7], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[7]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[7], P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[7]~8\, DUT_SEX|OUTPUT[7]~8, P3_top, 1
instance = comp, \DUT_CTRL_UNIT|ALUSrc~0\, DUT_CTRL_UNIT|ALUSrc~0, P3_top, 1
instance = comp, \DUT_CTRL_UNIT|Jump~0\, DUT_CTRL_UNIT|Jump~0, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[7]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[7], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[7]~7\, DUT_WB_MUX|OUTPUT[7]~7, P3_top, 1
instance = comp, \DUT_STALL|ALUOp_OUT[1]~0\, DUT_STALL|ALUOp_OUT[1]~0, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_ALUOp_OUT[1]\, DUT_DE_EX_REG|DE_EX_ALUOp_OUT[1], P3_top, 1
instance = comp, \DUT_RegDst_MUX|RegDst_OUT[4]~0\, DUT_RegDst_MUX|RegDst_OUT[4]~0, P3_top, 1
instance = comp, \DUT_RegDst_MUX|RegDst_OUT[2]~7\, DUT_RegDst_MUX|RegDst_OUT[2]~7, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[13]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[13], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RD_OUT[2]\, DUT_DE_EX_REG|DE_EX_RD_OUT[2], P3_top, 1
instance = comp, \DUT_RegDst_MUX|RegDst_OUT[2]~8\, DUT_RegDst_MUX|RegDst_OUT[2]~8, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[11]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[11], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RD_OUT[0]\, DUT_DE_EX_REG|DE_EX_RD_OUT[0], P3_top, 1
instance = comp, \DUT_RegDst_MUX|RegDst_OUT[0]~3\, DUT_RegDst_MUX|RegDst_OUT[0]~3, P3_top, 1
instance = comp, \DUT_RegDst_MUX|RegDst_OUT[0]~4\, DUT_RegDst_MUX|RegDst_OUT[0]~4, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[12]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[12], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RD_OUT[1]\, DUT_DE_EX_REG|DE_EX_RD_OUT[1], P3_top, 1
instance = comp, \DUT_RegDst_MUX|RegDst_OUT[1]~5\, DUT_RegDst_MUX|RegDst_OUT[1]~5, P3_top, 1
instance = comp, \DUT_RegDst_MUX|RegDst_OUT[1]~6\, DUT_RegDst_MUX|RegDst_OUT[1]~6, P3_top, 1
instance = comp, \DUT_CTRL_UNIT|RegWrite~0\, DUT_CTRL_UNIT|RegWrite~0, P3_top, 1
instance = comp, \DUT_CTRL_UNIT|RegWrite~1\, DUT_CTRL_UNIT|RegWrite~1, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~12\, DUT_REG|DUT_DECODER|Decoder0~12, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[14]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[14], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RD_OUT[3]\, DUT_DE_EX_REG|DE_EX_RD_OUT[3], P3_top, 1
instance = comp, \DUT_RegDst_MUX|RegDst_OUT[3]~9\, DUT_RegDst_MUX|RegDst_OUT[3]~9, P3_top, 1
instance = comp, \DUT_RegDst_MUX|RegDst_OUT[3]~10\, DUT_RegDst_MUX|RegDst_OUT[3]~10, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[15]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[15], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RD_OUT[4]\, DUT_DE_EX_REG|DE_EX_RD_OUT[4], P3_top, 1
instance = comp, \DUT_RegDst_MUX|RegDst_OUT[4]~1\, DUT_RegDst_MUX|RegDst_OUT[4]~1, P3_top, 1
instance = comp, \DUT_RegDst_MUX|RegDst_OUT[4]~2\, DUT_RegDst_MUX|RegDst_OUT[4]~2, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~30\, DUT_REG|DUT_DECODER|Decoder0~30, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~2\, DUT_REG|DUT_DECODER|Decoder0~2, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~28\, DUT_REG|DUT_DECODER|Decoder0~28, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~10\, DUT_REG|DUT_READREG2_MUX|Mux24~10, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~20\, DUT_REG|DUT_DECODER|Decoder0~20, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~31\, DUT_REG|DUT_DECODER|Decoder0~31, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~6\, DUT_REG|DUT_DECODER|Decoder0~6, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~29\, DUT_REG|DUT_DECODER|Decoder0~29, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~11\, DUT_REG|DUT_READREG2_MUX|Mux24~11, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~8\, DUT_REG|DUT_DECODER|Decoder0~8, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~36\, DUT_REG|DUT_DECODER|Decoder0~36, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~14\, DUT_REG|DUT_DECODER|Decoder0~14, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~38\, DUT_REG|DUT_DECODER|Decoder0~38, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~17\, DUT_REG|DUT_READREG2_MUX|Mux24~17, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~18\, DUT_REG|DUT_DECODER|Decoder0~18, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~39\, DUT_REG|DUT_DECODER|Decoder0~39, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~0\, DUT_REG|DUT_DECODER|Decoder0~0, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~37\, DUT_REG|DUT_DECODER|Decoder0~37, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~18\, DUT_REG|DUT_READREG2_MUX|Mux24~18, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~34\, DUT_REG|DUT_DECODER|Decoder0~34, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~32\, DUT_REG|DUT_DECODER|Decoder0~32, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~14\, DUT_REG|DUT_READREG2_MUX|Mux24~14, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~35\, DUT_REG|DUT_DECODER|Decoder0~35, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~33\, DUT_REG|DUT_DECODER|Decoder0~33, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~15\, DUT_REG|DUT_READREG2_MUX|Mux24~15, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~25\, DUT_REG|DUT_DECODER|Decoder0~25, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~27\, DUT_REG|DUT_DECODER|Decoder0~27, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~26\, DUT_REG|DUT_DECODER|Decoder0~26, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~24\, DUT_REG|DUT_DECODER|Decoder0~24, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~12\, DUT_REG|DUT_READREG2_MUX|Mux24~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~13\, DUT_REG|DUT_READREG2_MUX|Mux24~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~16\, DUT_REG|DUT_READREG2_MUX|Mux24~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~19\, DUT_REG|DUT_READREG2_MUX|Mux24~19, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~9\, DUT_REG|DUT_DECODER|Decoder0~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~11\, DUT_REG|DUT_DECODER|Decoder0~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~7\, DUT_REG|DUT_DECODER|Decoder0~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~10\, DUT_REG|DUT_DECODER|Decoder0~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~0\, DUT_REG|DUT_READREG2_MUX|Mux24~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~1\, DUT_REG|DUT_READREG2_MUX|Mux24~1, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~22\, DUT_REG|DUT_DECODER|Decoder0~22, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~19\, DUT_REG|DUT_DECODER|Decoder0~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~7\, DUT_REG|DUT_READREG2_MUX|Mux24~7, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~23\, DUT_REG|DUT_DECODER|Decoder0~23, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~21\, DUT_REG|DUT_DECODER|Decoder0~21, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~8\, DUT_REG|DUT_READREG2_MUX|Mux24~8, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~15\, DUT_REG|DUT_DECODER|Decoder0~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~17\, DUT_REG|DUT_DECODER|Decoder0~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~16\, DUT_REG|DUT_DECODER|Decoder0~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~13\, DUT_REG|DUT_DECODER|Decoder0~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~4\, DUT_REG|DUT_READREG2_MUX|Mux24~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~5\, DUT_REG|DUT_READREG2_MUX|Mux24~5, P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~3\, DUT_REG|DUT_DECODER|Decoder0~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~5\, DUT_REG|DUT_DECODER|Decoder0~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~4\, DUT_REG|DUT_DECODER|Decoder0~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_DECODER|Decoder0~1\, DUT_REG|DUT_DECODER|Decoder0~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[7]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[7], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~2\, DUT_REG|DUT_READREG2_MUX|Mux24~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~3\, DUT_REG|DUT_READREG2_MUX|Mux24~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~6\, DUT_REG|DUT_READREG2_MUX|Mux24~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~9\, DUT_REG|DUT_READREG2_MUX|Mux24~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux24~20\, DUT_REG|DUT_READREG2_MUX|Mux24~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[7]~82\, DUT_ALU_IN1_MUX|OUTPUT[7]~82, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|Equal3~0\, DUT_ALU_CONTROL|Equal3~0, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[0]~5\, DUT_ALU_CONTROL|ALU_CONTROL[0]~5, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[0]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[0], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_FUNC_OUT[0]\, DUT_DE_EX_REG|DE_EX_FUNC_OUT[0], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[1]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[1], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_FUNC_OUT[1]\, DUT_DE_EX_REG|DE_EX_FUNC_OUT[1], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[2]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[2], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_FUNC_OUT[2]\, DUT_DE_EX_REG|DE_EX_FUNC_OUT[2], P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[0]~7\, DUT_ALU_CONTROL|ALU_CONTROL[0]~7, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[0]~8\, DUT_ALU_CONTROL|ALU_CONTROL[0]~8, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[3]~3\, DUT_ALU_CONTROL|ALU_CONTROL[3]~3, P3_top, 1
instance = comp, \DUT_STALL|ALUOp_OUT[0]~1\, DUT_STALL|ALUOp_OUT[0]~1, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_ALUOp_OUT[0]\, DUT_DE_EX_REG|DE_EX_ALUOp_OUT[0], P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[3]~4\, DUT_ALU_CONTROL|ALU_CONTROL[3]~4, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|Equal6~0\, DUT_ALU_CONTROL|Equal6~0, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|Equal6~1\, DUT_ALU_CONTROL|Equal6~1, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[3]~6\, DUT_ALU_CONTROL|ALU_CONTROL[3]~6, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl\, DUT_ALU_CONTROL|ALU_CONTROL[3]~6clkctrl, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[0]\, DUT_ALU_CONTROL|ALU_CONTROL[0], P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[0]~10\, DUT_ALU_CONTROL|ALU_CONTROL[0]~10, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[2]~11\, DUT_ALU_CONTROL|ALU_CONTROL[2]~11, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|Equal10~0\, DUT_ALU_CONTROL|Equal10~0, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[2]~9\, DUT_ALU_CONTROL|ALU_CONTROL[2]~9, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[2]~12\, DUT_ALU_CONTROL|ALU_CONTROL[2]~12, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[2]\, DUT_ALU_CONTROL|ALU_CONTROL[2], P3_top, 1
instance = comp, \DUT_ALU|Mux18~0\, DUT_ALU|Mux18~0, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_RD_OUT[4]~feeder\, DUT_EX_MEM_REG|EX_MEM_RD_OUT[4]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_RD_OUT[4]\, DUT_EX_MEM_REG|EX_MEM_RD_OUT[4], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_RD_OUT[0]\, DUT_EX_MEM_REG|EX_MEM_RD_OUT[0], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RS_OUT[1]~feeder\, DUT_DE_EX_REG|DE_EX_RS_OUT[1]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RS_OUT[1]\, DUT_DE_EX_REG|DE_EX_RS_OUT[1], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RS_OUT[0]\, DUT_DE_EX_REG|DE_EX_RS_OUT[0], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_RD_OUT[1]~feeder\, DUT_EX_MEM_REG|EX_MEM_RD_OUT[1]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_RD_OUT[1]\, DUT_EX_MEM_REG|EX_MEM_RD_OUT[1], P3_top, 1
instance = comp, \DUT_FWD|Equal0~0\, DUT_FWD|Equal0~0, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RS_OUT[4]\, DUT_DE_EX_REG|DE_EX_RS_OUT[4], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_RD_OUT[3]~feeder\, DUT_EX_MEM_REG|EX_MEM_RD_OUT[3]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_RD_OUT[3]\, DUT_EX_MEM_REG|EX_MEM_RD_OUT[3], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RS_OUT[3]~feeder\, DUT_DE_EX_REG|DE_EX_RS_OUT[3]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RS_OUT[3]\, DUT_DE_EX_REG|DE_EX_RS_OUT[3], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RS_OUT[2]\, DUT_DE_EX_REG|DE_EX_RS_OUT[2], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_RD_OUT[2]\, DUT_EX_MEM_REG|EX_MEM_RD_OUT[2], P3_top, 1
instance = comp, \DUT_FWD|Equal0~1\, DUT_FWD|Equal0~1, P3_top, 1
instance = comp, \DUT_FWD|Equal0~2\, DUT_FWD|Equal0~2, P3_top, 1
instance = comp, \DUT_STALL|RegWrite_OUT~0\, DUT_STALL|RegWrite_OUT~0, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_RegWrite_OUT\, DUT_DE_EX_REG|DE_EX_RegWrite_OUT, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT\, DUT_EX_MEM_REG|EX_MEM_RegWrite_OUT, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~feeder\, DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT~feeder, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT\, DUT_MEM_WB_REG|MEM_WB_RegWrite_OUT, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_RD_OUT[4]\, DUT_MEM_WB_REG|MEM_WB_RD_OUT[4], P3_top, 1
instance = comp, \DUT_FWD|FWD_A_ALU_SEL[0]~2\, DUT_FWD|FWD_A_ALU_SEL[0]~2, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_RD_OUT[3]\, DUT_MEM_WB_REG|MEM_WB_RD_OUT[3], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_RD_OUT[2]\, DUT_MEM_WB_REG|MEM_WB_RD_OUT[2], P3_top, 1
instance = comp, \DUT_FWD|FWD_A_ALU_SEL[0]~1\, DUT_FWD|FWD_A_ALU_SEL[0]~1, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_RD_OUT[0]\, DUT_MEM_WB_REG|MEM_WB_RD_OUT[0], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_RD_OUT[1]\, DUT_MEM_WB_REG|MEM_WB_RD_OUT[1], P3_top, 1
instance = comp, \DUT_FWD|FWD_A_ALU_SEL[0]~0\, DUT_FWD|FWD_A_ALU_SEL[0]~0, P3_top, 1
instance = comp, \DUT_FWD|FWD_A_ALU_SEL[0]\, DUT_FWD|FWD_A_ALU_SEL[0], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[11]~32\, DUT_ALU_IN0_MUX|OUTPUT[11]~32, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~0\, DUT_REG|DUT_READREG1_MUX|Mux24~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~1\, DUT_REG|DUT_READREG1_MUX|Mux24~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~2\, DUT_REG|DUT_READREG1_MUX|Mux24~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~3\, DUT_REG|DUT_READREG1_MUX|Mux24~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~4\, DUT_REG|DUT_READREG1_MUX|Mux24~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~5\, DUT_REG|DUT_READREG1_MUX|Mux24~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~6\, DUT_REG|DUT_READREG1_MUX|Mux24~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~7\, DUT_REG|DUT_READREG1_MUX|Mux24~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~8\, DUT_REG|DUT_READREG1_MUX|Mux24~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~9\, DUT_REG|DUT_READREG1_MUX|Mux24~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~10\, DUT_REG|DUT_READREG1_MUX|Mux24~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~11\, DUT_REG|DUT_READREG1_MUX|Mux24~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~17\, DUT_REG|DUT_READREG1_MUX|Mux24~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~18\, DUT_REG|DUT_READREG1_MUX|Mux24~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~14\, DUT_REG|DUT_READREG1_MUX|Mux24~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~15\, DUT_REG|DUT_READREG1_MUX|Mux24~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~12\, DUT_REG|DUT_READREG1_MUX|Mux24~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~13\, DUT_REG|DUT_READREG1_MUX|Mux24~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~16\, DUT_REG|DUT_READREG1_MUX|Mux24~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~19\, DUT_REG|DUT_READREG1_MUX|Mux24~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux24~20\, DUT_REG|DUT_READREG1_MUX|Mux24~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[7]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[7], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[11]~31\, DUT_ALU_IN0_MUX|OUTPUT[11]~31, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[7]~79\, DUT_ALU_IN0_MUX|OUTPUT[7]~79, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[7]~80\, DUT_ALU_IN0_MUX|OUTPUT[7]~80, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[6]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[6], P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[6]~9\, DUT_SEX|OUTPUT[6]~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~4\, DUT_REG|DUT_READREG1_MUX|Mux25~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~5\, DUT_REG|DUT_READREG1_MUX|Mux25~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~2\, DUT_REG|DUT_READREG1_MUX|Mux25~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~3\, DUT_REG|DUT_READREG1_MUX|Mux25~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~6\, DUT_REG|DUT_READREG1_MUX|Mux25~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~0\, DUT_REG|DUT_READREG1_MUX|Mux25~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~1\, DUT_REG|DUT_READREG1_MUX|Mux25~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~7\, DUT_REG|DUT_READREG1_MUX|Mux25~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~8\, DUT_REG|DUT_READREG1_MUX|Mux25~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~9\, DUT_REG|DUT_READREG1_MUX|Mux25~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~17\, DUT_REG|DUT_READREG1_MUX|Mux25~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~18\, DUT_REG|DUT_READREG1_MUX|Mux25~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~10\, DUT_REG|DUT_READREG1_MUX|Mux25~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~11\, DUT_REG|DUT_READREG1_MUX|Mux25~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~14\, DUT_REG|DUT_READREG1_MUX|Mux25~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~15\, DUT_REG|DUT_READREG1_MUX|Mux25~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~12\, DUT_REG|DUT_READREG1_MUX|Mux25~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~13\, DUT_REG|DUT_READREG1_MUX|Mux25~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~16\, DUT_REG|DUT_READREG1_MUX|Mux25~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~19\, DUT_REG|DUT_READREG1_MUX|Mux25~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux25~20\, DUT_REG|DUT_READREG1_MUX|Mux25~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[6]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[6], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[6]~81\, DUT_ALU_IN0_MUX|OUTPUT[6]~81, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[6]~82\, DUT_ALU_IN0_MUX|OUTPUT[6]~82, P3_top, 1
instance = comp, \DUT_ALU|Mux18~1\, DUT_ALU|Mux18~1, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[5]~feeder\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[5]~feeder, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[5]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[5], P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[5]~10\, DUT_SEX|OUTPUT[5]~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~10\, DUT_REG|DUT_READREG2_MUX|Mux26~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~11\, DUT_REG|DUT_READREG2_MUX|Mux26~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~17\, DUT_REG|DUT_READREG2_MUX|Mux26~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~18\, DUT_REG|DUT_READREG2_MUX|Mux26~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~14\, DUT_REG|DUT_READREG2_MUX|Mux26~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~15\, DUT_REG|DUT_READREG2_MUX|Mux26~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~12\, DUT_REG|DUT_READREG2_MUX|Mux26~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~13\, DUT_REG|DUT_READREG2_MUX|Mux26~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~16\, DUT_REG|DUT_READREG2_MUX|Mux26~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~19\, DUT_REG|DUT_READREG2_MUX|Mux26~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~7\, DUT_REG|DUT_READREG2_MUX|Mux26~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~8\, DUT_REG|DUT_READREG2_MUX|Mux26~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~2\, DUT_REG|DUT_READREG2_MUX|Mux26~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~3\, DUT_REG|DUT_READREG2_MUX|Mux26~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~4\, DUT_REG|DUT_READREG2_MUX|Mux26~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~5\, DUT_REG|DUT_READREG2_MUX|Mux26~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~6\, DUT_REG|DUT_READREG2_MUX|Mux26~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~0\, DUT_REG|DUT_READREG2_MUX|Mux26~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~1\, DUT_REG|DUT_READREG2_MUX|Mux26~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~9\, DUT_REG|DUT_READREG2_MUX|Mux26~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux26~20\, DUT_REG|DUT_READREG2_MUX|Mux26~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[5]~84\, DUT_ALU_IN1_MUX|OUTPUT[5]~84, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~14\, DUT_REG|DUT_READREG1_MUX|Mux27~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~15\, DUT_REG|DUT_READREG1_MUX|Mux27~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~12\, DUT_REG|DUT_READREG1_MUX|Mux27~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~13\, DUT_REG|DUT_READREG1_MUX|Mux27~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~16\, DUT_REG|DUT_READREG1_MUX|Mux27~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~17\, DUT_REG|DUT_READREG1_MUX|Mux27~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~18\, DUT_REG|DUT_READREG1_MUX|Mux27~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~10\, DUT_REG|DUT_READREG1_MUX|Mux27~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~11\, DUT_REG|DUT_READREG1_MUX|Mux27~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~19\, DUT_REG|DUT_READREG1_MUX|Mux27~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~7\, DUT_REG|DUT_READREG1_MUX|Mux27~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~8\, DUT_REG|DUT_READREG1_MUX|Mux27~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~0\, DUT_REG|DUT_READREG1_MUX|Mux27~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~1\, DUT_REG|DUT_READREG1_MUX|Mux27~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~2\, DUT_REG|DUT_READREG1_MUX|Mux27~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[4]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[4]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~3\, DUT_REG|DUT_READREG1_MUX|Mux27~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~4\, DUT_REG|DUT_READREG1_MUX|Mux27~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~5\, DUT_REG|DUT_READREG1_MUX|Mux27~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~6\, DUT_REG|DUT_READREG1_MUX|Mux27~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~9\, DUT_REG|DUT_READREG1_MUX|Mux27~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux27~20\, DUT_REG|DUT_READREG1_MUX|Mux27~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[4]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[4], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[4]~85\, DUT_ALU_IN0_MUX|OUTPUT[4]~85, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[4]~86\, DUT_ALU_IN0_MUX|OUTPUT[4]~86, P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[3]~12\, DUT_SEX|OUTPUT[3]~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~7\, DUT_REG|DUT_READREG1_MUX|Mux28~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~8\, DUT_REG|DUT_READREG1_MUX|Mux28~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~0\, DUT_REG|DUT_READREG1_MUX|Mux28~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~1\, DUT_REG|DUT_READREG1_MUX|Mux28~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~4\, DUT_REG|DUT_READREG1_MUX|Mux28~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~5\, DUT_REG|DUT_READREG1_MUX|Mux28~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~2\, DUT_REG|DUT_READREG1_MUX|Mux28~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~3\, DUT_REG|DUT_READREG1_MUX|Mux28~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~6\, DUT_REG|DUT_READREG1_MUX|Mux28~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~9\, DUT_REG|DUT_READREG1_MUX|Mux28~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~14\, DUT_REG|DUT_READREG1_MUX|Mux28~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~15\, DUT_REG|DUT_READREG1_MUX|Mux28~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~12\, DUT_REG|DUT_READREG1_MUX|Mux28~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~13\, DUT_REG|DUT_READREG1_MUX|Mux28~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~16\, DUT_REG|DUT_READREG1_MUX|Mux28~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~10\, DUT_REG|DUT_READREG1_MUX|Mux28~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~11\, DUT_REG|DUT_READREG1_MUX|Mux28~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~17\, DUT_REG|DUT_READREG1_MUX|Mux28~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~18\, DUT_REG|DUT_READREG1_MUX|Mux28~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~19\, DUT_REG|DUT_READREG1_MUX|Mux28~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux28~20\, DUT_REG|DUT_READREG1_MUX|Mux28~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[3]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[3], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[3]~87\, DUT_ALU_IN0_MUX|OUTPUT[3]~87, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[3]~88\, DUT_ALU_IN0_MUX|OUTPUT[3]~88, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~17\, DUT_REG|DUT_READREG2_MUX|Mux29~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~18\, DUT_REG|DUT_READREG2_MUX|Mux29~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[2]~feeder\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[2]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~10\, DUT_REG|DUT_READREG2_MUX|Mux29~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~11\, DUT_REG|DUT_READREG2_MUX|Mux29~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~14\, DUT_REG|DUT_READREG2_MUX|Mux29~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~15\, DUT_REG|DUT_READREG2_MUX|Mux29~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~12\, DUT_REG|DUT_READREG2_MUX|Mux29~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~13\, DUT_REG|DUT_READREG2_MUX|Mux29~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~16\, DUT_REG|DUT_READREG2_MUX|Mux29~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~19\, DUT_REG|DUT_READREG2_MUX|Mux29~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~2\, DUT_REG|DUT_READREG2_MUX|Mux29~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~3\, DUT_REG|DUT_READREG2_MUX|Mux29~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~4\, DUT_REG|DUT_READREG2_MUX|Mux29~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~5\, DUT_REG|DUT_READREG2_MUX|Mux29~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~6\, DUT_REG|DUT_READREG2_MUX|Mux29~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~0\, DUT_REG|DUT_READREG2_MUX|Mux29~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~1\, DUT_REG|DUT_READREG2_MUX|Mux29~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~7\, DUT_REG|DUT_READREG2_MUX|Mux29~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~8\, DUT_REG|DUT_READREG2_MUX|Mux29~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~9\, DUT_REG|DUT_READREG2_MUX|Mux29~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux29~20\, DUT_REG|DUT_READREG2_MUX|Mux29~20, P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[2]~13\, DUT_SEX|OUTPUT[2]~13, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[2]~56\, DUT_ALU_IN1_MUX|OUTPUT[2]~56, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[1]~feeder\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[1]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[1]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[1], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[1]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[1], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[1]~1\, DUT_WB_MUX|OUTPUT[1]~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~7\, DUT_REG|DUT_READREG1_MUX|Mux30~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~8\, DUT_REG|DUT_READREG1_MUX|Mux30~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~2\, DUT_REG|DUT_READREG1_MUX|Mux30~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~3\, DUT_REG|DUT_READREG1_MUX|Mux30~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~4\, DUT_REG|DUT_READREG1_MUX|Mux30~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~5\, DUT_REG|DUT_READREG1_MUX|Mux30~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~6\, DUT_REG|DUT_READREG1_MUX|Mux30~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~0\, DUT_REG|DUT_READREG1_MUX|Mux30~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~1\, DUT_REG|DUT_READREG1_MUX|Mux30~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~9\, DUT_REG|DUT_READREG1_MUX|Mux30~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~14\, DUT_REG|DUT_READREG1_MUX|Mux30~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~15\, DUT_REG|DUT_READREG1_MUX|Mux30~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~12\, DUT_REG|DUT_READREG1_MUX|Mux30~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~13\, DUT_REG|DUT_READREG1_MUX|Mux30~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~16\, DUT_REG|DUT_READREG1_MUX|Mux30~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~17\, DUT_REG|DUT_READREG1_MUX|Mux30~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~18\, DUT_REG|DUT_READREG1_MUX|Mux30~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[1]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[1], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~10\, DUT_REG|DUT_READREG1_MUX|Mux30~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~11\, DUT_REG|DUT_READREG1_MUX|Mux30~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~19\, DUT_REG|DUT_READREG1_MUX|Mux30~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux30~20\, DUT_REG|DUT_READREG1_MUX|Mux30~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[1]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[1], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[1]~91\, DUT_ALU_IN0_MUX|OUTPUT[1]~91, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[1]~92\, DUT_ALU_IN0_MUX|OUTPUT[1]~92, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[0]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[0], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[0]~0\, DUT_WB_MUX|OUTPUT[0]~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~17\, DUT_REG|DUT_READREG2_MUX|Mux31~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~18\, DUT_REG|DUT_READREG2_MUX|Mux31~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~10\, DUT_REG|DUT_READREG2_MUX|Mux31~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~11\, DUT_REG|DUT_READREG2_MUX|Mux31~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~14\, DUT_REG|DUT_READREG2_MUX|Mux31~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~15\, DUT_REG|DUT_READREG2_MUX|Mux31~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~12\, DUT_REG|DUT_READREG2_MUX|Mux31~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~13\, DUT_REG|DUT_READREG2_MUX|Mux31~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~16\, DUT_REG|DUT_READREG2_MUX|Mux31~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~19\, DUT_REG|DUT_READREG2_MUX|Mux31~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~7\, DUT_REG|DUT_READREG2_MUX|Mux31~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~8\, DUT_REG|DUT_READREG2_MUX|Mux31~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~2\, DUT_REG|DUT_READREG2_MUX|Mux31~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~3\, DUT_REG|DUT_READREG2_MUX|Mux31~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~4\, DUT_REG|DUT_READREG2_MUX|Mux31~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~5\, DUT_REG|DUT_READREG2_MUX|Mux31~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~6\, DUT_REG|DUT_READREG2_MUX|Mux31~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[0]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[0]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~0\, DUT_REG|DUT_READREG2_MUX|Mux31~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[0]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[0], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~1\, DUT_REG|DUT_READREG2_MUX|Mux31~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~9\, DUT_REG|DUT_READREG2_MUX|Mux31~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux31~20\, DUT_REG|DUT_READREG2_MUX|Mux31~20, P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[0]~15\, DUT_SEX|OUTPUT[0]~15, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[0]~58\, DUT_ALU_IN1_MUX|OUTPUT[0]~58, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~12\, DUT_REG|DUT_READREG1_MUX|Mux31~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~13\, DUT_REG|DUT_READREG1_MUX|Mux31~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~14\, DUT_REG|DUT_READREG1_MUX|Mux31~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~15\, DUT_REG|DUT_READREG1_MUX|Mux31~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~16\, DUT_REG|DUT_READREG1_MUX|Mux31~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~17\, DUT_REG|DUT_READREG1_MUX|Mux31~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~18\, DUT_REG|DUT_READREG1_MUX|Mux31~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~10\, DUT_REG|DUT_READREG1_MUX|Mux31~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~11\, DUT_REG|DUT_READREG1_MUX|Mux31~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~19\, DUT_REG|DUT_READREG1_MUX|Mux31~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~0\, DUT_REG|DUT_READREG1_MUX|Mux31~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~1\, DUT_REG|DUT_READREG1_MUX|Mux31~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~7\, DUT_REG|DUT_READREG1_MUX|Mux31~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~8\, DUT_REG|DUT_READREG1_MUX|Mux31~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~2\, DUT_REG|DUT_READREG1_MUX|Mux31~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~3\, DUT_REG|DUT_READREG1_MUX|Mux31~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~4\, DUT_REG|DUT_READREG1_MUX|Mux31~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~5\, DUT_REG|DUT_READREG1_MUX|Mux31~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~6\, DUT_REG|DUT_READREG1_MUX|Mux31~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~9\, DUT_REG|DUT_READREG1_MUX|Mux31~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux31~20\, DUT_REG|DUT_READREG1_MUX|Mux31~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[0]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[0], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[0]~93\, DUT_ALU_IN0_MUX|OUTPUT[0]~93, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[0]~94\, DUT_ALU_IN0_MUX|OUTPUT[0]~94, P3_top, 1
instance = comp, \DUT_ALU|Add0~31\, DUT_ALU|Add0~31, P3_top, 1
instance = comp, \DUT_ALU|Add0~33\, DUT_ALU|Add0~33, P3_top, 1
instance = comp, \DUT_ALU|Add0~35\, DUT_ALU|Add0~35, P3_top, 1
instance = comp, \DUT_ALU|Add1~30\, DUT_ALU|Add1~30, P3_top, 1
instance = comp, \DUT_ALU|Add1~32\, DUT_ALU|Add1~32, P3_top, 1
instance = comp, \DUT_ALU|Add1~34\, DUT_ALU|Add1~34, P3_top, 1
instance = comp, \DUT_ALU|Mux30~0\, DUT_ALU|Mux30~0, P3_top, 1
instance = comp, \DUT_ALU|Mux30~1\, DUT_ALU|Mux30~1, P3_top, 1
instance = comp, \DUT_ALU|Mux30~2\, DUT_ALU|Mux30~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[2]~feeder\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[2]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[2]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[2], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[2]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[2], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[2]~2\, DUT_WB_MUX|OUTPUT[2]~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[2]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[2], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~0\, DUT_REG|DUT_READREG1_MUX|Mux29~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~1\, DUT_REG|DUT_READREG1_MUX|Mux29~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~4\, DUT_REG|DUT_READREG1_MUX|Mux29~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~5\, DUT_REG|DUT_READREG1_MUX|Mux29~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~2\, DUT_REG|DUT_READREG1_MUX|Mux29~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~3\, DUT_REG|DUT_READREG1_MUX|Mux29~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~6\, DUT_REG|DUT_READREG1_MUX|Mux29~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~7\, DUT_REG|DUT_READREG1_MUX|Mux29~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~8\, DUT_REG|DUT_READREG1_MUX|Mux29~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~9\, DUT_REG|DUT_READREG1_MUX|Mux29~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~10\, DUT_REG|DUT_READREG1_MUX|Mux29~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~11\, DUT_REG|DUT_READREG1_MUX|Mux29~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~14\, DUT_REG|DUT_READREG1_MUX|Mux29~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~15\, DUT_REG|DUT_READREG1_MUX|Mux29~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~12\, DUT_REG|DUT_READREG1_MUX|Mux29~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~13\, DUT_REG|DUT_READREG1_MUX|Mux29~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~16\, DUT_REG|DUT_READREG1_MUX|Mux29~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~17\, DUT_REG|DUT_READREG1_MUX|Mux29~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~18\, DUT_REG|DUT_READREG1_MUX|Mux29~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~19\, DUT_REG|DUT_READREG1_MUX|Mux29~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux29~20\, DUT_REG|DUT_READREG1_MUX|Mux29~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[2]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[2], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[2]~89\, DUT_ALU_IN0_MUX|OUTPUT[2]~89, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[2]~90\, DUT_ALU_IN0_MUX|OUTPUT[2]~90, P3_top, 1
instance = comp, \DUT_ALU|Add1~36\, DUT_ALU|Add1~36, P3_top, 1
instance = comp, \DUT_ALU|Mux29~0\, DUT_ALU|Mux29~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~37\, DUT_ALU|Add0~37, P3_top, 1
instance = comp, \DUT_ALU|Mux29~1\, DUT_ALU|Mux29~1, P3_top, 1
instance = comp, \DUT_ALU|Mux29~2\, DUT_ALU|Mux29~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[3]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[3], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[3]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[3], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[3]~3\, DUT_WB_MUX|OUTPUT[3]~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[3]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[3], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~0\, DUT_REG|DUT_READREG2_MUX|Mux28~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~1\, DUT_REG|DUT_READREG2_MUX|Mux28~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~7\, DUT_REG|DUT_READREG2_MUX|Mux28~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~8\, DUT_REG|DUT_READREG2_MUX|Mux28~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~2\, DUT_REG|DUT_READREG2_MUX|Mux28~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~3\, DUT_REG|DUT_READREG2_MUX|Mux28~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~4\, DUT_REG|DUT_READREG2_MUX|Mux28~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~5\, DUT_REG|DUT_READREG2_MUX|Mux28~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~6\, DUT_REG|DUT_READREG2_MUX|Mux28~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~9\, DUT_REG|DUT_READREG2_MUX|Mux28~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~12\, DUT_REG|DUT_READREG2_MUX|Mux28~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~13\, DUT_REG|DUT_READREG2_MUX|Mux28~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~14\, DUT_REG|DUT_READREG2_MUX|Mux28~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~15\, DUT_REG|DUT_READREG2_MUX|Mux28~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~16\, DUT_REG|DUT_READREG2_MUX|Mux28~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~10\, DUT_REG|DUT_READREG2_MUX|Mux28~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~11\, DUT_REG|DUT_READREG2_MUX|Mux28~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~17\, DUT_REG|DUT_READREG2_MUX|Mux28~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~18\, DUT_REG|DUT_READREG2_MUX|Mux28~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~19\, DUT_REG|DUT_READREG2_MUX|Mux28~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux28~20\, DUT_REG|DUT_READREG2_MUX|Mux28~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[3]~55\, DUT_ALU_IN1_MUX|OUTPUT[3]~55, P3_top, 1
instance = comp, \DUT_ALU|Add0~39\, DUT_ALU|Add0~39, P3_top, 1
instance = comp, \DUT_ALU|Add1~38\, DUT_ALU|Add1~38, P3_top, 1
instance = comp, \DUT_ALU|Mux28~0\, DUT_ALU|Mux28~0, P3_top, 1
instance = comp, \DUT_ALU|Mux28~1\, DUT_ALU|Mux28~1, P3_top, 1
instance = comp, \DUT_ALU|Mux28~2\, DUT_ALU|Mux28~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[4]~feeder\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[4]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[4]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[4], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[4]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[4], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[4]~4\, DUT_WB_MUX|OUTPUT[4]~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[4]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[4], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~7\, DUT_REG|DUT_READREG2_MUX|Mux27~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~8\, DUT_REG|DUT_READREG2_MUX|Mux27~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~4\, DUT_REG|DUT_READREG2_MUX|Mux27~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~5\, DUT_REG|DUT_READREG2_MUX|Mux27~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~2\, DUT_REG|DUT_READREG2_MUX|Mux27~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~3\, DUT_REG|DUT_READREG2_MUX|Mux27~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~6\, DUT_REG|DUT_READREG2_MUX|Mux27~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~0\, DUT_REG|DUT_READREG2_MUX|Mux27~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~1\, DUT_REG|DUT_READREG2_MUX|Mux27~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~9\, DUT_REG|DUT_READREG2_MUX|Mux27~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~17\, DUT_REG|DUT_READREG2_MUX|Mux27~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~18\, DUT_REG|DUT_READREG2_MUX|Mux27~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~10\, DUT_REG|DUT_READREG2_MUX|Mux27~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~11\, DUT_REG|DUT_READREG2_MUX|Mux27~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~12\, DUT_REG|DUT_READREG2_MUX|Mux27~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~13\, DUT_REG|DUT_READREG2_MUX|Mux27~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~14\, DUT_REG|DUT_READREG2_MUX|Mux27~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~15\, DUT_REG|DUT_READREG2_MUX|Mux27~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~16\, DUT_REG|DUT_READREG2_MUX|Mux27~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~19\, DUT_REG|DUT_READREG2_MUX|Mux27~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux27~20\, DUT_REG|DUT_READREG2_MUX|Mux27~20, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[4]~feeder\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[4]~feeder, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[4]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[4], P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[4]~11\, DUT_SEX|OUTPUT[4]~11, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[4]~54\, DUT_ALU_IN1_MUX|OUTPUT[4]~54, P3_top, 1
instance = comp, \DUT_ALU|Add1~40\, DUT_ALU|Add1~40, P3_top, 1
instance = comp, \DUT_ALU|Mux27~0\, DUT_ALU|Mux27~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~41\, DUT_ALU|Add0~41, P3_top, 1
instance = comp, \DUT_ALU|Mux27~1\, DUT_ALU|Mux27~1, P3_top, 1
instance = comp, \DUT_ALU|Mux27~2\, DUT_ALU|Mux27~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[5]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[5], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[5]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[5], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[5]~5\, DUT_WB_MUX|OUTPUT[5]~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[5]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[5], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~17\, DUT_REG|DUT_READREG1_MUX|Mux26~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~18\, DUT_REG|DUT_READREG1_MUX|Mux26~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~10\, DUT_REG|DUT_READREG1_MUX|Mux26~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~11\, DUT_REG|DUT_READREG1_MUX|Mux26~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~12\, DUT_REG|DUT_READREG1_MUX|Mux26~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~13\, DUT_REG|DUT_READREG1_MUX|Mux26~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~14\, DUT_REG|DUT_READREG1_MUX|Mux26~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~15\, DUT_REG|DUT_READREG1_MUX|Mux26~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~16\, DUT_REG|DUT_READREG1_MUX|Mux26~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~19\, DUT_REG|DUT_READREG1_MUX|Mux26~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~0\, DUT_REG|DUT_READREG1_MUX|Mux26~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~1\, DUT_REG|DUT_READREG1_MUX|Mux26~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~7\, DUT_REG|DUT_READREG1_MUX|Mux26~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~8\, DUT_REG|DUT_READREG1_MUX|Mux26~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~4\, DUT_REG|DUT_READREG1_MUX|Mux26~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~5\, DUT_REG|DUT_READREG1_MUX|Mux26~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~2\, DUT_REG|DUT_READREG1_MUX|Mux26~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~3\, DUT_REG|DUT_READREG1_MUX|Mux26~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~6\, DUT_REG|DUT_READREG1_MUX|Mux26~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~9\, DUT_REG|DUT_READREG1_MUX|Mux26~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux26~20\, DUT_REG|DUT_READREG1_MUX|Mux26~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[5]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[5], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[5]~83\, DUT_ALU_IN0_MUX|OUTPUT[5]~83, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[5]~84\, DUT_ALU_IN0_MUX|OUTPUT[5]~84, P3_top, 1
instance = comp, \DUT_ALU|Add1~42\, DUT_ALU|Add1~42, P3_top, 1
instance = comp, \DUT_ALU|Mux26~0\, DUT_ALU|Mux26~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~43\, DUT_ALU|Add0~43, P3_top, 1
instance = comp, \DUT_ALU|Mux26~1\, DUT_ALU|Mux26~1, P3_top, 1
instance = comp, \DUT_ALU|Mux26~2\, DUT_ALU|Mux26~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[6]~feeder\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[6]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[6]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[6], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[6]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[6], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[6]~6\, DUT_WB_MUX|OUTPUT[6]~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[6]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~17\, DUT_REG|DUT_READREG2_MUX|Mux25~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~18\, DUT_REG|DUT_READREG2_MUX|Mux25~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~14\, DUT_REG|DUT_READREG2_MUX|Mux25~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~15\, DUT_REG|DUT_READREG2_MUX|Mux25~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~12\, DUT_REG|DUT_READREG2_MUX|Mux25~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~13\, DUT_REG|DUT_READREG2_MUX|Mux25~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~16\, DUT_REG|DUT_READREG2_MUX|Mux25~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~10\, DUT_REG|DUT_READREG2_MUX|Mux25~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~11\, DUT_REG|DUT_READREG2_MUX|Mux25~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~19\, DUT_REG|DUT_READREG2_MUX|Mux25~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~0\, DUT_REG|DUT_READREG2_MUX|Mux25~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~1\, DUT_REG|DUT_READREG2_MUX|Mux25~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~2\, DUT_REG|DUT_READREG2_MUX|Mux25~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~3\, DUT_REG|DUT_READREG2_MUX|Mux25~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~4\, DUT_REG|DUT_READREG2_MUX|Mux25~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~5\, DUT_REG|DUT_READREG2_MUX|Mux25~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~6\, DUT_REG|DUT_READREG2_MUX|Mux25~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~7\, DUT_REG|DUT_READREG2_MUX|Mux25~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~8\, DUT_REG|DUT_READREG2_MUX|Mux25~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~9\, DUT_REG|DUT_READREG2_MUX|Mux25~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux25~20\, DUT_REG|DUT_READREG2_MUX|Mux25~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[6]~83\, DUT_ALU_IN1_MUX|OUTPUT[6]~83, P3_top, 1
instance = comp, \DUT_ALU|Add1~44\, DUT_ALU|Add1~44, P3_top, 1
instance = comp, \DUT_ALU|Mux25~0\, DUT_ALU|Mux25~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~45\, DUT_ALU|Add0~45, P3_top, 1
instance = comp, \DUT_ALU|Mux25~1\, DUT_ALU|Mux25~1, P3_top, 1
instance = comp, \DUT_ALU|Mux25~2\, DUT_ALU|Mux25~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[7]~feeder\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[7]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[7]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[7], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[2]~0\, DUT_BRANCH_ADDER|OUTPUT[2]~0, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[3]~2\, DUT_BRANCH_ADDER|OUTPUT[3]~2, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[4]~4\, DUT_BRANCH_ADDER|OUTPUT[4]~4, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[5]~6\, DUT_BRANCH_ADDER|OUTPUT[5]~6, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[6]~8\, DUT_BRANCH_ADDER|OUTPUT[6]~8, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[7]~10\, DUT_BRANCH_ADDER|OUTPUT[7]~10, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[7]~17\, DUT_JUMP_MUX|OUTPUT[7]~17, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[7]~18\, DUT_JUMP_MUX|OUTPUT[7]~18, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[7]~19\, DUT_JUMP_MUX|OUTPUT[7]~19, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[7]\, DUT_PC|PC_OUT[7], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[6]~14\, DUT_JUMP_MUX|OUTPUT[6]~14, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[6]\, DUT_IF_DE_REG|IF_DE_PC_OUT[6], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[6]\, DUT_DE_EX_REG|DE_EX_PC_OUT[6], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[6]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[6], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[6]~15\, DUT_JUMP_MUX|OUTPUT[6]~15, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[6]~16\, DUT_JUMP_MUX|OUTPUT[6]~16, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[6]\, DUT_PC|PC_OUT[6], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~0\, DUT_REG|DUT_READREG2_MUX|Mux30~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~1\, DUT_REG|DUT_READREG2_MUX|Mux30~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~7\, DUT_REG|DUT_READREG2_MUX|Mux30~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~8\, DUT_REG|DUT_READREG2_MUX|Mux30~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~2\, DUT_REG|DUT_READREG2_MUX|Mux30~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~3\, DUT_REG|DUT_READREG2_MUX|Mux30~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~4\, DUT_REG|DUT_READREG2_MUX|Mux30~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~5\, DUT_REG|DUT_READREG2_MUX|Mux30~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~6\, DUT_REG|DUT_READREG2_MUX|Mux30~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~9\, DUT_REG|DUT_READREG2_MUX|Mux30~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~12\, DUT_REG|DUT_READREG2_MUX|Mux30~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~13\, DUT_REG|DUT_READREG2_MUX|Mux30~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~14\, DUT_REG|DUT_READREG2_MUX|Mux30~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~15\, DUT_REG|DUT_READREG2_MUX|Mux30~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~16\, DUT_REG|DUT_READREG2_MUX|Mux30~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~17\, DUT_REG|DUT_READREG2_MUX|Mux30~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~18\, DUT_REG|DUT_READREG2_MUX|Mux30~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~10\, DUT_REG|DUT_READREG2_MUX|Mux30~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~11\, DUT_REG|DUT_READREG2_MUX|Mux30~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~19\, DUT_REG|DUT_READREG2_MUX|Mux30~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux30~20\, DUT_REG|DUT_READREG2_MUX|Mux30~20, P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[1]~14\, DUT_SEX|OUTPUT[1]~14, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[1]~57\, DUT_ALU_IN1_MUX|OUTPUT[1]~57, P3_top, 1
instance = comp, \DUT_ALU|Mux31~0\, DUT_ALU|Mux31~0, P3_top, 1
instance = comp, \DUT_ALU|Mux31~1\, DUT_ALU|Mux31~1, P3_top, 1
instance = comp, \DUT_ALU|Mux31~2\, DUT_ALU|Mux31~2, P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[14]~1\, DUT_SEX|OUTPUT[14]~1, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[14]~feeder\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[14]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[14]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[14], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[14]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[14], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[14]~14\, DUT_WB_MUX|OUTPUT[14]~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~7\, DUT_REG|DUT_READREG2_MUX|Mux17~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~8\, DUT_REG|DUT_READREG2_MUX|Mux17~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[14]~feeder\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[14]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~0\, DUT_REG|DUT_READREG2_MUX|Mux17~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~1\, DUT_REG|DUT_READREG2_MUX|Mux17~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~4\, DUT_REG|DUT_READREG2_MUX|Mux17~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~5\, DUT_REG|DUT_READREG2_MUX|Mux17~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~2\, DUT_REG|DUT_READREG2_MUX|Mux17~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~3\, DUT_REG|DUT_READREG2_MUX|Mux17~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~6\, DUT_REG|DUT_READREG2_MUX|Mux17~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~9\, DUT_REG|DUT_READREG2_MUX|Mux17~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[14]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[14]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~17\, DUT_REG|DUT_READREG2_MUX|Mux17~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~18\, DUT_REG|DUT_READREG2_MUX|Mux17~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[14]~feeder\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[14]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~10\, DUT_REG|DUT_READREG2_MUX|Mux17~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~11\, DUT_REG|DUT_READREG2_MUX|Mux17~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~14\, DUT_REG|DUT_READREG2_MUX|Mux17~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~15\, DUT_REG|DUT_READREG2_MUX|Mux17~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~12\, DUT_REG|DUT_READREG2_MUX|Mux17~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[14]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[14], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~13\, DUT_REG|DUT_READREG2_MUX|Mux17~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~16\, DUT_REG|DUT_READREG2_MUX|Mux17~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~19\, DUT_REG|DUT_READREG2_MUX|Mux17~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux17~20\, DUT_REG|DUT_READREG2_MUX|Mux17~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[14]~75\, DUT_ALU_IN1_MUX|OUTPUT[14]~75, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~7\, DUT_REG|DUT_READREG1_MUX|Mux17~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~8\, DUT_REG|DUT_READREG1_MUX|Mux17~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~0\, DUT_REG|DUT_READREG1_MUX|Mux17~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~1\, DUT_REG|DUT_READREG1_MUX|Mux17~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~2\, DUT_REG|DUT_READREG1_MUX|Mux17~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~3\, DUT_REG|DUT_READREG1_MUX|Mux17~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~4\, DUT_REG|DUT_READREG1_MUX|Mux17~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~5\, DUT_REG|DUT_READREG1_MUX|Mux17~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~6\, DUT_REG|DUT_READREG1_MUX|Mux17~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~9\, DUT_REG|DUT_READREG1_MUX|Mux17~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~17\, DUT_REG|DUT_READREG1_MUX|Mux17~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~18\, DUT_REG|DUT_READREG1_MUX|Mux17~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~10\, DUT_REG|DUT_READREG1_MUX|Mux17~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~11\, DUT_REG|DUT_READREG1_MUX|Mux17~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~12\, DUT_REG|DUT_READREG1_MUX|Mux17~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~13\, DUT_REG|DUT_READREG1_MUX|Mux17~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~14\, DUT_REG|DUT_READREG1_MUX|Mux17~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~15\, DUT_REG|DUT_READREG1_MUX|Mux17~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~16\, DUT_REG|DUT_READREG1_MUX|Mux17~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~19\, DUT_REG|DUT_READREG1_MUX|Mux17~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux17~20\, DUT_REG|DUT_READREG1_MUX|Mux17~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[14]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[14], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[14]~65\, DUT_ALU_IN0_MUX|OUTPUT[14]~65, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[14]~66\, DUT_ALU_IN0_MUX|OUTPUT[14]~66, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~17\, DUT_REG|DUT_READREG2_MUX|Mux18~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[13]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[13]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~18\, DUT_REG|DUT_READREG2_MUX|Mux18~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~10\, DUT_REG|DUT_READREG2_MUX|Mux18~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~11\, DUT_REG|DUT_READREG2_MUX|Mux18~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~14\, DUT_REG|DUT_READREG2_MUX|Mux18~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~15\, DUT_REG|DUT_READREG2_MUX|Mux18~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~12\, DUT_REG|DUT_READREG2_MUX|Mux18~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~13\, DUT_REG|DUT_READREG2_MUX|Mux18~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~16\, DUT_REG|DUT_READREG2_MUX|Mux18~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~19\, DUT_REG|DUT_READREG2_MUX|Mux18~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~7\, DUT_REG|DUT_READREG2_MUX|Mux18~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~8\, DUT_REG|DUT_READREG2_MUX|Mux18~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~0\, DUT_REG|DUT_READREG2_MUX|Mux18~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~1\, DUT_REG|DUT_READREG2_MUX|Mux18~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~4\, DUT_REG|DUT_READREG2_MUX|Mux18~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~5\, DUT_REG|DUT_READREG2_MUX|Mux18~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~2\, DUT_REG|DUT_READREG2_MUX|Mux18~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~3\, DUT_REG|DUT_READREG2_MUX|Mux18~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~6\, DUT_REG|DUT_READREG2_MUX|Mux18~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~9\, DUT_REG|DUT_READREG2_MUX|Mux18~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux18~20\, DUT_REG|DUT_READREG2_MUX|Mux18~20, P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[13]~2\, DUT_SEX|OUTPUT[13]~2, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[13]~76\, DUT_ALU_IN1_MUX|OUTPUT[13]~76, P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[12]~3\, DUT_SEX|OUTPUT[12]~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[12]~feeder\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[12]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~10\, DUT_REG|DUT_READREG2_MUX|Mux19~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~11\, DUT_REG|DUT_READREG2_MUX|Mux19~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~12\, DUT_REG|DUT_READREG2_MUX|Mux19~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~13\, DUT_REG|DUT_READREG2_MUX|Mux19~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~14\, DUT_REG|DUT_READREG2_MUX|Mux19~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~15\, DUT_REG|DUT_READREG2_MUX|Mux19~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~16\, DUT_REG|DUT_READREG2_MUX|Mux19~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[12]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[12]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~17\, DUT_REG|DUT_READREG2_MUX|Mux19~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~18\, DUT_REG|DUT_READREG2_MUX|Mux19~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~19\, DUT_REG|DUT_READREG2_MUX|Mux19~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~4\, DUT_REG|DUT_READREG2_MUX|Mux19~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~5\, DUT_REG|DUT_READREG2_MUX|Mux19~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~2\, DUT_REG|DUT_READREG2_MUX|Mux19~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~3\, DUT_REG|DUT_READREG2_MUX|Mux19~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~6\, DUT_REG|DUT_READREG2_MUX|Mux19~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~7\, DUT_REG|DUT_READREG2_MUX|Mux19~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~8\, DUT_REG|DUT_READREG2_MUX|Mux19~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[12]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[12]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~0\, DUT_REG|DUT_READREG2_MUX|Mux19~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~1\, DUT_REG|DUT_READREG2_MUX|Mux19~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~9\, DUT_REG|DUT_READREG2_MUX|Mux19~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux19~20\, DUT_REG|DUT_READREG2_MUX|Mux19~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[12]~77\, DUT_ALU_IN1_MUX|OUTPUT[12]~77, P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[11]~4\, DUT_SEX|OUTPUT[11]~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~2\, DUT_REG|DUT_READREG2_MUX|Mux20~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~3\, DUT_REG|DUT_READREG2_MUX|Mux20~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~4\, DUT_REG|DUT_READREG2_MUX|Mux20~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~5\, DUT_REG|DUT_READREG2_MUX|Mux20~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~6\, DUT_REG|DUT_READREG2_MUX|Mux20~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~7\, DUT_REG|DUT_READREG2_MUX|Mux20~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~8\, DUT_REG|DUT_READREG2_MUX|Mux20~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~0\, DUT_REG|DUT_READREG2_MUX|Mux20~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~1\, DUT_REG|DUT_READREG2_MUX|Mux20~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~9\, DUT_REG|DUT_READREG2_MUX|Mux20~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~12\, DUT_REG|DUT_READREG2_MUX|Mux20~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~13\, DUT_REG|DUT_READREG2_MUX|Mux20~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~14\, DUT_REG|DUT_READREG2_MUX|Mux20~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~15\, DUT_REG|DUT_READREG2_MUX|Mux20~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~16\, DUT_REG|DUT_READREG2_MUX|Mux20~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~10\, DUT_REG|DUT_READREG2_MUX|Mux20~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~11\, DUT_REG|DUT_READREG2_MUX|Mux20~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~17\, DUT_REG|DUT_READREG2_MUX|Mux20~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[11]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[11]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~18\, DUT_REG|DUT_READREG2_MUX|Mux20~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~19\, DUT_REG|DUT_READREG2_MUX|Mux20~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux20~20\, DUT_REG|DUT_READREG2_MUX|Mux20~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[11]~78\, DUT_ALU_IN1_MUX|OUTPUT[11]~78, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~12\, DUT_REG|DUT_READREG1_MUX|Mux21~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[10]~feeder\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[10]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~13\, DUT_REG|DUT_READREG1_MUX|Mux21~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~14\, DUT_REG|DUT_READREG1_MUX|Mux21~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~15\, DUT_REG|DUT_READREG1_MUX|Mux21~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~16\, DUT_REG|DUT_READREG1_MUX|Mux21~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~17\, DUT_REG|DUT_READREG1_MUX|Mux21~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[10]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[10]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~18\, DUT_REG|DUT_READREG1_MUX|Mux21~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~10\, DUT_REG|DUT_READREG1_MUX|Mux21~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~11\, DUT_REG|DUT_READREG1_MUX|Mux21~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~19\, DUT_REG|DUT_READREG1_MUX|Mux21~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~0\, DUT_REG|DUT_READREG1_MUX|Mux21~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~1\, DUT_REG|DUT_READREG1_MUX|Mux21~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~7\, DUT_REG|DUT_READREG1_MUX|Mux21~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~8\, DUT_REG|DUT_READREG1_MUX|Mux21~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~4\, DUT_REG|DUT_READREG1_MUX|Mux21~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~5\, DUT_REG|DUT_READREG1_MUX|Mux21~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[10]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[10]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~2\, DUT_REG|DUT_READREG1_MUX|Mux21~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~3\, DUT_REG|DUT_READREG1_MUX|Mux21~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~6\, DUT_REG|DUT_READREG1_MUX|Mux21~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~9\, DUT_REG|DUT_READREG1_MUX|Mux21~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux21~20\, DUT_REG|DUT_READREG1_MUX|Mux21~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[10]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[10], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[10]~73\, DUT_ALU_IN0_MUX|OUTPUT[10]~73, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[10]~74\, DUT_ALU_IN0_MUX|OUTPUT[10]~74, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[9]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[9], P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[9]~6\, DUT_SEX|OUTPUT[9]~6, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[9]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~17\, DUT_REG|DUT_READREG1_MUX|Mux22~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[9]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[9]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~18\, DUT_REG|DUT_READREG1_MUX|Mux22~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~10\, DUT_REG|DUT_READREG1_MUX|Mux22~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~11\, DUT_REG|DUT_READREG1_MUX|Mux22~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~14\, DUT_REG|DUT_READREG1_MUX|Mux22~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~15\, DUT_REG|DUT_READREG1_MUX|Mux22~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~12\, DUT_REG|DUT_READREG1_MUX|Mux22~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~13\, DUT_REG|DUT_READREG1_MUX|Mux22~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~16\, DUT_REG|DUT_READREG1_MUX|Mux22~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~19\, DUT_REG|DUT_READREG1_MUX|Mux22~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~7\, DUT_REG|DUT_READREG1_MUX|Mux22~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~8\, DUT_REG|DUT_READREG1_MUX|Mux22~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~0\, DUT_REG|DUT_READREG1_MUX|Mux22~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~1\, DUT_REG|DUT_READREG1_MUX|Mux22~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~4\, DUT_REG|DUT_READREG1_MUX|Mux22~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~5\, DUT_REG|DUT_READREG1_MUX|Mux22~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~2\, DUT_REG|DUT_READREG1_MUX|Mux22~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~3\, DUT_REG|DUT_READREG1_MUX|Mux22~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~6\, DUT_REG|DUT_READREG1_MUX|Mux22~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~9\, DUT_REG|DUT_READREG1_MUX|Mux22~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux22~20\, DUT_REG|DUT_READREG1_MUX|Mux22~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[9]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[9], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[9]~75\, DUT_ALU_IN0_MUX|OUTPUT[9]~75, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[9]~76\, DUT_ALU_IN0_MUX|OUTPUT[9]~76, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[8]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[8], P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[8]~7\, DUT_SEX|OUTPUT[8]~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~7\, DUT_REG|DUT_READREG1_MUX|Mux23~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~8\, DUT_REG|DUT_READREG1_MUX|Mux23~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~0\, DUT_REG|DUT_READREG1_MUX|Mux23~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~1\, DUT_REG|DUT_READREG1_MUX|Mux23~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~2\, DUT_REG|DUT_READREG1_MUX|Mux23~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~3\, DUT_REG|DUT_READREG1_MUX|Mux23~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~4\, DUT_REG|DUT_READREG1_MUX|Mux23~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~5\, DUT_REG|DUT_READREG1_MUX|Mux23~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~6\, DUT_REG|DUT_READREG1_MUX|Mux23~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~9\, DUT_REG|DUT_READREG1_MUX|Mux23~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~10\, DUT_REG|DUT_READREG1_MUX|Mux23~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~11\, DUT_REG|DUT_READREG1_MUX|Mux23~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~12\, DUT_REG|DUT_READREG1_MUX|Mux23~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~13\, DUT_REG|DUT_READREG1_MUX|Mux23~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~14\, DUT_REG|DUT_READREG1_MUX|Mux23~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~15\, DUT_REG|DUT_READREG1_MUX|Mux23~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~16\, DUT_REG|DUT_READREG1_MUX|Mux23~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~17\, DUT_REG|DUT_READREG1_MUX|Mux23~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~18\, DUT_REG|DUT_READREG1_MUX|Mux23~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~19\, DUT_REG|DUT_READREG1_MUX|Mux23~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux23~20\, DUT_REG|DUT_READREG1_MUX|Mux23~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[8]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[8], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[8]~77\, DUT_ALU_IN0_MUX|OUTPUT[8]~77, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[8]~78\, DUT_ALU_IN0_MUX|OUTPUT[8]~78, P3_top, 1
instance = comp, \DUT_ALU|Add1~46\, DUT_ALU|Add1~46, P3_top, 1
instance = comp, \DUT_ALU|Mux24~0\, DUT_ALU|Mux24~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~47\, DUT_ALU|Add0~47, P3_top, 1
instance = comp, \DUT_ALU|Mux24~1\, DUT_ALU|Mux24~1, P3_top, 1
instance = comp, \DUT_ALU|Mux24~2\, DUT_ALU|Mux24~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[8]~feeder\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[8]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[8]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[8], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[8]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[8], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[8]~8\, DUT_WB_MUX|OUTPUT[8]~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[8]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[8], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~0\, DUT_REG|DUT_READREG2_MUX|Mux23~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~1\, DUT_REG|DUT_READREG2_MUX|Mux23~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~2\, DUT_REG|DUT_READREG2_MUX|Mux23~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~3\, DUT_REG|DUT_READREG2_MUX|Mux23~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~4\, DUT_REG|DUT_READREG2_MUX|Mux23~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~5\, DUT_REG|DUT_READREG2_MUX|Mux23~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~6\, DUT_REG|DUT_READREG2_MUX|Mux23~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~7\, DUT_REG|DUT_READREG2_MUX|Mux23~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~8\, DUT_REG|DUT_READREG2_MUX|Mux23~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~9\, DUT_REG|DUT_READREG2_MUX|Mux23~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~10\, DUT_REG|DUT_READREG2_MUX|Mux23~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~11\, DUT_REG|DUT_READREG2_MUX|Mux23~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~12\, DUT_REG|DUT_READREG2_MUX|Mux23~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~13\, DUT_REG|DUT_READREG2_MUX|Mux23~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~14\, DUT_REG|DUT_READREG2_MUX|Mux23~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~15\, DUT_REG|DUT_READREG2_MUX|Mux23~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~16\, DUT_REG|DUT_READREG2_MUX|Mux23~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~17\, DUT_REG|DUT_READREG2_MUX|Mux23~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~18\, DUT_REG|DUT_READREG2_MUX|Mux23~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~19\, DUT_REG|DUT_READREG2_MUX|Mux23~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux23~20\, DUT_REG|DUT_READREG2_MUX|Mux23~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[8]~81\, DUT_ALU_IN1_MUX|OUTPUT[8]~81, P3_top, 1
instance = comp, \DUT_ALU|Add0~49\, DUT_ALU|Add0~49, P3_top, 1
instance = comp, \DUT_ALU|Add1~48\, DUT_ALU|Add1~48, P3_top, 1
instance = comp, \DUT_ALU|Mux23~0\, DUT_ALU|Mux23~0, P3_top, 1
instance = comp, \DUT_ALU|Mux23~1\, DUT_ALU|Mux23~1, P3_top, 1
instance = comp, \DUT_ALU|Mux23~2\, DUT_ALU|Mux23~2, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[9]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[9], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[9]~9\, DUT_WB_MUX|OUTPUT[9]~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[9]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[9], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~17\, DUT_REG|DUT_READREG2_MUX|Mux22~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~18\, DUT_REG|DUT_READREG2_MUX|Mux22~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~14\, DUT_REG|DUT_READREG2_MUX|Mux22~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~15\, DUT_REG|DUT_READREG2_MUX|Mux22~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~12\, DUT_REG|DUT_READREG2_MUX|Mux22~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~13\, DUT_REG|DUT_READREG2_MUX|Mux22~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~16\, DUT_REG|DUT_READREG2_MUX|Mux22~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~10\, DUT_REG|DUT_READREG2_MUX|Mux22~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~11\, DUT_REG|DUT_READREG2_MUX|Mux22~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~19\, DUT_REG|DUT_READREG2_MUX|Mux22~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~4\, DUT_REG|DUT_READREG2_MUX|Mux22~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~5\, DUT_REG|DUT_READREG2_MUX|Mux22~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~2\, DUT_REG|DUT_READREG2_MUX|Mux22~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~3\, DUT_REG|DUT_READREG2_MUX|Mux22~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~6\, DUT_REG|DUT_READREG2_MUX|Mux22~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~7\, DUT_REG|DUT_READREG2_MUX|Mux22~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~8\, DUT_REG|DUT_READREG2_MUX|Mux22~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~0\, DUT_REG|DUT_READREG2_MUX|Mux22~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~1\, DUT_REG|DUT_READREG2_MUX|Mux22~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~9\, DUT_REG|DUT_READREG2_MUX|Mux22~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux22~20\, DUT_REG|DUT_READREG2_MUX|Mux22~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[9]~80\, DUT_ALU_IN1_MUX|OUTPUT[9]~80, P3_top, 1
instance = comp, \DUT_ALU|Add1~50\, DUT_ALU|Add1~50, P3_top, 1
instance = comp, \DUT_ALU|Mux22~0\, DUT_ALU|Mux22~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~51\, DUT_ALU|Add0~51, P3_top, 1
instance = comp, \DUT_ALU|Mux22~1\, DUT_ALU|Mux22~1, P3_top, 1
instance = comp, \DUT_ALU|Mux22~2\, DUT_ALU|Mux22~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[10]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[10], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[10]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[10], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[10]~10\, DUT_WB_MUX|OUTPUT[10]~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[10]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[10], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~10\, DUT_REG|DUT_READREG2_MUX|Mux21~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~11\, DUT_REG|DUT_READREG2_MUX|Mux21~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~17\, DUT_REG|DUT_READREG2_MUX|Mux21~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~18\, DUT_REG|DUT_READREG2_MUX|Mux21~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~12\, DUT_REG|DUT_READREG2_MUX|Mux21~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~13\, DUT_REG|DUT_READREG2_MUX|Mux21~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~14\, DUT_REG|DUT_READREG2_MUX|Mux21~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~15\, DUT_REG|DUT_READREG2_MUX|Mux21~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~16\, DUT_REG|DUT_READREG2_MUX|Mux21~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~19\, DUT_REG|DUT_READREG2_MUX|Mux21~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~4\, DUT_REG|DUT_READREG2_MUX|Mux21~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~5\, DUT_REG|DUT_READREG2_MUX|Mux21~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~2\, DUT_REG|DUT_READREG2_MUX|Mux21~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~3\, DUT_REG|DUT_READREG2_MUX|Mux21~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~6\, DUT_REG|DUT_READREG2_MUX|Mux21~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~0\, DUT_REG|DUT_READREG2_MUX|Mux21~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~1\, DUT_REG|DUT_READREG2_MUX|Mux21~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~7\, DUT_REG|DUT_READREG2_MUX|Mux21~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~8\, DUT_REG|DUT_READREG2_MUX|Mux21~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~9\, DUT_REG|DUT_READREG2_MUX|Mux21~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux21~20\, DUT_REG|DUT_READREG2_MUX|Mux21~20, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[10]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[10], P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[10]~5\, DUT_SEX|OUTPUT[10]~5, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[10]~79\, DUT_ALU_IN1_MUX|OUTPUT[10]~79, P3_top, 1
instance = comp, \DUT_ALU|Add0~53\, DUT_ALU|Add0~53, P3_top, 1
instance = comp, \DUT_ALU|Add1~52\, DUT_ALU|Add1~52, P3_top, 1
instance = comp, \DUT_ALU|Mux21~0\, DUT_ALU|Mux21~0, P3_top, 1
instance = comp, \DUT_ALU|Mux21~1\, DUT_ALU|Mux21~1, P3_top, 1
instance = comp, \DUT_ALU|Mux21~2\, DUT_ALU|Mux21~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[11]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[11], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[11]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[11], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[11]~11\, DUT_WB_MUX|OUTPUT[11]~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[11]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[11], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~14\, DUT_REG|DUT_READREG1_MUX|Mux20~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~15\, DUT_REG|DUT_READREG1_MUX|Mux20~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~12\, DUT_REG|DUT_READREG1_MUX|Mux20~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~13\, DUT_REG|DUT_READREG1_MUX|Mux20~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~16\, DUT_REG|DUT_READREG1_MUX|Mux20~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~17\, DUT_REG|DUT_READREG1_MUX|Mux20~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~18\, DUT_REG|DUT_READREG1_MUX|Mux20~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~10\, DUT_REG|DUT_READREG1_MUX|Mux20~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~11\, DUT_REG|DUT_READREG1_MUX|Mux20~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~19\, DUT_REG|DUT_READREG1_MUX|Mux20~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~7\, DUT_REG|DUT_READREG1_MUX|Mux20~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~8\, DUT_REG|DUT_READREG1_MUX|Mux20~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~0\, DUT_REG|DUT_READREG1_MUX|Mux20~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~1\, DUT_REG|DUT_READREG1_MUX|Mux20~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~4\, DUT_REG|DUT_READREG1_MUX|Mux20~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~5\, DUT_REG|DUT_READREG1_MUX|Mux20~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~2\, DUT_REG|DUT_READREG1_MUX|Mux20~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~3\, DUT_REG|DUT_READREG1_MUX|Mux20~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~6\, DUT_REG|DUT_READREG1_MUX|Mux20~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~9\, DUT_REG|DUT_READREG1_MUX|Mux20~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux20~20\, DUT_REG|DUT_READREG1_MUX|Mux20~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[11]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[11], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[11]~71\, DUT_ALU_IN0_MUX|OUTPUT[11]~71, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[11]~72\, DUT_ALU_IN0_MUX|OUTPUT[11]~72, P3_top, 1
instance = comp, \DUT_ALU|Add0~55\, DUT_ALU|Add0~55, P3_top, 1
instance = comp, \DUT_ALU|Add1~54\, DUT_ALU|Add1~54, P3_top, 1
instance = comp, \DUT_ALU|Mux20~0\, DUT_ALU|Mux20~0, P3_top, 1
instance = comp, \DUT_ALU|Mux20~1\, DUT_ALU|Mux20~1, P3_top, 1
instance = comp, \DUT_ALU|Mux20~2\, DUT_ALU|Mux20~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[12]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[12], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[12]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[12], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[12]~12\, DUT_WB_MUX|OUTPUT[12]~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[12]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[12], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~7\, DUT_REG|DUT_READREG1_MUX|Mux19~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~8\, DUT_REG|DUT_READREG1_MUX|Mux19~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~0\, DUT_REG|DUT_READREG1_MUX|Mux19~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~1\, DUT_REG|DUT_READREG1_MUX|Mux19~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~2\, DUT_REG|DUT_READREG1_MUX|Mux19~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~3\, DUT_REG|DUT_READREG1_MUX|Mux19~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~4\, DUT_REG|DUT_READREG1_MUX|Mux19~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~5\, DUT_REG|DUT_READREG1_MUX|Mux19~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~6\, DUT_REG|DUT_READREG1_MUX|Mux19~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~9\, DUT_REG|DUT_READREG1_MUX|Mux19~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~14\, DUT_REG|DUT_READREG1_MUX|Mux19~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~15\, DUT_REG|DUT_READREG1_MUX|Mux19~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~12\, DUT_REG|DUT_READREG1_MUX|Mux19~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~13\, DUT_REG|DUT_READREG1_MUX|Mux19~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~16\, DUT_REG|DUT_READREG1_MUX|Mux19~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~10\, DUT_REG|DUT_READREG1_MUX|Mux19~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~11\, DUT_REG|DUT_READREG1_MUX|Mux19~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~17\, DUT_REG|DUT_READREG1_MUX|Mux19~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~18\, DUT_REG|DUT_READREG1_MUX|Mux19~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~19\, DUT_REG|DUT_READREG1_MUX|Mux19~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux19~20\, DUT_REG|DUT_READREG1_MUX|Mux19~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[12]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[12], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[12]~69\, DUT_ALU_IN0_MUX|OUTPUT[12]~69, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[12]~70\, DUT_ALU_IN0_MUX|OUTPUT[12]~70, P3_top, 1
instance = comp, \DUT_ALU|Add1~56\, DUT_ALU|Add1~56, P3_top, 1
instance = comp, \DUT_ALU|Mux19~0\, DUT_ALU|Mux19~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~57\, DUT_ALU|Add0~57, P3_top, 1
instance = comp, \DUT_ALU|Mux19~1\, DUT_ALU|Mux19~1, P3_top, 1
instance = comp, \DUT_ALU|Mux19~2\, DUT_ALU|Mux19~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[13]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[13], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[13]~feeder\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[13]~feeder, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[13]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[13], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[13]~13\, DUT_WB_MUX|OUTPUT[13]~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[13]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[13], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~10\, DUT_REG|DUT_READREG1_MUX|Mux18~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~11\, DUT_REG|DUT_READREG1_MUX|Mux18~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~14\, DUT_REG|DUT_READREG1_MUX|Mux18~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~15\, DUT_REG|DUT_READREG1_MUX|Mux18~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~12\, DUT_REG|DUT_READREG1_MUX|Mux18~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~13\, DUT_REG|DUT_READREG1_MUX|Mux18~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~16\, DUT_REG|DUT_READREG1_MUX|Mux18~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~17\, DUT_REG|DUT_READREG1_MUX|Mux18~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~18\, DUT_REG|DUT_READREG1_MUX|Mux18~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~19\, DUT_REG|DUT_READREG1_MUX|Mux18~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~7\, DUT_REG|DUT_READREG1_MUX|Mux18~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~8\, DUT_REG|DUT_READREG1_MUX|Mux18~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~0\, DUT_REG|DUT_READREG1_MUX|Mux18~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~1\, DUT_REG|DUT_READREG1_MUX|Mux18~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~4\, DUT_REG|DUT_READREG1_MUX|Mux18~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~5\, DUT_REG|DUT_READREG1_MUX|Mux18~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~2\, DUT_REG|DUT_READREG1_MUX|Mux18~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~3\, DUT_REG|DUT_READREG1_MUX|Mux18~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~6\, DUT_REG|DUT_READREG1_MUX|Mux18~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~9\, DUT_REG|DUT_READREG1_MUX|Mux18~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux18~20\, DUT_REG|DUT_READREG1_MUX|Mux18~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[13]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[13], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[13]~67\, DUT_ALU_IN0_MUX|OUTPUT[13]~67, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[13]~68\, DUT_ALU_IN0_MUX|OUTPUT[13]~68, P3_top, 1
instance = comp, \DUT_ALU|Add1~58\, DUT_ALU|Add1~58, P3_top, 1
instance = comp, \DUT_ALU|Mux18~3\, DUT_ALU|Mux18~3, P3_top, 1
instance = comp, \DUT_ALU|Add0~59\, DUT_ALU|Add0~59, P3_top, 1
instance = comp, \DUT_ALU|Mux18~4\, DUT_ALU|Mux18~4, P3_top, 1
instance = comp, \DUT_ALU|Mux18~5\, DUT_ALU|Mux18~5, P3_top, 1
instance = comp, \DUT_SEX|OUTPUT[31]~0\, DUT_SEX|OUTPUT[31]~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~2\, DUT_REG|DUT_READREG1_MUX|Mux1~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[30]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[30]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~3\, DUT_REG|DUT_READREG1_MUX|Mux1~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~4\, DUT_REG|DUT_READREG1_MUX|Mux1~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~5\, DUT_REG|DUT_READREG1_MUX|Mux1~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~6\, DUT_REG|DUT_READREG1_MUX|Mux1~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~7\, DUT_REG|DUT_READREG1_MUX|Mux1~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~8\, DUT_REG|DUT_READREG1_MUX|Mux1~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~0\, DUT_REG|DUT_READREG1_MUX|Mux1~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~1\, DUT_REG|DUT_READREG1_MUX|Mux1~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~9\, DUT_REG|DUT_READREG1_MUX|Mux1~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~10\, DUT_REG|DUT_READREG1_MUX|Mux1~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~11\, DUT_REG|DUT_READREG1_MUX|Mux1~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~17\, DUT_REG|DUT_READREG1_MUX|Mux1~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~18\, DUT_REG|DUT_READREG1_MUX|Mux1~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~12\, DUT_REG|DUT_READREG1_MUX|Mux1~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[30]~feeder\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[30]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~13\, DUT_REG|DUT_READREG1_MUX|Mux1~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~14\, DUT_REG|DUT_READREG1_MUX|Mux1~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~15\, DUT_REG|DUT_READREG1_MUX|Mux1~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~16\, DUT_REG|DUT_READREG1_MUX|Mux1~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~19\, DUT_REG|DUT_READREG1_MUX|Mux1~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux1~20\, DUT_REG|DUT_READREG1_MUX|Mux1~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[30]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[30], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[30]~33\, DUT_ALU_IN0_MUX|OUTPUT[30]~33, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[30]~34\, DUT_ALU_IN0_MUX|OUTPUT[30]~34, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~10\, DUT_REG|DUT_READREG1_MUX|Mux2~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~11\, DUT_REG|DUT_READREG1_MUX|Mux2~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[29]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[29]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~17\, DUT_REG|DUT_READREG1_MUX|Mux2~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~18\, DUT_REG|DUT_READREG1_MUX|Mux2~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~14\, DUT_REG|DUT_READREG1_MUX|Mux2~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~15\, DUT_REG|DUT_READREG1_MUX|Mux2~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~12\, DUT_REG|DUT_READREG1_MUX|Mux2~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~13\, DUT_REG|DUT_READREG1_MUX|Mux2~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~16\, DUT_REG|DUT_READREG1_MUX|Mux2~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~19\, DUT_REG|DUT_READREG1_MUX|Mux2~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~2\, DUT_REG|DUT_READREG1_MUX|Mux2~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~3\, DUT_REG|DUT_READREG1_MUX|Mux2~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~4\, DUT_REG|DUT_READREG1_MUX|Mux2~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~5\, DUT_REG|DUT_READREG1_MUX|Mux2~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~6\, DUT_REG|DUT_READREG1_MUX|Mux2~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~7\, DUT_REG|DUT_READREG1_MUX|Mux2~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~8\, DUT_REG|DUT_READREG1_MUX|Mux2~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~0\, DUT_REG|DUT_READREG1_MUX|Mux2~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~1\, DUT_REG|DUT_READREG1_MUX|Mux2~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~9\, DUT_REG|DUT_READREG1_MUX|Mux2~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux2~20\, DUT_REG|DUT_READREG1_MUX|Mux2~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[29]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[29], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[29]~35\, DUT_ALU_IN0_MUX|OUTPUT[29]~35, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[29]~36\, DUT_ALU_IN0_MUX|OUTPUT[29]~36, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[28]~feeder\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[28]~feeder, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[28]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[28], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[28]~28\, DUT_WB_MUX|OUTPUT[28]~28, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~17\, DUT_REG|DUT_READREG2_MUX|Mux3~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[28]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[28]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~18\, DUT_REG|DUT_READREG2_MUX|Mux3~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~14\, DUT_REG|DUT_READREG2_MUX|Mux3~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~15\, DUT_REG|DUT_READREG2_MUX|Mux3~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~12\, DUT_REG|DUT_READREG2_MUX|Mux3~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~13\, DUT_REG|DUT_READREG2_MUX|Mux3~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~16\, DUT_REG|DUT_READREG2_MUX|Mux3~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[28]~feeder\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[28]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~10\, DUT_REG|DUT_READREG2_MUX|Mux3~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~11\, DUT_REG|DUT_READREG2_MUX|Mux3~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~19\, DUT_REG|DUT_READREG2_MUX|Mux3~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[28]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[28]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~0\, DUT_REG|DUT_READREG2_MUX|Mux3~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~1\, DUT_REG|DUT_READREG2_MUX|Mux3~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~7\, DUT_REG|DUT_READREG2_MUX|Mux3~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~8\, DUT_REG|DUT_READREG2_MUX|Mux3~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~4\, DUT_REG|DUT_READREG2_MUX|Mux3~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~5\, DUT_REG|DUT_READREG2_MUX|Mux3~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~2\, DUT_REG|DUT_READREG2_MUX|Mux3~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[28]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~3\, DUT_REG|DUT_READREG2_MUX|Mux3~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~6\, DUT_REG|DUT_READREG2_MUX|Mux3~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~9\, DUT_REG|DUT_READREG2_MUX|Mux3~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux3~20\, DUT_REG|DUT_READREG2_MUX|Mux3~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[28]~61\, DUT_ALU_IN1_MUX|OUTPUT[28]~61, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~0\, DUT_REG|DUT_READREG2_MUX|Mux4~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~1\, DUT_REG|DUT_READREG2_MUX|Mux4~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~7\, DUT_REG|DUT_READREG2_MUX|Mux4~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~8\, DUT_REG|DUT_READREG2_MUX|Mux4~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~4\, DUT_REG|DUT_READREG2_MUX|Mux4~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~5\, DUT_REG|DUT_READREG2_MUX|Mux4~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~2\, DUT_REG|DUT_READREG2_MUX|Mux4~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~3\, DUT_REG|DUT_READREG2_MUX|Mux4~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~6\, DUT_REG|DUT_READREG2_MUX|Mux4~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~9\, DUT_REG|DUT_READREG2_MUX|Mux4~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~17\, DUT_REG|DUT_READREG2_MUX|Mux4~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[27]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[27]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~18\, DUT_REG|DUT_READREG2_MUX|Mux4~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~14\, DUT_REG|DUT_READREG2_MUX|Mux4~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~15\, DUT_REG|DUT_READREG2_MUX|Mux4~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~12\, DUT_REG|DUT_READREG2_MUX|Mux4~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~13\, DUT_REG|DUT_READREG2_MUX|Mux4~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~16\, DUT_REG|DUT_READREG2_MUX|Mux4~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~10\, DUT_REG|DUT_READREG2_MUX|Mux4~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~11\, DUT_REG|DUT_READREG2_MUX|Mux4~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~19\, DUT_REG|DUT_READREG2_MUX|Mux4~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux4~20\, DUT_REG|DUT_READREG2_MUX|Mux4~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[27]~62\, DUT_ALU_IN1_MUX|OUTPUT[27]~62, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~2\, DUT_REG|DUT_READREG2_MUX|Mux5~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~3\, DUT_REG|DUT_READREG2_MUX|Mux5~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~4\, DUT_REG|DUT_READREG2_MUX|Mux5~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~5\, DUT_REG|DUT_READREG2_MUX|Mux5~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~6\, DUT_REG|DUT_READREG2_MUX|Mux5~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[26]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[26]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~0\, DUT_REG|DUT_READREG2_MUX|Mux5~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~1\, DUT_REG|DUT_READREG2_MUX|Mux5~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~7\, DUT_REG|DUT_READREG2_MUX|Mux5~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~8\, DUT_REG|DUT_READREG2_MUX|Mux5~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~9\, DUT_REG|DUT_READREG2_MUX|Mux5~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[26]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[26]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~17\, DUT_REG|DUT_READREG2_MUX|Mux5~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~18\, DUT_REG|DUT_READREG2_MUX|Mux5~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~12\, DUT_REG|DUT_READREG2_MUX|Mux5~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~13\, DUT_REG|DUT_READREG2_MUX|Mux5~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~14\, DUT_REG|DUT_READREG2_MUX|Mux5~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~15\, DUT_REG|DUT_READREG2_MUX|Mux5~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~16\, DUT_REG|DUT_READREG2_MUX|Mux5~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[26]~feeder\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[26]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~10\, DUT_REG|DUT_READREG2_MUX|Mux5~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~11\, DUT_REG|DUT_READREG2_MUX|Mux5~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~19\, DUT_REG|DUT_READREG2_MUX|Mux5~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux5~20\, DUT_REG|DUT_READREG2_MUX|Mux5~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[26]~63\, DUT_ALU_IN1_MUX|OUTPUT[26]~63, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~17\, DUT_REG|DUT_READREG2_MUX|Mux6~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[25]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[25]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~18\, DUT_REG|DUT_READREG2_MUX|Mux6~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~12\, DUT_REG|DUT_READREG2_MUX|Mux6~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~13\, DUT_REG|DUT_READREG2_MUX|Mux6~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~14\, DUT_REG|DUT_READREG2_MUX|Mux6~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~15\, DUT_REG|DUT_READREG2_MUX|Mux6~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~16\, DUT_REG|DUT_READREG2_MUX|Mux6~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~10\, DUT_REG|DUT_READREG2_MUX|Mux6~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~11\, DUT_REG|DUT_READREG2_MUX|Mux6~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~19\, DUT_REG|DUT_READREG2_MUX|Mux6~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~7\, DUT_REG|DUT_READREG2_MUX|Mux6~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~8\, DUT_REG|DUT_READREG2_MUX|Mux6~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~2\, DUT_REG|DUT_READREG2_MUX|Mux6~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~3\, DUT_REG|DUT_READREG2_MUX|Mux6~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~4\, DUT_REG|DUT_READREG2_MUX|Mux6~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~5\, DUT_REG|DUT_READREG2_MUX|Mux6~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~6\, DUT_REG|DUT_READREG2_MUX|Mux6~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~0\, DUT_REG|DUT_READREG2_MUX|Mux6~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~1\, DUT_REG|DUT_READREG2_MUX|Mux6~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~9\, DUT_REG|DUT_READREG2_MUX|Mux6~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux6~20\, DUT_REG|DUT_READREG2_MUX|Mux6~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[25]~64\, DUT_ALU_IN1_MUX|OUTPUT[25]~64, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~12\, DUT_REG|DUT_READREG1_MUX|Mux7~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[24]~feeder\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[24]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~13\, DUT_REG|DUT_READREG1_MUX|Mux7~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~14\, DUT_REG|DUT_READREG1_MUX|Mux7~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~15\, DUT_REG|DUT_READREG1_MUX|Mux7~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~16\, DUT_REG|DUT_READREG1_MUX|Mux7~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~17\, DUT_REG|DUT_READREG1_MUX|Mux7~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[24]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[24]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~18\, DUT_REG|DUT_READREG1_MUX|Mux7~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~10\, DUT_REG|DUT_READREG1_MUX|Mux7~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~11\, DUT_REG|DUT_READREG1_MUX|Mux7~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~19\, DUT_REG|DUT_READREG1_MUX|Mux7~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~0\, DUT_REG|DUT_READREG1_MUX|Mux7~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~1\, DUT_REG|DUT_READREG1_MUX|Mux7~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~7\, DUT_REG|DUT_READREG1_MUX|Mux7~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~8\, DUT_REG|DUT_READREG1_MUX|Mux7~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~4\, DUT_REG|DUT_READREG1_MUX|Mux7~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~5\, DUT_REG|DUT_READREG1_MUX|Mux7~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~2\, DUT_REG|DUT_READREG1_MUX|Mux7~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[24]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[24]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~3\, DUT_REG|DUT_READREG1_MUX|Mux7~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~6\, DUT_REG|DUT_READREG1_MUX|Mux7~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~9\, DUT_REG|DUT_READREG1_MUX|Mux7~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux7~20\, DUT_REG|DUT_READREG1_MUX|Mux7~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[24]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[24], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[24]~45\, DUT_ALU_IN0_MUX|OUTPUT[24]~45, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[24]~46\, DUT_ALU_IN0_MUX|OUTPUT[24]~46, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~0\, DUT_REG|DUT_READREG2_MUX|Mux8~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~1\, DUT_REG|DUT_READREG2_MUX|Mux8~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~7\, DUT_REG|DUT_READREG2_MUX|Mux8~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~8\, DUT_REG|DUT_READREG2_MUX|Mux8~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~4\, DUT_REG|DUT_READREG2_MUX|Mux8~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~5\, DUT_REG|DUT_READREG2_MUX|Mux8~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~2\, DUT_REG|DUT_READREG2_MUX|Mux8~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~3\, DUT_REG|DUT_READREG2_MUX|Mux8~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~6\, DUT_REG|DUT_READREG2_MUX|Mux8~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~9\, DUT_REG|DUT_READREG2_MUX|Mux8~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~14\, DUT_REG|DUT_READREG2_MUX|Mux8~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~15\, DUT_REG|DUT_READREG2_MUX|Mux8~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~12\, DUT_REG|DUT_READREG2_MUX|Mux8~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~13\, DUT_REG|DUT_READREG2_MUX|Mux8~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~16\, DUT_REG|DUT_READREG2_MUX|Mux8~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~10\, DUT_REG|DUT_READREG2_MUX|Mux8~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~11\, DUT_REG|DUT_READREG2_MUX|Mux8~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~17\, DUT_REG|DUT_READREG2_MUX|Mux8~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~18\, DUT_REG|DUT_READREG2_MUX|Mux8~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~19\, DUT_REG|DUT_READREG2_MUX|Mux8~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux8~20\, DUT_REG|DUT_READREG2_MUX|Mux8~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[23]~66\, DUT_ALU_IN1_MUX|OUTPUT[23]~66, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~14\, DUT_REG|DUT_READREG1_MUX|Mux9~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~15\, DUT_REG|DUT_READREG1_MUX|Mux9~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~12\, DUT_REG|DUT_READREG1_MUX|Mux9~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[22]~feeder\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[22]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~13\, DUT_REG|DUT_READREG1_MUX|Mux9~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~16\, DUT_REG|DUT_READREG1_MUX|Mux9~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~10\, DUT_REG|DUT_READREG1_MUX|Mux9~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~11\, DUT_REG|DUT_READREG1_MUX|Mux9~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[22]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[22]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~17\, DUT_REG|DUT_READREG1_MUX|Mux9~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~18\, DUT_REG|DUT_READREG1_MUX|Mux9~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~19\, DUT_REG|DUT_READREG1_MUX|Mux9~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~2\, DUT_REG|DUT_READREG1_MUX|Mux9~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[22]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[22]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~3\, DUT_REG|DUT_READREG1_MUX|Mux9~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~4\, DUT_REG|DUT_READREG1_MUX|Mux9~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~5\, DUT_REG|DUT_READREG1_MUX|Mux9~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~6\, DUT_REG|DUT_READREG1_MUX|Mux9~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~0\, DUT_REG|DUT_READREG1_MUX|Mux9~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~1\, DUT_REG|DUT_READREG1_MUX|Mux9~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~7\, DUT_REG|DUT_READREG1_MUX|Mux9~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~8\, DUT_REG|DUT_READREG1_MUX|Mux9~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~9\, DUT_REG|DUT_READREG1_MUX|Mux9~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux9~20\, DUT_REG|DUT_READREG1_MUX|Mux9~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[22]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[22], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[22]~49\, DUT_ALU_IN0_MUX|OUTPUT[22]~49, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[22]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[22], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[22]~50\, DUT_ALU_IN0_MUX|OUTPUT[22]~50, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[21]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[21], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[21]~21\, DUT_WB_MUX|OUTPUT[21]~21, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~10\, DUT_REG|DUT_READREG2_MUX|Mux10~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~11\, DUT_REG|DUT_READREG2_MUX|Mux10~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[21]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[21]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~17\, DUT_REG|DUT_READREG2_MUX|Mux10~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~18\, DUT_REG|DUT_READREG2_MUX|Mux10~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~14\, DUT_REG|DUT_READREG2_MUX|Mux10~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~15\, DUT_REG|DUT_READREG2_MUX|Mux10~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~12\, DUT_REG|DUT_READREG2_MUX|Mux10~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~13\, DUT_REG|DUT_READREG2_MUX|Mux10~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~16\, DUT_REG|DUT_READREG2_MUX|Mux10~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~19\, DUT_REG|DUT_READREG2_MUX|Mux10~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~0\, DUT_REG|DUT_READREG2_MUX|Mux10~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~1\, DUT_REG|DUT_READREG2_MUX|Mux10~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~7\, DUT_REG|DUT_READREG2_MUX|Mux10~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~8\, DUT_REG|DUT_READREG2_MUX|Mux10~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~2\, DUT_REG|DUT_READREG2_MUX|Mux10~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~3\, DUT_REG|DUT_READREG2_MUX|Mux10~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[21]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~4\, DUT_REG|DUT_READREG2_MUX|Mux10~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~5\, DUT_REG|DUT_READREG2_MUX|Mux10~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~6\, DUT_REG|DUT_READREG2_MUX|Mux10~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~9\, DUT_REG|DUT_READREG2_MUX|Mux10~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux10~20\, DUT_REG|DUT_READREG2_MUX|Mux10~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[21]~68\, DUT_ALU_IN1_MUX|OUTPUT[21]~68, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~10\, DUT_REG|DUT_READREG1_MUX|Mux11~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~11\, DUT_REG|DUT_READREG1_MUX|Mux11~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[20]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[20]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~17\, DUT_REG|DUT_READREG1_MUX|Mux11~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~18\, DUT_REG|DUT_READREG1_MUX|Mux11~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~14\, DUT_REG|DUT_READREG1_MUX|Mux11~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~15\, DUT_REG|DUT_READREG1_MUX|Mux11~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[20]~feeder\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[20]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~12\, DUT_REG|DUT_READREG1_MUX|Mux11~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~13\, DUT_REG|DUT_READREG1_MUX|Mux11~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~16\, DUT_REG|DUT_READREG1_MUX|Mux11~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~19\, DUT_REG|DUT_READREG1_MUX|Mux11~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~7\, DUT_REG|DUT_READREG1_MUX|Mux11~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~8\, DUT_REG|DUT_READREG1_MUX|Mux11~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[20]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[20]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~2\, DUT_REG|DUT_READREG1_MUX|Mux11~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~3\, DUT_REG|DUT_READREG1_MUX|Mux11~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~4\, DUT_REG|DUT_READREG1_MUX|Mux11~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~5\, DUT_REG|DUT_READREG1_MUX|Mux11~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~6\, DUT_REG|DUT_READREG1_MUX|Mux11~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~0\, DUT_REG|DUT_READREG1_MUX|Mux11~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~1\, DUT_REG|DUT_READREG1_MUX|Mux11~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~9\, DUT_REG|DUT_READREG1_MUX|Mux11~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux11~20\, DUT_REG|DUT_READREG1_MUX|Mux11~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[20]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[20], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[20]~53\, DUT_ALU_IN0_MUX|OUTPUT[20]~53, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[20]~54\, DUT_ALU_IN0_MUX|OUTPUT[20]~54, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[19]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[19]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~17\, DUT_REG|DUT_READREG2_MUX|Mux12~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~18\, DUT_REG|DUT_READREG2_MUX|Mux12~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~10\, DUT_REG|DUT_READREG2_MUX|Mux12~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~11\, DUT_REG|DUT_READREG2_MUX|Mux12~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~12\, DUT_REG|DUT_READREG2_MUX|Mux12~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~13\, DUT_REG|DUT_READREG2_MUX|Mux12~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~14\, DUT_REG|DUT_READREG2_MUX|Mux12~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~15\, DUT_REG|DUT_READREG2_MUX|Mux12~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~16\, DUT_REG|DUT_READREG2_MUX|Mux12~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~19\, DUT_REG|DUT_READREG2_MUX|Mux12~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~0\, DUT_REG|DUT_READREG2_MUX|Mux12~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~1\, DUT_REG|DUT_READREG2_MUX|Mux12~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~7\, DUT_REG|DUT_READREG2_MUX|Mux12~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~8\, DUT_REG|DUT_READREG2_MUX|Mux12~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~2\, DUT_REG|DUT_READREG2_MUX|Mux12~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~3\, DUT_REG|DUT_READREG2_MUX|Mux12~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~4\, DUT_REG|DUT_READREG2_MUX|Mux12~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~5\, DUT_REG|DUT_READREG2_MUX|Mux12~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~6\, DUT_REG|DUT_READREG2_MUX|Mux12~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~9\, DUT_REG|DUT_READREG2_MUX|Mux12~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux12~20\, DUT_REG|DUT_READREG2_MUX|Mux12~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[19]~70\, DUT_ALU_IN1_MUX|OUTPUT[19]~70, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~7\, DUT_REG|DUT_READREG2_MUX|Mux13~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~8\, DUT_REG|DUT_READREG2_MUX|Mux13~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~4\, DUT_REG|DUT_READREG2_MUX|Mux13~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~5\, DUT_REG|DUT_READREG2_MUX|Mux13~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~2\, DUT_REG|DUT_READREG2_MUX|Mux13~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~3\, DUT_REG|DUT_READREG2_MUX|Mux13~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~6\, DUT_REG|DUT_READREG2_MUX|Mux13~6, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[18]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[18]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~0\, DUT_REG|DUT_READREG2_MUX|Mux13~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~1\, DUT_REG|DUT_READREG2_MUX|Mux13~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~9\, DUT_REG|DUT_READREG2_MUX|Mux13~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[18]~feeder\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[18]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~10\, DUT_REG|DUT_READREG2_MUX|Mux13~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~11\, DUT_REG|DUT_READREG2_MUX|Mux13~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~14\, DUT_REG|DUT_READREG2_MUX|Mux13~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~15\, DUT_REG|DUT_READREG2_MUX|Mux13~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~12\, DUT_REG|DUT_READREG2_MUX|Mux13~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~13\, DUT_REG|DUT_READREG2_MUX|Mux13~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~16\, DUT_REG|DUT_READREG2_MUX|Mux13~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[18]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[18]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~17\, DUT_REG|DUT_READREG2_MUX|Mux13~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~18\, DUT_REG|DUT_READREG2_MUX|Mux13~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~19\, DUT_REG|DUT_READREG2_MUX|Mux13~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux13~20\, DUT_REG|DUT_READREG2_MUX|Mux13~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[18]~71\, DUT_ALU_IN1_MUX|OUTPUT[18]~71, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~7\, DUT_REG|DUT_READREG2_MUX|Mux14~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~8\, DUT_REG|DUT_READREG2_MUX|Mux14~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~0\, DUT_REG|DUT_READREG2_MUX|Mux14~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~1\, DUT_REG|DUT_READREG2_MUX|Mux14~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~2\, DUT_REG|DUT_READREG2_MUX|Mux14~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~3\, DUT_REG|DUT_READREG2_MUX|Mux14~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~4\, DUT_REG|DUT_READREG2_MUX|Mux14~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~5\, DUT_REG|DUT_READREG2_MUX|Mux14~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~6\, DUT_REG|DUT_READREG2_MUX|Mux14~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~9\, DUT_REG|DUT_READREG2_MUX|Mux14~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~12\, DUT_REG|DUT_READREG2_MUX|Mux14~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~13\, DUT_REG|DUT_READREG2_MUX|Mux14~13, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~14\, DUT_REG|DUT_READREG2_MUX|Mux14~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~15\, DUT_REG|DUT_READREG2_MUX|Mux14~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~16\, DUT_REG|DUT_READREG2_MUX|Mux14~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~17\, DUT_REG|DUT_READREG2_MUX|Mux14~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~18\, DUT_REG|DUT_READREG2_MUX|Mux14~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~10\, DUT_REG|DUT_READREG2_MUX|Mux14~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~11\, DUT_REG|DUT_READREG2_MUX|Mux14~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~19\, DUT_REG|DUT_READREG2_MUX|Mux14~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux14~20\, DUT_REG|DUT_READREG2_MUX|Mux14~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[17]~72\, DUT_ALU_IN1_MUX|OUTPUT[17]~72, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[16]~feeder\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[16]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~0\, DUT_REG|DUT_READREG2_MUX|Mux15~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~1\, DUT_REG|DUT_READREG2_MUX|Mux15~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~7\, DUT_REG|DUT_READREG2_MUX|Mux15~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~8\, DUT_REG|DUT_READREG2_MUX|Mux15~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~4\, DUT_REG|DUT_READREG2_MUX|Mux15~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~5\, DUT_REG|DUT_READREG2_MUX|Mux15~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~2\, DUT_REG|DUT_READREG2_MUX|Mux15~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~3\, DUT_REG|DUT_READREG2_MUX|Mux15~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~6\, DUT_REG|DUT_READREG2_MUX|Mux15~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~9\, DUT_REG|DUT_READREG2_MUX|Mux15~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[16]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[16]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~17\, DUT_REG|DUT_READREG2_MUX|Mux15~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~18\, DUT_REG|DUT_READREG2_MUX|Mux15~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[16]~feeder\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[16]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~10\, DUT_REG|DUT_READREG2_MUX|Mux15~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~11\, DUT_REG|DUT_READREG2_MUX|Mux15~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~14\, DUT_REG|DUT_READREG2_MUX|Mux15~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~15\, DUT_REG|DUT_READREG2_MUX|Mux15~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~12\, DUT_REG|DUT_READREG2_MUX|Mux15~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~13\, DUT_REG|DUT_READREG2_MUX|Mux15~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~16\, DUT_REG|DUT_READREG2_MUX|Mux15~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~19\, DUT_REG|DUT_READREG2_MUX|Mux15~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux15~20\, DUT_REG|DUT_READREG2_MUX|Mux15~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[16]~73\, DUT_ALU_IN1_MUX|OUTPUT[16]~73, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[15]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[15], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[15]~15\, DUT_WB_MUX|OUTPUT[15]~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~7\, DUT_REG|DUT_READREG2_MUX|Mux16~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~8\, DUT_REG|DUT_READREG2_MUX|Mux16~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~0\, DUT_REG|DUT_READREG2_MUX|Mux16~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~1\, DUT_REG|DUT_READREG2_MUX|Mux16~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~2\, DUT_REG|DUT_READREG2_MUX|Mux16~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~3\, DUT_REG|DUT_READREG2_MUX|Mux16~3, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~4\, DUT_REG|DUT_READREG2_MUX|Mux16~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~5\, DUT_REG|DUT_READREG2_MUX|Mux16~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~6\, DUT_REG|DUT_READREG2_MUX|Mux16~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~9\, DUT_REG|DUT_READREG2_MUX|Mux16~9, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~10\, DUT_REG|DUT_READREG2_MUX|Mux16~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~11\, DUT_REG|DUT_READREG2_MUX|Mux16~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[15]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[15]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~17\, DUT_REG|DUT_READREG2_MUX|Mux16~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~18\, DUT_REG|DUT_READREG2_MUX|Mux16~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~14\, DUT_REG|DUT_READREG2_MUX|Mux16~14, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~15\, DUT_REG|DUT_READREG2_MUX|Mux16~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~12\, DUT_REG|DUT_READREG2_MUX|Mux16~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[15]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~13\, DUT_REG|DUT_READREG2_MUX|Mux16~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~16\, DUT_REG|DUT_READREG2_MUX|Mux16~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~19\, DUT_REG|DUT_READREG2_MUX|Mux16~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux16~20\, DUT_REG|DUT_READREG2_MUX|Mux16~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[15]~74\, DUT_ALU_IN1_MUX|OUTPUT[15]~74, P3_top, 1
instance = comp, \DUT_ALU|Add0~61\, DUT_ALU|Add0~61, P3_top, 1
instance = comp, \DUT_ALU|Add1~60\, DUT_ALU|Add1~60, P3_top, 1
instance = comp, \DUT_ALU|Mux17~0\, DUT_ALU|Mux17~0, P3_top, 1
instance = comp, \DUT_ALU|Mux17~1\, DUT_ALU|Mux17~1, P3_top, 1
instance = comp, \DUT_ALU|Mux17~2\, DUT_ALU|Mux17~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[15]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[15], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~10\, DUT_REG|DUT_READREG1_MUX|Mux16~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~11\, DUT_REG|DUT_READREG1_MUX|Mux16~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~14\, DUT_REG|DUT_READREG1_MUX|Mux16~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~15\, DUT_REG|DUT_READREG1_MUX|Mux16~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~12\, DUT_REG|DUT_READREG1_MUX|Mux16~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~13\, DUT_REG|DUT_READREG1_MUX|Mux16~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~16\, DUT_REG|DUT_READREG1_MUX|Mux16~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~17\, DUT_REG|DUT_READREG1_MUX|Mux16~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~18\, DUT_REG|DUT_READREG1_MUX|Mux16~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~19\, DUT_REG|DUT_READREG1_MUX|Mux16~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~0\, DUT_REG|DUT_READREG1_MUX|Mux16~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~1\, DUT_REG|DUT_READREG1_MUX|Mux16~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~7\, DUT_REG|DUT_READREG1_MUX|Mux16~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~8\, DUT_REG|DUT_READREG1_MUX|Mux16~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~2\, DUT_REG|DUT_READREG1_MUX|Mux16~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~3\, DUT_REG|DUT_READREG1_MUX|Mux16~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~4\, DUT_REG|DUT_READREG1_MUX|Mux16~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~5\, DUT_REG|DUT_READREG1_MUX|Mux16~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~6\, DUT_REG|DUT_READREG1_MUX|Mux16~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~9\, DUT_REG|DUT_READREG1_MUX|Mux16~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux16~20\, DUT_REG|DUT_READREG1_MUX|Mux16~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[15]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[15], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[15]~63\, DUT_ALU_IN0_MUX|OUTPUT[15]~63, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[15]~64\, DUT_ALU_IN0_MUX|OUTPUT[15]~64, P3_top, 1
instance = comp, \DUT_ALU|Add0~63\, DUT_ALU|Add0~63, P3_top, 1
instance = comp, \DUT_ALU|Add1~62\, DUT_ALU|Add1~62, P3_top, 1
instance = comp, \DUT_ALU|Mux16~0\, DUT_ALU|Mux16~0, P3_top, 1
instance = comp, \DUT_ALU|Mux16~1\, DUT_ALU|Mux16~1, P3_top, 1
instance = comp, \DUT_ALU|Mux16~2\, DUT_ALU|Mux16~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[16]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[16], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[16]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[16], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[16]~16\, DUT_WB_MUX|OUTPUT[16]~16, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[16]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[16], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~10\, DUT_REG|DUT_READREG1_MUX|Mux15~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~11\, DUT_REG|DUT_READREG1_MUX|Mux15~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~17\, DUT_REG|DUT_READREG1_MUX|Mux15~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~18\, DUT_REG|DUT_READREG1_MUX|Mux15~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~12\, DUT_REG|DUT_READREG1_MUX|Mux15~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~13\, DUT_REG|DUT_READREG1_MUX|Mux15~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~14\, DUT_REG|DUT_READREG1_MUX|Mux15~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~15\, DUT_REG|DUT_READREG1_MUX|Mux15~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~16\, DUT_REG|DUT_READREG1_MUX|Mux15~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~19\, DUT_REG|DUT_READREG1_MUX|Mux15~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~7\, DUT_REG|DUT_READREG1_MUX|Mux15~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~8\, DUT_REG|DUT_READREG1_MUX|Mux15~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~0\, DUT_REG|DUT_READREG1_MUX|Mux15~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~1\, DUT_REG|DUT_READREG1_MUX|Mux15~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~2\, DUT_REG|DUT_READREG1_MUX|Mux15~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~3\, DUT_REG|DUT_READREG1_MUX|Mux15~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~4\, DUT_REG|DUT_READREG1_MUX|Mux15~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~5\, DUT_REG|DUT_READREG1_MUX|Mux15~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~6\, DUT_REG|DUT_READREG1_MUX|Mux15~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~9\, DUT_REG|DUT_READREG1_MUX|Mux15~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux15~20\, DUT_REG|DUT_READREG1_MUX|Mux15~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[16]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[16], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[16]~61\, DUT_ALU_IN0_MUX|OUTPUT[16]~61, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[16]~62\, DUT_ALU_IN0_MUX|OUTPUT[16]~62, P3_top, 1
instance = comp, \DUT_ALU|Add0~65\, DUT_ALU|Add0~65, P3_top, 1
instance = comp, \DUT_ALU|Add1~64\, DUT_ALU|Add1~64, P3_top, 1
instance = comp, \DUT_ALU|Mux15~0\, DUT_ALU|Mux15~0, P3_top, 1
instance = comp, \DUT_ALU|Mux15~1\, DUT_ALU|Mux15~1, P3_top, 1
instance = comp, \DUT_ALU|Mux15~2\, DUT_ALU|Mux15~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[17]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[17], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[17]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[17], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[17]~17\, DUT_WB_MUX|OUTPUT[17]~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[17]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[17]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[17]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[17], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~17\, DUT_REG|DUT_READREG1_MUX|Mux14~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~18\, DUT_REG|DUT_READREG1_MUX|Mux14~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~12\, DUT_REG|DUT_READREG1_MUX|Mux14~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~13\, DUT_REG|DUT_READREG1_MUX|Mux14~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~14\, DUT_REG|DUT_READREG1_MUX|Mux14~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~15\, DUT_REG|DUT_READREG1_MUX|Mux14~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~16\, DUT_REG|DUT_READREG1_MUX|Mux14~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~10\, DUT_REG|DUT_READREG1_MUX|Mux14~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~11\, DUT_REG|DUT_READREG1_MUX|Mux14~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~19\, DUT_REG|DUT_READREG1_MUX|Mux14~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~7\, DUT_REG|DUT_READREG1_MUX|Mux14~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~8\, DUT_REG|DUT_READREG1_MUX|Mux14~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~2\, DUT_REG|DUT_READREG1_MUX|Mux14~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~3\, DUT_REG|DUT_READREG1_MUX|Mux14~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~4\, DUT_REG|DUT_READREG1_MUX|Mux14~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~5\, DUT_REG|DUT_READREG1_MUX|Mux14~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~6\, DUT_REG|DUT_READREG1_MUX|Mux14~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~0\, DUT_REG|DUT_READREG1_MUX|Mux14~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~1\, DUT_REG|DUT_READREG1_MUX|Mux14~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~9\, DUT_REG|DUT_READREG1_MUX|Mux14~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux14~20\, DUT_REG|DUT_READREG1_MUX|Mux14~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[17]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[17], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[17]~59\, DUT_ALU_IN0_MUX|OUTPUT[17]~59, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[17]~60\, DUT_ALU_IN0_MUX|OUTPUT[17]~60, P3_top, 1
instance = comp, \DUT_ALU|Add0~67\, DUT_ALU|Add0~67, P3_top, 1
instance = comp, \DUT_ALU|Add1~66\, DUT_ALU|Add1~66, P3_top, 1
instance = comp, \DUT_ALU|Mux14~0\, DUT_ALU|Mux14~0, P3_top, 1
instance = comp, \DUT_ALU|Mux14~1\, DUT_ALU|Mux14~1, P3_top, 1
instance = comp, \DUT_ALU|Mux14~2\, DUT_ALU|Mux14~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[18]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[18], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[18]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[18], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[18]~18\, DUT_WB_MUX|OUTPUT[18]~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[18]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[18], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~0\, DUT_REG|DUT_READREG1_MUX|Mux13~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~1\, DUT_REG|DUT_READREG1_MUX|Mux13~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~7\, DUT_REG|DUT_READREG1_MUX|Mux13~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~8\, DUT_REG|DUT_READREG1_MUX|Mux13~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~4\, DUT_REG|DUT_READREG1_MUX|Mux13~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~5\, DUT_REG|DUT_READREG1_MUX|Mux13~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~2\, DUT_REG|DUT_READREG1_MUX|Mux13~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~3\, DUT_REG|DUT_READREG1_MUX|Mux13~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~6\, DUT_REG|DUT_READREG1_MUX|Mux13~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~9\, DUT_REG|DUT_READREG1_MUX|Mux13~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~17\, DUT_REG|DUT_READREG1_MUX|Mux13~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~18\, DUT_REG|DUT_READREG1_MUX|Mux13~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~12\, DUT_REG|DUT_READREG1_MUX|Mux13~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~13\, DUT_REG|DUT_READREG1_MUX|Mux13~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~14\, DUT_REG|DUT_READREG1_MUX|Mux13~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~15\, DUT_REG|DUT_READREG1_MUX|Mux13~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~16\, DUT_REG|DUT_READREG1_MUX|Mux13~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~10\, DUT_REG|DUT_READREG1_MUX|Mux13~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~11\, DUT_REG|DUT_READREG1_MUX|Mux13~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~19\, DUT_REG|DUT_READREG1_MUX|Mux13~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux13~20\, DUT_REG|DUT_READREG1_MUX|Mux13~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[18]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[18], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[18]~57\, DUT_ALU_IN0_MUX|OUTPUT[18]~57, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[18]~58\, DUT_ALU_IN0_MUX|OUTPUT[18]~58, P3_top, 1
instance = comp, \DUT_ALU|Add0~69\, DUT_ALU|Add0~69, P3_top, 1
instance = comp, \DUT_ALU|Add1~68\, DUT_ALU|Add1~68, P3_top, 1
instance = comp, \DUT_ALU|Mux13~0\, DUT_ALU|Mux13~0, P3_top, 1
instance = comp, \DUT_ALU|Mux13~1\, DUT_ALU|Mux13~1, P3_top, 1
instance = comp, \DUT_ALU|Mux13~2\, DUT_ALU|Mux13~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[19]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[19], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[19]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[19], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[19]~19\, DUT_WB_MUX|OUTPUT[19]~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[19]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[19], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~10\, DUT_REG|DUT_READREG1_MUX|Mux12~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~11\, DUT_REG|DUT_READREG1_MUX|Mux12~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~14\, DUT_REG|DUT_READREG1_MUX|Mux12~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~15\, DUT_REG|DUT_READREG1_MUX|Mux12~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~12\, DUT_REG|DUT_READREG1_MUX|Mux12~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~13\, DUT_REG|DUT_READREG1_MUX|Mux12~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~16\, DUT_REG|DUT_READREG1_MUX|Mux12~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~17\, DUT_REG|DUT_READREG1_MUX|Mux12~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~18\, DUT_REG|DUT_READREG1_MUX|Mux12~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~19\, DUT_REG|DUT_READREG1_MUX|Mux12~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~7\, DUT_REG|DUT_READREG1_MUX|Mux12~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~8\, DUT_REG|DUT_READREG1_MUX|Mux12~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~0\, DUT_REG|DUT_READREG1_MUX|Mux12~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~1\, DUT_REG|DUT_READREG1_MUX|Mux12~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~4\, DUT_REG|DUT_READREG1_MUX|Mux12~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~5\, DUT_REG|DUT_READREG1_MUX|Mux12~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~2\, DUT_REG|DUT_READREG1_MUX|Mux12~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~3\, DUT_REG|DUT_READREG1_MUX|Mux12~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~6\, DUT_REG|DUT_READREG1_MUX|Mux12~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~9\, DUT_REG|DUT_READREG1_MUX|Mux12~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux12~20\, DUT_REG|DUT_READREG1_MUX|Mux12~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[19]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[19], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[19]~55\, DUT_ALU_IN0_MUX|OUTPUT[19]~55, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[19]~56\, DUT_ALU_IN0_MUX|OUTPUT[19]~56, P3_top, 1
instance = comp, \DUT_ALU|Add1~70\, DUT_ALU|Add1~70, P3_top, 1
instance = comp, \DUT_ALU|Mux12~0\, DUT_ALU|Mux12~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~71\, DUT_ALU|Add0~71, P3_top, 1
instance = comp, \DUT_ALU|Mux12~1\, DUT_ALU|Mux12~1, P3_top, 1
instance = comp, \DUT_ALU|Mux12~2\, DUT_ALU|Mux12~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[20]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[20], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[20]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[20], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[20]~20\, DUT_WB_MUX|OUTPUT[20]~20, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[20]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[20], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~7\, DUT_REG|DUT_READREG2_MUX|Mux11~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~8\, DUT_REG|DUT_READREG2_MUX|Mux11~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~0\, DUT_REG|DUT_READREG2_MUX|Mux11~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~1\, DUT_REG|DUT_READREG2_MUX|Mux11~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~4\, DUT_REG|DUT_READREG2_MUX|Mux11~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~5\, DUT_REG|DUT_READREG2_MUX|Mux11~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~2\, DUT_REG|DUT_READREG2_MUX|Mux11~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~3\, DUT_REG|DUT_READREG2_MUX|Mux11~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~6\, DUT_REG|DUT_READREG2_MUX|Mux11~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~9\, DUT_REG|DUT_READREG2_MUX|Mux11~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~10\, DUT_REG|DUT_READREG2_MUX|Mux11~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~11\, DUT_REG|DUT_READREG2_MUX|Mux11~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~17\, DUT_REG|DUT_READREG2_MUX|Mux11~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~18\, DUT_REG|DUT_READREG2_MUX|Mux11~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~12\, DUT_REG|DUT_READREG2_MUX|Mux11~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~13\, DUT_REG|DUT_READREG2_MUX|Mux11~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~14\, DUT_REG|DUT_READREG2_MUX|Mux11~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~15\, DUT_REG|DUT_READREG2_MUX|Mux11~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~16\, DUT_REG|DUT_READREG2_MUX|Mux11~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~19\, DUT_REG|DUT_READREG2_MUX|Mux11~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux11~20\, DUT_REG|DUT_READREG2_MUX|Mux11~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[20]~69\, DUT_ALU_IN1_MUX|OUTPUT[20]~69, P3_top, 1
instance = comp, \DUT_ALU|Add1~72\, DUT_ALU|Add1~72, P3_top, 1
instance = comp, \DUT_ALU|Mux11~0\, DUT_ALU|Mux11~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~73\, DUT_ALU|Add0~73, P3_top, 1
instance = comp, \DUT_ALU|Mux11~1\, DUT_ALU|Mux11~1, P3_top, 1
instance = comp, \DUT_ALU|Mux11~2\, DUT_ALU|Mux11~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[21]~feeder\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[21]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[21]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[21], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~0\, DUT_REG|DUT_READREG1_MUX|Mux10~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~1\, DUT_REG|DUT_READREG1_MUX|Mux10~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~7\, DUT_REG|DUT_READREG1_MUX|Mux10~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~8\, DUT_REG|DUT_READREG1_MUX|Mux10~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~2\, DUT_REG|DUT_READREG1_MUX|Mux10~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~3\, DUT_REG|DUT_READREG1_MUX|Mux10~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~4\, DUT_REG|DUT_READREG1_MUX|Mux10~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~5\, DUT_REG|DUT_READREG1_MUX|Mux10~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~6\, DUT_REG|DUT_READREG1_MUX|Mux10~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~9\, DUT_REG|DUT_READREG1_MUX|Mux10~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~10\, DUT_REG|DUT_READREG1_MUX|Mux10~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~11\, DUT_REG|DUT_READREG1_MUX|Mux10~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~17\, DUT_REG|DUT_READREG1_MUX|Mux10~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~18\, DUT_REG|DUT_READREG1_MUX|Mux10~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~12\, DUT_REG|DUT_READREG1_MUX|Mux10~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~13\, DUT_REG|DUT_READREG1_MUX|Mux10~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~14\, DUT_REG|DUT_READREG1_MUX|Mux10~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~15\, DUT_REG|DUT_READREG1_MUX|Mux10~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~16\, DUT_REG|DUT_READREG1_MUX|Mux10~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~19\, DUT_REG|DUT_READREG1_MUX|Mux10~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux10~20\, DUT_REG|DUT_READREG1_MUX|Mux10~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[21]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[21], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[21]~51\, DUT_ALU_IN0_MUX|OUTPUT[21]~51, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[21]~52\, DUT_ALU_IN0_MUX|OUTPUT[21]~52, P3_top, 1
instance = comp, \DUT_ALU|Add0~75\, DUT_ALU|Add0~75, P3_top, 1
instance = comp, \DUT_ALU|Add1~74\, DUT_ALU|Add1~74, P3_top, 1
instance = comp, \DUT_ALU|Mux10~0\, DUT_ALU|Mux10~0, P3_top, 1
instance = comp, \DUT_ALU|Mux10~1\, DUT_ALU|Mux10~1, P3_top, 1
instance = comp, \DUT_ALU|Mux10~2\, DUT_ALU|Mux10~2, P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[22]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[22], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[22]~22\, DUT_WB_MUX|OUTPUT[22]~22, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[22]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[22], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~0\, DUT_REG|DUT_READREG2_MUX|Mux9~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~1\, DUT_REG|DUT_READREG2_MUX|Mux9~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~2\, DUT_REG|DUT_READREG2_MUX|Mux9~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~3\, DUT_REG|DUT_READREG2_MUX|Mux9~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~4\, DUT_REG|DUT_READREG2_MUX|Mux9~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~5\, DUT_REG|DUT_READREG2_MUX|Mux9~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~6\, DUT_REG|DUT_READREG2_MUX|Mux9~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~7\, DUT_REG|DUT_READREG2_MUX|Mux9~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~8\, DUT_REG|DUT_READREG2_MUX|Mux9~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~9\, DUT_REG|DUT_READREG2_MUX|Mux9~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~10\, DUT_REG|DUT_READREG2_MUX|Mux9~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~11\, DUT_REG|DUT_READREG2_MUX|Mux9~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~17\, DUT_REG|DUT_READREG2_MUX|Mux9~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~18\, DUT_REG|DUT_READREG2_MUX|Mux9~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~14\, DUT_REG|DUT_READREG2_MUX|Mux9~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~15\, DUT_REG|DUT_READREG2_MUX|Mux9~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~12\, DUT_REG|DUT_READREG2_MUX|Mux9~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~13\, DUT_REG|DUT_READREG2_MUX|Mux9~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~16\, DUT_REG|DUT_READREG2_MUX|Mux9~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~19\, DUT_REG|DUT_READREG2_MUX|Mux9~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux9~20\, DUT_REG|DUT_READREG2_MUX|Mux9~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[22]~67\, DUT_ALU_IN1_MUX|OUTPUT[22]~67, P3_top, 1
instance = comp, \DUT_ALU|Add1~76\, DUT_ALU|Add1~76, P3_top, 1
instance = comp, \DUT_ALU|Mux9~0\, DUT_ALU|Mux9~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~77\, DUT_ALU|Add0~77, P3_top, 1
instance = comp, \DUT_ALU|Mux9~1\, DUT_ALU|Mux9~1, P3_top, 1
instance = comp, \DUT_ALU|Mux9~2\, DUT_ALU|Mux9~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[23]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[23], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[23]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[23], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[23]~23\, DUT_WB_MUX|OUTPUT[23]~23, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[23]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[23], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~2\, DUT_REG|DUT_READREG1_MUX|Mux8~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~3\, DUT_REG|DUT_READREG1_MUX|Mux8~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~4\, DUT_REG|DUT_READREG1_MUX|Mux8~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~5\, DUT_REG|DUT_READREG1_MUX|Mux8~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~6\, DUT_REG|DUT_READREG1_MUX|Mux8~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~7\, DUT_REG|DUT_READREG1_MUX|Mux8~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~8\, DUT_REG|DUT_READREG1_MUX|Mux8~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~0\, DUT_REG|DUT_READREG1_MUX|Mux8~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~1\, DUT_REG|DUT_READREG1_MUX|Mux8~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~9\, DUT_REG|DUT_READREG1_MUX|Mux8~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~17\, DUT_REG|DUT_READREG1_MUX|Mux8~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~18\, DUT_REG|DUT_READREG1_MUX|Mux8~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~10\, DUT_REG|DUT_READREG1_MUX|Mux8~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~11\, DUT_REG|DUT_READREG1_MUX|Mux8~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~14\, DUT_REG|DUT_READREG1_MUX|Mux8~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~15\, DUT_REG|DUT_READREG1_MUX|Mux8~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~12\, DUT_REG|DUT_READREG1_MUX|Mux8~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~13\, DUT_REG|DUT_READREG1_MUX|Mux8~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~16\, DUT_REG|DUT_READREG1_MUX|Mux8~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~19\, DUT_REG|DUT_READREG1_MUX|Mux8~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux8~20\, DUT_REG|DUT_READREG1_MUX|Mux8~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[23]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[23], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[23]~47\, DUT_ALU_IN0_MUX|OUTPUT[23]~47, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[23]~48\, DUT_ALU_IN0_MUX|OUTPUT[23]~48, P3_top, 1
instance = comp, \DUT_ALU|Add1~78\, DUT_ALU|Add1~78, P3_top, 1
instance = comp, \DUT_ALU|Mux8~0\, DUT_ALU|Mux8~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~79\, DUT_ALU|Add0~79, P3_top, 1
instance = comp, \DUT_ALU|Mux8~1\, DUT_ALU|Mux8~1, P3_top, 1
instance = comp, \DUT_ALU|Mux8~2\, DUT_ALU|Mux8~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[24]~feeder\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[24]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[24]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[24], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[24]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[24], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[24]~24\, DUT_WB_MUX|OUTPUT[24]~24, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[24]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[24], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~10\, DUT_REG|DUT_READREG2_MUX|Mux7~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~11\, DUT_REG|DUT_READREG2_MUX|Mux7~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~17\, DUT_REG|DUT_READREG2_MUX|Mux7~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~18\, DUT_REG|DUT_READREG2_MUX|Mux7~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~14\, DUT_REG|DUT_READREG2_MUX|Mux7~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~15\, DUT_REG|DUT_READREG2_MUX|Mux7~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~12\, DUT_REG|DUT_READREG2_MUX|Mux7~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~13\, DUT_REG|DUT_READREG2_MUX|Mux7~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~16\, DUT_REG|DUT_READREG2_MUX|Mux7~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~19\, DUT_REG|DUT_READREG2_MUX|Mux7~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~4\, DUT_REG|DUT_READREG2_MUX|Mux7~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~5\, DUT_REG|DUT_READREG2_MUX|Mux7~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~2\, DUT_REG|DUT_READREG2_MUX|Mux7~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~3\, DUT_REG|DUT_READREG2_MUX|Mux7~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~6\, DUT_REG|DUT_READREG2_MUX|Mux7~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~7\, DUT_REG|DUT_READREG2_MUX|Mux7~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~8\, DUT_REG|DUT_READREG2_MUX|Mux7~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~0\, DUT_REG|DUT_READREG2_MUX|Mux7~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~1\, DUT_REG|DUT_READREG2_MUX|Mux7~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~9\, DUT_REG|DUT_READREG2_MUX|Mux7~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux7~20\, DUT_REG|DUT_READREG2_MUX|Mux7~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[24]~65\, DUT_ALU_IN1_MUX|OUTPUT[24]~65, P3_top, 1
instance = comp, \DUT_ALU|Add0~81\, DUT_ALU|Add0~81, P3_top, 1
instance = comp, \DUT_ALU|Add1~80\, DUT_ALU|Add1~80, P3_top, 1
instance = comp, \DUT_ALU|Mux7~0\, DUT_ALU|Mux7~0, P3_top, 1
instance = comp, \DUT_ALU|Mux7~1\, DUT_ALU|Mux7~1, P3_top, 1
instance = comp, \DUT_ALU|Mux7~2\, DUT_ALU|Mux7~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[25]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[25], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[25]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[25], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[25]~25\, DUT_WB_MUX|OUTPUT[25]~25, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[25]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[25], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~17\, DUT_REG|DUT_READREG1_MUX|Mux6~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~18\, DUT_REG|DUT_READREG1_MUX|Mux6~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~12\, DUT_REG|DUT_READREG1_MUX|Mux6~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~13\, DUT_REG|DUT_READREG1_MUX|Mux6~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~14\, DUT_REG|DUT_READREG1_MUX|Mux6~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~15\, DUT_REG|DUT_READREG1_MUX|Mux6~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~16\, DUT_REG|DUT_READREG1_MUX|Mux6~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~10\, DUT_REG|DUT_READREG1_MUX|Mux6~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~11\, DUT_REG|DUT_READREG1_MUX|Mux6~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~19\, DUT_REG|DUT_READREG1_MUX|Mux6~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~4\, DUT_REG|DUT_READREG1_MUX|Mux6~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~5\, DUT_REG|DUT_READREG1_MUX|Mux6~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~2\, DUT_REG|DUT_READREG1_MUX|Mux6~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~3\, DUT_REG|DUT_READREG1_MUX|Mux6~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~6\, DUT_REG|DUT_READREG1_MUX|Mux6~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~0\, DUT_REG|DUT_READREG1_MUX|Mux6~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~1\, DUT_REG|DUT_READREG1_MUX|Mux6~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~7\, DUT_REG|DUT_READREG1_MUX|Mux6~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~8\, DUT_REG|DUT_READREG1_MUX|Mux6~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~9\, DUT_REG|DUT_READREG1_MUX|Mux6~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux6~20\, DUT_REG|DUT_READREG1_MUX|Mux6~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[25]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[25], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[25]~43\, DUT_ALU_IN0_MUX|OUTPUT[25]~43, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[25]~44\, DUT_ALU_IN0_MUX|OUTPUT[25]~44, P3_top, 1
instance = comp, \DUT_ALU|Add0~83\, DUT_ALU|Add0~83, P3_top, 1
instance = comp, \DUT_ALU|Add1~82\, DUT_ALU|Add1~82, P3_top, 1
instance = comp, \DUT_ALU|Mux6~0\, DUT_ALU|Mux6~0, P3_top, 1
instance = comp, \DUT_ALU|Mux6~1\, DUT_ALU|Mux6~1, P3_top, 1
instance = comp, \DUT_ALU|Mux6~2\, DUT_ALU|Mux6~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[26]~feeder\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[26]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[26]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[26], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[26]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[26], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[26]~26\, DUT_WB_MUX|OUTPUT[26]~26, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[26]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[26], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~7\, DUT_REG|DUT_READREG1_MUX|Mux5~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~8\, DUT_REG|DUT_READREG1_MUX|Mux5~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~0\, DUT_REG|DUT_READREG1_MUX|Mux5~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~1\, DUT_REG|DUT_READREG1_MUX|Mux5~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~4\, DUT_REG|DUT_READREG1_MUX|Mux5~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~5\, DUT_REG|DUT_READREG1_MUX|Mux5~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~2\, DUT_REG|DUT_READREG1_MUX|Mux5~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~3\, DUT_REG|DUT_READREG1_MUX|Mux5~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~6\, DUT_REG|DUT_READREG1_MUX|Mux5~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~9\, DUT_REG|DUT_READREG1_MUX|Mux5~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~17\, DUT_REG|DUT_READREG1_MUX|Mux5~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~18\, DUT_REG|DUT_READREG1_MUX|Mux5~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~12\, DUT_REG|DUT_READREG1_MUX|Mux5~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~13\, DUT_REG|DUT_READREG1_MUX|Mux5~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~14\, DUT_REG|DUT_READREG1_MUX|Mux5~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~15\, DUT_REG|DUT_READREG1_MUX|Mux5~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~16\, DUT_REG|DUT_READREG1_MUX|Mux5~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~10\, DUT_REG|DUT_READREG1_MUX|Mux5~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~11\, DUT_REG|DUT_READREG1_MUX|Mux5~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~19\, DUT_REG|DUT_READREG1_MUX|Mux5~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux5~20\, DUT_REG|DUT_READREG1_MUX|Mux5~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[26]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[26], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[26]~41\, DUT_ALU_IN0_MUX|OUTPUT[26]~41, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[26]~42\, DUT_ALU_IN0_MUX|OUTPUT[26]~42, P3_top, 1
instance = comp, \DUT_ALU|Add1~84\, DUT_ALU|Add1~84, P3_top, 1
instance = comp, \DUT_ALU|Mux5~0\, DUT_ALU|Mux5~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~85\, DUT_ALU|Add0~85, P3_top, 1
instance = comp, \DUT_ALU|Mux5~1\, DUT_ALU|Mux5~1, P3_top, 1
instance = comp, \DUT_ALU|Mux5~2\, DUT_ALU|Mux5~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[27]~feeder\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[27]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[27]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[27], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[27]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[27], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[27]~27\, DUT_WB_MUX|OUTPUT[27]~27, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[27]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[27], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~4\, DUT_REG|DUT_READREG1_MUX|Mux4~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~5\, DUT_REG|DUT_READREG1_MUX|Mux4~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~2\, DUT_REG|DUT_READREG1_MUX|Mux4~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~3\, DUT_REG|DUT_READREG1_MUX|Mux4~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~6\, DUT_REG|DUT_READREG1_MUX|Mux4~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~0\, DUT_REG|DUT_READREG1_MUX|Mux4~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~1\, DUT_REG|DUT_READREG1_MUX|Mux4~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~7\, DUT_REG|DUT_READREG1_MUX|Mux4~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~8\, DUT_REG|DUT_READREG1_MUX|Mux4~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~9\, DUT_REG|DUT_READREG1_MUX|Mux4~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~17\, DUT_REG|DUT_READREG1_MUX|Mux4~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~18\, DUT_REG|DUT_READREG1_MUX|Mux4~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~10\, DUT_REG|DUT_READREG1_MUX|Mux4~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~11\, DUT_REG|DUT_READREG1_MUX|Mux4~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~12\, DUT_REG|DUT_READREG1_MUX|Mux4~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~13\, DUT_REG|DUT_READREG1_MUX|Mux4~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~14\, DUT_REG|DUT_READREG1_MUX|Mux4~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~15\, DUT_REG|DUT_READREG1_MUX|Mux4~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~16\, DUT_REG|DUT_READREG1_MUX|Mux4~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~19\, DUT_REG|DUT_READREG1_MUX|Mux4~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux4~20\, DUT_REG|DUT_READREG1_MUX|Mux4~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[27]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[27], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[27]~39\, DUT_ALU_IN0_MUX|OUTPUT[27]~39, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[27]~40\, DUT_ALU_IN0_MUX|OUTPUT[27]~40, P3_top, 1
instance = comp, \DUT_ALU|Add1~86\, DUT_ALU|Add1~86, P3_top, 1
instance = comp, \DUT_ALU|Mux4~0\, DUT_ALU|Mux4~0, P3_top, 1
instance = comp, \DUT_ALU|Add0~87\, DUT_ALU|Add0~87, P3_top, 1
instance = comp, \DUT_ALU|Mux4~1\, DUT_ALU|Mux4~1, P3_top, 1
instance = comp, \DUT_ALU|Mux4~2\, DUT_ALU|Mux4~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[28]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[28], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~10\, DUT_REG|DUT_READREG1_MUX|Mux3~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~11\, DUT_REG|DUT_READREG1_MUX|Mux3~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~14\, DUT_REG|DUT_READREG1_MUX|Mux3~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~15\, DUT_REG|DUT_READREG1_MUX|Mux3~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~12\, DUT_REG|DUT_READREG1_MUX|Mux3~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~13\, DUT_REG|DUT_READREG1_MUX|Mux3~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~16\, DUT_REG|DUT_READREG1_MUX|Mux3~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~17\, DUT_REG|DUT_READREG1_MUX|Mux3~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~18\, DUT_REG|DUT_READREG1_MUX|Mux3~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~19\, DUT_REG|DUT_READREG1_MUX|Mux3~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~7\, DUT_REG|DUT_READREG1_MUX|Mux3~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~8\, DUT_REG|DUT_READREG1_MUX|Mux3~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~4\, DUT_REG|DUT_READREG1_MUX|Mux3~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~5\, DUT_REG|DUT_READREG1_MUX|Mux3~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~2\, DUT_REG|DUT_READREG1_MUX|Mux3~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~3\, DUT_REG|DUT_READREG1_MUX|Mux3~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~6\, DUT_REG|DUT_READREG1_MUX|Mux3~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~0\, DUT_REG|DUT_READREG1_MUX|Mux3~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~1\, DUT_REG|DUT_READREG1_MUX|Mux3~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~9\, DUT_REG|DUT_READREG1_MUX|Mux3~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux3~20\, DUT_REG|DUT_READREG1_MUX|Mux3~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[28]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[28], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[28]~37\, DUT_ALU_IN0_MUX|OUTPUT[28]~37, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[28]~38\, DUT_ALU_IN0_MUX|OUTPUT[28]~38, P3_top, 1
instance = comp, \DUT_ALU|Add0~89\, DUT_ALU|Add0~89, P3_top, 1
instance = comp, \DUT_ALU|Add1~88\, DUT_ALU|Add1~88, P3_top, 1
instance = comp, \DUT_ALU|Mux3~0\, DUT_ALU|Mux3~0, P3_top, 1
instance = comp, \DUT_ALU|Mux3~1\, DUT_ALU|Mux3~1, P3_top, 1
instance = comp, \DUT_ALU|Mux3~2\, DUT_ALU|Mux3~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[29]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[29], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[29]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[29], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[29]~29\, DUT_WB_MUX|OUTPUT[29]~29, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[29]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[29], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~10\, DUT_REG|DUT_READREG2_MUX|Mux2~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~11\, DUT_REG|DUT_READREG2_MUX|Mux2~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~17\, DUT_REG|DUT_READREG2_MUX|Mux2~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~18\, DUT_REG|DUT_READREG2_MUX|Mux2~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~12\, DUT_REG|DUT_READREG2_MUX|Mux2~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~13\, DUT_REG|DUT_READREG2_MUX|Mux2~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~14\, DUT_REG|DUT_READREG2_MUX|Mux2~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~15\, DUT_REG|DUT_READREG2_MUX|Mux2~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~16\, DUT_REG|DUT_READREG2_MUX|Mux2~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~19\, DUT_REG|DUT_READREG2_MUX|Mux2~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~0\, DUT_REG|DUT_READREG2_MUX|Mux2~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~1\, DUT_REG|DUT_READREG2_MUX|Mux2~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~7\, DUT_REG|DUT_READREG2_MUX|Mux2~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~8\, DUT_REG|DUT_READREG2_MUX|Mux2~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~4\, DUT_REG|DUT_READREG2_MUX|Mux2~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~5\, DUT_REG|DUT_READREG2_MUX|Mux2~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~2\, DUT_REG|DUT_READREG2_MUX|Mux2~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~3\, DUT_REG|DUT_READREG2_MUX|Mux2~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~6\, DUT_REG|DUT_READREG2_MUX|Mux2~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~9\, DUT_REG|DUT_READREG2_MUX|Mux2~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux2~20\, DUT_REG|DUT_READREG2_MUX|Mux2~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[29]~60\, DUT_ALU_IN1_MUX|OUTPUT[29]~60, P3_top, 1
instance = comp, \DUT_ALU|Add0~91\, DUT_ALU|Add0~91, P3_top, 1
instance = comp, \DUT_ALU|Add1~90\, DUT_ALU|Add1~90, P3_top, 1
instance = comp, \DUT_ALU|Mux2~0\, DUT_ALU|Mux2~0, P3_top, 1
instance = comp, \DUT_ALU|Mux2~1\, DUT_ALU|Mux2~1, P3_top, 1
instance = comp, \DUT_ALU|Mux2~2\, DUT_ALU|Mux2~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[30]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[30], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[30]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[30], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[30]~30\, DUT_WB_MUX|OUTPUT[30]~30, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[30]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[30]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[30]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[30], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~17\, DUT_REG|DUT_READREG2_MUX|Mux1~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~18\, DUT_REG|DUT_READREG2_MUX|Mux1~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~14\, DUT_REG|DUT_READREG2_MUX|Mux1~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~15\, DUT_REG|DUT_READREG2_MUX|Mux1~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~12\, DUT_REG|DUT_READREG2_MUX|Mux1~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~13\, DUT_REG|DUT_READREG2_MUX|Mux1~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~16\, DUT_REG|DUT_READREG2_MUX|Mux1~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~10\, DUT_REG|DUT_READREG2_MUX|Mux1~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~11\, DUT_REG|DUT_READREG2_MUX|Mux1~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~19\, DUT_REG|DUT_READREG2_MUX|Mux1~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~7\, DUT_REG|DUT_READREG2_MUX|Mux1~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~8\, DUT_REG|DUT_READREG2_MUX|Mux1~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~0\, DUT_REG|DUT_READREG2_MUX|Mux1~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~1\, DUT_REG|DUT_READREG2_MUX|Mux1~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~2\, DUT_REG|DUT_READREG2_MUX|Mux1~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~3\, DUT_REG|DUT_READREG2_MUX|Mux1~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~4\, DUT_REG|DUT_READREG2_MUX|Mux1~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~5\, DUT_REG|DUT_READREG2_MUX|Mux1~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~6\, DUT_REG|DUT_READREG2_MUX|Mux1~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~9\, DUT_REG|DUT_READREG2_MUX|Mux1~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux1~20\, DUT_REG|DUT_READREG2_MUX|Mux1~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[30]~59\, DUT_ALU_IN1_MUX|OUTPUT[30]~59, P3_top, 1
instance = comp, \DUT_ALU|Add0~93\, DUT_ALU|Add0~93, P3_top, 1
instance = comp, \DUT_ALU|Add1~92\, DUT_ALU|Add1~92, P3_top, 1
instance = comp, \DUT_ALU|Mux1~1\, DUT_ALU|Mux1~1, P3_top, 1
instance = comp, \DUT_ALU|Mux1~2\, DUT_ALU|Mux1~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[31]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[31], P3_top, 1
instance = comp, \DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[31]\, DUT_MEM_WB_REG|MEM_WB_ALU_RES_OUT[31], P3_top, 1
instance = comp, \DUT_WB_MUX|OUTPUT[31]~31\, DUT_WB_MUX|OUTPUT[31]~31, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:4:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:4:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:5:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:5:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~10\, DUT_REG|DUT_READREG2_MUX|Mux0~10, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:6:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:6:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:7:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:7:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~11\, DUT_REG|DUT_READREG2_MUX|Mux0~11, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:13:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:13:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:12:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:12:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~17\, DUT_REG|DUT_READREG2_MUX|Mux0~17, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[31]~feeder\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[31]~feeder, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:15:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:15:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:14:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:14:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~18\, DUT_REG|DUT_READREG2_MUX|Mux0~18, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:3:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:3:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:1:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:1:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:2:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:2:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:0:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:0:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~14\, DUT_REG|DUT_READREG2_MUX|Mux0~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~15\, DUT_REG|DUT_READREG2_MUX|Mux0~15, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:8:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:8:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:10:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:10:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~12\, DUT_REG|DUT_READREG2_MUX|Mux0~12, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:9:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:9:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:11:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:11:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~13\, DUT_REG|DUT_READREG2_MUX|Mux0~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~16\, DUT_REG|DUT_READREG2_MUX|Mux0~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~19\, DUT_REG|DUT_READREG2_MUX|Mux0~19, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:31:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:31:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:27:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:27:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:19:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:19:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~7\, DUT_REG|DUT_READREG2_MUX|Mux0~7, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:23:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:23:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~8\, DUT_REG|DUT_READREG2_MUX|Mux0~8, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:29:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:29:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:25:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:25:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:17:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:17:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~0\, DUT_REG|DUT_READREG2_MUX|Mux0~0, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:21:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:21:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~1\, DUT_REG|DUT_READREG2_MUX|Mux0~1, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:16:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:16:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:20:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:20:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~4\, DUT_REG|DUT_READREG2_MUX|Mux0~4, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:24:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:24:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:28:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:28:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~5\, DUT_REG|DUT_READREG2_MUX|Mux0~5, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:18:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:18:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:22:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:22:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~2\, DUT_REG|DUT_READREG2_MUX|Mux0~2, P3_top, 1
instance = comp, \DUT_REG|GEN_INS:26:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:26:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|GEN_INS:30:REGX|REG_OUT[31]\, DUT_REG|\GEN_INS:30:REGX|REG_OUT[31], P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~3\, DUT_REG|DUT_READREG2_MUX|Mux0~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~6\, DUT_REG|DUT_READREG2_MUX|Mux0~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~9\, DUT_REG|DUT_READREG2_MUX|Mux0~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG2_MUX|Mux0~20\, DUT_REG|DUT_READREG2_MUX|Mux0~20, P3_top, 1
instance = comp, \DUT_ALU_IN1_MUX|OUTPUT[31]~85\, DUT_ALU_IN1_MUX|OUTPUT[31]~85, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~12\, DUT_REG|DUT_READREG1_MUX|Mux0~12, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~13\, DUT_REG|DUT_READREG1_MUX|Mux0~13, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~14\, DUT_REG|DUT_READREG1_MUX|Mux0~14, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~15\, DUT_REG|DUT_READREG1_MUX|Mux0~15, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~16\, DUT_REG|DUT_READREG1_MUX|Mux0~16, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~17\, DUT_REG|DUT_READREG1_MUX|Mux0~17, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~18\, DUT_REG|DUT_READREG1_MUX|Mux0~18, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~10\, DUT_REG|DUT_READREG1_MUX|Mux0~10, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~11\, DUT_REG|DUT_READREG1_MUX|Mux0~11, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~19\, DUT_REG|DUT_READREG1_MUX|Mux0~19, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~7\, DUT_REG|DUT_READREG1_MUX|Mux0~7, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~8\, DUT_REG|DUT_READREG1_MUX|Mux0~8, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~0\, DUT_REG|DUT_READREG1_MUX|Mux0~0, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~1\, DUT_REG|DUT_READREG1_MUX|Mux0~1, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~2\, DUT_REG|DUT_READREG1_MUX|Mux0~2, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~3\, DUT_REG|DUT_READREG1_MUX|Mux0~3, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~4\, DUT_REG|DUT_READREG1_MUX|Mux0~4, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~5\, DUT_REG|DUT_READREG1_MUX|Mux0~5, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~6\, DUT_REG|DUT_READREG1_MUX|Mux0~6, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~9\, DUT_REG|DUT_READREG1_MUX|Mux0~9, P3_top, 1
instance = comp, \DUT_REG|DUT_READREG1_MUX|Mux0~20\, DUT_REG|DUT_READREG1_MUX|Mux0~20, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[31]\, DUT_DE_EX_REG|DE_EX_Reg1Data_OUT[31], P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[31]~95\, DUT_ALU_IN0_MUX|OUTPUT[31]~95, P3_top, 1
instance = comp, \DUT_ALU_IN0_MUX|OUTPUT[31]~96\, DUT_ALU_IN0_MUX|OUTPUT[31]~96, P3_top, 1
instance = comp, \DUT_ALU|Mux1~3\, DUT_ALU|Mux1~3, P3_top, 1
instance = comp, \DUT_ALU|Equal0~0\, DUT_ALU|Equal0~0, P3_top, 1
instance = comp, \DUT_ALU|Equal0~8\, DUT_ALU|Equal0~8, P3_top, 1
instance = comp, \DUT_ALU|Equal0~9\, DUT_ALU|Equal0~9, P3_top, 1
instance = comp, \DUT_ALU|Equal0~1\, DUT_ALU|Equal0~1, P3_top, 1
instance = comp, \DUT_ALU|Equal0~2\, DUT_ALU|Equal0~2, P3_top, 1
instance = comp, \DUT_ALU|Equal0~4\, DUT_ALU|Equal0~4, P3_top, 1
instance = comp, \DUT_ALU|Equal0~3\, DUT_ALU|Equal0~3, P3_top, 1
instance = comp, \DUT_ALU|Equal0~5\, DUT_ALU|Equal0~5, P3_top, 1
instance = comp, \DUT_ALU|Equal0~6\, DUT_ALU|Equal0~6, P3_top, 1
instance = comp, \DUT_ALU|Equal0~7\, DUT_ALU|Equal0~7, P3_top, 1
instance = comp, \DUT_ALU|Equal0~10\, DUT_ALU|Equal0~10, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT\, DUT_EX_MEM_REG|EX_MEM_ALU_ZFLG_OUT, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[19]~1\, DUT_PC|PC_OUT[19]~1, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[5]\, DUT_IF_DE_REG|IF_DE_PC_OUT[5], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[5]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[5]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[5]\, DUT_DE_EX_REG|DE_EX_PC_OUT[5], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[5]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[5], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[5]~11\, DUT_JUMP_MUX|OUTPUT[5]~11, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[5]~12\, DUT_JUMP_MUX|OUTPUT[5]~12, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[5]~13\, DUT_JUMP_MUX|OUTPUT[5]~13, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[5]\, DUT_PC|PC_OUT[5], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[4]\, DUT_IF_DE_REG|IF_DE_PC_OUT[4], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[4]\, DUT_DE_EX_REG|DE_EX_PC_OUT[4], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[4]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[4], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[4]~8\, DUT_JUMP_MUX|OUTPUT[4]~8, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[4]~9\, DUT_JUMP_MUX|OUTPUT[4]~9, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[4]~10\, DUT_JUMP_MUX|OUTPUT[4]~10, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[4]\, DUT_PC|PC_OUT[4], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[3]~5\, DUT_JUMP_MUX|OUTPUT[3]~5, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[3]\, DUT_IF_DE_REG|IF_DE_PC_OUT[3], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[3]\, DUT_DE_EX_REG|DE_EX_PC_OUT[3], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[3]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[3], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[3]~6\, DUT_JUMP_MUX|OUTPUT[3]~6, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[3]~7\, DUT_JUMP_MUX|OUTPUT[3]~7, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[3]\, DUT_PC|PC_OUT[3], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[2]~feeder\, DUT_IF_DE_REG|IF_DE_PC_OUT[2]~feeder, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[2]\, DUT_IF_DE_REG|IF_DE_PC_OUT[2], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[2]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[2]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[2]\, DUT_DE_EX_REG|DE_EX_PC_OUT[2], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[2]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[2], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[2]~2\, DUT_JUMP_MUX|OUTPUT[2]~2, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[2]~3\, DUT_JUMP_MUX|OUTPUT[2]~3, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[2]~4\, DUT_JUMP_MUX|OUTPUT[2]~4, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[2]\, DUT_PC|PC_OUT[2], P3_top, 1
instance = comp, \DUT_CTRL_UNIT|WORKING_OPCODE[2]~3\, DUT_CTRL_UNIT|WORKING_OPCODE[2]~3, P3_top, 1
instance = comp, \DUT_CTRL_UNIT|Equal0~0\, DUT_CTRL_UNIT|Equal0~0, P3_top, 1
instance = comp, \DUT_CTRL_UNIT|Jump~1\, DUT_CTRL_UNIT|Jump~1, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[1]~feeder\, DUT_IF_DE_REG|IF_DE_PC_OUT[1]~feeder, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[1]\, DUT_IF_DE_REG|IF_DE_PC_OUT[1], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[1]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[1]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[1]\, DUT_DE_EX_REG|DE_EX_PC_OUT[1], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[1]~feeder\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[1]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[1]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[1], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[1]~1\, DUT_JUMP_MUX|OUTPUT[1]~1, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[0]~0\, DUT_PC|PC_OUT[0]~0, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[1]\, DUT_PC|PC_OUT[1], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[3]~feeder\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[3]~feeder, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[3]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[3], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_FUNC_OUT[3]~feeder\, DUT_DE_EX_REG|DE_EX_FUNC_OUT[3]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_FUNC_OUT[3]\, DUT_DE_EX_REG|DE_EX_FUNC_OUT[3], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_FUNC_OUT[4]\, DUT_DE_EX_REG|DE_EX_FUNC_OUT[4], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_FUNC_OUT[5]~feeder\, DUT_DE_EX_REG|DE_EX_FUNC_OUT[5]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_FUNC_OUT[5]\, DUT_DE_EX_REG|DE_EX_FUNC_OUT[5], P3_top, 1
instance = comp, \DUT_ALU_CONTROL|Equal13~0\, DUT_ALU_CONTROL|Equal13~0, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[2]~0\, DUT_ALU_CONTROL|ALU_CONTROL[2]~0, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[1]~1\, DUT_ALU_CONTROL|ALU_CONTROL[1]~1, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[1]~2\, DUT_ALU_CONTROL|ALU_CONTROL[1]~2, P3_top, 1
instance = comp, \DUT_ALU_CONTROL|ALU_CONTROL[1]\, DUT_ALU_CONTROL|ALU_CONTROL[1], P3_top, 1
instance = comp, \DUT_ALU|Mux18~2\, DUT_ALU|Mux18~2, P3_top, 1
instance = comp, \DUT_ALU|Mux32~0\, DUT_ALU|Mux32~0, P3_top, 1
instance = comp, \DUT_ALU|Mux32~1\, DUT_ALU|Mux32~1, P3_top, 1
instance = comp, \DUT_ALU|Mux32~2\, DUT_ALU|Mux32~2, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[0]\, DUT_EX_MEM_REG|EX_MEM_ALU_RES_OUT[0], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[0]\, DUT_IF_DE_REG|IF_DE_PC_OUT[0], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[0]\, DUT_DE_EX_REG|DE_EX_PC_OUT[0], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[0]~feeder\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[0]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[0]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[0], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[0]~0\, DUT_JUMP_MUX|OUTPUT[0]~0, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[0]\, DUT_PC|PC_OUT[0], P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[29]~feeder\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[29]~feeder, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_INSTR_OUT[29]\, DUT_IF_DE_REG|IF_DE_INSTR_OUT[29], P3_top, 1
instance = comp, \DUT_CTRL_UNIT|WORKING_OPCODE[3]~4\, DUT_CTRL_UNIT|WORKING_OPCODE[3]~4, P3_top, 1
instance = comp, \DUT_CTRL_UNIT|Equal4~0\, DUT_CTRL_UNIT|Equal4~0, P3_top, 1
instance = comp, \branchEnableOutput~0\, branchEnableOutput~0, P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[8]~12\, DUT_PC_ADD4|PC_OUT[8]~12, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[8]~12\, DUT_BRANCH_ADDER|OUTPUT[8]~12, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[8]~20\, DUT_JUMP_MUX|OUTPUT[8]~20, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[8]\, DUT_IF_DE_REG|IF_DE_PC_OUT[8], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[8]\, DUT_DE_EX_REG|DE_EX_PC_OUT[8], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[8]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[8], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[8]~21\, DUT_JUMP_MUX|OUTPUT[8]~21, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[8]~22\, DUT_JUMP_MUX|OUTPUT[8]~22, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[8]\, DUT_PC|PC_OUT[8], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[9]~14\, DUT_PC_ADD4|PC_OUT[9]~14, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[9]\, DUT_IF_DE_REG|IF_DE_PC_OUT[9], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[9]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[9]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[9]\, DUT_DE_EX_REG|DE_EX_PC_OUT[9], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[9]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[9], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[9]~14\, DUT_BRANCH_ADDER|OUTPUT[9]~14, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[9]~23\, DUT_JUMP_MUX|OUTPUT[9]~23, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[9]~24\, DUT_JUMP_MUX|OUTPUT[9]~24, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[9]~25\, DUT_JUMP_MUX|OUTPUT[9]~25, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[9]\, DUT_PC|PC_OUT[9], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[10]~16\, DUT_PC_ADD4|PC_OUT[10]~16, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[10]\, DUT_IF_DE_REG|IF_DE_PC_OUT[10], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[10]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[10]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[10]\, DUT_DE_EX_REG|DE_EX_PC_OUT[10], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[10]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[10], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[10]~16\, DUT_BRANCH_ADDER|OUTPUT[10]~16, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[10]~26\, DUT_JUMP_MUX|OUTPUT[10]~26, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[10]~27\, DUT_JUMP_MUX|OUTPUT[10]~27, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[10]~28\, DUT_JUMP_MUX|OUTPUT[10]~28, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[10]\, DUT_PC|PC_OUT[10], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[11]~18\, DUT_PC_ADD4|PC_OUT[11]~18, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[11]\, DUT_IF_DE_REG|IF_DE_PC_OUT[11], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[11]\, DUT_DE_EX_REG|DE_EX_PC_OUT[11], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[11]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[11], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[11]~18\, DUT_BRANCH_ADDER|OUTPUT[11]~18, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[11]~29\, DUT_JUMP_MUX|OUTPUT[11]~29, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[11]~30\, DUT_JUMP_MUX|OUTPUT[11]~30, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[11]~31\, DUT_JUMP_MUX|OUTPUT[11]~31, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[11]\, DUT_PC|PC_OUT[11], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[12]~20\, DUT_PC_ADD4|PC_OUT[12]~20, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[12]\, DUT_IF_DE_REG|IF_DE_PC_OUT[12], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[12]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[12]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[12]\, DUT_DE_EX_REG|DE_EX_PC_OUT[12], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[12]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[12], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[12]~20\, DUT_BRANCH_ADDER|OUTPUT[12]~20, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[12]~32\, DUT_JUMP_MUX|OUTPUT[12]~32, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[12]~33\, DUT_JUMP_MUX|OUTPUT[12]~33, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[12]~34\, DUT_JUMP_MUX|OUTPUT[12]~34, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[12]\, DUT_PC|PC_OUT[12], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[13]~22\, DUT_PC_ADD4|PC_OUT[13]~22, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[13]\, DUT_IF_DE_REG|IF_DE_PC_OUT[13], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[13]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[13]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[13]\, DUT_DE_EX_REG|DE_EX_PC_OUT[13], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[13]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[13], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[13]~22\, DUT_BRANCH_ADDER|OUTPUT[13]~22, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[13]~35\, DUT_JUMP_MUX|OUTPUT[13]~35, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[13]~36\, DUT_JUMP_MUX|OUTPUT[13]~36, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[13]~37\, DUT_JUMP_MUX|OUTPUT[13]~37, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[13]\, DUT_PC|PC_OUT[13], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[14]~24\, DUT_PC_ADD4|PC_OUT[14]~24, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[14]~24\, DUT_BRANCH_ADDER|OUTPUT[14]~24, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[14]~38\, DUT_JUMP_MUX|OUTPUT[14]~38, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[14]\, DUT_IF_DE_REG|IF_DE_PC_OUT[14], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[14]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[14]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[14]\, DUT_DE_EX_REG|DE_EX_PC_OUT[14], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[14]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[14], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[14]~39\, DUT_JUMP_MUX|OUTPUT[14]~39, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[14]~40\, DUT_JUMP_MUX|OUTPUT[14]~40, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[14]\, DUT_PC|PC_OUT[14], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[15]~26\, DUT_PC_ADD4|PC_OUT[15]~26, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[15]~26\, DUT_BRANCH_ADDER|OUTPUT[15]~26, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[15]~41\, DUT_JUMP_MUX|OUTPUT[15]~41, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[15]\, DUT_IF_DE_REG|IF_DE_PC_OUT[15], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[15]\, DUT_DE_EX_REG|DE_EX_PC_OUT[15], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[15]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[15], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[15]~42\, DUT_JUMP_MUX|OUTPUT[15]~42, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[15]~43\, DUT_JUMP_MUX|OUTPUT[15]~43, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[15]\, DUT_PC|PC_OUT[15], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[16]~28\, DUT_PC_ADD4|PC_OUT[16]~28, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[16]\, DUT_IF_DE_REG|IF_DE_PC_OUT[16], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[16]\, DUT_DE_EX_REG|DE_EX_PC_OUT[16], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[16]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[16], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[16]~28\, DUT_BRANCH_ADDER|OUTPUT[16]~28, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[16]~44\, DUT_JUMP_MUX|OUTPUT[16]~44, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[16]~45\, DUT_JUMP_MUX|OUTPUT[16]~45, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[16]~46\, DUT_JUMP_MUX|OUTPUT[16]~46, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[16]\, DUT_PC|PC_OUT[16], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[17]~30\, DUT_PC_ADD4|PC_OUT[17]~30, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[17]~30\, DUT_BRANCH_ADDER|OUTPUT[17]~30, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[17]~47\, DUT_JUMP_MUX|OUTPUT[17]~47, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[17]~feeder\, DUT_IF_DE_REG|IF_DE_PC_OUT[17]~feeder, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[17]\, DUT_IF_DE_REG|IF_DE_PC_OUT[17], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[17]\, DUT_DE_EX_REG|DE_EX_PC_OUT[17], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[17]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[17], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[17]~48\, DUT_JUMP_MUX|OUTPUT[17]~48, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[17]~49\, DUT_JUMP_MUX|OUTPUT[17]~49, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[17]\, DUT_PC|PC_OUT[17], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[18]~32\, DUT_PC_ADD4|PC_OUT[18]~32, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[18]\, DUT_IF_DE_REG|IF_DE_PC_OUT[18], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[18]\, DUT_DE_EX_REG|DE_EX_PC_OUT[18], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[18]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[18], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[18]~32\, DUT_BRANCH_ADDER|OUTPUT[18]~32, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[18]~50\, DUT_JUMP_MUX|OUTPUT[18]~50, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[18]~51\, DUT_JUMP_MUX|OUTPUT[18]~51, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[18]~52\, DUT_JUMP_MUX|OUTPUT[18]~52, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[18]\, DUT_PC|PC_OUT[18], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[19]~34\, DUT_PC_ADD4|PC_OUT[19]~34, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[19]~34\, DUT_BRANCH_ADDER|OUTPUT[19]~34, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[19]~53\, DUT_JUMP_MUX|OUTPUT[19]~53, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[19]\, DUT_IF_DE_REG|IF_DE_PC_OUT[19], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[19]\, DUT_DE_EX_REG|DE_EX_PC_OUT[19], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[19]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[19], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[19]~54\, DUT_JUMP_MUX|OUTPUT[19]~54, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[19]~55\, DUT_JUMP_MUX|OUTPUT[19]~55, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[19]\, DUT_PC|PC_OUT[19], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[20]~36\, DUT_PC_ADD4|PC_OUT[20]~36, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[20]\, DUT_IF_DE_REG|IF_DE_PC_OUT[20], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[20]\, DUT_DE_EX_REG|DE_EX_PC_OUT[20], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[20]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[20], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[20]~36\, DUT_BRANCH_ADDER|OUTPUT[20]~36, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[20]~56\, DUT_JUMP_MUX|OUTPUT[20]~56, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[20]~57\, DUT_JUMP_MUX|OUTPUT[20]~57, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[20]~58\, DUT_JUMP_MUX|OUTPUT[20]~58, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[20]\, DUT_PC|PC_OUT[20], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[21]~38\, DUT_PC_ADD4|PC_OUT[21]~38, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[21]\, DUT_IF_DE_REG|IF_DE_PC_OUT[21], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[21]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[21]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[21]\, DUT_DE_EX_REG|DE_EX_PC_OUT[21], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[21]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[21], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[21]~38\, DUT_BRANCH_ADDER|OUTPUT[21]~38, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[21]~59\, DUT_JUMP_MUX|OUTPUT[21]~59, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[21]~60\, DUT_JUMP_MUX|OUTPUT[21]~60, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[21]~61\, DUT_JUMP_MUX|OUTPUT[21]~61, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[21]\, DUT_PC|PC_OUT[21], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[22]~40\, DUT_PC_ADD4|PC_OUT[22]~40, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[22]\, DUT_IF_DE_REG|IF_DE_PC_OUT[22], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[22]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[22]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[22]\, DUT_DE_EX_REG|DE_EX_PC_OUT[22], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[22]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[22], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[22]~40\, DUT_BRANCH_ADDER|OUTPUT[22]~40, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[22]~62\, DUT_JUMP_MUX|OUTPUT[22]~62, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[22]~63\, DUT_JUMP_MUX|OUTPUT[22]~63, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[22]~64\, DUT_JUMP_MUX|OUTPUT[22]~64, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[22]\, DUT_PC|PC_OUT[22], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[23]~42\, DUT_PC_ADD4|PC_OUT[23]~42, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[23]\, DUT_IF_DE_REG|IF_DE_PC_OUT[23], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[23]\, DUT_DE_EX_REG|DE_EX_PC_OUT[23], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[23]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[23], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[23]~42\, DUT_BRANCH_ADDER|OUTPUT[23]~42, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[23]~65\, DUT_JUMP_MUX|OUTPUT[23]~65, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[23]~66\, DUT_JUMP_MUX|OUTPUT[23]~66, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[23]~67\, DUT_JUMP_MUX|OUTPUT[23]~67, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[23]\, DUT_PC|PC_OUT[23], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[24]~44\, DUT_PC_ADD4|PC_OUT[24]~44, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[24]~44\, DUT_BRANCH_ADDER|OUTPUT[24]~44, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[24]~68\, DUT_JUMP_MUX|OUTPUT[24]~68, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[24]\, DUT_IF_DE_REG|IF_DE_PC_OUT[24], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[24]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[24]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[24]\, DUT_DE_EX_REG|DE_EX_PC_OUT[24], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[24]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[24], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[24]~69\, DUT_JUMP_MUX|OUTPUT[24]~69, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[24]~70\, DUT_JUMP_MUX|OUTPUT[24]~70, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[24]\, DUT_PC|PC_OUT[24], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[25]~46\, DUT_PC_ADD4|PC_OUT[25]~46, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[25]\, DUT_IF_DE_REG|IF_DE_PC_OUT[25], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[25]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[25]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[25]\, DUT_DE_EX_REG|DE_EX_PC_OUT[25], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[25]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[25], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[25]~46\, DUT_BRANCH_ADDER|OUTPUT[25]~46, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[25]~71\, DUT_JUMP_MUX|OUTPUT[25]~71, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[25]~72\, DUT_JUMP_MUX|OUTPUT[25]~72, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[25]~73\, DUT_JUMP_MUX|OUTPUT[25]~73, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[25]\, DUT_PC|PC_OUT[25], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[26]~48\, DUT_PC_ADD4|PC_OUT[26]~48, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[26]\, DUT_IF_DE_REG|IF_DE_PC_OUT[26], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[26]\, DUT_DE_EX_REG|DE_EX_PC_OUT[26], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[26]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[26], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[26]~48\, DUT_BRANCH_ADDER|OUTPUT[26]~48, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[26]~74\, DUT_JUMP_MUX|OUTPUT[26]~74, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[26]~75\, DUT_JUMP_MUX|OUTPUT[26]~75, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[26]~76\, DUT_JUMP_MUX|OUTPUT[26]~76, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[26]\, DUT_PC|PC_OUT[26], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[27]~50\, DUT_PC_ADD4|PC_OUT[27]~50, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[27]\, DUT_IF_DE_REG|IF_DE_PC_OUT[27], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[27]\, DUT_DE_EX_REG|DE_EX_PC_OUT[27], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[27]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[27], P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[27]~50\, DUT_BRANCH_ADDER|OUTPUT[27]~50, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[27]~77\, DUT_JUMP_MUX|OUTPUT[27]~77, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[27]~78\, DUT_JUMP_MUX|OUTPUT[27]~78, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[27]~79\, DUT_JUMP_MUX|OUTPUT[27]~79, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[27]\, DUT_PC|PC_OUT[27], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[31]~4\, DUT_PC|PC_OUT[31]~4, P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[28]~52\, DUT_PC_ADD4|PC_OUT[28]~52, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[28]~52\, DUT_BRANCH_ADDER|OUTPUT[28]~52, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[31]~2\, DUT_PC|PC_OUT[31]~2, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[31]~3\, DUT_PC|PC_OUT[31]~3, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[28]~80\, DUT_JUMP_MUX|OUTPUT[28]~80, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[28]\, DUT_IF_DE_REG|IF_DE_PC_OUT[28], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[28]\, DUT_DE_EX_REG|DE_EX_PC_OUT[28], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[28]~feeder\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[28]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[28]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[28], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[28]~81\, DUT_JUMP_MUX|OUTPUT[28]~81, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[28]\, DUT_PC|PC_OUT[28], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[29]~54\, DUT_PC_ADD4|PC_OUT[29]~54, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[29]~54\, DUT_BRANCH_ADDER|OUTPUT[29]~54, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[29]~82\, DUT_JUMP_MUX|OUTPUT[29]~82, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[29]\, DUT_IF_DE_REG|IF_DE_PC_OUT[29], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[29]\, DUT_DE_EX_REG|DE_EX_PC_OUT[29], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[29]~feeder\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[29]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[29]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[29], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[29]~83\, DUT_JUMP_MUX|OUTPUT[29]~83, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[29]\, DUT_PC|PC_OUT[29], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[30]~56\, DUT_PC_ADD4|PC_OUT[30]~56, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[30]~56\, DUT_BRANCH_ADDER|OUTPUT[30]~56, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[30]~84\, DUT_JUMP_MUX|OUTPUT[30]~84, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[30]\, DUT_IF_DE_REG|IF_DE_PC_OUT[30], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[30]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[30]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[30]\, DUT_DE_EX_REG|DE_EX_PC_OUT[30], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[30]~feeder\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[30]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[30]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[30], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[30]~85\, DUT_JUMP_MUX|OUTPUT[30]~85, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[30]\, DUT_PC|PC_OUT[30], P3_top, 1
instance = comp, \DUT_PC_ADD4|PC_OUT[31]~58\, DUT_PC_ADD4|PC_OUT[31]~58, P3_top, 1
instance = comp, \DUT_BRANCH_ADDER|OUTPUT[31]~58\, DUT_BRANCH_ADDER|OUTPUT[31]~58, P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[31]~86\, DUT_JUMP_MUX|OUTPUT[31]~86, P3_top, 1
instance = comp, \DUT_IF_DE_REG|IF_DE_PC_OUT[31]\, DUT_IF_DE_REG|IF_DE_PC_OUT[31], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[31]~feeder\, DUT_DE_EX_REG|DE_EX_PC_OUT[31]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_PC_OUT[31]\, DUT_DE_EX_REG|DE_EX_PC_OUT[31], P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[31]~feeder\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[31]~feeder, P3_top, 1
instance = comp, \DUT_EX_MEM_REG|EX_MEM_PC_OUT[31]\, DUT_EX_MEM_REG|EX_MEM_PC_OUT[31], P3_top, 1
instance = comp, \DUT_JUMP_MUX|OUTPUT[31]~87\, DUT_JUMP_MUX|OUTPUT[31]~87, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[31]\, DUT_PC|PC_OUT[31], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[0]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[0], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[1]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[1], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[2]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[2], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[3]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[3], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[4]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[4], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[5]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[5], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[6]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[6], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[7]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[7], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[8]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[8], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[9]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[9], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[10]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[10], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[11]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[11], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[12]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[12], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[13]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[13], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[14]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[14], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[15]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[15], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[16]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[16], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[17]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[17], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[18]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[18], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[19]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[19], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[20]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[20], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[21]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[21], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[22]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[22], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[23]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[23], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[24]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[24], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[25]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[25], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[26]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[26], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[27]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[27], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[28]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[28], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[29]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[29], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[30]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[30], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[31]\, DUT_DE_EX_REG|DE_EX_Reg2Data_OUT[31], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[0]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[0], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[1]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[1], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[2]~feeder\, DUT_DE_EX_REG|DE_EX_SEX_OUT[2]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[2]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[2], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[3]~feeder\, DUT_DE_EX_REG|DE_EX_SEX_OUT[3]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[3]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[3], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[4]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[4], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[5]~feeder\, DUT_DE_EX_REG|DE_EX_SEX_OUT[5]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[5]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[5], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[6]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[6], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[7]~feeder\, DUT_DE_EX_REG|DE_EX_SEX_OUT[7]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[7]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[7], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[8]~feeder\, DUT_DE_EX_REG|DE_EX_SEX_OUT[8]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[8]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[8], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[9]~feeder\, DUT_DE_EX_REG|DE_EX_SEX_OUT[9]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[9]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[9], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[10]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[10], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[11]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[11], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[12]~feeder\, DUT_DE_EX_REG|DE_EX_SEX_OUT[12]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[12]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[12], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[13]~feeder\, DUT_DE_EX_REG|DE_EX_SEX_OUT[13]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[13]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[13], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[14]~feeder\, DUT_DE_EX_REG|DE_EX_SEX_OUT[14]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[14]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[14], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[15]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[15], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[16]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[16], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[17]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[17], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[18]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[18], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[19]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[19], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[20]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[20], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[21]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[21], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[22]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[22], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[23]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[23], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[24]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[24], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[25]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[25], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[26]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[26], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[27]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[27], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[28]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[28], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[29]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[29], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[30]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[30], P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[31]~feeder\, DUT_DE_EX_REG|DE_EX_SEX_OUT[31]~feeder, P3_top, 1
instance = comp, \DUT_DE_EX_REG|DE_EX_SEX_OUT[31]\, DUT_DE_EX_REG|DE_EX_SEX_OUT[31], P3_top, 1
instance = comp, \DUT_FWD|FWD_A_ALU_SEL[1]~3\, DUT_FWD|FWD_A_ALU_SEL[1]~3, P3_top, 1
instance = comp, \DUT_FWD|FWD_B_ALU_SEL[0]~0\, DUT_FWD|FWD_B_ALU_SEL[0]~0, P3_top, 1
instance = comp, \DUT_FWD|Equal1~0\, DUT_FWD|Equal1~0, P3_top, 1
instance = comp, \DUT_FWD|Equal1~1\, DUT_FWD|Equal1~1, P3_top, 1
instance = comp, \DUT_FWD|Equal1~2\, DUT_FWD|Equal1~2, P3_top, 1
instance = comp, \DUT_FWD|FWD_B_ALU_SEL[0]~2\, DUT_FWD|FWD_B_ALU_SEL[0]~2, P3_top, 1
instance = comp, \DUT_FWD|FWD_B_ALU_SEL[0]~1\, DUT_FWD|FWD_B_ALU_SEL[0]~1, P3_top, 1
instance = comp, \DUT_FWD|FWD_B_ALU_SEL[0]\, DUT_FWD|FWD_B_ALU_SEL[0], P3_top, 1
instance = comp, \DUT_FWD|FWD_B_ALU_SEL[1]~3\, DUT_FWD|FWD_B_ALU_SEL[1]~3, P3_top, 1
instance = comp, \DUT_ALU|Mux0~0\, DUT_ALU|Mux0~0, P3_top, 1
instance = comp, \RST~input\, RST~input, P3_top, 1
instance = comp, \BonusEnable~input\, BonusEnable~input, P3_top, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, P3_top, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, P3_top, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, P3_top, 1
