

================================================================
== Vitis HLS Report for 'xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s'
================================================================
* Date:           Mon Nov  2 14:21:21 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.009 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2082003|  2082003| 20.820 ms | 20.820 ms |  2082003|  2082003|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                       |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                Instance               |        Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_xFSobel3x3_1_1_0_0_s_fu_318   |xFSobel3x3_1_1_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_Repl2_s_xFGradientX3x3_0_0_s_fu_335  |xFGradientX3x3_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_Repl2_2_xFGradientY3x3_0_0_s_fu_352  |xFGradientY3x3_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_Row_Loop  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        |- Row_Loop        |  2080080|  2080080|      1926|          -|          -|  1080|    no    |
        | + Col_Loop       |     1923|     1923|         4|          1|          1|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 4, States = { 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 6 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sobelImg_y_4232, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sobelImg_x_4231, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %grayImg_4230, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.35ns)   --->   "%buf_0_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:325]   --->   Operation 14 'alloca' 'buf_0_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "%buf_1_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:325]   --->   Operation 15 'alloca' 'buf_1_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "%buf_2_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:325]   --->   Operation 16 'alloca' 'buf_2_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln331 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:331]   --->   Operation 17 'specmemcore' 'specmemcore_ln331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "%br_ln340 = br void %bb2479" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:340]   --->   Operation 18 'br' 'br_ln340' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = phi i11, void %.lr.ph2276, i11 %add_ln695, void %bb2479.split"   --->   Operation 19 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln882 = icmp_eq  i11 %empty, i11"   --->   Operation 20 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.94ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 21 'add' 'add_ln695' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln340 = br i1 %icmp_ln882, void %bb2479.split, void %.lr.ph1868.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:340]   --->   Operation 22 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i11 %empty"   --->   Operation 23 'zext' 'zext_ln538' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538"   --->   Operation 24 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_0_V_addr"   --->   Operation 25 'store' 'store_ln324' <Predicate = (!icmp_ln882)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln304 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7"   --->   Operation 26 'specpipeline' 'specpipeline_ln304' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 28 'specloopname' 'specloopname_ln304' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.94ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %grayImg_4230" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'tmp_V' <Predicate = (!icmp_ln882)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538"   --->   Operation 30 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_1_V_addr"   --->   Operation 31 'store' 'store_ln324' <Predicate = (!icmp_ln882)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb2479"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.75>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_30 = alloca i32"   --->   Operation 33 'alloca' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32"   --->   Operation 34 'alloca' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32"   --->   Operation 35 'alloca' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.75ns)   --->   "%br_ln352 = br void %.lr.ph1868" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:352]   --->   Operation 36 'br' 'br_ln352' <Predicate = true> <Delay = 0.75>

State 5 <SV = 3> <Delay = 3.03>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_33 = phi i11 %add_ln695_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2291, i11, void %.lr.ph1868.preheader"   --->   Operation 37 'phi' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty_34 = phi i13 %select_ln425, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2291, i13, void %.lr.ph1868.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:425]   --->   Operation 38 'phi' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln352 = icmp_eq  i11 %empty_33, i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:352]   --->   Operation 39 'icmp' 'icmp_ln352' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln352 = br i1 %icmp_ln352, void %.split11, void %._crit_edge" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:352]   --->   Operation 40 'br' 'br_ln352' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1620 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln1620' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 42 'specloopname' 'specloopname_ln1620' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.69ns)   --->   "%switch_ln356 = switch i13 %empty_34, void, i13, void %.split11..lr.ph1547_crit_edge, i13, void %.fold.split" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:356]   --->   Operation 43 'switch' 'switch_ln356' <Predicate = (!icmp_ln352)> <Delay = 0.69>
ST_5 : Operation 44 [1/1] (1.18ns)   --->   "%store_ln324 = store i2, i2 %empty_32"   --->   Operation 44 'store' 'store_ln324' <Predicate = (!icmp_ln352 & empty_34 == 0)> <Delay = 1.18>
ST_5 : Operation 45 [1/1] (1.18ns)   --->   "%store_ln324 = store i2, i2 %empty_31"   --->   Operation 45 'store' 'store_ln324' <Predicate = (!icmp_ln352 & empty_34 == 0)> <Delay = 1.18>
ST_5 : Operation 46 [1/1] (1.18ns)   --->   "%store_ln324 = store i2, i2 %empty_30"   --->   Operation 46 'store' 'store_ln324' <Predicate = (!icmp_ln352 & empty_34 == 0)> <Delay = 1.18>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln324 = br void %.lr.ph1547"   --->   Operation 47 'br' 'br_ln324' <Predicate = (!icmp_ln352 & empty_34 == 0)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.18ns)   --->   "%store_ln356 = store i2, i2 %empty_32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:356]   --->   Operation 48 'store' 'store_ln356' <Predicate = (!icmp_ln352 & empty_34 == 2)> <Delay = 1.18>
ST_5 : Operation 49 [1/1] (1.18ns)   --->   "%store_ln356 = store i2, i2 %empty_31" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:356]   --->   Operation 49 'store' 'store_ln356' <Predicate = (!icmp_ln352 & empty_34 == 2)> <Delay = 1.18>
ST_5 : Operation 50 [1/1] (1.18ns)   --->   "%store_ln356 = store i2, i2 %empty_30" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:356]   --->   Operation 50 'store' 'store_ln356' <Predicate = (!icmp_ln352 & empty_34 == 2)> <Delay = 1.18>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln356 = br void %.lr.ph1547" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:356]   --->   Operation 51 'br' 'br_ln356' <Predicate = (!icmp_ln352 & empty_34 == 2)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_load34 = load i2 %empty_30" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:365]   --->   Operation 52 'load' 'p_load34' <Predicate = (!icmp_ln352 & empty_34 != 2 & empty_34 != 0)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_load32 = load i2 %empty_31" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:365]   --->   Operation 53 'load' 'p_load32' <Predicate = (!icmp_ln352 & empty_34 != 2 & empty_34 != 0)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_load = load i2 %empty_32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:365]   --->   Operation 54 'load' 'p_load' <Predicate = (!icmp_ln352 & empty_34 != 2 & empty_34 != 0)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.86ns)   --->   "%icmp_ln874 = icmp_eq  i13 %empty_34, i13"   --->   Operation 55 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln352 & empty_34 != 2 & empty_34 != 0)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.26ns)   --->   "%select_ln365 = select i1 %icmp_ln874, i2, i2 %p_load34" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:365]   --->   Operation 56 'select' 'select_ln365' <Predicate = (!icmp_ln352 & empty_34 != 2 & empty_34 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.26ns)   --->   "%select_ln365_1 = select i1 %icmp_ln874, i2, i2 %p_load32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:365]   --->   Operation 57 'select' 'select_ln365_1' <Predicate = (!icmp_ln352 & empty_34 != 2 & empty_34 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.26ns)   --->   "%select_ln365_2 = select i1 %icmp_ln874, i2, i2 %p_load" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:365]   --->   Operation 58 'select' 'select_ln365_2' <Predicate = (!icmp_ln352 & empty_34 != 2 & empty_34 != 0)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.18ns)   --->   "%store_ln365 = store i2 %select_ln365_2, i2 %empty_32, i2 %p_load" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:365]   --->   Operation 59 'store' 'store_ln365' <Predicate = (!icmp_ln352 & empty_34 != 2 & empty_34 != 0)> <Delay = 1.18>
ST_5 : Operation 60 [1/1] (1.18ns)   --->   "%store_ln365 = store i2 %select_ln365_1, i2 %empty_31, i2 %p_load32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:365]   --->   Operation 60 'store' 'store_ln365' <Predicate = (!icmp_ln352 & empty_34 != 2 & empty_34 != 0)> <Delay = 1.18>
ST_5 : Operation 61 [1/1] (1.18ns)   --->   "%store_ln365 = store i2 %select_ln365, i2 %empty_30, i2 %p_load34" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:365]   --->   Operation 61 'store' 'store_ln365' <Predicate = (!icmp_ln352 & empty_34 != 2 & empty_34 != 0)> <Delay = 1.18>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1547"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln352 & empty_34 != 2 & empty_34 != 0)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.85ns)   --->   "%cmp_i_i533_i = icmp_ult  i11 %empty_33, i11"   --->   Operation 63 'icmp' 'cmp_i_i533_i' <Predicate = (!icmp_ln352)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i13 %empty_34"   --->   Operation 64 'trunc' 'trunc_ln324' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.75ns)   --->   "%br_ln215 = br void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:215]   --->   Operation 65 'br' 'br_ln215' <Predicate = (!icmp_ln352)> <Delay = 0.75>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln429 = ret" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:429]   --->   Operation 66 'ret' 'ret_ln429' <Predicate = (icmp_ln352)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.19>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_35 = phi i11, void %.lr.ph1547, i11 %add_ln695_3, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit439.i"   --->   Operation 67 'phi' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.85ns)   --->   "%icmp_ln882_1 = icmp_eq  i11 %empty_35, i11"   --->   Operation 68 'icmp' 'icmp_ln882_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.94ns)   --->   "%add_ln695_3 = add i11 %empty_35, i11"   --->   Operation 69 'add' 'add_ln695_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln882_1, void %.split, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit2291" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:215]   --->   Operation 70 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %cmp_i_i533_i, void %bb2477, void %bb2476" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:220]   --->   Operation 71 'br' 'br_ln220' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%p_load36 = load i2 %empty_30, void %store_ln324, void %store_ln356, void %store_ln365"   --->   Operation 72 'load' 'p_load36' <Predicate = (!icmp_ln882_1 & !cmp_i_i533_i)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.69ns)   --->   "%switch_ln324 = switch i2 %p_load36, void %branch2, i2, void %branch0, i2, void %branch1"   --->   Operation 73 'switch' 'switch_ln324' <Predicate = (!icmp_ln882_1 & !cmp_i_i533_i)> <Delay = 0.69>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb2475"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & !cmp_i_i533_i)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.69ns)   --->   "%switch_ln324 = switch i2 %trunc_ln324, void %branch5, i2, void %branch3, i2, void %branch4"   --->   Operation 75 'switch' 'switch_ln324' <Predicate = (!icmp_ln882_1 & cmp_i_i533_i)> <Delay = 0.69>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln221 = br void %bb2475" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:221]   --->   Operation 76 'br' 'br_ln221' <Predicate = (!icmp_ln882_1 & cmp_i_i533_i)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.29>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln301 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:301]   --->   Operation 78 'specpipeline' 'specpipeline_ln301' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln301 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:301]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln301' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:301]   --->   Operation 80 'specloopname' 'specloopname_ln301' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i11 %empty_35"   --->   Operation 81 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_1"   --->   Operation 82 'getelementptr' 'buf_0_V_addr_1' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%buf_1_V_addr_1 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_1"   --->   Operation 83 'getelementptr' 'buf_1_V_addr_1' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_1"   --->   Operation 84 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_1_V_addr_1"   --->   Operation 85 'store' 'store_ln324' <Predicate = (!icmp_ln882_1 & !cmp_i_i533_i & p_load36 == 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb247794"   --->   Operation 86 'br' 'br_ln324' <Predicate = (!icmp_ln882_1 & !cmp_i_i533_i & p_load36 == 1)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_0_V_addr_1"   --->   Operation 87 'store' 'store_ln324' <Predicate = (!icmp_ln882_1 & !cmp_i_i533_i & p_load36 == 0)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb247794"   --->   Operation 88 'br' 'br_ln324' <Predicate = (!icmp_ln882_1 & !cmp_i_i533_i & p_load36 == 0)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.35ns)   --->   "%store_ln324 = store i8, i11 %buf_2_V_addr"   --->   Operation 89 'store' 'store_ln324' <Predicate = (!icmp_ln882_1 & !cmp_i_i533_i & p_load36 != 0 & p_load36 != 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb247794"   --->   Operation 90 'br' 'br_ln324' <Predicate = (!icmp_ln882_1 & !cmp_i_i533_i & p_load36 != 0 & p_load36 != 1)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.94ns)   --->   "%tmp_V_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %grayImg_4230" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'tmp_V_1' <Predicate = (!icmp_ln882_1 & cmp_i_i533_i)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_7 : Operation 92 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_1, i11 %buf_1_V_addr_1"   --->   Operation 92 'store' 'store_ln324' <Predicate = (!icmp_ln882_1 & cmp_i_i533_i & trunc_ln324 == 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb247698"   --->   Operation 93 'br' 'br_ln324' <Predicate = (!icmp_ln882_1 & cmp_i_i533_i & trunc_ln324 == 1)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_1, i11 %buf_0_V_addr_1"   --->   Operation 94 'store' 'store_ln324' <Predicate = (!icmp_ln882_1 & cmp_i_i533_i & trunc_ln324 == 0)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb247698"   --->   Operation 95 'br' 'br_ln324' <Predicate = (!icmp_ln882_1 & cmp_i_i533_i & trunc_ln324 == 0)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_1, i11 %buf_2_V_addr"   --->   Operation 96 'store' 'store_ln324' <Predicate = (!icmp_ln882_1 & cmp_i_i533_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb247698"   --->   Operation 97 'br' 'br_ln324' <Predicate = (!icmp_ln882_1 & cmp_i_i533_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.85ns)   --->   "%icmp_ln874_2 = icmp_eq  i11 %empty_35, i11"   --->   Operation 98 'icmp' 'icmp_ln874_2' <Predicate = (!icmp_ln882_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln874_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit289.i2285, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit439.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:240]   --->   Operation 99 'br' 'br_ln240' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 100 [2/2] (1.35ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_1, void %store_ln324, void %store_ln324"   --->   Operation 100 'load' 'buf_0_V_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 101 [2/2] (1.35ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_1, void %store_ln324, void %store_ln324"   --->   Operation 101 'load' 'buf_1_V_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 102 [2/2] (1.35ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr, void %store_ln324, void %store_ln324"   --->   Operation 102 'load' 'buf_2_V_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 9 <SV = 7> <Delay = 7.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_3 = phi i8, void %.lr.ph1547, i8 %src_buf3_0_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit439.i"   --->   Operation 103 'phi' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%src_buf2_0_V = phi i8, void %.lr.ph1547, i8 %src_buf2_2_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit439.i"   --->   Operation 104 'phi' 'src_buf2_0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_2 = phi i8, void %.lr.ph1547, i8 %src_buf2_0_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit439.i"   --->   Operation 105 'phi' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%src_buf3_0_V = phi i8, void %.lr.ph1547, i8 %src_buf3_2_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit439.i"   --->   Operation 106 'phi' 'src_buf3_0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%src_buf1_0_V = phi i8, void %.lr.ph1547, i8 %src_buf1_2_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit439.i"   --->   Operation 107 'phi' 'src_buf1_0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_s = phi i8, void %.lr.ph1547, i8 %src_buf1_0_V, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit439.i"   --->   Operation 108 'phi' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%p_load35 = load i2 %empty_30, void %store_ln324, void %store_ln356, void %store_ln365"   --->   Operation 109 'load' 'p_load35' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%p_load33 = load i2 %empty_31, void %store_ln324, void %store_ln356, void %store_ln365"   --->   Operation 110 'load' 'p_load33' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%p_load31 = load i2 %empty_32, void %store_ln324, void %store_ln356, void %store_ln365"   --->   Operation 111 'load' 'p_load31' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_9 : Operation 112 [1/2] (1.35ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_1, void %store_ln324, void %store_ln324"   --->   Operation 112 'load' 'buf_0_V_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 113 [1/2] (1.35ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_1, void %store_ln324, void %store_ln324"   --->   Operation 113 'load' 'buf_1_V_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 114 [1/2] (1.35ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr, void %store_ln324, void %store_ln324"   --->   Operation 114 'load' 'buf_2_V_load' <Predicate = (!icmp_ln882_1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 115 [1/1] (0.57ns)   --->   "%src_buf1_2_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load31"   --->   Operation 115 'mux' 'src_buf1_2_V' <Predicate = (!icmp_ln882_1)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.57ns)   --->   "%src_buf2_2_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load33"   --->   Operation 116 'mux' 'src_buf2_2_V' <Predicate = (!icmp_ln882_1)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.57ns)   --->   "%src_buf3_2_V = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %p_load35"   --->   Operation 117 'mux' 'src_buf3_2_V' <Predicate = (!icmp_ln882_1)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (3.13ns)   --->   "%call_ret = call i16 @xFSobel3x3<1, 1, 0, 0>, i8 %p_Result_s, i8 %src_buf1_0_V, i8 %src_buf1_2_V, i8 %p_Result_2, i8 %src_buf2_2_V, i8 %p_Result_3, i8 %src_buf3_0_V, i8 %src_buf3_2_V" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:238]   --->   Operation 118 'call' 'call_ret' <Predicate = (!icmp_ln882_1)> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%GradientValuesX_0_V_1 = extractvalue i16 %call_ret" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:238]   --->   Operation 119 'extractvalue' 'GradientValuesX_0_V_1' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%GradientValuesY_0_V_1 = extractvalue i16 %call_ret" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:238]   --->   Operation 120 'extractvalue' 'GradientValuesY_0_V_1' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %sobelImg_x_4231, i8 %GradientValuesX_0_V_1" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 121 'write' 'write_ln167' <Predicate = (!icmp_ln882_1 & !icmp_ln874_2)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_9 : Operation 122 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %sobelImg_y_4232, i8 %GradientValuesY_0_V_1" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 122 'write' 'write_ln167' <Predicate = (!icmp_ln882_1 & !icmp_ln874_2)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit439.i"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln882_1 & !icmp_ln874_2)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 5.08>
ST_10 : Operation 124 [1/1] (3.13ns)   --->   "%p_Repl2_s = call i8 @xFGradientX3x3<0, 0>, i8 %p_Result_s, i8, i8 %p_Result_2, i8, i8 %p_Result_3, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:400]   --->   Operation 124 'call' 'p_Repl2_s' <Predicate = true> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 125 [1/1] (3.13ns)   --->   "%p_Repl2_2 = call i8 @xFGradientY3x3<0, 0>, i8 %p_Result_s, i8 %src_buf1_0_V, i8, i8 %p_Result_3, i8 %src_buf3_0_V, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:405]   --->   Operation 125 'call' 'p_Repl2_2' <Predicate = true> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 126 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %sobelImg_x_4231, i8 %p_Repl2_s" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 126 'write' 'write_ln167' <Predicate = true> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_10 : Operation 127 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %sobelImg_y_4232, i8 %p_Repl2_2" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 127 'write' 'write_ln167' <Predicate = true> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_10 : Operation 128 [1/1] (0.97ns)   --->   "%add_ln695_1 = add i13 %empty_34, i13"   --->   Operation 128 'add' 'add_ln695_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.86ns)   --->   "%icmp_ln874_1 = icmp_eq  i13 %add_ln695_1, i13"   --->   Operation 129 'icmp' 'icmp_ln874_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.48ns)   --->   "%select_ln425 = select i1 %icmp_ln874_1, i13, i13 %add_ln695_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:425]   --->   Operation 130 'select' 'select_ln425' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.94ns)   --->   "%add_ln695_2 = add i11 %empty_33, i11"   --->   Operation 131 'add' 'add_ln695_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1868"   --->   Operation 132 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ grayImg_4230]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sobelImg_x_4231]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sobelImg_y_4232]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface    ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
buf_0_V                  (alloca           ) [ 00111111111]
buf_1_V                  (alloca           ) [ 00111111111]
buf_2_V                  (alloca           ) [ 00111111111]
specmemcore_ln331        (specmemcore      ) [ 00000000000]
br_ln340                 (br               ) [ 01110000000]
empty                    (phi              ) [ 00100000000]
icmp_ln882               (icmp             ) [ 00110000000]
add_ln695                (add              ) [ 01110000000]
br_ln340                 (br               ) [ 00000000000]
zext_ln538               (zext             ) [ 00110000000]
buf_0_V_addr             (getelementptr    ) [ 00000000000]
store_ln324              (store            ) [ 00000000000]
specpipeline_ln304       (specpipeline     ) [ 00000000000]
speclooptripcount_ln304  (speclooptripcount) [ 00000000000]
specloopname_ln304       (specloopname     ) [ 00000000000]
tmp_V                    (read             ) [ 00000000000]
buf_1_V_addr             (getelementptr    ) [ 00000000000]
store_ln324              (store            ) [ 00000000000]
br_ln0                   (br               ) [ 01110000000]
empty_30                 (alloca           ) [ 00000111111]
empty_31                 (alloca           ) [ 00000111111]
empty_32                 (alloca           ) [ 00000111111]
br_ln352                 (br               ) [ 00001111111]
empty_33                 (phi              ) [ 00000111111]
empty_34                 (phi              ) [ 00000111111]
icmp_ln352               (icmp             ) [ 00000111111]
br_ln352                 (br               ) [ 00000000000]
speclooptripcount_ln1620 (speclooptripcount) [ 00000000000]
specloopname_ln1620      (specloopname     ) [ 00000000000]
switch_ln356             (switch           ) [ 00000000000]
store_ln324              (store            ) [ 00000000000]
store_ln324              (store            ) [ 00000000000]
store_ln324              (store            ) [ 00000000000]
br_ln324                 (br               ) [ 00000000000]
store_ln356              (store            ) [ 00000000000]
store_ln356              (store            ) [ 00000000000]
store_ln356              (store            ) [ 00000000000]
br_ln356                 (br               ) [ 00000000000]
p_load34                 (load             ) [ 00000000000]
p_load32                 (load             ) [ 00000000000]
p_load                   (load             ) [ 00000000000]
icmp_ln874               (icmp             ) [ 00000000000]
select_ln365             (select           ) [ 00000000000]
select_ln365_1           (select           ) [ 00000000000]
select_ln365_2           (select           ) [ 00000000000]
store_ln365              (store            ) [ 00000000000]
store_ln365              (store            ) [ 00000000000]
store_ln365              (store            ) [ 00000000000]
br_ln0                   (br               ) [ 00000000000]
cmp_i_i533_i             (icmp             ) [ 00000011110]
trunc_ln324              (trunc            ) [ 00000011110]
br_ln215                 (br               ) [ 00000111111]
ret_ln429                (ret              ) [ 00000000000]
empty_35                 (phi              ) [ 00000011110]
icmp_ln882_1             (icmp             ) [ 00000111111]
add_ln695_3              (add              ) [ 00000111111]
br_ln215                 (br               ) [ 00000000000]
br_ln220                 (br               ) [ 00000000000]
p_load36                 (load             ) [ 00000011000]
switch_ln324             (switch           ) [ 00000000000]
br_ln0                   (br               ) [ 00000000000]
switch_ln324             (switch           ) [ 00000000000]
br_ln221                 (br               ) [ 00000000000]
br_ln0                   (br               ) [ 00000111111]
specpipeline_ln301       (specpipeline     ) [ 00000000000]
speclooptripcount_ln301  (speclooptripcount) [ 00000000000]
specloopname_ln301       (specloopname     ) [ 00000000000]
zext_ln538_1             (zext             ) [ 00000000000]
buf_0_V_addr_1           (getelementptr    ) [ 00000010110]
buf_1_V_addr_1           (getelementptr    ) [ 00000010110]
buf_2_V_addr             (getelementptr    ) [ 00000010110]
store_ln324              (store            ) [ 00000000000]
br_ln324                 (br               ) [ 00000000000]
store_ln324              (store            ) [ 00000000000]
br_ln324                 (br               ) [ 00000000000]
store_ln324              (store            ) [ 00000000000]
br_ln324                 (br               ) [ 00000000000]
tmp_V_1                  (read             ) [ 00000000000]
store_ln324              (store            ) [ 00000000000]
br_ln324                 (br               ) [ 00000000000]
store_ln324              (store            ) [ 00000000000]
br_ln324                 (br               ) [ 00000000000]
store_ln324              (store            ) [ 00000000000]
br_ln324                 (br               ) [ 00000000000]
icmp_ln874_2             (icmp             ) [ 00000010110]
br_ln240                 (br               ) [ 00000000000]
p_Result_3               (phi              ) [ 00000011111]
src_buf2_0_V             (phi              ) [ 00000111111]
p_Result_2               (phi              ) [ 00000011111]
src_buf3_0_V             (phi              ) [ 00000111111]
src_buf1_0_V             (phi              ) [ 00000111111]
p_Result_s               (phi              ) [ 00000011111]
p_load35                 (load             ) [ 00000000000]
p_load33                 (load             ) [ 00000000000]
p_load31                 (load             ) [ 00000000000]
buf_0_V_load             (load             ) [ 00000000000]
buf_1_V_load             (load             ) [ 00000000000]
buf_2_V_load             (load             ) [ 00000000000]
src_buf1_2_V             (mux              ) [ 00000111111]
src_buf2_2_V             (mux              ) [ 00000111111]
src_buf3_2_V             (mux              ) [ 00000111111]
call_ret                 (call             ) [ 00000000000]
GradientValuesX_0_V_1    (extractvalue     ) [ 00000000000]
GradientValuesY_0_V_1    (extractvalue     ) [ 00000000000]
write_ln167              (write            ) [ 00000000000]
write_ln167              (write            ) [ 00000000000]
br_ln0                   (br               ) [ 00000000000]
p_Repl2_s                (call             ) [ 00000000000]
p_Repl2_2                (call             ) [ 00000000000]
write_ln167              (write            ) [ 00000000000]
write_ln167              (write            ) [ 00000000000]
add_ln695_1              (add              ) [ 00000000000]
icmp_ln874_1             (icmp             ) [ 00000000000]
select_ln425             (select           ) [ 00001111111]
add_ln695_2              (add              ) [ 00001111111]
br_ln0                   (br               ) [ 00001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="grayImg_4230">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grayImg_4230"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sobelImg_x_4231">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobelImg_x_4231"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sobelImg_y_4232">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobelImg_y_4232"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFSobel3x3<1, 1, 0, 0>"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFGradientX3x3<0, 0>"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFGradientY3x3<0, 0>"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="buf_0_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_0_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_1_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_2_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_30_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_30/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_31_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_31/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_32_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_32/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 tmp_V_1/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/9 write_ln167/10 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/9 write_ln167/10 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buf_0_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="1"/>
<pin id="136" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="11" slack="0"/>
<pin id="140" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
<pin id="142" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/2 store_ln324/7 store_ln324/7 buf_0_V_load/8 "/>
</bind>
</comp>

<comp id="145" class="1004" name="buf_1_V_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="11" slack="1"/>
<pin id="149" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="1"/>
<pin id="153" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="156" dir="0" index="4" bw="11" slack="0"/>
<pin id="157" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
<pin id="159" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/3 store_ln324/7 store_ln324/7 buf_1_V_load/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buf_0_V_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="11" slack="0"/>
<pin id="166" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_1/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buf_1_V_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_1/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="buf_2_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="11" slack="0"/>
<pin id="178" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="1"/>
<pin id="185" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="11" slack="0"/>
<pin id="189" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
<pin id="191" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/7 store_ln324/7 buf_2_V_load/8 "/>
</bind>
</comp>

<comp id="196" class="1005" name="empty_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="1"/>
<pin id="198" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="empty_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="11" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="empty_33_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="1"/>
<pin id="209" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_33 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="empty_33_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_33/5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="empty_34_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="13" slack="1"/>
<pin id="221" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty_34 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="empty_34_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="13" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="3" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_34/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="empty_35_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="1"/>
<pin id="233" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_35_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="11" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_35/6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="p_Result_3_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Result_3_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="4"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Result_3/9 "/>
</bind>
</comp>

<comp id="255" class="1005" name="src_buf2_0_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf2_0_V (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="src_buf2_0_V_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="4"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="8" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf2_0_V/9 "/>
</bind>
</comp>

<comp id="267" class="1005" name="p_Result_2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Result_2_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="4"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Result_2/9 "/>
</bind>
</comp>

<comp id="280" class="1005" name="src_buf3_0_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf3_0_V (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="src_buf3_0_V_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="4"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf3_0_V/9 "/>
</bind>
</comp>

<comp id="293" class="1005" name="src_buf1_0_V_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf1_0_V (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="src_buf1_0_V_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="4"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf1_0_V/9 "/>
</bind>
</comp>

<comp id="305" class="1005" name="p_Result_s_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Result_s_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="4"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="318" class="1004" name="call_ret_xFSobel3x3_1_1_0_0_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="0" index="3" bw="8" slack="0"/>
<pin id="323" dir="0" index="4" bw="8" slack="0"/>
<pin id="324" dir="0" index="5" bw="8" slack="0"/>
<pin id="325" dir="0" index="6" bw="8" slack="0"/>
<pin id="326" dir="0" index="7" bw="8" slack="0"/>
<pin id="327" dir="0" index="8" bw="8" slack="0"/>
<pin id="328" dir="1" index="9" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Repl2_s_xFGradientX3x3_0_0_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="1"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="0" index="3" bw="8" slack="1"/>
<pin id="340" dir="0" index="4" bw="1" slack="0"/>
<pin id="341" dir="0" index="5" bw="8" slack="1"/>
<pin id="342" dir="0" index="6" bw="1" slack="0"/>
<pin id="343" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Repl2_s/10 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_Repl2_2_xFGradientY3x3_0_0_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="1"/>
<pin id="355" dir="0" index="2" bw="8" slack="1"/>
<pin id="356" dir="0" index="3" bw="1" slack="0"/>
<pin id="357" dir="0" index="4" bw="8" slack="1"/>
<pin id="358" dir="0" index="5" bw="8" slack="1"/>
<pin id="359" dir="0" index="6" bw="1" slack="0"/>
<pin id="360" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Repl2_2/10 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="1"/>
<pin id="371" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load34/5 p_load36/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="1"/>
<pin id="374" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load32/5 p_load33/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="1"/>
<pin id="377" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/5 p_load31/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln882_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln695_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln538_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln352_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="0" index="1" bw="11" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln324_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="2" slack="1"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln324_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="1"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln324_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="2" slack="1"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln356_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="1"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln356/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln356_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="2" slack="1"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln356/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln356_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="2" slack="1"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln356/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln874_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="13" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln365_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="2" slack="0"/>
<pin id="441" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln365/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln365_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="2" slack="0"/>
<pin id="449" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln365_1/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln365_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="0" index="2" bw="2" slack="0"/>
<pin id="457" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln365_2/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln365_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="0" index="1" bw="2" slack="1"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln365/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln365_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="1"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln365/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln365_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="1"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln365/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="cmp_i_i533_i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="0" index="1" bw="11" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i533_i/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln324_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="13" slack="0"/>
<pin id="484" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln882_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_1/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln695_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_3/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln538_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_1/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln874_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="1"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_2/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_load35_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="5"/>
<pin id="513" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load35/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="src_buf1_2_V_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="0" index="2" bw="8" slack="0"/>
<pin id="518" dir="0" index="3" bw="8" slack="0"/>
<pin id="519" dir="0" index="4" bw="2" slack="0"/>
<pin id="520" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="src_buf1_2_V/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="src_buf2_2_V_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="0" index="2" bw="8" slack="0"/>
<pin id="531" dir="0" index="3" bw="8" slack="0"/>
<pin id="532" dir="0" index="4" bw="2" slack="0"/>
<pin id="533" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="src_buf2_2_V/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="src_buf3_2_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="0" index="2" bw="8" slack="0"/>
<pin id="544" dir="0" index="3" bw="8" slack="0"/>
<pin id="545" dir="0" index="4" bw="2" slack="0"/>
<pin id="546" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="src_buf3_2_V/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="GradientValuesX_0_V_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="GradientValuesX_0_V_1/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="GradientValuesY_0_V_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="GradientValuesY_0_V_1/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln695_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="5"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_1/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln874_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="13" slack="0"/>
<pin id="571" dir="0" index="1" bw="3" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_1/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln425_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="0" index="2" bw="13" slack="0"/>
<pin id="579" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln425/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln695_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="5"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_2/10 "/>
</bind>
</comp>

<comp id="589" class="1005" name="icmp_ln882_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882 "/>
</bind>
</comp>

<comp id="593" class="1005" name="add_ln695_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="0"/>
<pin id="595" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="598" class="1005" name="zext_ln538_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="1"/>
<pin id="600" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln538 "/>
</bind>
</comp>

<comp id="603" class="1005" name="empty_30_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="1"/>
<pin id="605" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="612" class="1005" name="empty_31_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="1"/>
<pin id="614" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="620" class="1005" name="empty_32_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="1"/>
<pin id="622" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="628" class="1005" name="icmp_ln352_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln352 "/>
</bind>
</comp>

<comp id="632" class="1005" name="cmp_i_i533_i_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i533_i "/>
</bind>
</comp>

<comp id="636" class="1005" name="trunc_ln324_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="2" slack="1"/>
<pin id="638" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln324 "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln882_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="add_ln695_3_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="11" slack="0"/>
<pin id="646" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="p_load36_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="1"/>
<pin id="651" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_load36 "/>
</bind>
</comp>

<comp id="653" class="1005" name="buf_0_V_addr_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="1"/>
<pin id="655" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="buf_1_V_addr_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="1"/>
<pin id="660" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_V_addr_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="buf_2_V_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="1"/>
<pin id="665" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_V_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="icmp_ln874_2_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="2"/>
<pin id="670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln874_2 "/>
</bind>
</comp>

<comp id="672" class="1005" name="src_buf1_2_V_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf1_2_V "/>
</bind>
</comp>

<comp id="677" class="1005" name="src_buf2_2_V_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf2_2_V "/>
</bind>
</comp>

<comp id="682" class="1005" name="src_buf3_2_V_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf3_2_V "/>
</bind>
</comp>

<comp id="687" class="1005" name="select_ln425_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="13" slack="1"/>
<pin id="689" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln425 "/>
</bind>
</comp>

<comp id="692" class="1005" name="add_ln695_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="11" slack="1"/>
<pin id="694" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="76" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="76" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="144"><net_src comp="128" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="160"><net_src comp="108" pin="2"/><net_sink comp="151" pin=4"/></net>

<net id="161"><net_src comp="145" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="151" pin=4"/></net>

<net id="181"><net_src comp="168" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="182"><net_src comp="162" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="183" pin=4"/></net>

<net id="193"><net_src comp="174" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="108" pin="2"/><net_sink comp="134" pin=4"/></net>

<net id="195"><net_src comp="108" pin="2"/><net_sink comp="183" pin=4"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="255" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="291"><net_src comp="280" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="293" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="309" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="329"><net_src comp="74" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="309" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="331"><net_src comp="297" pin="4"/><net_sink comp="318" pin=2"/></net>

<net id="332"><net_src comp="271" pin="4"/><net_sink comp="318" pin=4"/></net>

<net id="333"><net_src comp="247" pin="4"/><net_sink comp="318" pin=6"/></net>

<net id="334"><net_src comp="285" pin="4"/><net_sink comp="318" pin=7"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="305" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="267" pin="1"/><net_sink comp="335" pin=3"/></net>

<net id="348"><net_src comp="32" pin="0"/><net_sink comp="335" pin=4"/></net>

<net id="349"><net_src comp="243" pin="1"/><net_sink comp="335" pin=5"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="335" pin=6"/></net>

<net id="351"><net_src comp="335" pin="7"/><net_sink comp="114" pin=2"/></net>

<net id="361"><net_src comp="80" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="305" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="293" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="243" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="366"><net_src comp="280" pin="1"/><net_sink comp="352" pin=5"/></net>

<net id="367"><net_src comp="32" pin="0"/><net_sink comp="352" pin=6"/></net>

<net id="368"><net_src comp="352" pin="7"/><net_sink comp="121" pin=2"/></net>

<net id="382"><net_src comp="200" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="200" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="200" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="399"><net_src comp="211" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="60" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="62" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="64" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="223" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="66" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="60" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="369" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="431" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="372" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="431" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="375" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="445" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="437" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="211" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="68" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="223" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="235" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="26" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="235" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="28" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="231" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="509"><net_src comp="231" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="24" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="134" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="151" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="183" pin="3"/><net_sink comp="514" pin=3"/></net>

<net id="525"><net_src comp="375" pin="1"/><net_sink comp="514" pin=4"/></net>

<net id="526"><net_src comp="514" pin="5"/><net_sink comp="318" pin=3"/></net>

<net id="534"><net_src comp="72" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="134" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="151" pin="3"/><net_sink comp="527" pin=2"/></net>

<net id="537"><net_src comp="183" pin="3"/><net_sink comp="527" pin=3"/></net>

<net id="538"><net_src comp="372" pin="1"/><net_sink comp="527" pin=4"/></net>

<net id="539"><net_src comp="527" pin="5"/><net_sink comp="318" pin=5"/></net>

<net id="547"><net_src comp="72" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="134" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="151" pin="3"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="183" pin="3"/><net_sink comp="540" pin=3"/></net>

<net id="551"><net_src comp="511" pin="1"/><net_sink comp="540" pin=4"/></net>

<net id="552"><net_src comp="540" pin="5"/><net_sink comp="318" pin=8"/></net>

<net id="556"><net_src comp="318" pin="9"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="561"><net_src comp="318" pin="9"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="567"><net_src comp="219" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="66" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="82" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="58" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="563" pin="2"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="207" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="28" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="378" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="384" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="601"><net_src comp="390" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="606"><net_src comp="96" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="610"><net_src comp="603" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="615"><net_src comp="100" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="619"><net_src comp="612" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="623"><net_src comp="104" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="631"><net_src comp="395" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="476" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="482" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="486" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="492" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="652"><net_src comp="369" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="162" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="661"><net_src comp="168" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="666"><net_src comp="174" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="671"><net_src comp="505" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="514" pin="5"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="680"><net_src comp="527" pin="5"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="685"><net_src comp="540" pin="5"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="690"><net_src comp="575" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="695"><net_src comp="583" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="211" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sobelImg_x_4231 | {9 10 }
	Port: sobelImg_y_4232 | {9 10 }
 - Input state : 
	Port: xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 1, 1, 1920, false> : grayImg_4230 | {3 7 }
  - Chain level:
	State 1
		specmemcore_ln331 : 1
	State 2
		icmp_ln882 : 1
		add_ln695 : 1
		br_ln340 : 2
		zext_ln538 : 1
		buf_0_V_addr : 2
		store_ln324 : 3
	State 3
		store_ln324 : 1
	State 4
	State 5
		icmp_ln352 : 1
		br_ln352 : 2
		switch_ln356 : 1
		icmp_ln874 : 1
		select_ln365 : 2
		select_ln365_1 : 2
		select_ln365_2 : 2
		store_ln365 : 3
		store_ln365 : 3
		store_ln365 : 3
		cmp_i_i533_i : 1
		trunc_ln324 : 1
	State 6
		icmp_ln882_1 : 1
		add_ln695_3 : 1
		br_ln215 : 2
		switch_ln324 : 1
	State 7
		buf_0_V_addr_1 : 1
		buf_1_V_addr_1 : 1
		buf_2_V_addr : 1
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
		br_ln240 : 1
	State 8
	State 9
		src_buf1_2_V : 1
		src_buf2_2_V : 1
		src_buf3_2_V : 1
		call_ret : 2
		GradientValuesX_0_V_1 : 3
		GradientValuesY_0_V_1 : 3
		write_ln167 : 4
		write_ln167 : 4
	State 10
		write_ln167 : 1
		write_ln167 : 1
		icmp_ln874_1 : 1
		select_ln425 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |  call_ret_xFSobel3x3_1_1_0_0_s_fu_318 |    0    |   222   |
|   call   | p_Repl2_s_xFGradientX3x3_0_0_s_fu_335 |    0    |   111   |
|          | p_Repl2_2_xFGradientY3x3_0_0_s_fu_352 |    0    |   111   |
|----------|---------------------------------------|---------|---------|
|          |           icmp_ln882_fu_378           |    0    |    13   |
|          |           icmp_ln352_fu_395           |    0    |    13   |
|          |           icmp_ln874_fu_431           |    0    |    13   |
|   icmp   |          cmp_i_i533_i_fu_476          |    0    |    13   |
|          |          icmp_ln882_1_fu_486          |    0    |    13   |
|          |          icmp_ln874_2_fu_505          |    0    |    13   |
|          |          icmp_ln874_1_fu_569          |    0    |    13   |
|----------|---------------------------------------|---------|---------|
|          |            add_ln695_fu_384           |    0    |    18   |
|    add   |           add_ln695_3_fu_492          |    0    |    18   |
|          |           add_ln695_1_fu_563          |    0    |    20   |
|          |           add_ln695_2_fu_583          |    0    |    18   |
|----------|---------------------------------------|---------|---------|
|          |          src_buf1_2_V_fu_514          |    0    |    15   |
|    mux   |          src_buf2_2_V_fu_527          |    0    |    15   |
|          |          src_buf3_2_V_fu_540          |    0    |    15   |
|----------|---------------------------------------|---------|---------|
|          |          select_ln365_fu_437          |    0    |    2    |
|  select  |         select_ln365_1_fu_445         |    0    |    2    |
|          |         select_ln365_2_fu_453         |    0    |    2    |
|          |          select_ln425_fu_575          |    0    |    13   |
|----------|---------------------------------------|---------|---------|
|   read   |            grp_read_fu_108            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |            grp_write_fu_114           |    0    |    0    |
|          |            grp_write_fu_121           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |           zext_ln538_fu_390           |    0    |    0    |
|          |          zext_ln538_1_fu_498          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln324_fu_482          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|extractvalue|      GradientValuesX_0_V_1_fu_553     |    0    |    0    |
|          |      GradientValuesY_0_V_1_fu_558     |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   673   |
|----------|---------------------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|buf_0_V|    1   |    0   |    0   |
|buf_1_V|    1   |    0   |    0   |
|buf_2_V|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    3   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln695_2_reg_692 |   11   |
|  add_ln695_3_reg_644 |   11   |
|   add_ln695_reg_593  |   11   |
|buf_0_V_addr_1_reg_653|   11   |
|buf_1_V_addr_1_reg_658|   11   |
| buf_2_V_addr_reg_663 |   11   |
| cmp_i_i533_i_reg_632 |    1   |
|   empty_30_reg_603   |    2   |
|   empty_31_reg_612   |    2   |
|   empty_32_reg_620   |    2   |
|   empty_33_reg_207   |   11   |
|   empty_34_reg_219   |   13   |
|   empty_35_reg_231   |   11   |
|     empty_reg_196    |   11   |
|  icmp_ln352_reg_628  |    1   |
| icmp_ln874_2_reg_668 |    1   |
| icmp_ln882_1_reg_640 |    1   |
|  icmp_ln882_reg_589  |    1   |
|  p_Result_2_reg_267  |    8   |
|  p_Result_3_reg_243  |    8   |
|  p_Result_s_reg_305  |    8   |
|   p_load36_reg_649   |    2   |
| select_ln425_reg_687 |   13   |
| src_buf1_0_V_reg_293 |    8   |
| src_buf1_2_V_reg_672 |    8   |
| src_buf2_0_V_reg_255 |    8   |
| src_buf2_2_V_reg_677 |    8   |
| src_buf3_0_V_reg_280 |    8   |
| src_buf3_2_V_reg_682 |    8   |
|  trunc_ln324_reg_636 |    2   |
|  zext_ln538_reg_598  |   64   |
+----------------------+--------+
|         Total        |   276  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_114   |  p2  |   2  |   8  |   16   ||    9    |
|   grp_write_fu_121   |  p2  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_134  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_134  |  p4  |   2  |  11  |   22   ||    9    |
|   grp_access_fu_151  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_151  |  p4  |   2  |  11  |   22   ||    9    |
|   grp_access_fu_183  |  p4  |   2  |  11  |   22   ||    9    |
|   empty_33_reg_207   |  p0  |   2  |  11  |   22   ||    9    |
|   empty_34_reg_219   |  p0  |   2  |  13  |   26   ||    9    |
|   empty_35_reg_231   |  p0  |   2  |  11  |   22   ||    9    |
|  p_Result_3_reg_243  |  p0  |   2  |   8  |   16   ||    9    |
| src_buf2_0_V_reg_255 |  p0  |   2  |   8  |   16   ||    9    |
|  p_Result_2_reg_267  |  p0  |   2  |   8  |   16   ||    9    |
| src_buf3_0_V_reg_280 |  p0  |   2  |   8  |   16   ||    9    |
| src_buf1_0_V_reg_293 |  p0  |   2  |   8  |   16   ||    9    |
|  p_Result_s_reg_305  |  p0  |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   264  ||  12.08  ||   144   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   673  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   144  |
|  Register |    -   |    -   |   276  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |   276  |   817  |
+-----------+--------+--------+--------+--------+
