#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Jun 02 14:53:54 2017
# Process ID: 11204
# Log file: F:/multicpu/vivado.log
# Journal file: F:/multicpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/multicpu/multicpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2015/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 824.695 ; gain = 208.656
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
INFO: [VRFC 10-311] analyzing module extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:77]
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module DataLate
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module pcaddr
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module multicpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c5e2efb314f418aac4ef6df7b1aa863 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DataLate
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.pcaddr
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.multicpu
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1381944044 -regid "211247634_0_0_508" -xml F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistic..."
    (file "F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 02 14:55:13 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 825.656 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {F:/multicpu/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/multicpu/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 832.086 ; gain = 6.430
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 832.086 ; gain = 6.430
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
add_wave {{/test/uut/DataMemory/DataIn}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
save_wave_config {F:/multicpu/test_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
save_wave_config {F:/multicpu/test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
INFO: [VRFC 10-311] analyzing module extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:77]
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module DataLate
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module pcaddr
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module multicpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c5e2efb314f418aac4ef6df7b1aa863 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DataLate
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.pcaddr
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.multicpu
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4218425268 -regid "211247634_0_0_508" -xml F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistic..."
    (file "F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 02 16:29:48 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 906.160 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {F:/multicpu/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/multicpu/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 906.160 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 949.137 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
INFO: [VRFC 10-311] analyzing module extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:77]
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module DataLate
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module pcaddr
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module multicpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c5e2efb314f418aac4ef6df7b1aa863 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DataLate
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.pcaddr
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.multicpu
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1217603235 -regid "211247634_0_0_508" -xml F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistic..."
    (file "F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 02 16:33:46 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 949.137 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {F:/multicpu/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/multicpu/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 949.137 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 949.137 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
INFO: [VRFC 10-311] analyzing module extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:77]
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module DataLate
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module pcaddr
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module multicpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c5e2efb314f418aac4ef6df7b1aa863 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DataLate
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.pcaddr
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.multicpu
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1097234578 -regid "211247634_0_0_508" -xml F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistic..."
    (file "F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 02 16:39:37 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 949.137 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {F:/multicpu/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/multicpu/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 949.137 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
INFO: [VRFC 10-311] analyzing module extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:77]
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module DataLate
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module pcaddr
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module multicpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c5e2efb314f418aac4ef6df7b1aa863 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DataLate
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.pcaddr
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.multicpu
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2904610962 -regid "211247634_0_0_508" -xml F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistic..."
    (file "F:/multicpu/multicpu.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 02 16:42:37 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 949.137 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {F:/multicpu/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/multicpu/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 949.137 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
INFO: [VRFC 10-311] analyzing module extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:81]
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module DataLate
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module pcaddr
INFO: [VRFC 10-311] analyzing module ControlUnit
ERROR: [VRFC 10-91] ALUop is not declared [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:372]
ERROR: [VRFC 10-1040] module ControlUnit ignored due to previous errors [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:223]
INFO: [VRFC 10-311] analyzing module multicpu
ERROR: [VRFC 10-1040] module multicpu ignored due to previous errors [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:384]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'F:/multicpu/multicpu.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/multicpu/multicpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
INFO: [VRFC 10-311] analyzing module extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:84]
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module DataLate
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module pcaddr
INFO: [VRFC 10-311] analyzing module ControlUnit
ERROR: [VRFC 10-91] ALUop is not declared [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:375]
ERROR: [VRFC 10-1040] module ControlUnit ignored due to previous errors [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:226]
INFO: [VRFC 10-311] analyzing module multicpu
ERROR: [VRFC 10-1040] module multicpu ignored due to previous errors [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:387]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'F:/multicpu/multicpu.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 02 16:56:37 2017...
