Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(696): extended using "x" or "z" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 696
Info (10281): Verilog HDL Declaration information at MAX10_ADC.v(2): object "SYS_CLK" differs only in case from object "sys_clk" in the same scope File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 2
Info (10281): Verilog HDL Declaration information at adc_mic_lcd.v(89): object "LED" differs only in case from object "led" in the same scope File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 89
