#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000237dca243f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000237dcaa14c0_0 .net "PC", 31 0, v00000237dca99e70_0;  1 drivers
v00000237dcaa2b40_0 .var "clk", 0 0;
v00000237dcaa16a0_0 .net "clkout", 0 0, L_00000237dcaa2e00;  1 drivers
v00000237dcaa0f20_0 .net "cycles_consumed", 31 0, v00000237dcaa1ba0_0;  1 drivers
v00000237dcaa1b00_0 .var "rst", 0 0;
S_00000237dc9c62a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000237dca243f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000237dca3f560 .param/l "RType" 0 4 2, C4<000000>;
P_00000237dca3f598 .param/l "add" 0 4 5, C4<100000>;
P_00000237dca3f5d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000237dca3f608 .param/l "addu" 0 4 5, C4<100001>;
P_00000237dca3f640 .param/l "and_" 0 4 5, C4<100100>;
P_00000237dca3f678 .param/l "andi" 0 4 8, C4<001100>;
P_00000237dca3f6b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000237dca3f6e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000237dca3f720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000237dca3f758 .param/l "j" 0 4 12, C4<000010>;
P_00000237dca3f790 .param/l "jal" 0 4 12, C4<000011>;
P_00000237dca3f7c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000237dca3f800 .param/l "lw" 0 4 8, C4<100011>;
P_00000237dca3f838 .param/l "nor_" 0 4 5, C4<100111>;
P_00000237dca3f870 .param/l "or_" 0 4 5, C4<100101>;
P_00000237dca3f8a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000237dca3f8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000237dca3f918 .param/l "sll" 0 4 6, C4<000000>;
P_00000237dca3f950 .param/l "slt" 0 4 5, C4<101010>;
P_00000237dca3f988 .param/l "slti" 0 4 8, C4<101010>;
P_00000237dca3f9c0 .param/l "srl" 0 4 6, C4<000010>;
P_00000237dca3f9f8 .param/l "sub" 0 4 5, C4<100010>;
P_00000237dca3fa30 .param/l "subu" 0 4 5, C4<100011>;
P_00000237dca3fa68 .param/l "sw" 0 4 8, C4<101011>;
P_00000237dca3faa0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000237dca3fad8 .param/l "xori" 0 4 8, C4<001110>;
L_00000237dcaa3880 .functor NOT 1, v00000237dcaa1b00_0, C4<0>, C4<0>, C4<0>;
L_00000237dcaa2f50 .functor NOT 1, v00000237dcaa1b00_0, C4<0>, C4<0>, C4<0>;
L_00000237dcaa3a40 .functor NOT 1, v00000237dcaa1b00_0, C4<0>, C4<0>, C4<0>;
L_00000237dcaa32d0 .functor NOT 1, v00000237dcaa1b00_0, C4<0>, C4<0>, C4<0>;
L_00000237dcaa3490 .functor NOT 1, v00000237dcaa1b00_0, C4<0>, C4<0>, C4<0>;
L_00000237dcaa2ee0 .functor NOT 1, v00000237dcaa1b00_0, C4<0>, C4<0>, C4<0>;
L_00000237dcaa2d90 .functor NOT 1, v00000237dcaa1b00_0, C4<0>, C4<0>, C4<0>;
L_00000237dcaa2cb0 .functor NOT 1, v00000237dcaa1b00_0, C4<0>, C4<0>, C4<0>;
L_00000237dcaa2e00 .functor OR 1, v00000237dcaa2b40_0, v00000237dca2ae10_0, C4<0>, C4<0>;
L_00000237dcaa36c0 .functor OR 1, L_00000237dcaecb30, L_00000237dcaebcd0, C4<0>, C4<0>;
L_00000237dcaa3340 .functor AND 1, L_00000237dcaec630, L_00000237dcaec950, C4<1>, C4<1>;
L_00000237dcaa2fc0 .functor NOT 1, v00000237dcaa1b00_0, C4<0>, C4<0>, C4<0>;
L_00000237dcaa39d0 .functor OR 1, L_00000237dcaed350, L_00000237dcaed8f0, C4<0>, C4<0>;
L_00000237dcaa3260 .functor OR 1, L_00000237dcaa39d0, L_00000237dcaec270, C4<0>, C4<0>;
L_00000237dcaa3180 .functor OR 1, L_00000237dcaed850, L_00000237dcaff2d0, C4<0>, C4<0>;
L_00000237dcaa31f0 .functor AND 1, L_00000237dcaec450, L_00000237dcaa3180, C4<1>, C4<1>;
L_00000237dcaa3810 .functor OR 1, L_00000237dcafea10, L_00000237dcaffaf0, C4<0>, C4<0>;
L_00000237dcaa3420 .functor AND 1, L_00000237dcaffa50, L_00000237dcaa3810, C4<1>, C4<1>;
L_00000237dcaa2e70 .functor NOT 1, L_00000237dcaa2e00, C4<0>, C4<0>, C4<0>;
v00000237dca99290_0 .net "ALUOp", 3 0, v00000237dca2a410_0;  1 drivers
v00000237dca99330_0 .net "ALUResult", 31 0, v00000237dca99970_0;  1 drivers
v00000237dca99470_0 .net "ALUSrc", 0 0, v00000237dca2b310_0;  1 drivers
v00000237dca5c7e0_0 .net "ALUin2", 31 0, L_00000237dcaff370;  1 drivers
v00000237dca5ca60_0 .net "MemReadEn", 0 0, v00000237dca2b3b0_0;  1 drivers
v00000237dca5da00_0 .net "MemWriteEn", 0 0, v00000237dca296f0_0;  1 drivers
v00000237dca5d780_0 .net "MemtoReg", 0 0, v00000237dca2b270_0;  1 drivers
v00000237dca5ce20_0 .net "PC", 31 0, v00000237dca99e70_0;  alias, 1 drivers
v00000237dca5be80_0 .net "PCPlus1", 31 0, L_00000237dcaec770;  1 drivers
v00000237dca5c1a0_0 .net "PCsrc", 0 0, v00000237dca9a190_0;  1 drivers
v00000237dca5cec0_0 .net "RegDst", 0 0, v00000237dca2ad70_0;  1 drivers
v00000237dca5d820_0 .net "RegWriteEn", 0 0, v00000237dca29790_0;  1 drivers
v00000237dca5daa0_0 .net "WriteRegister", 4 0, L_00000237dcaec1d0;  1 drivers
v00000237dca5d6e0_0 .net *"_ivl_0", 0 0, L_00000237dcaa3880;  1 drivers
L_00000237dcaa3cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000237dca5cba0_0 .net/2u *"_ivl_10", 4 0, L_00000237dcaa3cc0;  1 drivers
L_00000237dcaa40b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca5cb00_0 .net *"_ivl_101", 15 0, L_00000237dcaa40b0;  1 drivers
v00000237dca5d000_0 .net *"_ivl_102", 31 0, L_00000237dcaed210;  1 drivers
L_00000237dcaa40f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca5bc00_0 .net *"_ivl_105", 25 0, L_00000237dcaa40f8;  1 drivers
L_00000237dcaa4140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca5cc40_0 .net/2u *"_ivl_106", 31 0, L_00000237dcaa4140;  1 drivers
v00000237dca5c920_0 .net *"_ivl_108", 0 0, L_00000237dcaec630;  1 drivers
L_00000237dcaa4188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000237dca5cf60_0 .net/2u *"_ivl_110", 5 0, L_00000237dcaa4188;  1 drivers
v00000237dca5cce0_0 .net *"_ivl_112", 0 0, L_00000237dcaec950;  1 drivers
v00000237dca5d8c0_0 .net *"_ivl_115", 0 0, L_00000237dcaa3340;  1 drivers
v00000237dca5c6a0_0 .net *"_ivl_116", 47 0, L_00000237dcaec090;  1 drivers
L_00000237dcaa41d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca5d5a0_0 .net *"_ivl_119", 15 0, L_00000237dcaa41d0;  1 drivers
L_00000237dcaa3d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000237dca5d1e0_0 .net/2u *"_ivl_12", 5 0, L_00000237dcaa3d08;  1 drivers
v00000237dca5d460_0 .net *"_ivl_120", 47 0, L_00000237dcaec4f0;  1 drivers
L_00000237dcaa4218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca5c9c0_0 .net *"_ivl_123", 15 0, L_00000237dcaa4218;  1 drivers
v00000237dca5cd80_0 .net *"_ivl_125", 0 0, L_00000237dcaec810;  1 drivers
v00000237dca5bca0_0 .net *"_ivl_126", 31 0, L_00000237dcaece50;  1 drivers
v00000237dca5d960_0 .net *"_ivl_128", 47 0, L_00000237dcaecef0;  1 drivers
v00000237dca5bd40_0 .net *"_ivl_130", 47 0, L_00000237dcaed0d0;  1 drivers
v00000237dca5d320_0 .net *"_ivl_132", 47 0, L_00000237dcaec8b0;  1 drivers
v00000237dca5d140_0 .net *"_ivl_134", 47 0, L_00000237dcaed530;  1 drivers
v00000237dca5d0a0_0 .net *"_ivl_14", 0 0, L_00000237dcaa1f60;  1 drivers
v00000237dca5bde0_0 .net *"_ivl_140", 0 0, L_00000237dcaa2fc0;  1 drivers
L_00000237dcaa42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca5d640_0 .net/2u *"_ivl_142", 31 0, L_00000237dcaa42a8;  1 drivers
L_00000237dcaa4380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000237dca5d500_0 .net/2u *"_ivl_146", 5 0, L_00000237dcaa4380;  1 drivers
v00000237dca5bf20_0 .net *"_ivl_148", 0 0, L_00000237dcaed350;  1 drivers
L_00000237dcaa43c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000237dca5bfc0_0 .net/2u *"_ivl_150", 5 0, L_00000237dcaa43c8;  1 drivers
v00000237dca5c740_0 .net *"_ivl_152", 0 0, L_00000237dcaed8f0;  1 drivers
v00000237dca5d280_0 .net *"_ivl_155", 0 0, L_00000237dcaa39d0;  1 drivers
L_00000237dcaa4410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000237dca5c060_0 .net/2u *"_ivl_156", 5 0, L_00000237dcaa4410;  1 drivers
v00000237dca5c880_0 .net *"_ivl_158", 0 0, L_00000237dcaec270;  1 drivers
L_00000237dcaa3d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000237dca5c100_0 .net/2u *"_ivl_16", 4 0, L_00000237dcaa3d50;  1 drivers
v00000237dca5c240_0 .net *"_ivl_161", 0 0, L_00000237dcaa3260;  1 drivers
L_00000237dcaa4458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca5c2e0_0 .net/2u *"_ivl_162", 15 0, L_00000237dcaa4458;  1 drivers
v00000237dca5d3c0_0 .net *"_ivl_164", 31 0, L_00000237dcaed3f0;  1 drivers
v00000237dca5c560_0 .net *"_ivl_167", 0 0, L_00000237dcaec3b0;  1 drivers
v00000237dca5c380_0 .net *"_ivl_168", 15 0, L_00000237dcaed670;  1 drivers
v00000237dca5c420_0 .net *"_ivl_170", 31 0, L_00000237dcaed710;  1 drivers
v00000237dca5c4c0_0 .net *"_ivl_174", 31 0, L_00000237dcaec310;  1 drivers
L_00000237dcaa44a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca5c600_0 .net *"_ivl_177", 25 0, L_00000237dcaa44a0;  1 drivers
L_00000237dcaa44e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca9ee70_0 .net/2u *"_ivl_178", 31 0, L_00000237dcaa44e8;  1 drivers
v00000237dcaa04f0_0 .net *"_ivl_180", 0 0, L_00000237dcaec450;  1 drivers
L_00000237dcaa4530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000237dca9efb0_0 .net/2u *"_ivl_182", 5 0, L_00000237dcaa4530;  1 drivers
v00000237dca9ff50_0 .net *"_ivl_184", 0 0, L_00000237dcaed850;  1 drivers
L_00000237dcaa4578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000237dca9f370_0 .net/2u *"_ivl_186", 5 0, L_00000237dcaa4578;  1 drivers
v00000237dca9f050_0 .net *"_ivl_188", 0 0, L_00000237dcaff2d0;  1 drivers
v00000237dca9f190_0 .net *"_ivl_19", 4 0, L_00000237dcaa1ce0;  1 drivers
v00000237dcaa03b0_0 .net *"_ivl_191", 0 0, L_00000237dcaa3180;  1 drivers
v00000237dca9faf0_0 .net *"_ivl_193", 0 0, L_00000237dcaa31f0;  1 drivers
L_00000237dcaa45c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000237dca9f0f0_0 .net/2u *"_ivl_194", 5 0, L_00000237dcaa45c0;  1 drivers
v00000237dcaa0090_0 .net *"_ivl_196", 0 0, L_00000237dcaff4b0;  1 drivers
L_00000237dcaa4608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000237dcaa0b30_0 .net/2u *"_ivl_198", 31 0, L_00000237dcaa4608;  1 drivers
L_00000237dcaa3c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000237dcaa0810_0 .net/2u *"_ivl_2", 5 0, L_00000237dcaa3c78;  1 drivers
v00000237dca9ef10_0 .net *"_ivl_20", 4 0, L_00000237dcaa0de0;  1 drivers
v00000237dca9f230_0 .net *"_ivl_200", 31 0, L_00000237dcafeb50;  1 drivers
v00000237dca9f2d0_0 .net *"_ivl_204", 31 0, L_00000237dcafe470;  1 drivers
L_00000237dcaa4650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca9fff0_0 .net *"_ivl_207", 25 0, L_00000237dcaa4650;  1 drivers
L_00000237dcaa4698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dcaa0590_0 .net/2u *"_ivl_208", 31 0, L_00000237dcaa4698;  1 drivers
v00000237dca9ed30_0 .net *"_ivl_210", 0 0, L_00000237dcaffa50;  1 drivers
L_00000237dcaa46e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000237dcaa0450_0 .net/2u *"_ivl_212", 5 0, L_00000237dcaa46e0;  1 drivers
v00000237dca9f5f0_0 .net *"_ivl_214", 0 0, L_00000237dcafea10;  1 drivers
L_00000237dcaa4728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000237dca9f410_0 .net/2u *"_ivl_216", 5 0, L_00000237dcaa4728;  1 drivers
v00000237dca9f4b0_0 .net *"_ivl_218", 0 0, L_00000237dcaffaf0;  1 drivers
v00000237dcaa0310_0 .net *"_ivl_221", 0 0, L_00000237dcaa3810;  1 drivers
v00000237dcaa08b0_0 .net *"_ivl_223", 0 0, L_00000237dcaa3420;  1 drivers
L_00000237dcaa4770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000237dca9ec90_0 .net/2u *"_ivl_224", 5 0, L_00000237dcaa4770;  1 drivers
v00000237dca9f550_0 .net *"_ivl_226", 0 0, L_00000237dcafdf70;  1 drivers
v00000237dca9f7d0_0 .net *"_ivl_228", 31 0, L_00000237dcaffb90;  1 drivers
v00000237dcaa0630_0 .net *"_ivl_24", 0 0, L_00000237dcaa3a40;  1 drivers
L_00000237dcaa3d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000237dca9f690_0 .net/2u *"_ivl_26", 4 0, L_00000237dcaa3d98;  1 drivers
v00000237dcaa0130_0 .net *"_ivl_29", 4 0, L_00000237dcaa2500;  1 drivers
v00000237dca9fd70_0 .net *"_ivl_32", 0 0, L_00000237dcaa32d0;  1 drivers
L_00000237dcaa3de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000237dca9f730_0 .net/2u *"_ivl_34", 4 0, L_00000237dcaa3de0;  1 drivers
v00000237dca9f870_0 .net *"_ivl_37", 4 0, L_00000237dcaa11a0;  1 drivers
v00000237dca9f910_0 .net *"_ivl_40", 0 0, L_00000237dcaa3490;  1 drivers
L_00000237dcaa3e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca9f9b0_0 .net/2u *"_ivl_42", 15 0, L_00000237dcaa3e28;  1 drivers
v00000237dcaa06d0_0 .net *"_ivl_45", 15 0, L_00000237dcaebff0;  1 drivers
v00000237dca9fa50_0 .net *"_ivl_48", 0 0, L_00000237dcaa2ee0;  1 drivers
v00000237dca9fb90_0 .net *"_ivl_5", 5 0, L_00000237dcaa23c0;  1 drivers
L_00000237dcaa3e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca9fc30_0 .net/2u *"_ivl_50", 36 0, L_00000237dcaa3e70;  1 drivers
L_00000237dcaa3eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dcaa0770_0 .net/2u *"_ivl_52", 31 0, L_00000237dcaa3eb8;  1 drivers
v00000237dca9fcd0_0 .net *"_ivl_55", 4 0, L_00000237dcaecdb0;  1 drivers
v00000237dca9fe10_0 .net *"_ivl_56", 36 0, L_00000237dcaed990;  1 drivers
v00000237dcaa01d0_0 .net *"_ivl_58", 36 0, L_00000237dcaebf50;  1 drivers
v00000237dca9feb0_0 .net *"_ivl_62", 0 0, L_00000237dcaa2d90;  1 drivers
L_00000237dcaa3f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000237dcaa0270_0 .net/2u *"_ivl_64", 5 0, L_00000237dcaa3f00;  1 drivers
v00000237dcaa0950_0 .net *"_ivl_67", 5 0, L_00000237dcaebe10;  1 drivers
v00000237dcaa09f0_0 .net *"_ivl_70", 0 0, L_00000237dcaa2cb0;  1 drivers
L_00000237dcaa3f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dcaa0a90_0 .net/2u *"_ivl_72", 57 0, L_00000237dcaa3f48;  1 drivers
L_00000237dcaa3f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca9edd0_0 .net/2u *"_ivl_74", 31 0, L_00000237dcaa3f90;  1 drivers
v00000237dcaa1d80_0 .net *"_ivl_77", 25 0, L_00000237dcaedb70;  1 drivers
v00000237dcaa1380_0 .net *"_ivl_78", 57 0, L_00000237dcaec590;  1 drivers
v00000237dcaa0d40_0 .net *"_ivl_8", 0 0, L_00000237dcaa2f50;  1 drivers
v00000237dcaa12e0_0 .net *"_ivl_80", 57 0, L_00000237dcaecc70;  1 drivers
L_00000237dcaa3fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000237dcaa17e0_0 .net/2u *"_ivl_84", 31 0, L_00000237dcaa3fd8;  1 drivers
L_00000237dcaa4020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000237dcaa1420_0 .net/2u *"_ivl_88", 5 0, L_00000237dcaa4020;  1 drivers
v00000237dcaa19c0_0 .net *"_ivl_90", 0 0, L_00000237dcaecb30;  1 drivers
L_00000237dcaa4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000237dcaa0fc0_0 .net/2u *"_ivl_92", 5 0, L_00000237dcaa4068;  1 drivers
v00000237dcaa2820_0 .net *"_ivl_94", 0 0, L_00000237dcaebcd0;  1 drivers
v00000237dcaa1240_0 .net *"_ivl_97", 0 0, L_00000237dcaa36c0;  1 drivers
v00000237dcaa1560_0 .net *"_ivl_98", 47 0, L_00000237dcaed030;  1 drivers
v00000237dcaa0ca0_0 .net "adderResult", 31 0, L_00000237dcaed5d0;  1 drivers
v00000237dcaa2000_0 .net "address", 31 0, L_00000237dcaecd10;  1 drivers
v00000237dcaa1ec0_0 .net "clk", 0 0, L_00000237dcaa2e00;  alias, 1 drivers
v00000237dcaa1ba0_0 .var "cycles_consumed", 31 0;
v00000237dcaa20a0_0 .net "extImm", 31 0, L_00000237dcaecbd0;  1 drivers
v00000237dcaa1060_0 .net "funct", 5 0, L_00000237dcaedad0;  1 drivers
v00000237dcaa1600_0 .net "hlt", 0 0, v00000237dca2ae10_0;  1 drivers
v00000237dcaa25a0_0 .net "imm", 15 0, L_00000237dcaecf90;  1 drivers
v00000237dcaa2960_0 .net "immediate", 31 0, L_00000237dcafe8d0;  1 drivers
v00000237dcaa21e0_0 .net "input_clk", 0 0, v00000237dcaa2b40_0;  1 drivers
v00000237dcaa28c0_0 .net "instruction", 31 0, L_00000237dcaeca90;  1 drivers
v00000237dcaa1e20_0 .net "memoryReadData", 31 0, v00000237dca98b10_0;  1 drivers
v00000237dcaa1c40_0 .net "nextPC", 31 0, L_00000237dcaec130;  1 drivers
v00000237dcaa2280_0 .net "opcode", 5 0, L_00000237dcaa1920;  1 drivers
v00000237dcaa26e0_0 .net "rd", 4 0, L_00000237dcaa2460;  1 drivers
v00000237dcaa1740_0 .net "readData1", 31 0, L_00000237dcaa3960;  1 drivers
v00000237dcaa1100_0 .net "readData1_w", 31 0, L_00000237dcafdcf0;  1 drivers
v00000237dcaa2140_0 .net "readData2", 31 0, L_00000237dcaa30a0;  1 drivers
v00000237dcaa2a00_0 .net "rs", 4 0, L_00000237dcaa0e80;  1 drivers
v00000237dcaa2aa0_0 .net "rst", 0 0, v00000237dcaa1b00_0;  1 drivers
v00000237dcaa1880_0 .net "rt", 4 0, L_00000237dcaebd70;  1 drivers
v00000237dcaa2780_0 .net "shamt", 31 0, L_00000237dcaebeb0;  1 drivers
v00000237dcaa2320_0 .net "wire_instruction", 31 0, L_00000237dcaa2d20;  1 drivers
v00000237dcaa2640_0 .net "writeData", 31 0, L_00000237dcafdd90;  1 drivers
v00000237dcaa1a60_0 .net "zero", 0 0, L_00000237dcaff9b0;  1 drivers
L_00000237dcaa23c0 .part L_00000237dcaeca90, 26, 6;
L_00000237dcaa1920 .functor MUXZ 6, L_00000237dcaa23c0, L_00000237dcaa3c78, L_00000237dcaa3880, C4<>;
L_00000237dcaa1f60 .cmp/eq 6, L_00000237dcaa1920, L_00000237dcaa3d08;
L_00000237dcaa1ce0 .part L_00000237dcaeca90, 11, 5;
L_00000237dcaa0de0 .functor MUXZ 5, L_00000237dcaa1ce0, L_00000237dcaa3d50, L_00000237dcaa1f60, C4<>;
L_00000237dcaa2460 .functor MUXZ 5, L_00000237dcaa0de0, L_00000237dcaa3cc0, L_00000237dcaa2f50, C4<>;
L_00000237dcaa2500 .part L_00000237dcaeca90, 21, 5;
L_00000237dcaa0e80 .functor MUXZ 5, L_00000237dcaa2500, L_00000237dcaa3d98, L_00000237dcaa3a40, C4<>;
L_00000237dcaa11a0 .part L_00000237dcaeca90, 16, 5;
L_00000237dcaebd70 .functor MUXZ 5, L_00000237dcaa11a0, L_00000237dcaa3de0, L_00000237dcaa32d0, C4<>;
L_00000237dcaebff0 .part L_00000237dcaeca90, 0, 16;
L_00000237dcaecf90 .functor MUXZ 16, L_00000237dcaebff0, L_00000237dcaa3e28, L_00000237dcaa3490, C4<>;
L_00000237dcaecdb0 .part L_00000237dcaeca90, 6, 5;
L_00000237dcaed990 .concat [ 5 32 0 0], L_00000237dcaecdb0, L_00000237dcaa3eb8;
L_00000237dcaebf50 .functor MUXZ 37, L_00000237dcaed990, L_00000237dcaa3e70, L_00000237dcaa2ee0, C4<>;
L_00000237dcaebeb0 .part L_00000237dcaebf50, 0, 32;
L_00000237dcaebe10 .part L_00000237dcaeca90, 0, 6;
L_00000237dcaedad0 .functor MUXZ 6, L_00000237dcaebe10, L_00000237dcaa3f00, L_00000237dcaa2d90, C4<>;
L_00000237dcaedb70 .part L_00000237dcaeca90, 0, 26;
L_00000237dcaec590 .concat [ 26 32 0 0], L_00000237dcaedb70, L_00000237dcaa3f90;
L_00000237dcaecc70 .functor MUXZ 58, L_00000237dcaec590, L_00000237dcaa3f48, L_00000237dcaa2cb0, C4<>;
L_00000237dcaecd10 .part L_00000237dcaecc70, 0, 32;
L_00000237dcaec770 .arith/sum 32, v00000237dca99e70_0, L_00000237dcaa3fd8;
L_00000237dcaecb30 .cmp/eq 6, L_00000237dcaa1920, L_00000237dcaa4020;
L_00000237dcaebcd0 .cmp/eq 6, L_00000237dcaa1920, L_00000237dcaa4068;
L_00000237dcaed030 .concat [ 32 16 0 0], L_00000237dcaecd10, L_00000237dcaa40b0;
L_00000237dcaed210 .concat [ 6 26 0 0], L_00000237dcaa1920, L_00000237dcaa40f8;
L_00000237dcaec630 .cmp/eq 32, L_00000237dcaed210, L_00000237dcaa4140;
L_00000237dcaec950 .cmp/eq 6, L_00000237dcaedad0, L_00000237dcaa4188;
L_00000237dcaec090 .concat [ 32 16 0 0], L_00000237dcaa3960, L_00000237dcaa41d0;
L_00000237dcaec4f0 .concat [ 32 16 0 0], v00000237dca99e70_0, L_00000237dcaa4218;
L_00000237dcaec810 .part L_00000237dcaecf90, 15, 1;
LS_00000237dcaece50_0_0 .concat [ 1 1 1 1], L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810;
LS_00000237dcaece50_0_4 .concat [ 1 1 1 1], L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810;
LS_00000237dcaece50_0_8 .concat [ 1 1 1 1], L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810;
LS_00000237dcaece50_0_12 .concat [ 1 1 1 1], L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810;
LS_00000237dcaece50_0_16 .concat [ 1 1 1 1], L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810;
LS_00000237dcaece50_0_20 .concat [ 1 1 1 1], L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810;
LS_00000237dcaece50_0_24 .concat [ 1 1 1 1], L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810;
LS_00000237dcaece50_0_28 .concat [ 1 1 1 1], L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810, L_00000237dcaec810;
LS_00000237dcaece50_1_0 .concat [ 4 4 4 4], LS_00000237dcaece50_0_0, LS_00000237dcaece50_0_4, LS_00000237dcaece50_0_8, LS_00000237dcaece50_0_12;
LS_00000237dcaece50_1_4 .concat [ 4 4 4 4], LS_00000237dcaece50_0_16, LS_00000237dcaece50_0_20, LS_00000237dcaece50_0_24, LS_00000237dcaece50_0_28;
L_00000237dcaece50 .concat [ 16 16 0 0], LS_00000237dcaece50_1_0, LS_00000237dcaece50_1_4;
L_00000237dcaecef0 .concat [ 16 32 0 0], L_00000237dcaecf90, L_00000237dcaece50;
L_00000237dcaed0d0 .arith/sum 48, L_00000237dcaec4f0, L_00000237dcaecef0;
L_00000237dcaec8b0 .functor MUXZ 48, L_00000237dcaed0d0, L_00000237dcaec090, L_00000237dcaa3340, C4<>;
L_00000237dcaed530 .functor MUXZ 48, L_00000237dcaec8b0, L_00000237dcaed030, L_00000237dcaa36c0, C4<>;
L_00000237dcaed5d0 .part L_00000237dcaed530, 0, 32;
L_00000237dcaec130 .functor MUXZ 32, L_00000237dcaec770, L_00000237dcaed5d0, v00000237dca9a190_0, C4<>;
L_00000237dcaeca90 .functor MUXZ 32, L_00000237dcaa2d20, L_00000237dcaa42a8, L_00000237dcaa2fc0, C4<>;
L_00000237dcaed350 .cmp/eq 6, L_00000237dcaa1920, L_00000237dcaa4380;
L_00000237dcaed8f0 .cmp/eq 6, L_00000237dcaa1920, L_00000237dcaa43c8;
L_00000237dcaec270 .cmp/eq 6, L_00000237dcaa1920, L_00000237dcaa4410;
L_00000237dcaed3f0 .concat [ 16 16 0 0], L_00000237dcaecf90, L_00000237dcaa4458;
L_00000237dcaec3b0 .part L_00000237dcaecf90, 15, 1;
LS_00000237dcaed670_0_0 .concat [ 1 1 1 1], L_00000237dcaec3b0, L_00000237dcaec3b0, L_00000237dcaec3b0, L_00000237dcaec3b0;
LS_00000237dcaed670_0_4 .concat [ 1 1 1 1], L_00000237dcaec3b0, L_00000237dcaec3b0, L_00000237dcaec3b0, L_00000237dcaec3b0;
LS_00000237dcaed670_0_8 .concat [ 1 1 1 1], L_00000237dcaec3b0, L_00000237dcaec3b0, L_00000237dcaec3b0, L_00000237dcaec3b0;
LS_00000237dcaed670_0_12 .concat [ 1 1 1 1], L_00000237dcaec3b0, L_00000237dcaec3b0, L_00000237dcaec3b0, L_00000237dcaec3b0;
L_00000237dcaed670 .concat [ 4 4 4 4], LS_00000237dcaed670_0_0, LS_00000237dcaed670_0_4, LS_00000237dcaed670_0_8, LS_00000237dcaed670_0_12;
L_00000237dcaed710 .concat [ 16 16 0 0], L_00000237dcaecf90, L_00000237dcaed670;
L_00000237dcaecbd0 .functor MUXZ 32, L_00000237dcaed710, L_00000237dcaed3f0, L_00000237dcaa3260, C4<>;
L_00000237dcaec310 .concat [ 6 26 0 0], L_00000237dcaa1920, L_00000237dcaa44a0;
L_00000237dcaec450 .cmp/eq 32, L_00000237dcaec310, L_00000237dcaa44e8;
L_00000237dcaed850 .cmp/eq 6, L_00000237dcaedad0, L_00000237dcaa4530;
L_00000237dcaff2d0 .cmp/eq 6, L_00000237dcaedad0, L_00000237dcaa4578;
L_00000237dcaff4b0 .cmp/eq 6, L_00000237dcaa1920, L_00000237dcaa45c0;
L_00000237dcafeb50 .functor MUXZ 32, L_00000237dcaecbd0, L_00000237dcaa4608, L_00000237dcaff4b0, C4<>;
L_00000237dcafe8d0 .functor MUXZ 32, L_00000237dcafeb50, L_00000237dcaebeb0, L_00000237dcaa31f0, C4<>;
L_00000237dcafe470 .concat [ 6 26 0 0], L_00000237dcaa1920, L_00000237dcaa4650;
L_00000237dcaffa50 .cmp/eq 32, L_00000237dcafe470, L_00000237dcaa4698;
L_00000237dcafea10 .cmp/eq 6, L_00000237dcaedad0, L_00000237dcaa46e0;
L_00000237dcaffaf0 .cmp/eq 6, L_00000237dcaedad0, L_00000237dcaa4728;
L_00000237dcafdf70 .cmp/eq 6, L_00000237dcaa1920, L_00000237dcaa4770;
L_00000237dcaffb90 .functor MUXZ 32, L_00000237dcaa3960, v00000237dca99e70_0, L_00000237dcafdf70, C4<>;
L_00000237dcafdcf0 .functor MUXZ 32, L_00000237dcaffb90, L_00000237dcaa30a0, L_00000237dcaa3420, C4<>;
S_00000237dc9c6430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000237dc9c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000237dca33690 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000237dcaa3650 .functor NOT 1, v00000237dca2b310_0, C4<0>, C4<0>, C4<0>;
v00000237dca29bf0_0 .net *"_ivl_0", 0 0, L_00000237dcaa3650;  1 drivers
v00000237dca29510_0 .net "in1", 31 0, L_00000237dcaa30a0;  alias, 1 drivers
v00000237dca2a910_0 .net "in2", 31 0, L_00000237dcafe8d0;  alias, 1 drivers
v00000237dca2a5f0_0 .net "out", 31 0, L_00000237dcaff370;  alias, 1 drivers
v00000237dca29c90_0 .net "s", 0 0, v00000237dca2b310_0;  alias, 1 drivers
L_00000237dcaff370 .functor MUXZ 32, L_00000237dcafe8d0, L_00000237dcaa30a0, L_00000237dcaa3650, C4<>;
S_00000237dc8e69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000237dc9c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000237dca980a0 .param/l "RType" 0 4 2, C4<000000>;
P_00000237dca980d8 .param/l "add" 0 4 5, C4<100000>;
P_00000237dca98110 .param/l "addi" 0 4 8, C4<001000>;
P_00000237dca98148 .param/l "addu" 0 4 5, C4<100001>;
P_00000237dca98180 .param/l "and_" 0 4 5, C4<100100>;
P_00000237dca981b8 .param/l "andi" 0 4 8, C4<001100>;
P_00000237dca981f0 .param/l "beq" 0 4 10, C4<000100>;
P_00000237dca98228 .param/l "bne" 0 4 10, C4<000101>;
P_00000237dca98260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000237dca98298 .param/l "j" 0 4 12, C4<000010>;
P_00000237dca982d0 .param/l "jal" 0 4 12, C4<000011>;
P_00000237dca98308 .param/l "jr" 0 4 6, C4<001000>;
P_00000237dca98340 .param/l "lw" 0 4 8, C4<100011>;
P_00000237dca98378 .param/l "nor_" 0 4 5, C4<100111>;
P_00000237dca983b0 .param/l "or_" 0 4 5, C4<100101>;
P_00000237dca983e8 .param/l "ori" 0 4 8, C4<001101>;
P_00000237dca98420 .param/l "sgt" 0 4 6, C4<101011>;
P_00000237dca98458 .param/l "sll" 0 4 6, C4<000000>;
P_00000237dca98490 .param/l "slt" 0 4 5, C4<101010>;
P_00000237dca984c8 .param/l "slti" 0 4 8, C4<101010>;
P_00000237dca98500 .param/l "srl" 0 4 6, C4<000010>;
P_00000237dca98538 .param/l "sub" 0 4 5, C4<100010>;
P_00000237dca98570 .param/l "subu" 0 4 5, C4<100011>;
P_00000237dca985a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000237dca985e0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000237dca98618 .param/l "xori" 0 4 8, C4<001110>;
v00000237dca2a410_0 .var "ALUOp", 3 0;
v00000237dca2b310_0 .var "ALUSrc", 0 0;
v00000237dca2b3b0_0 .var "MemReadEn", 0 0;
v00000237dca296f0_0 .var "MemWriteEn", 0 0;
v00000237dca2b270_0 .var "MemtoReg", 0 0;
v00000237dca2ad70_0 .var "RegDst", 0 0;
v00000237dca29790_0 .var "RegWriteEn", 0 0;
v00000237dca29830_0 .net "funct", 5 0, L_00000237dcaedad0;  alias, 1 drivers
v00000237dca2ae10_0 .var "hlt", 0 0;
v00000237dca2a230_0 .net "opcode", 5 0, L_00000237dcaa1920;  alias, 1 drivers
v00000237dca2a9b0_0 .net "rst", 0 0, v00000237dcaa1b00_0;  alias, 1 drivers
E_00000237dca33e50 .event anyedge, v00000237dca2a9b0_0, v00000237dca2a230_0, v00000237dca29830_0;
S_00000237dc8e6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000237dc9c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000237dca34450 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000237dcaa2d20 .functor BUFZ 32, L_00000237dcaec6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000237dca29d30_0 .net "Data_Out", 31 0, L_00000237dcaa2d20;  alias, 1 drivers
v00000237dca2a2d0 .array "InstMem", 0 1023, 31 0;
v00000237dca2aa50_0 .net *"_ivl_0", 31 0, L_00000237dcaec6d0;  1 drivers
v00000237dca2ac30_0 .net *"_ivl_3", 9 0, L_00000237dcaec9f0;  1 drivers
v00000237dca29dd0_0 .net *"_ivl_4", 11 0, L_00000237dcaed170;  1 drivers
L_00000237dcaa4260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000237dca2a4b0_0 .net *"_ivl_7", 1 0, L_00000237dcaa4260;  1 drivers
v00000237dca2a550_0 .net "addr", 31 0, v00000237dca99e70_0;  alias, 1 drivers
v00000237dca2aaf0_0 .var/i "i", 31 0;
L_00000237dcaec6d0 .array/port v00000237dca2a2d0, L_00000237dcaed170;
L_00000237dcaec9f0 .part v00000237dca99e70_0, 0, 10;
L_00000237dcaed170 .concat [ 10 2 0 0], L_00000237dcaec9f0, L_00000237dcaa4260;
S_00000237dc9c4950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000237dc9c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000237dcaa3960 .functor BUFZ 32, L_00000237dcaeda30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000237dcaa30a0 .functor BUFZ 32, L_00000237dcaed490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000237dca2ab90_0 .net *"_ivl_0", 31 0, L_00000237dcaeda30;  1 drivers
v00000237dca2a7d0_0 .net *"_ivl_10", 6 0, L_00000237dcaed2b0;  1 drivers
L_00000237dcaa4338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000237dca08330_0 .net *"_ivl_13", 1 0, L_00000237dcaa4338;  1 drivers
v00000237dca07c50_0 .net *"_ivl_2", 6 0, L_00000237dcaed7b0;  1 drivers
L_00000237dcaa42f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000237dca9a4b0_0 .net *"_ivl_5", 1 0, L_00000237dcaa42f0;  1 drivers
v00000237dca98bb0_0 .net *"_ivl_8", 31 0, L_00000237dcaed490;  1 drivers
v00000237dca98d90_0 .net "clk", 0 0, L_00000237dcaa2e00;  alias, 1 drivers
v00000237dca99d30_0 .var/i "i", 31 0;
v00000237dca99fb0_0 .net "readData1", 31 0, L_00000237dcaa3960;  alias, 1 drivers
v00000237dca98c50_0 .net "readData2", 31 0, L_00000237dcaa30a0;  alias, 1 drivers
v00000237dca99bf0_0 .net "readRegister1", 4 0, L_00000237dcaa0e80;  alias, 1 drivers
v00000237dca996f0_0 .net "readRegister2", 4 0, L_00000237dcaebd70;  alias, 1 drivers
v00000237dca987f0 .array "registers", 31 0, 31 0;
v00000237dca998d0_0 .net "rst", 0 0, v00000237dcaa1b00_0;  alias, 1 drivers
v00000237dca9a050_0 .net "we", 0 0, v00000237dca29790_0;  alias, 1 drivers
v00000237dca9a0f0_0 .net "writeData", 31 0, L_00000237dcafdd90;  alias, 1 drivers
v00000237dca995b0_0 .net "writeRegister", 4 0, L_00000237dcaec1d0;  alias, 1 drivers
E_00000237dca34490/0 .event negedge, v00000237dca2a9b0_0;
E_00000237dca34490/1 .event posedge, v00000237dca98d90_0;
E_00000237dca34490 .event/or E_00000237dca34490/0, E_00000237dca34490/1;
L_00000237dcaeda30 .array/port v00000237dca987f0, L_00000237dcaed7b0;
L_00000237dcaed7b0 .concat [ 5 2 0 0], L_00000237dcaa0e80, L_00000237dcaa42f0;
L_00000237dcaed490 .array/port v00000237dca987f0, L_00000237dcaed2b0;
L_00000237dcaed2b0 .concat [ 5 2 0 0], L_00000237dcaebd70, L_00000237dcaa4338;
S_00000237dc9c4ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000237dc9c4950;
 .timescale 0 0;
v00000237dca2a730_0 .var/i "i", 31 0;
S_00000237dc9aeda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000237dc9c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000237dca34550 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000237dcaa33b0 .functor NOT 1, v00000237dca2ad70_0, C4<0>, C4<0>, C4<0>;
v00000237dca99790_0 .net *"_ivl_0", 0 0, L_00000237dcaa33b0;  1 drivers
v00000237dca98750_0 .net "in1", 4 0, L_00000237dcaebd70;  alias, 1 drivers
v00000237dca99dd0_0 .net "in2", 4 0, L_00000237dcaa2460;  alias, 1 drivers
v00000237dca991f0_0 .net "out", 4 0, L_00000237dcaec1d0;  alias, 1 drivers
v00000237dca9a230_0 .net "s", 0 0, v00000237dca2ad70_0;  alias, 1 drivers
L_00000237dcaec1d0 .functor MUXZ 5, L_00000237dcaa2460, L_00000237dcaebd70, L_00000237dcaa33b0, C4<>;
S_00000237dc9aef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000237dc9c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000237dca336d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000237dcaa3500 .functor NOT 1, v00000237dca2b270_0, C4<0>, C4<0>, C4<0>;
v00000237dca98890_0 .net *"_ivl_0", 0 0, L_00000237dcaa3500;  1 drivers
v00000237dca9a550_0 .net "in1", 31 0, v00000237dca99970_0;  alias, 1 drivers
v00000237dca98930_0 .net "in2", 31 0, v00000237dca98b10_0;  alias, 1 drivers
v00000237dca99830_0 .net "out", 31 0, L_00000237dcafdd90;  alias, 1 drivers
v00000237dca98cf0_0 .net "s", 0 0, v00000237dca2b270_0;  alias, 1 drivers
L_00000237dcafdd90 .functor MUXZ 32, v00000237dca98b10_0, v00000237dca99970_0, L_00000237dcaa3500, C4<>;
S_00000237dc9f4790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000237dc9c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000237dc9f4920 .param/l "ADD" 0 9 12, C4<0000>;
P_00000237dc9f4958 .param/l "AND" 0 9 12, C4<0010>;
P_00000237dc9f4990 .param/l "NOR" 0 9 12, C4<0101>;
P_00000237dc9f49c8 .param/l "OR" 0 9 12, C4<0011>;
P_00000237dc9f4a00 .param/l "SGT" 0 9 12, C4<0111>;
P_00000237dc9f4a38 .param/l "SLL" 0 9 12, C4<1000>;
P_00000237dc9f4a70 .param/l "SLT" 0 9 12, C4<0110>;
P_00000237dc9f4aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000237dc9f4ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000237dc9f4b18 .param/l "XOR" 0 9 12, C4<0100>;
P_00000237dc9f4b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000237dc9f4b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000237dcaa47b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237dca99510_0 .net/2u *"_ivl_0", 31 0, L_00000237dcaa47b8;  1 drivers
v00000237dca99f10_0 .net "opSel", 3 0, v00000237dca2a410_0;  alias, 1 drivers
v00000237dca99150_0 .net "operand1", 31 0, L_00000237dcafdcf0;  alias, 1 drivers
v00000237dca989d0_0 .net "operand2", 31 0, L_00000237dcaff370;  alias, 1 drivers
v00000237dca99970_0 .var "result", 31 0;
v00000237dca986b0_0 .net "zero", 0 0, L_00000237dcaff9b0;  alias, 1 drivers
E_00000237dca33e90 .event anyedge, v00000237dca2a410_0, v00000237dca99150_0, v00000237dca2a5f0_0;
L_00000237dcaff9b0 .cmp/eq 32, v00000237dca99970_0, L_00000237dcaa47b8;
S_00000237dc9dfe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000237dc9c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000237dca9a670 .param/l "RType" 0 4 2, C4<000000>;
P_00000237dca9a6a8 .param/l "add" 0 4 5, C4<100000>;
P_00000237dca9a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_00000237dca9a718 .param/l "addu" 0 4 5, C4<100001>;
P_00000237dca9a750 .param/l "and_" 0 4 5, C4<100100>;
P_00000237dca9a788 .param/l "andi" 0 4 8, C4<001100>;
P_00000237dca9a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_00000237dca9a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_00000237dca9a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000237dca9a868 .param/l "j" 0 4 12, C4<000010>;
P_00000237dca9a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_00000237dca9a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_00000237dca9a910 .param/l "lw" 0 4 8, C4<100011>;
P_00000237dca9a948 .param/l "nor_" 0 4 5, C4<100111>;
P_00000237dca9a980 .param/l "or_" 0 4 5, C4<100101>;
P_00000237dca9a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_00000237dca9a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000237dca9aa28 .param/l "sll" 0 4 6, C4<000000>;
P_00000237dca9aa60 .param/l "slt" 0 4 5, C4<101010>;
P_00000237dca9aa98 .param/l "slti" 0 4 8, C4<101010>;
P_00000237dca9aad0 .param/l "srl" 0 4 6, C4<000010>;
P_00000237dca9ab08 .param/l "sub" 0 4 5, C4<100010>;
P_00000237dca9ab40 .param/l "subu" 0 4 5, C4<100011>;
P_00000237dca9ab78 .param/l "sw" 0 4 8, C4<101011>;
P_00000237dca9abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000237dca9abe8 .param/l "xori" 0 4 8, C4<001110>;
v00000237dca9a190_0 .var "PCsrc", 0 0;
v00000237dca99ab0_0 .net "funct", 5 0, L_00000237dcaedad0;  alias, 1 drivers
v00000237dca9a410_0 .net "opcode", 5 0, L_00000237dcaa1920;  alias, 1 drivers
v00000237dca99a10_0 .net "operand1", 31 0, L_00000237dcaa3960;  alias, 1 drivers
v00000237dca98e30_0 .net "operand2", 31 0, L_00000237dcaff370;  alias, 1 drivers
v00000237dca99b50_0 .net "rst", 0 0, v00000237dcaa1b00_0;  alias, 1 drivers
E_00000237dca33990/0 .event anyedge, v00000237dca2a9b0_0, v00000237dca2a230_0, v00000237dca99fb0_0, v00000237dca2a5f0_0;
E_00000237dca33990/1 .event anyedge, v00000237dca29830_0;
E_00000237dca33990 .event/or E_00000237dca33990/0, E_00000237dca33990/1;
S_00000237dc9dffd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000237dc9c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000237dca98ed0 .array "DataMem", 0 1023, 31 0;
v00000237dca9a2d0_0 .net "address", 31 0, v00000237dca99970_0;  alias, 1 drivers
v00000237dca98a70_0 .net "clock", 0 0, L_00000237dcaa2e70;  1 drivers
v00000237dca9a370_0 .net "data", 31 0, L_00000237dcaa30a0;  alias, 1 drivers
v00000237dca99c90_0 .var/i "i", 31 0;
v00000237dca98b10_0 .var "q", 31 0;
v00000237dca99650_0 .net "rden", 0 0, v00000237dca2b3b0_0;  alias, 1 drivers
v00000237dca98f70_0 .net "wren", 0 0, v00000237dca296f0_0;  alias, 1 drivers
E_00000237dca33a50 .event posedge, v00000237dca98a70_0;
S_00000237dc9d8be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000237dc9c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000237dca33750 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000237dca993d0_0 .net "PCin", 31 0, L_00000237dcaec130;  alias, 1 drivers
v00000237dca99e70_0 .var "PCout", 31 0;
v00000237dca99010_0 .net "clk", 0 0, L_00000237dcaa2e00;  alias, 1 drivers
v00000237dca990b0_0 .net "rst", 0 0, v00000237dcaa1b00_0;  alias, 1 drivers
    .scope S_00000237dc9dfe40;
T_0 ;
    %wait E_00000237dca33990;
    %load/vec4 v00000237dca99b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000237dca9a190_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000237dca9a410_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000237dca99a10_0;
    %load/vec4 v00000237dca98e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000237dca9a410_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000237dca99a10_0;
    %load/vec4 v00000237dca98e30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000237dca9a410_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000237dca9a410_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000237dca9a410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000237dca99ab0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000237dca9a190_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000237dc9d8be0;
T_1 ;
    %wait E_00000237dca34490;
    %load/vec4 v00000237dca990b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000237dca99e70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000237dca993d0_0;
    %assign/vec4 v00000237dca99e70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000237dc8e6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000237dca2aaf0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000237dca2aaf0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000237dca2aaf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %load/vec4 v00000237dca2aaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000237dca2aaf0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca2a2d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000237dc8e69c0;
T_3 ;
    %wait E_00000237dca33e50;
    %load/vec4 v00000237dca2a9b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000237dca2ae10_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000237dca2b310_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000237dca29790_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000237dca296f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000237dca2b270_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000237dca2b3b0_0, 0;
    %assign/vec4 v00000237dca2ad70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000237dca2ae10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000237dca2a410_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000237dca2b310_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000237dca29790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000237dca296f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000237dca2b270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000237dca2b3b0_0, 0, 1;
    %store/vec4 v00000237dca2ad70_0, 0, 1;
    %load/vec4 v00000237dca2a230_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2ae10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca29790_0, 0;
    %load/vec4 v00000237dca29830_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b310_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b310_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca29790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b310_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca29790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000237dca2ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b310_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca29790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b310_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca29790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b310_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca29790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b310_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca29790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b310_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca29790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b270_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca296f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000237dca2b310_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000237dca2a410_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000237dc9c4950;
T_4 ;
    %wait E_00000237dca34490;
    %fork t_1, S_00000237dc9c4ae0;
    %jmp t_0;
    .scope S_00000237dc9c4ae0;
t_1 ;
    %load/vec4 v00000237dca998d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000237dca2a730_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000237dca2a730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000237dca2a730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca987f0, 0, 4;
    %load/vec4 v00000237dca2a730_0;
    %addi 1, 0, 32;
    %store/vec4 v00000237dca2a730_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000237dca9a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000237dca9a0f0_0;
    %load/vec4 v00000237dca995b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca987f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca987f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000237dc9c4950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000237dc9c4950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000237dca99d30_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000237dca99d30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000237dca99d30_0;
    %ix/getv/s 4, v00000237dca99d30_0;
    %load/vec4a v00000237dca987f0, 4;
    %ix/getv/s 4, v00000237dca99d30_0;
    %load/vec4a v00000237dca987f0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000237dca99d30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000237dca99d30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000237dc9f4790;
T_6 ;
    %wait E_00000237dca33e90;
    %load/vec4 v00000237dca99f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000237dca99970_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000237dca99150_0;
    %load/vec4 v00000237dca989d0_0;
    %add;
    %assign/vec4 v00000237dca99970_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000237dca99150_0;
    %load/vec4 v00000237dca989d0_0;
    %sub;
    %assign/vec4 v00000237dca99970_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000237dca99150_0;
    %load/vec4 v00000237dca989d0_0;
    %and;
    %assign/vec4 v00000237dca99970_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000237dca99150_0;
    %load/vec4 v00000237dca989d0_0;
    %or;
    %assign/vec4 v00000237dca99970_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000237dca99150_0;
    %load/vec4 v00000237dca989d0_0;
    %xor;
    %assign/vec4 v00000237dca99970_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000237dca99150_0;
    %load/vec4 v00000237dca989d0_0;
    %or;
    %inv;
    %assign/vec4 v00000237dca99970_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000237dca99150_0;
    %load/vec4 v00000237dca989d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000237dca99970_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000237dca989d0_0;
    %load/vec4 v00000237dca99150_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000237dca99970_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000237dca99150_0;
    %ix/getv 4, v00000237dca989d0_0;
    %shiftl 4;
    %assign/vec4 v00000237dca99970_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000237dca99150_0;
    %ix/getv 4, v00000237dca989d0_0;
    %shiftr 4;
    %assign/vec4 v00000237dca99970_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000237dc9dffd0;
T_7 ;
    %wait E_00000237dca33a50;
    %load/vec4 v00000237dca99650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000237dca9a2d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000237dca98ed0, 4;
    %assign/vec4 v00000237dca98b10_0, 0;
T_7.0 ;
    %load/vec4 v00000237dca98f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000237dca9a370_0;
    %ix/getv 3, v00000237dca9a2d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000237dc9dffd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000237dca99c90_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000237dca99c90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000237dca99c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %load/vec4 v00000237dca99c90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000237dca99c90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237dca98ed0, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000237dc9dffd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000237dca99c90_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000237dca99c90_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000237dca99c90_0;
    %load/vec4a v00000237dca98ed0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000237dca99c90_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000237dca99c90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000237dca99c90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000237dc9c62a0;
T_10 ;
    %wait E_00000237dca34490;
    %load/vec4 v00000237dcaa2aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000237dcaa1ba0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000237dcaa1ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000237dcaa1ba0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000237dca243f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237dcaa2b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237dcaa1b00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000237dca243f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000237dcaa2b40_0;
    %inv;
    %assign/vec4 v00000237dcaa2b40_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000237dca243f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237dcaa1b00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237dcaa1b00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000237dcaa0f20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
