---
layout: default
modal-id: 8
title: Parity Generator - VLSI Layout
date: 2017-10-20
img: parityGen_layout_200nm.png
alt: image-alt
project-date: OCT 2017
client: personal
tags: [VLSI, Layout, Cadence, Virtuoso, XOR gate, Parity Generator]
description: Designing a Parity Generator using xor gates in the static cmos 45nm technology. The design objective is to obtain the best power delay product. The parity generator drives an external load of 12fF. The propagation delay of the circuit has to be less than 200ps.

link: <a href="https://app.box.com/s/1415uxdn3qnab2m2uqecxckcijee09bc">Parity Generator Design - PDF Report
---
