
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001615                       # Number of seconds simulated (Second)
simTicks                                   1614773000                       # Number of ticks simulated (Tick)
finalTick                                  1614773000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    127.07                       # Real time elapsed on the host (Second)
hostTickRate                                 12707919                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     706372                       # Number of bytes of host memory used (Byte)
simInsts                                     11462660                       # Number of instructions simulated (Count)
simOps                                       23021547                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    90209                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     181174                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          6459093                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.563490                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.774655                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        23467598                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       96                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       23371093                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1506                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               446141                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            556468                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  60                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             6290908                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.715059                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.291263                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    859415     13.66%     13.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    327698      5.21%     18.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    745231     11.85%     30.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1000954     15.91%     46.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    834120     13.26%     59.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    950999     15.12%     75.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    796993     12.67%     87.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    527346      8.38%     96.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    248152      3.94%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               6290908                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  358152     87.09%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  16253      3.95%     91.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     91.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   1924      0.47%     91.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  5026      1.22%     92.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                 17500      4.26%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                 9956      2.42%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    756      0.18%     99.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   490      0.12%     99.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               985      0.24%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              173      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cvt                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16DotProd              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MultAcc              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Bf16Cvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.issuedInstType_0::No_OpClass        464539      1.99%      1.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntAlu          17968555     76.88%     78.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntMult           137738      0.59%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntDiv              1822      0.01%     79.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd           43341      0.19%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd            30920      0.13%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu           278009      1.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp              396      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt           174158      0.75%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc          444780      1.90%     83.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMult           68165      0.29%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShift          37972      0.16%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     84.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemRead          2068065      8.85%     92.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemWrite         1368432      5.86%     98.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead       227643      0.97%     99.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite        56558      0.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IprAccess              0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::total           23371093                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.618324                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              411231                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.017596                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 50371260                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                22389597                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        21805148                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   3074571                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1524341                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1499202                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    21754795                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1562990                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        3411004                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  21021921                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         3.25                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       6.16                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.53                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     26186                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             874                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          168185                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        2306761                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1427784                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        19801                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         2307                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.bac.fetchTargets                         0                       # Number of fetch targets created  (Count)
system.cpu.bac.branches                       2648527                       # Number of branches that BAC encountered (Count)
system.cpu.bac.predTakenBranches              1425134                       # Number of branches that BAC predicted taken. (Count)
system.cpu.bac.branchesNotLastuOp                   0                       # Number of branches that fetch encountered which are not the last uOp within a macrooperation. Jump to itself. (Count)
system.cpu.bac.branchMisspredict                13722                       # Number of mispredicted branches (Count)
system.cpu.bac.noBranchMisspredict               9394                       # Number of non-branch instructions mispredicted (Count)
system.cpu.bac.squashBranchDecode                 705                       # Number of branches squashed from decode (Count)
system.cpu.bac.squashBranchCommit               13017                       # Number of branches squashed from commit (Count)
system.cpu.bac.preDecUpdate::NoBranch               0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::Return                 0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallDirect             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallIndirect            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectCond             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectCond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::total                  0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.noHistByType::NoBranch               0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::Return                 0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallDirect             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallIndirect            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectCond             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectCond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::total                  0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.typeMissmatch                        0                       # Number branches where the branch type miss match (Count)
system.cpu.bac.multiBranchInst                      0                       # Number branches because its not the last branch. (Count)
system.cpu.bac.ftSizeDist::samples                  0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::mean                   nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::stdev                  nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::underflows               0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::0-3                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::4-7                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::8-11                     0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::12-15                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::16-19                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::20-23                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::24-27                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::28-31                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::32                       0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::overflows                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::min_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::max_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::total                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftNumber::samples                    0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::mean                     nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::stdev                    nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::underflows                 0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::0                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::1                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::2                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::3                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::4                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::overflows                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::min_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::max_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::total                      0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.branchPred.lookups_0::NoBranch         1679      0.06%      0.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        223455      8.44%      8.50% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       207061      7.82%     16.32% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          189      0.01%     16.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1893746     71.50%     87.83% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       165483      6.25%     94.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       156914      5.92%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2648527                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1628      1.69%      1.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        17575     18.22%     19.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         1283      1.33%     21.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           82      0.09%     21.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        73827     76.54%     97.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1127      1.17%     99.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          930      0.96%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         96452                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          130      0.95%      0.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.02%      0.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          377      2.75%      3.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          107      0.78%      4.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        12568     91.59%     96.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          295      2.15%     98.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          242      1.76%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        13722                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect          377     53.48%     53.48% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0      0.00%     53.48% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond           33      4.68%     58.16% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond          295     41.84%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total          705                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           51      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       205880      8.07%      8.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       205778      8.06%     16.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          107      0.00%     16.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1819918     71.31%     87.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       164356      6.44%     93.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     93.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       155984      6.11%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2552074                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           51      1.09%      1.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      1.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          195      4.15%      5.24% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          103      2.19%      7.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         3991     84.95%     92.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          147      3.13%     95.51% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     95.51% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          211      4.49%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         4698                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           51      1.54%      1.54% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      1.54% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      1.54% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      1.54% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         3264     98.46%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         3315                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          195     14.10%     14.10% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          103      7.45%     21.55% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          727     52.57%     74.11% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          147     10.63%     84.74% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     84.74% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          211     15.26%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         1383                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1223393     46.19%     46.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1045822     39.49%     85.68% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       223455      8.44%     94.12% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       155857      5.88%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2648527                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        12339     92.38%     92.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          994      7.44%     99.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.02%     99.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           21      0.16%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        13357                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1893746                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       690862                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              4698                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            991                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups              2648527                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                12335                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1246627                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.470687                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1578                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          157103                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             155857                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1246                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1679      0.06%      0.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       223455      8.44%      8.50% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       207061      7.82%     16.32% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          189      0.01%     16.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1893746     71.50%     87.83% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       165483      6.25%     94.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       156914      5.92%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2648527                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          242      0.02%      0.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       223455     15.94%     15.96% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          572      0.04%     16.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          189      0.01%     16.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      1003687     71.59%     87.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        16841      1.20%     88.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     88.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       156914     11.19%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1401900                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch          130      1.05%      1.05% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      1.05% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          377      3.06%      4.11% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      4.11% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        11533     93.50%     97.61% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          295      2.39%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        12335                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch          130      1.05%      1.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      1.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          377      3.06%      4.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      4.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        11533     93.50%     97.61% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          295      2.39%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        12335                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       157103                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       155857                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1246                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          349                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       157452                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               224825                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 224820                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              18940                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 205880                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              205880                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          445147                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             13942                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      6208241                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.708224                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.073517                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1145600     18.45%     18.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          765349     12.33%     30.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          853334     13.75%     44.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          998925     16.09%     60.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          268102      4.32%     64.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          160006      2.58%     67.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          149745      2.41%     69.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          155593      2.51%     72.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1711587     27.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      6208241                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          24                       # Number of memory barriers committed (Count)
system.cpu.commit.committedInstType_0::No_OpClass       461207      2.00%      2.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     17681986     76.81%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       136837      0.59%     79.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1679      0.01%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        42554      0.18%     79.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        30746      0.13%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       276924      1.20%     80.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          384      0.00%     80.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       173488      0.75%     81.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       444472      1.93%     83.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult        68040      0.30%     83.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     83.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift        37341      0.16%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     84.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2031984      8.83%     92.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1363096      5.92%     98.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       215405      0.94%     99.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        55404      0.24%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     23021547                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1711587                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             11462660                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               23021547                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       11462660                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         23021547                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts         11462660                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps           23021547                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  0.563490                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.774655                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3665889                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1493645                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          21430131                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2247389                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1418500                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       461207      2.00%      2.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     17681986     76.81%     78.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       136837      0.59%     79.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1679      0.01%     79.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        42554      0.18%     79.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        30746      0.13%     79.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       276924      1.20%     80.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          384      0.00%     80.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       173488      0.75%     81.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       444472      1.93%     83.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult        68040      0.30%     83.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift        37341      0.16%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     84.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2031984      8.83%     92.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1363096      5.92%     98.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       215405      0.94%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        55404      0.24%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     23021547                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2552074                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2190052                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       361971                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1819918                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       732105                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       205885                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       205880                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls          205885                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns        411765                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data        3386080                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3386080                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3386080                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3386080                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        24900                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           24900                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        24900                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          24900                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    424086500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    424086500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    424086500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    424086500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3410980                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3410980                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3410980                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3410980                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.007300                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007300                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.007300                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007300                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 17031.586345                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 17031.586345                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 17031.586345                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 17031.586345                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         6491                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          115                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          372                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      17.448925                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          115                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         7986                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              7986                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        15419                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         15419                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        15419                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        15419                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         9481                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         9481                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         9481                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         9481                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    188653250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    188653250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    188653250                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    188653250                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002780                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002780                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002780                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002780                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 19898.032908                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 19898.032908                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 19898.032908                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 19898.032908                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   8970                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       125000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       125000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 41666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 41666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       289751                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       289751                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 96583.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 96583.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1971561                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1971561                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        20928                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         20928                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    344872250                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    344872250                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1992489                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1992489                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.010503                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.010503                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 16478.987481                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 16478.987481                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        15417                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        15417                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5511                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5511                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    111542000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    111542000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002766                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002766                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 20239.883869                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 20239.883869                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1414519                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1414519                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         3972                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         3972                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     79214250                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     79214250                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1418491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1418491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002800                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002800                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 19943.164653                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 19943.164653                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         3970                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         3970                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     77111250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     77111250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002799                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002799                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 19423.488665                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 19423.488665                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           504.400260                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3395585                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               9482                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             358.108521                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              151750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   504.400260                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.985157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.985157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           27297514                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          27297514                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.status::Running             3732101     59.33%     59.33% # Number of cycles decode is running (Cycle)
system.cpu.decode.status::Idle                1938012     30.81%     90.13% # Number of cycles decode is idle (Cycle)
system.cpu.decode.status::Squashing             22411      0.36%     90.49% # Number of cycles decode is squashing (Cycle)
system.cpu.decode.status::Blocked              557764      8.87%     99.35% # Number of cycles decode is blocking (Cycle)
system.cpu.decode.status::Unblocking            40620      0.65%    100.00% # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.branchResolved              1051587                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   724                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               23615851                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3611                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            23344907                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          2602596                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         2294510                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1424525                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.614270                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       13053857                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       6383000                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpAluAccesses      1510411                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        2689268                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1341598                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     21737990                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      26178633                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     15766983                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           3719035                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      8771862                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1430364                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       4335761                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   46228                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  956                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        123286                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   1735739                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1844                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            6290908                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.767511                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.562521                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2475320     39.35%     39.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   219315      3.49%     42.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   242548      3.86%     46.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   209980      3.34%     50.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   416285      6.62%     56.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   201782      3.21%     59.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   199481      3.17%     63.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   113796      1.81%     64.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2212401     35.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              6290908                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.ftNumber::samples            4335761                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::mean                     0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::stdev                    0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::underflows               0      0.00%      0.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::0                  4335761    100.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::1                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::2                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::3                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::4                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::overflows                0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::min_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::max_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::total              4335761                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              11782434                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.824162                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2648527                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.410046                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      1807791                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.ftq.inserts                              0                       # The number of FTQ insertions (Count)
system.cpu.ftq.removals                             0                       # The number of FTQ removals. Not including squashes (Count)
system.cpu.ftq.squashes                             0                       # The number of FTQ squashes (Count)
system.cpu.ftq.locks                                0                       # The number of times the FTQ got locked. (Count)
system.cpu.ftq.occupancy::samples                   0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::mean                    nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::stdev                   nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::underflows                0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::0-3                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::4-7                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::8                         0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::overflows                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::min_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::max_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::total                     0                       # Distribution of the FTQ occupation. (Count)
system.cpu.icache.demandHits::cpu.inst        1733701                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1733701                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1733701                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1733701                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2038                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2038                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2038                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2038                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     90868500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     90868500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     90868500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     90868500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1735739                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1735739                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1735739                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1735739                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001174                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001174                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001174                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001174                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 44587.095191                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 44587.095191                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 44587.095191                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 44587.095191                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          293                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      58.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1119                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1119                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          404                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           404                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          404                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          404                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1634                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1634                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1634                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1634                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     73185250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     73185250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     73185250                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     73185250                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000941                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000941                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000941                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000941                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 44789.014688                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 44789.014688                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 44789.014688                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 44789.014688                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1119                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1733701                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1733701                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2038                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2038                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     90868500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     90868500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1735739                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1735739                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001174                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001174                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 44587.095191                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 44587.095191                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          404                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          404                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1634                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1634                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     73185250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     73185250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000941                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000941                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 44789.014688                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 44789.014688                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           507.322860                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1735334                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1633                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1062.666258                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               76750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   507.322860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.990865                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.990865                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          193                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          310                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           13887545                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          13887545                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     22411                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     152238                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   139629                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               23467694                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  290                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2306761                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1427784                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    32                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       435                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   138931                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            108                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2092                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        21553                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                23645                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 23315894                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                23304350                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  16226726                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  27364220                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.607991                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.592991                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      302620                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   59372                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  174                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 108                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   9284                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 8190                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    348                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2247389                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::mean              3.499944                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::stdev            11.910266                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::0-9                2227574     99.12%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::10-19                 4718      0.21%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::20-29                12033      0.54%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::30-39                 1078      0.05%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::40-49                   13      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::50-59                    3      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::60-69                   28      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::70-79                    6      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::80-89                   15      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::90-99                    5      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::100-109                 31      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::110-119                 14      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::120-129                 21      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::130-139                 41      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::140-149                 27      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::150-159                 33      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::160-169                 42      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::170-179                 21      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::180-189                 10      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::190-199                 10      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::200-209                  9      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::210-219                  4      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::220-229                  6      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::230-239                  5      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::240-249                  8      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::250-259                 20      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::260-269                 17      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::270-279                530      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::280-289                 37      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::290-299                 43      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::overflows              987      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::max_value             1518                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::total              2247389                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.addedLoadsAndStores           3734545                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                 2303611                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1424532                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.exAccesses                       0                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.dtb.rdMisses                       429                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       809                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.exMisses                         0                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.exAccesses                 1736714                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.exMisses                      1165                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.status::Running             3752613     59.65%     59.65% # Number of cycles rename is running (Cycle)
system.cpu.rename.status::Idle                1954503     31.07%     90.72% # Number of cycles rename is idle (Cycle)
system.cpu.rename.status::Squashing             22411      0.36%     91.08% # Number of cycles rename is squashing (Cycle)
system.cpu.rename.status::Blocked              392207      6.23%     97.31% # Number of cycles rename is blocking (Cycle)
system.cpu.rename.status::Unblocking           166168      2.64%     99.95% # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.status::SerializeStall         3006      0.05%    100.00% # Number of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.renamedInsts               23596575                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  7349                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  23464                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   4560                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 122702                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            36141696                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    76397859                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 26478725                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2711217                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              35244313                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   897374                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      75                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  58                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    195959                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                15578904                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                  1336274                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                         27854304                       # The number of ROB reads (Count)
system.cpu.rob.writes                        47016207                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 11462660                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   23021547                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                3665889                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  8240                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 7143                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           8494                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           1119                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               3542                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq                6194                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  2                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 2                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                3972                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               3972                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             1634                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            5510                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4382                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        27938                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    32320                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       175872                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1117952                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   1293824                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              9264                       # Total snoops (Count)
system.l2bus.snoopTraffic                       32768                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               20378                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.024144                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.153499                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     19886     97.59%     97.59% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       492      2.41%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 20378                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              9854250                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1224999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             7112000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           21207                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        10092                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               485                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               857                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              7233                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 8090                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              857                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             7233                       # number of overall hits (Count)
system.l2cache.overallHits::total                8090                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             773                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            2249                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               3022                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            773                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           2249                       # number of overall misses (Count)
system.l2cache.overallMisses::total              3022                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     67413250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    143393500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     210806750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     67413250                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    143393500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    210806750                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1630                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          9482                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            11112                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1630                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         9482                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           11112                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.474233                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.237186                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.271958                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.474233                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.237186                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.271958                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 87209.896507                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 63758.781681                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 69757.362674                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 87209.896507                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 63758.781681                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 69757.362674                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks             508                       # number of writebacks (Count)
system.l2cache.writebacks::total                  508                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst           219                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data          1349                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total             1568                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst          219                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data         1349                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total            1568                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          554                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data          900                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           1454                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          554                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data          900                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher         5441                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          6895                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     52133000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     85987000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    138120000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     52133000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     85987000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher    447706253                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    585826253                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.339877                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.094917                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.130850                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.339877                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.094917                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.620500                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 94102.888087                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 95541.111111                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 94993.122421                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 94102.888087                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 95541.111111                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 82283.817864                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 84963.923568                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      3066                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            4                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            4                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher         5441                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total         5441                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher    447706253                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total    447706253                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 82283.817864                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 82283.817864                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst          857                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           857                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst          773                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          773                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     67413250                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     67413250                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst         1630                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         1630                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.474233                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.474233                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 87209.896507                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 87209.896507                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrHits::cpu.inst          219                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrHits::total          219                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst          554                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          554                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     52133000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     52133000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.339877                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.339877                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 94102.888087                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 94102.888087                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          2633                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             2633                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1339                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1339                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     60522750                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     60522750                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         3972                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         3972                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.337110                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.337110                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 45199.962659                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 45199.962659                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data         1155                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total         1155                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data          184                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          184                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     16294000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     16294000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.046324                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.046324                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 88554.347826                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 88554.347826                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data         4600                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         4600                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          910                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          910                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data     82870750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     82870750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data         5510                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         5510                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.165154                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.165154                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 91066.758242                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 91066.758242                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data          194                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total          194                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          716                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          716                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     69693000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     69693000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.129946                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.129946                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 97336.592179                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 97336.592179                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackClean.hits::writebacks         1119                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1119                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1119                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1119                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks         7986                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         7986                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         7986                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         7986                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses         1454                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued               8654                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                709                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful               2995                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.346083                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.673185                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache           1624                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR            1589                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                 3213                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified           8694                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               1                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand           20                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage              225                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage          106                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children0.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children0.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children0.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children0.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children0.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children0.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children0.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children0.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children0.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children0.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children0.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children0.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children0.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children0.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children0.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children0.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.children1.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children1.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children1.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children1.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children1.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children1.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children1.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children1.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children1.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children1.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children1.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children1.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children1.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.children2.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children2.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children2.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children2.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children2.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children2.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children2.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children2.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children2.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children2.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children2.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children2.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children2.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children2.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children2.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children2.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children2.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children2.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3825.236761                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   25057                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  7154                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  3.502516                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    81.580670                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   289.551569                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   560.999007                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  2893.105515                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.019917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.070691                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.136963                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.706325                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.933896                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         3376                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024          712                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0             145                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1             209                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            1237                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3            1785                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0             230                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              17                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              63                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             402                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.824219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.173828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                176770                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               176770                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      1016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1108.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1792.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples     10848.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000030000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001374044000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            57                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            57                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                19508                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 945                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         6881                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         508                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      13762                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1016                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      14                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        4.27                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                  13762                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                  1016                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2469                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2492                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1643                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     1655                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1593                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     1585                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      452                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      447                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      286                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      276                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     183                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     183                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     103                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                      99                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      64                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      58                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                      19                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      53                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      59                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      57                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      57                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      57                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      57                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      58                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      60                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      59                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      58                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      58                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      59                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      241.192982                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      88.638511                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     971.026619                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127             39     68.42%     68.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           11     19.30%     87.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            5      8.77%     96.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      1.75%     98.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7296-7423            1      1.75%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             57                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.456140                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.394813                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.570602                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                21     36.84%     36.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      1.75%     38.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                31     54.39%     92.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      3.51%     96.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      1.75%     98.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26                 1      1.75%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             57                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      448                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   440384                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 32512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               272721924.38194102                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               20134099.34399448                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1614729500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      218531.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        35456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        57344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher       347136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        31840                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 21957265.820025477558                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 35512112.228777669370                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 214975107.956350535154                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 19717941.778813492507                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         1800                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher        10854                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         1016                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     71700756                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    118404240                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher    629399578                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  29395483683                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     64711.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     65780.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     57987.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  28932562.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        35456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        57600                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher       347328                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          440384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        35456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        35456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        32512                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        32512                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           554                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           900                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher         5427                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             6881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          508                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             508                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        21957266                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        35670648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    215094010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          272721924                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     21957266                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       21957266                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     20134099                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          20134099                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     20134099                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       21957266                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       35670648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    215094010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         292856024                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 13748                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  995                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           682                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           938                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           948                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           860                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          902                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          918                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          786                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          842                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          702                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            60                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            60                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            90                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           110                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            85                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           116                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            52                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            86                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           60                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           54                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           48                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                544544574                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               27496000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           819504574                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 39609.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            59609.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8325                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 697                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             60.55                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            70.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         5720                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    82.472727                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    76.135274                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    40.413949                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::32-63           53      0.93%      0.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-95         4403     76.98%     77.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::96-127           34      0.59%     78.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-159          877     15.33%     93.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::160-191           13      0.23%     94.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-223          269      4.70%     98.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::224-255           14      0.24%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-287           42      0.73%     99.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::288-319            1      0.02%     99.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-351            9      0.16%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::352-383            1      0.02%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-415            3      0.05%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-479            1      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         5720                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             439936                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           31840                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               272.444486                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                19.717942                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.83                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.12                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                61.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy              0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower             0                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1283087590                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     91300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    240385410                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6697                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           508                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2091                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                184                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               184                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6697                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        16361                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        16361                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   16361                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       472896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       472896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   472896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               6881                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     6881    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 6881                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1614773000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3441716                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            8790713                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           9480                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2599                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.l2cache.prefetcher.actionUse_0             625                       # Number of epochs where RL selected bandit index 0 (Unspecified)
system.l2cache.prefetcher.actionUse_1               7                       # Number of epochs where RL selected bandit index 1 (Unspecified)
system.l2cache.prefetcher.actionUse_2             169                       # Number of epochs where RL selected bandit index 2 (Unspecified)
system.l2cache.prefetcher.actionUse_3               6                       # Number of epochs where RL selected bandit index 3 (OFF) (Unspecified)
system.l2cache.prefetcher.children0.pfIssued         1816                       # Prefetches issued (attributed) to child 0 (Unspecified)
system.l2cache.prefetcher.children0.pfRedundant            9                       # Redundant prefetch candidates (already tracked) for child 0 (Unspecified)
system.l2cache.prefetcher.children0.pfUseful          999                       # Useful prefetches (demand hit prefetched line) for child 0 (Unspecified)
system.l2cache.prefetcher.children1.pfIssued           27                       # Prefetches issued (attributed) to child 1 (Unspecified)
system.l2cache.prefetcher.children1.pfRedundant           33                       # Redundant prefetch candidates (already tracked) for child 1 (Unspecified)
system.l2cache.prefetcher.children1.pfUseful            7                       # Useful prefetches (demand hit prefetched line) for child 1 (Unspecified)
system.l2cache.prefetcher.children2.pfIssued         4224                       # Prefetches issued (attributed) to child 2 (Unspecified)
system.l2cache.prefetcher.children2.pfRedundant         2810                       # Redundant prefetch candidates (already tracked) for child 2 (Unspecified)
system.l2cache.prefetcher.children2.pfUseful         1284                       # Useful prefetches (demand hit prefetched line) for child 2 (Unspecified)
system.l2cache.prefetcher.children3.pfIssued            0                       # Prefetches issued (attributed) to child 3 (Unspecified)
system.l2cache.prefetcher.children3.pfRedundant            0                       # Redundant prefetch candidates (already tracked) for child 3 (Unspecified)
system.l2cache.prefetcher.children3.pfUseful            0                       # Useful prefetches (demand hit prefetched line) for child 3 (Unspecified)

---------- End Simulation Statistics   ----------
