vendor_name = ModelSim
source_file = 1, C:/HK2_24-25/HDL/TH/LAB_04/ALU_32bit.v
source_file = 1, C:/HK2_24-25/HDL/TH/LAB_04/mux2to1_32bit.v
source_file = 1, C:/HK2_24-25/HDL/TH/LAB_04/ALU.vwf
source_file = 1, C:/HK2_24-25/HDL/TH/LAB_04/db/lab4.cbx.xml
design_name = ALU_32bit
instance = comp, \Add1~0 , Add1~0, ALU_32bit, 1
instance = comp, \Add1~2 , Add1~2, ALU_32bit, 1
instance = comp, \Add1~4 , Add1~4, ALU_32bit, 1
instance = comp, \Add1~6 , Add1~6, ALU_32bit, 1
instance = comp, \Add1~8 , Add1~8, ALU_32bit, 1
instance = comp, \Add1~10 , Add1~10, ALU_32bit, 1
instance = comp, \Add1~12 , Add1~12, ALU_32bit, 1
instance = comp, \Add1~14 , Add1~14, ALU_32bit, 1
instance = comp, \Add1~16 , Add1~16, ALU_32bit, 1
instance = comp, \Add1~18 , Add1~18, ALU_32bit, 1
instance = comp, \Add1~20 , Add1~20, ALU_32bit, 1
instance = comp, \Add1~22 , Add1~22, ALU_32bit, 1
instance = comp, \Add1~24 , Add1~24, ALU_32bit, 1
instance = comp, \Add1~26 , Add1~26, ALU_32bit, 1
instance = comp, \Add1~28 , Add1~28, ALU_32bit, 1
instance = comp, \Add1~30 , Add1~30, ALU_32bit, 1
instance = comp, \Add1~32 , Add1~32, ALU_32bit, 1
instance = comp, \Add1~34 , Add1~34, ALU_32bit, 1
instance = comp, \Add1~36 , Add1~36, ALU_32bit, 1
instance = comp, \Add1~38 , Add1~38, ALU_32bit, 1
instance = comp, \Add1~40 , Add1~40, ALU_32bit, 1
instance = comp, \Add1~42 , Add1~42, ALU_32bit, 1
instance = comp, \Add1~44 , Add1~44, ALU_32bit, 1
instance = comp, \Add1~46 , Add1~46, ALU_32bit, 1
instance = comp, \Add1~48 , Add1~48, ALU_32bit, 1
instance = comp, \Add1~50 , Add1~50, ALU_32bit, 1
instance = comp, \Add1~52 , Add1~52, ALU_32bit, 1
instance = comp, \Add1~54 , Add1~54, ALU_32bit, 1
instance = comp, \Add1~56 , Add1~56, ALU_32bit, 1
instance = comp, \Add1~58 , Add1~58, ALU_32bit, 1
instance = comp, \Add1~60 , Add1~60, ALU_32bit, 1
instance = comp, \Add1~62 , Add1~62, ALU_32bit, 1
instance = comp, \Equal0~0 , Equal0~0, ALU_32bit, 1
instance = comp, \Equal0~5 , Equal0~5, ALU_32bit, 1
instance = comp, \S0~I , S0, ALU_32bit, 1
instance = comp, \A[0]~I , A[0], ALU_32bit, 1
instance = comp, \Add2~0 , Add2~0, ALU_32bit, 1
instance = comp, \S1~I , S1, ALU_32bit, 1
instance = comp, \Add0~0 , Add0~0, ALU_32bit, 1
instance = comp, \Mux31~0 , Mux31~0, ALU_32bit, 1
instance = comp, \Add3~0 , Add3~0, ALU_32bit, 1
instance = comp, \Mux31~1 , Mux31~1, ALU_32bit, 1
instance = comp, \Mux31~3 , Mux31~3, ALU_32bit, 1
instance = comp, \B[0]~I , B[0], ALU_32bit, 1
instance = comp, \Mux31~4 , Mux31~4, ALU_32bit, 1
instance = comp, \M~I , M, ALU_32bit, 1
instance = comp, \Mux31~2 , Mux31~2, ALU_32bit, 1
instance = comp, \A[1]~I , A[1], ALU_32bit, 1
instance = comp, \Add2~2 , Add2~2, ALU_32bit, 1
instance = comp, \Add0~2 , Add0~2, ALU_32bit, 1
instance = comp, \Mux30~0 , Mux30~0, ALU_32bit, 1
instance = comp, \Add3~2 , Add3~2, ALU_32bit, 1
instance = comp, \Mux30~1 , Mux30~1, ALU_32bit, 1
instance = comp, \B[1]~I , B[1], ALU_32bit, 1
instance = comp, \Mux30~2 , Mux30~2, ALU_32bit, 1
instance = comp, \Mux30~3 , Mux30~3, ALU_32bit, 1
instance = comp, \A[2]~I , A[2], ALU_32bit, 1
instance = comp, \Add2~4 , Add2~4, ALU_32bit, 1
instance = comp, \Add0~4 , Add0~4, ALU_32bit, 1
instance = comp, \Mux29~0 , Mux29~0, ALU_32bit, 1
instance = comp, \Add3~4 , Add3~4, ALU_32bit, 1
instance = comp, \Mux29~1 , Mux29~1, ALU_32bit, 1
instance = comp, \B[2]~I , B[2], ALU_32bit, 1
instance = comp, \Mux29~2 , Mux29~2, ALU_32bit, 1
instance = comp, \Mux29~3 , Mux29~3, ALU_32bit, 1
instance = comp, \A[3]~I , A[3], ALU_32bit, 1
instance = comp, \Add2~6 , Add2~6, ALU_32bit, 1
instance = comp, \Add0~6 , Add0~6, ALU_32bit, 1
instance = comp, \Mux28~0 , Mux28~0, ALU_32bit, 1
instance = comp, \Add3~6 , Add3~6, ALU_32bit, 1
instance = comp, \Mux28~1 , Mux28~1, ALU_32bit, 1
instance = comp, \B[3]~I , B[3], ALU_32bit, 1
instance = comp, \Mux28~2 , Mux28~2, ALU_32bit, 1
instance = comp, \Mux28~3 , Mux28~3, ALU_32bit, 1
instance = comp, \A[4]~I , A[4], ALU_32bit, 1
instance = comp, \Add2~8 , Add2~8, ALU_32bit, 1
instance = comp, \Add0~8 , Add0~8, ALU_32bit, 1
instance = comp, \Mux27~0 , Mux27~0, ALU_32bit, 1
instance = comp, \Add3~8 , Add3~8, ALU_32bit, 1
instance = comp, \Mux27~1 , Mux27~1, ALU_32bit, 1
instance = comp, \B[4]~I , B[4], ALU_32bit, 1
instance = comp, \Mux27~2 , Mux27~2, ALU_32bit, 1
instance = comp, \Mux27~3 , Mux27~3, ALU_32bit, 1
instance = comp, \A[5]~I , A[5], ALU_32bit, 1
instance = comp, \Add2~10 , Add2~10, ALU_32bit, 1
instance = comp, \Add0~10 , Add0~10, ALU_32bit, 1
instance = comp, \Mux26~0 , Mux26~0, ALU_32bit, 1
instance = comp, \Add3~10 , Add3~10, ALU_32bit, 1
instance = comp, \Mux26~1 , Mux26~1, ALU_32bit, 1
instance = comp, \B[5]~I , B[5], ALU_32bit, 1
instance = comp, \Mux26~2 , Mux26~2, ALU_32bit, 1
instance = comp, \Mux26~3 , Mux26~3, ALU_32bit, 1
instance = comp, \A[6]~I , A[6], ALU_32bit, 1
instance = comp, \Add2~12 , Add2~12, ALU_32bit, 1
instance = comp, \Add0~12 , Add0~12, ALU_32bit, 1
instance = comp, \Mux25~0 , Mux25~0, ALU_32bit, 1
instance = comp, \Add3~12 , Add3~12, ALU_32bit, 1
instance = comp, \Mux25~1 , Mux25~1, ALU_32bit, 1
instance = comp, \B[6]~I , B[6], ALU_32bit, 1
instance = comp, \Mux25~2 , Mux25~2, ALU_32bit, 1
instance = comp, \Mux25~3 , Mux25~3, ALU_32bit, 1
instance = comp, \A[7]~I , A[7], ALU_32bit, 1
instance = comp, \Add2~14 , Add2~14, ALU_32bit, 1
instance = comp, \Add0~14 , Add0~14, ALU_32bit, 1
instance = comp, \Mux24~0 , Mux24~0, ALU_32bit, 1
instance = comp, \Add3~14 , Add3~14, ALU_32bit, 1
instance = comp, \Mux24~1 , Mux24~1, ALU_32bit, 1
instance = comp, \B[7]~I , B[7], ALU_32bit, 1
instance = comp, \Mux24~2 , Mux24~2, ALU_32bit, 1
instance = comp, \Mux24~3 , Mux24~3, ALU_32bit, 1
instance = comp, \A[8]~I , A[8], ALU_32bit, 1
instance = comp, \Add2~16 , Add2~16, ALU_32bit, 1
instance = comp, \Add0~16 , Add0~16, ALU_32bit, 1
instance = comp, \Mux23~0 , Mux23~0, ALU_32bit, 1
instance = comp, \Add3~16 , Add3~16, ALU_32bit, 1
instance = comp, \Mux23~1 , Mux23~1, ALU_32bit, 1
instance = comp, \B[8]~I , B[8], ALU_32bit, 1
instance = comp, \Mux23~2 , Mux23~2, ALU_32bit, 1
instance = comp, \Mux23~3 , Mux23~3, ALU_32bit, 1
instance = comp, \A[9]~I , A[9], ALU_32bit, 1
instance = comp, \Add2~18 , Add2~18, ALU_32bit, 1
instance = comp, \Add0~18 , Add0~18, ALU_32bit, 1
instance = comp, \Mux22~0 , Mux22~0, ALU_32bit, 1
instance = comp, \Add3~18 , Add3~18, ALU_32bit, 1
instance = comp, \Mux22~1 , Mux22~1, ALU_32bit, 1
instance = comp, \B[9]~I , B[9], ALU_32bit, 1
instance = comp, \Mux22~2 , Mux22~2, ALU_32bit, 1
instance = comp, \Mux22~3 , Mux22~3, ALU_32bit, 1
instance = comp, \A[10]~I , A[10], ALU_32bit, 1
instance = comp, \Add2~20 , Add2~20, ALU_32bit, 1
instance = comp, \Add0~20 , Add0~20, ALU_32bit, 1
instance = comp, \Mux21~0 , Mux21~0, ALU_32bit, 1
instance = comp, \Add3~20 , Add3~20, ALU_32bit, 1
instance = comp, \Mux21~1 , Mux21~1, ALU_32bit, 1
instance = comp, \B[10]~I , B[10], ALU_32bit, 1
instance = comp, \Mux21~2 , Mux21~2, ALU_32bit, 1
instance = comp, \Mux21~3 , Mux21~3, ALU_32bit, 1
instance = comp, \A[11]~I , A[11], ALU_32bit, 1
instance = comp, \Add2~22 , Add2~22, ALU_32bit, 1
instance = comp, \Add0~22 , Add0~22, ALU_32bit, 1
instance = comp, \Mux20~0 , Mux20~0, ALU_32bit, 1
instance = comp, \Add3~22 , Add3~22, ALU_32bit, 1
instance = comp, \Mux20~1 , Mux20~1, ALU_32bit, 1
instance = comp, \B[11]~I , B[11], ALU_32bit, 1
instance = comp, \Mux20~2 , Mux20~2, ALU_32bit, 1
instance = comp, \Mux20~3 , Mux20~3, ALU_32bit, 1
instance = comp, \A[12]~I , A[12], ALU_32bit, 1
instance = comp, \Add2~24 , Add2~24, ALU_32bit, 1
instance = comp, \Add0~24 , Add0~24, ALU_32bit, 1
instance = comp, \Mux19~0 , Mux19~0, ALU_32bit, 1
instance = comp, \Add3~24 , Add3~24, ALU_32bit, 1
instance = comp, \Mux19~1 , Mux19~1, ALU_32bit, 1
instance = comp, \B[12]~I , B[12], ALU_32bit, 1
instance = comp, \Mux19~2 , Mux19~2, ALU_32bit, 1
instance = comp, \Mux19~3 , Mux19~3, ALU_32bit, 1
instance = comp, \A[13]~I , A[13], ALU_32bit, 1
instance = comp, \Add2~26 , Add2~26, ALU_32bit, 1
instance = comp, \Add0~26 , Add0~26, ALU_32bit, 1
instance = comp, \Mux18~0 , Mux18~0, ALU_32bit, 1
instance = comp, \Add3~26 , Add3~26, ALU_32bit, 1
instance = comp, \Mux18~1 , Mux18~1, ALU_32bit, 1
instance = comp, \B[13]~I , B[13], ALU_32bit, 1
instance = comp, \Mux18~2 , Mux18~2, ALU_32bit, 1
instance = comp, \Mux18~3 , Mux18~3, ALU_32bit, 1
instance = comp, \A[14]~I , A[14], ALU_32bit, 1
instance = comp, \Add2~28 , Add2~28, ALU_32bit, 1
instance = comp, \Add0~28 , Add0~28, ALU_32bit, 1
instance = comp, \Mux17~0 , Mux17~0, ALU_32bit, 1
instance = comp, \Add3~28 , Add3~28, ALU_32bit, 1
instance = comp, \Mux17~1 , Mux17~1, ALU_32bit, 1
instance = comp, \B[14]~I , B[14], ALU_32bit, 1
instance = comp, \Mux17~2 , Mux17~2, ALU_32bit, 1
instance = comp, \Mux17~3 , Mux17~3, ALU_32bit, 1
instance = comp, \A[15]~I , A[15], ALU_32bit, 1
instance = comp, \Add2~30 , Add2~30, ALU_32bit, 1
instance = comp, \Add0~30 , Add0~30, ALU_32bit, 1
instance = comp, \Mux16~0 , Mux16~0, ALU_32bit, 1
instance = comp, \Add3~30 , Add3~30, ALU_32bit, 1
instance = comp, \Mux16~1 , Mux16~1, ALU_32bit, 1
instance = comp, \B[15]~I , B[15], ALU_32bit, 1
instance = comp, \Mux16~2 , Mux16~2, ALU_32bit, 1
instance = comp, \Mux16~3 , Mux16~3, ALU_32bit, 1
instance = comp, \A[16]~I , A[16], ALU_32bit, 1
instance = comp, \Add2~32 , Add2~32, ALU_32bit, 1
instance = comp, \Add0~32 , Add0~32, ALU_32bit, 1
instance = comp, \Mux15~0 , Mux15~0, ALU_32bit, 1
instance = comp, \Add3~32 , Add3~32, ALU_32bit, 1
instance = comp, \Mux15~1 , Mux15~1, ALU_32bit, 1
instance = comp, \B[16]~I , B[16], ALU_32bit, 1
instance = comp, \Mux15~2 , Mux15~2, ALU_32bit, 1
instance = comp, \Mux15~3 , Mux15~3, ALU_32bit, 1
instance = comp, \A[17]~I , A[17], ALU_32bit, 1
instance = comp, \Add2~34 , Add2~34, ALU_32bit, 1
instance = comp, \Add0~34 , Add0~34, ALU_32bit, 1
instance = comp, \Mux14~0 , Mux14~0, ALU_32bit, 1
instance = comp, \Add3~34 , Add3~34, ALU_32bit, 1
instance = comp, \Mux14~1 , Mux14~1, ALU_32bit, 1
instance = comp, \B[17]~I , B[17], ALU_32bit, 1
instance = comp, \Mux14~2 , Mux14~2, ALU_32bit, 1
instance = comp, \Mux14~3 , Mux14~3, ALU_32bit, 1
instance = comp, \A[18]~I , A[18], ALU_32bit, 1
instance = comp, \Add2~36 , Add2~36, ALU_32bit, 1
instance = comp, \Add0~36 , Add0~36, ALU_32bit, 1
instance = comp, \Mux13~0 , Mux13~0, ALU_32bit, 1
instance = comp, \Add3~36 , Add3~36, ALU_32bit, 1
instance = comp, \Mux13~1 , Mux13~1, ALU_32bit, 1
instance = comp, \B[18]~I , B[18], ALU_32bit, 1
instance = comp, \Mux13~2 , Mux13~2, ALU_32bit, 1
instance = comp, \Mux13~3 , Mux13~3, ALU_32bit, 1
instance = comp, \A[19]~I , A[19], ALU_32bit, 1
instance = comp, \Add2~38 , Add2~38, ALU_32bit, 1
instance = comp, \Add0~38 , Add0~38, ALU_32bit, 1
instance = comp, \Mux12~0 , Mux12~0, ALU_32bit, 1
instance = comp, \Add3~38 , Add3~38, ALU_32bit, 1
instance = comp, \Mux12~1 , Mux12~1, ALU_32bit, 1
instance = comp, \B[19]~I , B[19], ALU_32bit, 1
instance = comp, \Mux12~2 , Mux12~2, ALU_32bit, 1
instance = comp, \Mux12~3 , Mux12~3, ALU_32bit, 1
instance = comp, \A[20]~I , A[20], ALU_32bit, 1
instance = comp, \Add2~40 , Add2~40, ALU_32bit, 1
instance = comp, \Add0~40 , Add0~40, ALU_32bit, 1
instance = comp, \Mux11~0 , Mux11~0, ALU_32bit, 1
instance = comp, \Add3~40 , Add3~40, ALU_32bit, 1
instance = comp, \Mux11~1 , Mux11~1, ALU_32bit, 1
instance = comp, \B[20]~I , B[20], ALU_32bit, 1
instance = comp, \Mux11~2 , Mux11~2, ALU_32bit, 1
instance = comp, \Mux11~3 , Mux11~3, ALU_32bit, 1
instance = comp, \A[21]~I , A[21], ALU_32bit, 1
instance = comp, \Add2~42 , Add2~42, ALU_32bit, 1
instance = comp, \Add0~42 , Add0~42, ALU_32bit, 1
instance = comp, \Mux10~0 , Mux10~0, ALU_32bit, 1
instance = comp, \Add3~42 , Add3~42, ALU_32bit, 1
instance = comp, \Mux10~1 , Mux10~1, ALU_32bit, 1
instance = comp, \B[21]~I , B[21], ALU_32bit, 1
instance = comp, \Mux10~2 , Mux10~2, ALU_32bit, 1
instance = comp, \Mux10~3 , Mux10~3, ALU_32bit, 1
instance = comp, \A[22]~I , A[22], ALU_32bit, 1
instance = comp, \Add2~44 , Add2~44, ALU_32bit, 1
instance = comp, \Add0~44 , Add0~44, ALU_32bit, 1
instance = comp, \Mux9~0 , Mux9~0, ALU_32bit, 1
instance = comp, \Add3~44 , Add3~44, ALU_32bit, 1
instance = comp, \Mux9~1 , Mux9~1, ALU_32bit, 1
instance = comp, \B[22]~I , B[22], ALU_32bit, 1
instance = comp, \Mux9~2 , Mux9~2, ALU_32bit, 1
instance = comp, \Mux9~3 , Mux9~3, ALU_32bit, 1
instance = comp, \A[23]~I , A[23], ALU_32bit, 1
instance = comp, \Add2~46 , Add2~46, ALU_32bit, 1
instance = comp, \Add0~46 , Add0~46, ALU_32bit, 1
instance = comp, \Mux8~0 , Mux8~0, ALU_32bit, 1
instance = comp, \Add3~46 , Add3~46, ALU_32bit, 1
instance = comp, \Mux8~1 , Mux8~1, ALU_32bit, 1
instance = comp, \B[23]~I , B[23], ALU_32bit, 1
instance = comp, \Mux8~2 , Mux8~2, ALU_32bit, 1
instance = comp, \Mux8~3 , Mux8~3, ALU_32bit, 1
instance = comp, \A[24]~I , A[24], ALU_32bit, 1
instance = comp, \Add2~48 , Add2~48, ALU_32bit, 1
instance = comp, \Add0~48 , Add0~48, ALU_32bit, 1
instance = comp, \Mux7~0 , Mux7~0, ALU_32bit, 1
instance = comp, \Add3~48 , Add3~48, ALU_32bit, 1
instance = comp, \Mux7~1 , Mux7~1, ALU_32bit, 1
instance = comp, \B[24]~I , B[24], ALU_32bit, 1
instance = comp, \Mux7~2 , Mux7~2, ALU_32bit, 1
instance = comp, \Mux7~3 , Mux7~3, ALU_32bit, 1
instance = comp, \A[25]~I , A[25], ALU_32bit, 1
instance = comp, \Add2~50 , Add2~50, ALU_32bit, 1
instance = comp, \Add0~50 , Add0~50, ALU_32bit, 1
instance = comp, \Mux6~0 , Mux6~0, ALU_32bit, 1
instance = comp, \Add3~50 , Add3~50, ALU_32bit, 1
instance = comp, \Mux6~1 , Mux6~1, ALU_32bit, 1
instance = comp, \B[25]~I , B[25], ALU_32bit, 1
instance = comp, \Mux6~2 , Mux6~2, ALU_32bit, 1
instance = comp, \Mux6~3 , Mux6~3, ALU_32bit, 1
instance = comp, \A[26]~I , A[26], ALU_32bit, 1
instance = comp, \Add2~52 , Add2~52, ALU_32bit, 1
instance = comp, \Add0~52 , Add0~52, ALU_32bit, 1
instance = comp, \Mux5~0 , Mux5~0, ALU_32bit, 1
instance = comp, \Add3~52 , Add3~52, ALU_32bit, 1
instance = comp, \Mux5~1 , Mux5~1, ALU_32bit, 1
instance = comp, \B[26]~I , B[26], ALU_32bit, 1
instance = comp, \Mux5~2 , Mux5~2, ALU_32bit, 1
instance = comp, \Mux5~3 , Mux5~3, ALU_32bit, 1
instance = comp, \A[27]~I , A[27], ALU_32bit, 1
instance = comp, \Add2~54 , Add2~54, ALU_32bit, 1
instance = comp, \Add0~54 , Add0~54, ALU_32bit, 1
instance = comp, \Mux4~0 , Mux4~0, ALU_32bit, 1
instance = comp, \Add3~54 , Add3~54, ALU_32bit, 1
instance = comp, \Mux4~1 , Mux4~1, ALU_32bit, 1
instance = comp, \B[27]~I , B[27], ALU_32bit, 1
instance = comp, \Mux4~2 , Mux4~2, ALU_32bit, 1
instance = comp, \Mux4~3 , Mux4~3, ALU_32bit, 1
instance = comp, \A[28]~I , A[28], ALU_32bit, 1
instance = comp, \Add2~56 , Add2~56, ALU_32bit, 1
instance = comp, \Add0~56 , Add0~56, ALU_32bit, 1
instance = comp, \Mux3~0 , Mux3~0, ALU_32bit, 1
instance = comp, \Add3~56 , Add3~56, ALU_32bit, 1
instance = comp, \Mux3~1 , Mux3~1, ALU_32bit, 1
instance = comp, \B[28]~I , B[28], ALU_32bit, 1
instance = comp, \Mux3~2 , Mux3~2, ALU_32bit, 1
instance = comp, \Mux3~3 , Mux3~3, ALU_32bit, 1
instance = comp, \A[29]~I , A[29], ALU_32bit, 1
instance = comp, \Add2~58 , Add2~58, ALU_32bit, 1
instance = comp, \Add0~58 , Add0~58, ALU_32bit, 1
instance = comp, \Mux2~0 , Mux2~0, ALU_32bit, 1
instance = comp, \Add3~58 , Add3~58, ALU_32bit, 1
instance = comp, \Mux2~1 , Mux2~1, ALU_32bit, 1
instance = comp, \B[29]~I , B[29], ALU_32bit, 1
instance = comp, \Mux2~2 , Mux2~2, ALU_32bit, 1
instance = comp, \Mux2~3 , Mux2~3, ALU_32bit, 1
instance = comp, \A[30]~I , A[30], ALU_32bit, 1
instance = comp, \Add2~60 , Add2~60, ALU_32bit, 1
instance = comp, \Add0~60 , Add0~60, ALU_32bit, 1
instance = comp, \Mux1~0 , Mux1~0, ALU_32bit, 1
instance = comp, \Add3~60 , Add3~60, ALU_32bit, 1
instance = comp, \Mux1~1 , Mux1~1, ALU_32bit, 1
instance = comp, \B[30]~I , B[30], ALU_32bit, 1
instance = comp, \Mux1~2 , Mux1~2, ALU_32bit, 1
instance = comp, \Mux1~3 , Mux1~3, ALU_32bit, 1
instance = comp, \A[31]~I , A[31], ALU_32bit, 1
instance = comp, \Add2~62 , Add2~62, ALU_32bit, 1
instance = comp, \Add0~62 , Add0~62, ALU_32bit, 1
instance = comp, \Mux0~0 , Mux0~0, ALU_32bit, 1
instance = comp, \Add3~62 , Add3~62, ALU_32bit, 1
instance = comp, \Mux0~1 , Mux0~1, ALU_32bit, 1
instance = comp, \B[31]~I , B[31], ALU_32bit, 1
instance = comp, \Mux0~2 , Mux0~2, ALU_32bit, 1
instance = comp, \Mux0~3 , Mux0~3, ALU_32bit, 1
instance = comp, \Mux32~0 , Mux32~0, ALU_32bit, 1
instance = comp, \Mux32~1 , Mux32~1, ALU_32bit, 1
instance = comp, \Mux32~2 , Mux32~2, ALU_32bit, 1
instance = comp, \Mux32~3 , Mux32~3, ALU_32bit, 1
instance = comp, \Equal0~1 , Equal0~1, ALU_32bit, 1
instance = comp, \Equal0~2 , Equal0~2, ALU_32bit, 1
instance = comp, \Equal0~3 , Equal0~3, ALU_32bit, 1
instance = comp, \Equal0~4 , Equal0~4, ALU_32bit, 1
instance = comp, \Equal0~6 , Equal0~6, ALU_32bit, 1
instance = comp, \Equal0~7 , Equal0~7, ALU_32bit, 1
instance = comp, \Equal0~8 , Equal0~8, ALU_32bit, 1
instance = comp, \Equal0~9 , Equal0~9, ALU_32bit, 1
instance = comp, \Equal0~10 , Equal0~10, ALU_32bit, 1
instance = comp, \Equal0~11 , Equal0~11, ALU_32bit, 1
instance = comp, \result[0]~I , result[0], ALU_32bit, 1
instance = comp, \result[1]~I , result[1], ALU_32bit, 1
instance = comp, \result[2]~I , result[2], ALU_32bit, 1
instance = comp, \result[3]~I , result[3], ALU_32bit, 1
instance = comp, \result[4]~I , result[4], ALU_32bit, 1
instance = comp, \result[5]~I , result[5], ALU_32bit, 1
instance = comp, \result[6]~I , result[6], ALU_32bit, 1
instance = comp, \result[7]~I , result[7], ALU_32bit, 1
instance = comp, \result[8]~I , result[8], ALU_32bit, 1
instance = comp, \result[9]~I , result[9], ALU_32bit, 1
instance = comp, \result[10]~I , result[10], ALU_32bit, 1
instance = comp, \result[11]~I , result[11], ALU_32bit, 1
instance = comp, \result[12]~I , result[12], ALU_32bit, 1
instance = comp, \result[13]~I , result[13], ALU_32bit, 1
instance = comp, \result[14]~I , result[14], ALU_32bit, 1
instance = comp, \result[15]~I , result[15], ALU_32bit, 1
instance = comp, \result[16]~I , result[16], ALU_32bit, 1
instance = comp, \result[17]~I , result[17], ALU_32bit, 1
instance = comp, \result[18]~I , result[18], ALU_32bit, 1
instance = comp, \result[19]~I , result[19], ALU_32bit, 1
instance = comp, \result[20]~I , result[20], ALU_32bit, 1
instance = comp, \result[21]~I , result[21], ALU_32bit, 1
instance = comp, \result[22]~I , result[22], ALU_32bit, 1
instance = comp, \result[23]~I , result[23], ALU_32bit, 1
instance = comp, \result[24]~I , result[24], ALU_32bit, 1
instance = comp, \result[25]~I , result[25], ALU_32bit, 1
instance = comp, \result[26]~I , result[26], ALU_32bit, 1
instance = comp, \result[27]~I , result[27], ALU_32bit, 1
instance = comp, \result[28]~I , result[28], ALU_32bit, 1
instance = comp, \result[29]~I , result[29], ALU_32bit, 1
instance = comp, \result[30]~I , result[30], ALU_32bit, 1
instance = comp, \result[31]~I , result[31], ALU_32bit, 1
instance = comp, \add_sub_overflow~I , add_sub_overflow, ALU_32bit, 1
instance = comp, \iszero~I , iszero, ALU_32bit, 1
