INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sources_1/new/uart_byte_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/uart_byte_rx/uart_byte_rx.srcs/sim_1/new/uart_byte_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_rx_tb
