

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">lm3s_gpio.h File Reference</div>  </div>
</div>
<div class="contents">

<p>LM3S1968 GPIO hardware definitions.  
<a href="#details">More...</a></p>

<p><a href="lm3s__gpio_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afec7a49879521295f43c0f4509fae442"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_DATA" ref="afec7a49879521295f43c0f4509fae442" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#afec7a49879521295f43c0f4509fae442">GPIO_O_DATA</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a606ca85585e72a18aed5c9f835555053"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_DIR" ref="a606ca85585e72a18aed5c9f835555053" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a606ca85585e72a18aed5c9f835555053">GPIO_O_DIR</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48ff9b5cc4585e6b10328982896e260a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_IS" ref="a48ff9b5cc4585e6b10328982896e260a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a48ff9b5cc4585e6b10328982896e260a">GPIO_O_IS</a>&#160;&#160;&#160;0x00000404</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad99a3f50c6c2491aa8e3968bd66ffd48"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_IBE" ref="ad99a3f50c6c2491aa8e3968bd66ffd48" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad99a3f50c6c2491aa8e3968bd66ffd48">GPIO_O_IBE</a>&#160;&#160;&#160;0x00000408</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac659d58793e931033ef58f0f5ed28e4c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_IEV" ref="ac659d58793e931033ef58f0f5ed28e4c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac659d58793e931033ef58f0f5ed28e4c">GPIO_O_IEV</a>&#160;&#160;&#160;0x0000040C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b7801c7e5712dc926bb518642dbe9e2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_IM" ref="a2b7801c7e5712dc926bb518642dbe9e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2b7801c7e5712dc926bb518642dbe9e2">GPIO_O_IM</a>&#160;&#160;&#160;0x00000410</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee4ef2d11bf8b42d580510d9e23f6f89"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_RIS" ref="aee4ef2d11bf8b42d580510d9e23f6f89" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aee4ef2d11bf8b42d580510d9e23f6f89">GPIO_O_RIS</a>&#160;&#160;&#160;0x00000414</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6516d418a237d3dbc11cdfa5d2a78f0f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_MIS" ref="a6516d418a237d3dbc11cdfa5d2a78f0f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6516d418a237d3dbc11cdfa5d2a78f0f">GPIO_O_MIS</a>&#160;&#160;&#160;0x00000418</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac513055bbf7354950f6050eef895694b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_ICR" ref="ac513055bbf7354950f6050eef895694b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac513055bbf7354950f6050eef895694b">GPIO_O_ICR</a>&#160;&#160;&#160;0x0000041C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad00a8a9c3d93085249c1b110fb13ab08"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_AFSEL" ref="ad00a8a9c3d93085249c1b110fb13ab08" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad00a8a9c3d93085249c1b110fb13ab08">GPIO_O_AFSEL</a>&#160;&#160;&#160;0x00000420</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6fb6ed9a5aa0d5cbe5251c0b10aaff2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_DR2R" ref="ae6fb6ed9a5aa0d5cbe5251c0b10aaff2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae6fb6ed9a5aa0d5cbe5251c0b10aaff2">GPIO_O_DR2R</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b977929df6d31a8abb1468dd1ae0701"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_DR4R" ref="a0b977929df6d31a8abb1468dd1ae0701" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0b977929df6d31a8abb1468dd1ae0701">GPIO_O_DR4R</a>&#160;&#160;&#160;0x00000504</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a223dc3e29c966825a721434fe5cf8f06"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_DR8R" ref="a223dc3e29c966825a721434fe5cf8f06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a223dc3e29c966825a721434fe5cf8f06">GPIO_O_DR8R</a>&#160;&#160;&#160;0x00000508</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05073783e402cf429bae3f7c4914374a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_ODR" ref="a05073783e402cf429bae3f7c4914374a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a05073783e402cf429bae3f7c4914374a">GPIO_O_ODR</a>&#160;&#160;&#160;0x0000050C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa0dc05d29c9c3687abded1532a70bac"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PUR" ref="afa0dc05d29c9c3687abded1532a70bac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#afa0dc05d29c9c3687abded1532a70bac">GPIO_O_PUR</a>&#160;&#160;&#160;0x00000510</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89fa7569bb828fbff7a6901b848a80ed"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PDR" ref="a89fa7569bb828fbff7a6901b848a80ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a89fa7569bb828fbff7a6901b848a80ed">GPIO_O_PDR</a>&#160;&#160;&#160;0x00000514</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6821884035e741a0fad213af86458689"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_SLR" ref="a6821884035e741a0fad213af86458689" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6821884035e741a0fad213af86458689">GPIO_O_SLR</a>&#160;&#160;&#160;0x00000518</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b0e959789f00f7aaefab21e3fdaccfb"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_DEN" ref="a7b0e959789f00f7aaefab21e3fdaccfb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7b0e959789f00f7aaefab21e3fdaccfb">GPIO_O_DEN</a>&#160;&#160;&#160;0x0000051C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae17653e91303d0211c59b392cb8412ec"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_LOCK" ref="ae17653e91303d0211c59b392cb8412ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae17653e91303d0211c59b392cb8412ec">GPIO_O_LOCK</a>&#160;&#160;&#160;0x00000520</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb2e5fa7c8e70617b4487851c5c9abc2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_CR" ref="adb2e5fa7c8e70617b4487851c5c9abc2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#adb2e5fa7c8e70617b4487851c5c9abc2">GPIO_O_CR</a>&#160;&#160;&#160;0x00000524</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa41083c05a3a8f0ab220cc4c25a569b5"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_AMSEL" ref="aa41083c05a3a8f0ab220cc4c25a569b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa41083c05a3a8f0ab220cc4c25a569b5">GPIO_O_AMSEL</a>&#160;&#160;&#160;0x00000528</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f60aec0d6e0d6e86357c5d579bf463c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PCTL" ref="a0f60aec0d6e0d6e86357c5d579bf463c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0f60aec0d6e0d6e86357c5d579bf463c">GPIO_O_PCTL</a>&#160;&#160;&#160;0x0000052C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the GPIO register offsets. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2729303fb14917085444ca7ea9950de0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_LOCK_M" ref="a2729303fb14917085444ca7ea9950de0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2729303fb14917085444ca7ea9950de0">GPIO_LOCK_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_O_LOCK register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af305885d06875b30bb291f1112dae07a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_LOCK_UNLOCKED" ref="af305885d06875b30bb291f1112dae07a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af305885d06875b30bb291f1112dae07a">GPIO_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_O_LOCK register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a8d24da26e9cd83edd54f3e55ecfdfd"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_LOCK_LOCKED" ref="a7a8d24da26e9cd83edd54f3e55ecfdfd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7a8d24da26e9cd83edd54f3e55ecfdfd">GPIO_LOCK_LOCKED</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_O_LOCK register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2f3b972378d6e51b86530c38fa62e24"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_LOCK_KEY" ref="ab2f3b972378d6e51b86530c38fa62e24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab2f3b972378d6e51b86530c38fa62e24">GPIO_LOCK_KEY</a>&#160;&#160;&#160;0x1ACCE551</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_O_LOCK register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dea623b120a540f6bf423a1fffb5f69"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_LOCK_KEY_DD" ref="a4dea623b120a540f6bf423a1fffb5f69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4dea623b120a540f6bf423a1fffb5f69">GPIO_LOCK_KEY_DD</a>&#160;&#160;&#160;0x4C4F434B</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_O_LOCK register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78c1d84defa223dcb4380fbb073bf895"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA0_M" ref="a78c1d84defa223dcb4380fbb073bf895" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a78c1d84defa223dcb4380fbb073bf895">GPIO_PCTL_PA0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a99939034cfddec3af1a332cca820a0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA0_U0RX" ref="a4a99939034cfddec3af1a332cca820a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4a99939034cfddec3af1a332cca820a0">GPIO_PCTL_PA0_U0RX</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a549d71736d63f3a257b87d723a111f95"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA0_I2C1SCL" ref="a549d71736d63f3a257b87d723a111f95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a549d71736d63f3a257b87d723a111f95">GPIO_PCTL_PA0_I2C1SCL</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a929935507db8d11b3609c1e25d0bf759"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA0_U1RX" ref="a929935507db8d11b3609c1e25d0bf759" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a929935507db8d11b3609c1e25d0bf759">GPIO_PCTL_PA0_U1RX</a>&#160;&#160;&#160;0x00000009</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcad506b1f84e0deb7a6ff620f655b4e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA1_M" ref="adcad506b1f84e0deb7a6ff620f655b4e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#adcad506b1f84e0deb7a6ff620f655b4e">GPIO_PCTL_PA1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec06c160da6aa6e4bc6fc32dbf645e23"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA1_U0TX" ref="aec06c160da6aa6e4bc6fc32dbf645e23" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aec06c160da6aa6e4bc6fc32dbf645e23">GPIO_PCTL_PA1_U0TX</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc9430af7067e53c45f353737118dec4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA1_I2C1SDA" ref="adc9430af7067e53c45f353737118dec4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#adc9430af7067e53c45f353737118dec4">GPIO_PCTL_PA1_I2C1SDA</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac65d87d5620f2c5a95b3e83d6770b003"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA1_U1TX" ref="ac65d87d5620f2c5a95b3e83d6770b003" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac65d87d5620f2c5a95b3e83d6770b003">GPIO_PCTL_PA1_U1TX</a>&#160;&#160;&#160;0x00000090</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab55323c3b3d68acdf5dcfc3f7a10b4e0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA2_M" ref="ab55323c3b3d68acdf5dcfc3f7a10b4e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab55323c3b3d68acdf5dcfc3f7a10b4e0">GPIO_PCTL_PA2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60c511ff73044aad2c48158e124bbd14"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA2_SSI0CLK" ref="a60c511ff73044aad2c48158e124bbd14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a60c511ff73044aad2c48158e124bbd14">GPIO_PCTL_PA2_SSI0CLK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46b51b79452f1db9ec0e98f121a120f9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA2_PWM4" ref="a46b51b79452f1db9ec0e98f121a120f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a46b51b79452f1db9ec0e98f121a120f9">GPIO_PCTL_PA2_PWM4</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9669217192e3d62665c191effa9d5bc"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA2_I2S0RXSD" ref="ad9669217192e3d62665c191effa9d5bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad9669217192e3d62665c191effa9d5bc">GPIO_PCTL_PA2_I2S0RXSD</a>&#160;&#160;&#160;0x00000900</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56e5853e04a46c7531beba657be67c3b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA3_M" ref="a56e5853e04a46c7531beba657be67c3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a56e5853e04a46c7531beba657be67c3b">GPIO_PCTL_PA3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeee6eeb60fbe4dfaa5d31a06651874a2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA3_SSI0FSS" ref="aeee6eeb60fbe4dfaa5d31a06651874a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aeee6eeb60fbe4dfaa5d31a06651874a2">GPIO_PCTL_PA3_SSI0FSS</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0540c742836dd1e43b92a32de374b07"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA3_PWM5" ref="ab0540c742836dd1e43b92a32de374b07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab0540c742836dd1e43b92a32de374b07">GPIO_PCTL_PA3_PWM5</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d00974f2ff721261440efe4b51fca8f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA3_I2S0RXMCLK" ref="a1d00974f2ff721261440efe4b51fca8f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1d00974f2ff721261440efe4b51fca8f">GPIO_PCTL_PA3_I2S0RXMCLK</a>&#160;&#160;&#160;0x00009000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1af7f612c88f883ab3cb557ff6133f44"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA4_M" ref="a1af7f612c88f883ab3cb557ff6133f44" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1af7f612c88f883ab3cb557ff6133f44">GPIO_PCTL_PA4_M</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec6ba3b10eb25f0e4b4b6e010e6d52b4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA4_SSI0RX" ref="aec6ba3b10eb25f0e4b4b6e010e6d52b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aec6ba3b10eb25f0e4b4b6e010e6d52b4">GPIO_PCTL_PA4_SSI0RX</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8757d0c20ffe40e7c89845b1ec7440a6"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA4_PWM6" ref="a8757d0c20ffe40e7c89845b1ec7440a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8757d0c20ffe40e7c89845b1ec7440a6">GPIO_PCTL_PA4_PWM6</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac701e7a416cfa6b445fc4a75ac1c2773"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA4_CAN0RX" ref="ac701e7a416cfa6b445fc4a75ac1c2773" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac701e7a416cfa6b445fc4a75ac1c2773">GPIO_PCTL_PA4_CAN0RX</a>&#160;&#160;&#160;0x00050000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac75fb307b422e20980f97c3822fc6920"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA4_I2S0TXSCK" ref="ac75fb307b422e20980f97c3822fc6920" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac75fb307b422e20980f97c3822fc6920">GPIO_PCTL_PA4_I2S0TXSCK</a>&#160;&#160;&#160;0x00090000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a481e68c2664d0931975a13d981ef2baa"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA5_M" ref="a481e68c2664d0931975a13d981ef2baa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a481e68c2664d0931975a13d981ef2baa">GPIO_PCTL_PA5_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c5b82f1f6b26f21e3feb799c431be5e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA5_SSI0TX" ref="a8c5b82f1f6b26f21e3feb799c431be5e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8c5b82f1f6b26f21e3feb799c431be5e">GPIO_PCTL_PA5_SSI0TX</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7630ae27f48fffd42d91679ddab1e3e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA5_PWM7" ref="aa7630ae27f48fffd42d91679ddab1e3e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa7630ae27f48fffd42d91679ddab1e3e">GPIO_PCTL_PA5_PWM7</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab392e953250eed9b6d5ffe797746954f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA5_CAN0TX" ref="ab392e953250eed9b6d5ffe797746954f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab392e953250eed9b6d5ffe797746954f">GPIO_PCTL_PA5_CAN0TX</a>&#160;&#160;&#160;0x00500000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53c300fbe614066c20933dd7b5069c07"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA5_I2S0TXWS" ref="a53c300fbe614066c20933dd7b5069c07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a53c300fbe614066c20933dd7b5069c07">GPIO_PCTL_PA5_I2S0TXWS</a>&#160;&#160;&#160;0x00900000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75ab03aedaa7687403011fcce1136af8"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA6_M" ref="a75ab03aedaa7687403011fcce1136af8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a75ab03aedaa7687403011fcce1136af8">GPIO_PCTL_PA6_M</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adac53429d91ec7c1a722d1bb337748c3"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA6_I2C1SCL" ref="adac53429d91ec7c1a722d1bb337748c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#adac53429d91ec7c1a722d1bb337748c3">GPIO_PCTL_PA6_I2C1SCL</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ef0257bcfafa1954831a8d86d7edf1e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA6_CCP1" ref="a1ef0257bcfafa1954831a8d86d7edf1e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1ef0257bcfafa1954831a8d86d7edf1e">GPIO_PCTL_PA6_CCP1</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79d1fe424b8ecc6a7027937eb3c12798"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA6_PWM0" ref="a79d1fe424b8ecc6a7027937eb3c12798" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a79d1fe424b8ecc6a7027937eb3c12798">GPIO_PCTL_PA6_PWM0</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8756721b5887e2f8ad1e16aaecdf16ab"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA6_PWM4" ref="a8756721b5887e2f8ad1e16aaecdf16ab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8756721b5887e2f8ad1e16aaecdf16ab">GPIO_PCTL_PA6_PWM4</a>&#160;&#160;&#160;0x05000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ee569b7f5bb9f2aa15ac932184b9893"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA6_CAN0RX" ref="a1ee569b7f5bb9f2aa15ac932184b9893" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1ee569b7f5bb9f2aa15ac932184b9893">GPIO_PCTL_PA6_CAN0RX</a>&#160;&#160;&#160;0x06000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcef726427cfb2a82d3394044e74951d"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA6_USB0EPEN" ref="adcef726427cfb2a82d3394044e74951d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#adcef726427cfb2a82d3394044e74951d">GPIO_PCTL_PA6_USB0EPEN</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add56780b5424ca5ce8e5c10bce1134a7"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA6_U1CTS" ref="add56780b5424ca5ce8e5c10bce1134a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#add56780b5424ca5ce8e5c10bce1134a7">GPIO_PCTL_PA6_U1CTS</a>&#160;&#160;&#160;0x09000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9379e76ad3f08d4650fd780a8ef861df"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA7_M" ref="a9379e76ad3f08d4650fd780a8ef861df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9379e76ad3f08d4650fd780a8ef861df">GPIO_PCTL_PA7_M</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc6b99c56fe31ce2e13227d9ea8f840c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA7_I2C1SDA" ref="afc6b99c56fe31ce2e13227d9ea8f840c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#afc6b99c56fe31ce2e13227d9ea8f840c">GPIO_PCTL_PA7_I2C1SDA</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e1120aebdd2fa240fe0b0fe0ebcbefc"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA7_CCP4" ref="a7e1120aebdd2fa240fe0b0fe0ebcbefc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7e1120aebdd2fa240fe0b0fe0ebcbefc">GPIO_PCTL_PA7_CCP4</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add305c4f105987fab70bdce8bb76f790"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA7_PWM1" ref="add305c4f105987fab70bdce8bb76f790" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#add305c4f105987fab70bdce8bb76f790">GPIO_PCTL_PA7_PWM1</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b21f382ab008ee624891d009d39f9ea"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA7_PWM5" ref="a7b21f382ab008ee624891d009d39f9ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7b21f382ab008ee624891d009d39f9ea">GPIO_PCTL_PA7_PWM5</a>&#160;&#160;&#160;0x50000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32ff0a1d815da8203cae1ea79a75d60b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA7_CAN0TX" ref="a32ff0a1d815da8203cae1ea79a75d60b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a32ff0a1d815da8203cae1ea79a75d60b">GPIO_PCTL_PA7_CAN0TX</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac840946782a30b4e91d73dacc7a4a50"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA7_CCP3" ref="aac840946782a30b4e91d73dacc7a4a50" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aac840946782a30b4e91d73dacc7a4a50">GPIO_PCTL_PA7_CCP3</a>&#160;&#160;&#160;0x70000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68bcb175a232004eb08442854103f985"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA7_USB0PFLT" ref="a68bcb175a232004eb08442854103f985" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a68bcb175a232004eb08442854103f985">GPIO_PCTL_PA7_USB0PFLT</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0de79996db60c72a35d68b05e6f5d76"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PA7_U1DCD" ref="af0de79996db60c72a35d68b05e6f5d76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af0de79996db60c72a35d68b05e6f5d76">GPIO_PCTL_PA7_U1DCD</a>&#160;&#160;&#160;0x90000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port A. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0426e5d3060f98a8b095fff7d5d95410"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB0_M" ref="a0426e5d3060f98a8b095fff7d5d95410" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0426e5d3060f98a8b095fff7d5d95410">GPIO_PCTL_PB0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f93bd550a22565cb153665e731fd3ec"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB0_CCP0" ref="a1f93bd550a22565cb153665e731fd3ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1f93bd550a22565cb153665e731fd3ec">GPIO_PCTL_PB0_CCP0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3fd089e1bdad57a6898ed433db3f01d"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB0_PWM2" ref="ae3fd089e1bdad57a6898ed433db3f01d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae3fd089e1bdad57a6898ed433db3f01d">GPIO_PCTL_PB0_PWM2</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a31832c451bbfe1f78a8e37aa258c74"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB0_U1RX" ref="a9a31832c451bbfe1f78a8e37aa258c74" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9a31832c451bbfe1f78a8e37aa258c74">GPIO_PCTL_PB0_U1RX</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7ad39b0b5e2b5c96c8be34fd0190566"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB1_M" ref="ac7ad39b0b5e2b5c96c8be34fd0190566" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac7ad39b0b5e2b5c96c8be34fd0190566">GPIO_PCTL_PB1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac62a1f7a6f5843cb2a10dbfefed20fdb"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB1_CCP2" ref="ac62a1f7a6f5843cb2a10dbfefed20fdb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac62a1f7a6f5843cb2a10dbfefed20fdb">GPIO_PCTL_PB1_CCP2</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a399c65562b604fa611e48532d26634f8"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB1_PWM3" ref="a399c65562b604fa611e48532d26634f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a399c65562b604fa611e48532d26634f8">GPIO_PCTL_PB1_PWM3</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e4c1ca09675f55cd5c3d09b93b056d4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB1_CCP1" ref="a8e4c1ca09675f55cd5c3d09b93b056d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8e4c1ca09675f55cd5c3d09b93b056d4">GPIO_PCTL_PB1_CCP1</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad82581eb6cff51ed7f9568dfea465175"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB1_U1TX" ref="ad82581eb6cff51ed7f9568dfea465175" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad82581eb6cff51ed7f9568dfea465175">GPIO_PCTL_PB1_U1TX</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18a3ab7b5c50fba97176a878ae2488cf"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB2_M" ref="a18a3ab7b5c50fba97176a878ae2488cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a18a3ab7b5c50fba97176a878ae2488cf">GPIO_PCTL_PB2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad79b693ec16f5b8af861bf0f77a8a287"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB2_I2C0SCL" ref="ad79b693ec16f5b8af861bf0f77a8a287" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad79b693ec16f5b8af861bf0f77a8a287">GPIO_PCTL_PB2_I2C0SCL</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae422d9f3c47a89b60bee08c2ffa193da"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB2_IDX0" ref="ae422d9f3c47a89b60bee08c2ffa193da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae422d9f3c47a89b60bee08c2ffa193da">GPIO_PCTL_PB2_IDX0</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae16389eb246d7b5952524d1c730b976"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB2_CCP3" ref="aae16389eb246d7b5952524d1c730b976" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aae16389eb246d7b5952524d1c730b976">GPIO_PCTL_PB2_CCP3</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7b7f0186e5de8c8588c5f61e774d5a9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB2_CCP0" ref="aa7b7f0186e5de8c8588c5f61e774d5a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa7b7f0186e5de8c8588c5f61e774d5a9">GPIO_PCTL_PB2_CCP0</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee2ae9a15477112c51def9543839c884"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB2_USB0EPEN" ref="aee2ae9a15477112c51def9543839c884" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aee2ae9a15477112c51def9543839c884">GPIO_PCTL_PB2_USB0EPEN</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a878bde6e480775419d28d523aa388b8c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB3_M" ref="a878bde6e480775419d28d523aa388b8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a878bde6e480775419d28d523aa388b8c">GPIO_PCTL_PB3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a262d636c0a189f56ad91b10a40dccd51"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB3_I2C0SDA" ref="a262d636c0a189f56ad91b10a40dccd51" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a262d636c0a189f56ad91b10a40dccd51">GPIO_PCTL_PB3_I2C0SDA</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef2353606f53152c9ccee8b0c0f2c59b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB3_FAULT0" ref="aef2353606f53152c9ccee8b0c0f2c59b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aef2353606f53152c9ccee8b0c0f2c59b">GPIO_PCTL_PB3_FAULT0</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ce5db5cafa393c639c7a56bce5848dd"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB3_FAULT3" ref="a3ce5db5cafa393c639c7a56bce5848dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3ce5db5cafa393c639c7a56bce5848dd">GPIO_PCTL_PB3_FAULT3</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacd90379822b2f9490446780d77e958b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB3_USB0PFLT" ref="aacd90379822b2f9490446780d77e958b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aacd90379822b2f9490446780d77e958b">GPIO_PCTL_PB3_USB0PFLT</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a213c1a2ceaf78849098be04d34672af9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB4_M" ref="a213c1a2ceaf78849098be04d34672af9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a213c1a2ceaf78849098be04d34672af9">GPIO_PCTL_PB4_M</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30da5cc627c411e89e7f8871cb1f9a1c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB4_U2RX" ref="a30da5cc627c411e89e7f8871cb1f9a1c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a30da5cc627c411e89e7f8871cb1f9a1c">GPIO_PCTL_PB4_U2RX</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28195d49237f88fecb701d5515848d08"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB4_CAN0RX" ref="a28195d49237f88fecb701d5515848d08" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a28195d49237f88fecb701d5515848d08">GPIO_PCTL_PB4_CAN0RX</a>&#160;&#160;&#160;0x00050000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5234e4adcddcb2f81445714bf36eb0f4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB4_IDX0" ref="a5234e4adcddcb2f81445714bf36eb0f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5234e4adcddcb2f81445714bf36eb0f4">GPIO_PCTL_PB4_IDX0</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad99674e3fb4b19e97d5e9e7b686e1a80"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB4_U1RX" ref="ad99674e3fb4b19e97d5e9e7b686e1a80" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad99674e3fb4b19e97d5e9e7b686e1a80">GPIO_PCTL_PB4_U1RX</a>&#160;&#160;&#160;0x00070000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a290a006c14d284ac64bb76c10d9729b2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB4_EPI0S23" ref="a290a006c14d284ac64bb76c10d9729b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a290a006c14d284ac64bb76c10d9729b2">GPIO_PCTL_PB4_EPI0S23</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02d37f1b84047c223bb2d22abf7cb7e1"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB5_M" ref="a02d37f1b84047c223bb2d22abf7cb7e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a02d37f1b84047c223bb2d22abf7cb7e1">GPIO_PCTL_PB5_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bc2b9c4cb1b31c466233972bd73328f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB5_C0O" ref="a0bc2b9c4cb1b31c466233972bd73328f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0bc2b9c4cb1b31c466233972bd73328f">GPIO_PCTL_PB5_C0O</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46f689402fbbfa8a4881012205fefe3a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB5_CCP5" ref="a46f689402fbbfa8a4881012205fefe3a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a46f689402fbbfa8a4881012205fefe3a">GPIO_PCTL_PB5_CCP5</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa2df8517df62a76bcc95f86c161c915"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB5_CCP6" ref="aaa2df8517df62a76bcc95f86c161c915" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aaa2df8517df62a76bcc95f86c161c915">GPIO_PCTL_PB5_CCP6</a>&#160;&#160;&#160;0x00300000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba10dab1d5b81803f7514fd34156b634"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB5_CCP0" ref="aba10dab1d5b81803f7514fd34156b634" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aba10dab1d5b81803f7514fd34156b634">GPIO_PCTL_PB5_CCP0</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5643aa8ff576bec6700315d9d67e3744"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB5_CAN0TX" ref="a5643aa8ff576bec6700315d9d67e3744" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5643aa8ff576bec6700315d9d67e3744">GPIO_PCTL_PB5_CAN0TX</a>&#160;&#160;&#160;0x00500000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d300559800a45322f74d7e15b2bd293"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB5_CCP2" ref="a4d300559800a45322f74d7e15b2bd293" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4d300559800a45322f74d7e15b2bd293">GPIO_PCTL_PB5_CCP2</a>&#160;&#160;&#160;0x00600000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2a247c5070e303cd5993b19d63ade9b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB5_U1TX" ref="ab2a247c5070e303cd5993b19d63ade9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab2a247c5070e303cd5993b19d63ade9b">GPIO_PCTL_PB5_U1TX</a>&#160;&#160;&#160;0x00700000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d7046828438d8eaa990a8137038bcc6"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB5_EPI0S22" ref="a1d7046828438d8eaa990a8137038bcc6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1d7046828438d8eaa990a8137038bcc6">GPIO_PCTL_PB5_EPI0S22</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69b66e2ff4cc033ed980d92e9569627a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB6_M" ref="a69b66e2ff4cc033ed980d92e9569627a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a69b66e2ff4cc033ed980d92e9569627a">GPIO_PCTL_PB6_M</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a454914273c1beb3ad1fe18b6de396c77"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB6_CCP1" ref="a454914273c1beb3ad1fe18b6de396c77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a454914273c1beb3ad1fe18b6de396c77">GPIO_PCTL_PB6_CCP1</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dfeca4eb6d68936e0dc7e5b5fabab32"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB6_CCP7" ref="a2dfeca4eb6d68936e0dc7e5b5fabab32" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2dfeca4eb6d68936e0dc7e5b5fabab32">GPIO_PCTL_PB6_CCP7</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73ab294568f3578b08d3159777484b7b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB6_C0O" ref="a73ab294568f3578b08d3159777484b7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a73ab294568f3578b08d3159777484b7b">GPIO_PCTL_PB6_C0O</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2175816a0d968f93c91b724fbf0a332"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB6_FAULT1" ref="aa2175816a0d968f93c91b724fbf0a332" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa2175816a0d968f93c91b724fbf0a332">GPIO_PCTL_PB6_FAULT1</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a67231718b1eb1f0a7eb70669f39226"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB6_IDX0" ref="a2a67231718b1eb1f0a7eb70669f39226" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2a67231718b1eb1f0a7eb70669f39226">GPIO_PCTL_PB6_IDX0</a>&#160;&#160;&#160;0x05000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e38d7ac3978cc31083e90eae1327d95"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB6_CCP5" ref="a3e38d7ac3978cc31083e90eae1327d95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3e38d7ac3978cc31083e90eae1327d95">GPIO_PCTL_PB6_CCP5</a>&#160;&#160;&#160;0x06000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c466566c06cd77b5c622160827d11af"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB6_I2S0TXSCK" ref="a0c466566c06cd77b5c622160827d11af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0c466566c06cd77b5c622160827d11af">GPIO_PCTL_PB6_I2S0TXSCK</a>&#160;&#160;&#160;0x09000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a212b7b89f5dc1d7a72485fbc67ab451e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB7_M" ref="a212b7b89f5dc1d7a72485fbc67ab451e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a212b7b89f5dc1d7a72485fbc67ab451e">GPIO_PCTL_PB7_M</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d600efe5e2b8ea952c73aee8c1c0ec9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PB7_NMI" ref="a5d600efe5e2b8ea952c73aee8c1c0ec9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5d600efe5e2b8ea952c73aee8c1c0ec9">GPIO_PCTL_PB7_NMI</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port B. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e3fa9c7785c9e63aff6c3f11ab9b7b2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC0_M" ref="a2e3fa9c7785c9e63aff6c3f11ab9b7b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2e3fa9c7785c9e63aff6c3f11ab9b7b2">GPIO_PCTL_PC0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6aea517557436c59985f4ba36c204803"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC0_TCK" ref="a6aea517557436c59985f4ba36c204803" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6aea517557436c59985f4ba36c204803">GPIO_PCTL_PC0_TCK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67bf74bfb0577d999848f7a4fc9f860b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC1_M" ref="a67bf74bfb0577d999848f7a4fc9f860b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a67bf74bfb0577d999848f7a4fc9f860b">GPIO_PCTL_PC1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4286af36b08b3fa8aebea7ca2751da86"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC1_TMS" ref="a4286af36b08b3fa8aebea7ca2751da86" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4286af36b08b3fa8aebea7ca2751da86">GPIO_PCTL_PC1_TMS</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a411709f0ebf65b3d4d14793b92485c94"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC2_M" ref="a411709f0ebf65b3d4d14793b92485c94" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a411709f0ebf65b3d4d14793b92485c94">GPIO_PCTL_PC2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1003e874b5456f783be9418b0443bed4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC2_TDI" ref="a1003e874b5456f783be9418b0443bed4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1003e874b5456f783be9418b0443bed4">GPIO_PCTL_PC2_TDI</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3872444f3bae93229e0e056afbf75057"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC3_M" ref="a3872444f3bae93229e0e056afbf75057" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3872444f3bae93229e0e056afbf75057">GPIO_PCTL_PC3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a875722e42b72d4338742c857b874cca4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC3_TDO" ref="a875722e42b72d4338742c857b874cca4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a875722e42b72d4338742c857b874cca4">GPIO_PCTL_PC3_TDO</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26208e1494c2f0013d116b78ee027395"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC4_M" ref="a26208e1494c2f0013d116b78ee027395" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a26208e1494c2f0013d116b78ee027395">GPIO_PCTL_PC4_M</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae66eca65e5f97a6591d8f13bdb09682b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC4_CCP5" ref="ae66eca65e5f97a6591d8f13bdb09682b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae66eca65e5f97a6591d8f13bdb09682b">GPIO_PCTL_PC4_CCP5</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a025e62a92ed73be2a8c1de66fdcc1a64"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC4_PHA0" ref="a025e62a92ed73be2a8c1de66fdcc1a64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a025e62a92ed73be2a8c1de66fdcc1a64">GPIO_PCTL_PC4_PHA0</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40378db3e36aa113f6431bf0ec128d9c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC4_PWM6" ref="a40378db3e36aa113f6431bf0ec128d9c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a40378db3e36aa113f6431bf0ec128d9c">GPIO_PCTL_PC4_PWM6</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8e434f56f3e3792f2b3832c1d24efa2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC4_CCP2" ref="aa8e434f56f3e3792f2b3832c1d24efa2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa8e434f56f3e3792f2b3832c1d24efa2">GPIO_PCTL_PC4_CCP2</a>&#160;&#160;&#160;0x00050000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a27f4a1c99bf069b166fe5084d68828"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC4_CCP4" ref="a0a27f4a1c99bf069b166fe5084d68828" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0a27f4a1c99bf069b166fe5084d68828">GPIO_PCTL_PC4_CCP4</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13a741c0a9c64fb68f185b4a6e8c44d0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC4_EPI0S2" ref="a13a741c0a9c64fb68f185b4a6e8c44d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a13a741c0a9c64fb68f185b4a6e8c44d0">GPIO_PCTL_PC4_EPI0S2</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26622b85e8a5b7929f92593a428d8489"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC4_CCP1" ref="a26622b85e8a5b7929f92593a428d8489" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a26622b85e8a5b7929f92593a428d8489">GPIO_PCTL_PC4_CCP1</a>&#160;&#160;&#160;0x00090000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa320d33b5e5ff050892528d618843607"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC5_M" ref="aa320d33b5e5ff050892528d618843607" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa320d33b5e5ff050892528d618843607">GPIO_PCTL_PC5_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4749e3f97fd42471ee1a41bc14dde3b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC5_CCP1" ref="ab4749e3f97fd42471ee1a41bc14dde3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab4749e3f97fd42471ee1a41bc14dde3b">GPIO_PCTL_PC5_CCP1</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f9bdd7ee19cea23b09e7717b03d942a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC5_C1O" ref="a6f9bdd7ee19cea23b09e7717b03d942a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6f9bdd7ee19cea23b09e7717b03d942a">GPIO_PCTL_PC5_C1O</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6232694ab70fbb50362c085cfc79192f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC5_C0O" ref="a6232694ab70fbb50362c085cfc79192f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6232694ab70fbb50362c085cfc79192f">GPIO_PCTL_PC5_C0O</a>&#160;&#160;&#160;0x00300000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc4d8638b7d7655b3f5c0b98b4418bce"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC5_FAULT2" ref="afc4d8638b7d7655b3f5c0b98b4418bce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#afc4d8638b7d7655b3f5c0b98b4418bce">GPIO_PCTL_PC5_FAULT2</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89f52b6684e45c747193e4d57eef2d12"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC5_CCP3" ref="a89f52b6684e45c747193e4d57eef2d12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a89f52b6684e45c747193e4d57eef2d12">GPIO_PCTL_PC5_CCP3</a>&#160;&#160;&#160;0x00500000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5612b3de855c78e7098516419c0841df"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC5_USB0EPEN" ref="a5612b3de855c78e7098516419c0841df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5612b3de855c78e7098516419c0841df">GPIO_PCTL_PC5_USB0EPEN</a>&#160;&#160;&#160;0x00600000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fea0e7a9cfada2e67c2bbbb799a3942"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC5_EPI0S3" ref="a1fea0e7a9cfada2e67c2bbbb799a3942" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1fea0e7a9cfada2e67c2bbbb799a3942">GPIO_PCTL_PC5_EPI0S3</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad065adb789f5953689fb4826c3b68955"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC6_M" ref="ad065adb789f5953689fb4826c3b68955" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad065adb789f5953689fb4826c3b68955">GPIO_PCTL_PC6_M</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e75a33f70989a917fffe0e753eeb1cd"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC6_CCP3" ref="a9e75a33f70989a917fffe0e753eeb1cd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9e75a33f70989a917fffe0e753eeb1cd">GPIO_PCTL_PC6_CCP3</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a452bc90a95c5db6ec65fe21cb4aec96c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC6_PHB0" ref="a452bc90a95c5db6ec65fe21cb4aec96c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a452bc90a95c5db6ec65fe21cb4aec96c">GPIO_PCTL_PC6_PHB0</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7803345db3fa0df5942ee01043117e85"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC6_C2O" ref="a7803345db3fa0df5942ee01043117e85" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7803345db3fa0df5942ee01043117e85">GPIO_PCTL_PC6_C2O</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8bce99385f62dbb1795785ba2669dfea"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC6_PWM7" ref="a8bce99385f62dbb1795785ba2669dfea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8bce99385f62dbb1795785ba2669dfea">GPIO_PCTL_PC6_PWM7</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa74a20eb4f6607699c65ec5fd37d995"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC6_U1RX" ref="afa74a20eb4f6607699c65ec5fd37d995" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#afa74a20eb4f6607699c65ec5fd37d995">GPIO_PCTL_PC6_U1RX</a>&#160;&#160;&#160;0x05000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4548a251e595b1fe364683da55c1d66"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC6_CCP0" ref="aa4548a251e595b1fe364683da55c1d66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa4548a251e595b1fe364683da55c1d66">GPIO_PCTL_PC6_CCP0</a>&#160;&#160;&#160;0x06000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32cc5bf4f083a02bd7ba2d5b0f3dd3a0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC6_USB0PFLT" ref="a32cc5bf4f083a02bd7ba2d5b0f3dd3a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a32cc5bf4f083a02bd7ba2d5b0f3dd3a0">GPIO_PCTL_PC6_USB0PFLT</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98150b15876530e7395a41ad56309ad4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC6_EPI0S4" ref="a98150b15876530e7395a41ad56309ad4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a98150b15876530e7395a41ad56309ad4">GPIO_PCTL_PC6_EPI0S4</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8670d7a6fa49ec7ca328ecd22cd85880"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC7_M" ref="a8670d7a6fa49ec7ca328ecd22cd85880" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8670d7a6fa49ec7ca328ecd22cd85880">GPIO_PCTL_PC7_M</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac0613bbc5eb361fd35bf36be47ad367"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC7_CCP4" ref="aac0613bbc5eb361fd35bf36be47ad367" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aac0613bbc5eb361fd35bf36be47ad367">GPIO_PCTL_PC7_CCP4</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ae7064db0797e98ab8946bca98b2334"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC7_PHB0" ref="a6ae7064db0797e98ab8946bca98b2334" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6ae7064db0797e98ab8946bca98b2334">GPIO_PCTL_PC7_PHB0</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7186a20c84bbb4f25d193ccab9792510"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC7_CCP0" ref="a7186a20c84bbb4f25d193ccab9792510" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7186a20c84bbb4f25d193ccab9792510">GPIO_PCTL_PC7_CCP0</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cb1bda67fe38bab38c54e746e96ad30"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC7_U1TX" ref="a8cb1bda67fe38bab38c54e746e96ad30" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8cb1bda67fe38bab38c54e746e96ad30">GPIO_PCTL_PC7_U1TX</a>&#160;&#160;&#160;0x50000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7746c702a47f0fff6a0d828f2a3211c0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC7_USB0PFLT" ref="a7746c702a47f0fff6a0d828f2a3211c0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7746c702a47f0fff6a0d828f2a3211c0">GPIO_PCTL_PC7_USB0PFLT</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00ed8cc2db8e41942078d7b0b2a6088d"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC7_C1O" ref="a00ed8cc2db8e41942078d7b0b2a6088d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a00ed8cc2db8e41942078d7b0b2a6088d">GPIO_PCTL_PC7_C1O</a>&#160;&#160;&#160;0x70000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e95bf7b6194ec2a85cd279de94542cc"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PC7_EPI0S5" ref="a2e95bf7b6194ec2a85cd279de94542cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2e95bf7b6194ec2a85cd279de94542cc">GPIO_PCTL_PC7_EPI0S5</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port C. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade6c34be537426043cc773043fa3d149"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD0_M" ref="ade6c34be537426043cc773043fa3d149" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ade6c34be537426043cc773043fa3d149">GPIO_PCTL_PD0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a2b57b988543e2721ba8e75daec7742"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD0_PWM0" ref="a4a2b57b988543e2721ba8e75daec7742" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4a2b57b988543e2721ba8e75daec7742">GPIO_PCTL_PD0_PWM0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c00ab6d97014c298b8b9cdb0f117f13"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD0_CAN0RX" ref="a6c00ab6d97014c298b8b9cdb0f117f13" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6c00ab6d97014c298b8b9cdb0f117f13">GPIO_PCTL_PD0_CAN0RX</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67d562b5532c29d75b0c674a73484308"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD0_IDX0" ref="a67d562b5532c29d75b0c674a73484308" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a67d562b5532c29d75b0c674a73484308">GPIO_PCTL_PD0_IDX0</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f515bd6ce8c912334a306f69b4b7879"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD0_U2RX" ref="a2f515bd6ce8c912334a306f69b4b7879" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2f515bd6ce8c912334a306f69b4b7879">GPIO_PCTL_PD0_U2RX</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32fab77edaab15054f669dede960f78f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD0_U1RX" ref="a32fab77edaab15054f669dede960f78f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a32fab77edaab15054f669dede960f78f">GPIO_PCTL_PD0_U1RX</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacd48ee154785c002a1cf43a73e1c738"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD0_CCP6" ref="aacd48ee154785c002a1cf43a73e1c738" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aacd48ee154785c002a1cf43a73e1c738">GPIO_PCTL_PD0_CCP6</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40157ceb1835710c9905099810a83ac5"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD0_I2S0RXSCK" ref="a40157ceb1835710c9905099810a83ac5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a40157ceb1835710c9905099810a83ac5">GPIO_PCTL_PD0_I2S0RXSCK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6ce874135819b1ebf8988bd6b372e43"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD0_U1CTS" ref="aa6ce874135819b1ebf8988bd6b372e43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa6ce874135819b1ebf8988bd6b372e43">GPIO_PCTL_PD0_U1CTS</a>&#160;&#160;&#160;0x00000009</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a855bad610f11b8a6968866ba0cbd9c24"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD1_M" ref="a855bad610f11b8a6968866ba0cbd9c24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a855bad610f11b8a6968866ba0cbd9c24">GPIO_PCTL_PD1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8594e73853711d7133c31709bb0b5b3"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD1_PWM1" ref="ae8594e73853711d7133c31709bb0b5b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae8594e73853711d7133c31709bb0b5b3">GPIO_PCTL_PD1_PWM1</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a566da0d6be6752d5f998e19e2105e768"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD1_CAN0TX" ref="a566da0d6be6752d5f998e19e2105e768" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a566da0d6be6752d5f998e19e2105e768">GPIO_PCTL_PD1_CAN0TX</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19d5899f28400e48c7480bd043814815"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD1_PHA0" ref="a19d5899f28400e48c7480bd043814815" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a19d5899f28400e48c7480bd043814815">GPIO_PCTL_PD1_PHA0</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace1cb07eaf39580bc600c7c6020b0047"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD1_U2TX" ref="ace1cb07eaf39580bc600c7c6020b0047" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ace1cb07eaf39580bc600c7c6020b0047">GPIO_PCTL_PD1_U2TX</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4454ac37389e4841143f87edb173f1f9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD1_U1TX" ref="a4454ac37389e4841143f87edb173f1f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4454ac37389e4841143f87edb173f1f9">GPIO_PCTL_PD1_U1TX</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e15d9c1d053eaa65292ec107a2270ac"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD1_CCP7" ref="a7e15d9c1d053eaa65292ec107a2270ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7e15d9c1d053eaa65292ec107a2270ac">GPIO_PCTL_PD1_CCP7</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80a6e6563b3e95841aefb0ee439efe1a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD1_I2S0RXWS" ref="a80a6e6563b3e95841aefb0ee439efe1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a80a6e6563b3e95841aefb0ee439efe1a">GPIO_PCTL_PD1_I2S0RXWS</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac38cb130723fe99059664373b746a246"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD1_U1DCD" ref="ac38cb130723fe99059664373b746a246" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac38cb130723fe99059664373b746a246">GPIO_PCTL_PD1_U1DCD</a>&#160;&#160;&#160;0x00000090</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9b6b791b66e8d9e90d9552abf49bc0b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD1_CCP2" ref="af9b6b791b66e8d9e90d9552abf49bc0b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af9b6b791b66e8d9e90d9552abf49bc0b">GPIO_PCTL_PD1_CCP2</a>&#160;&#160;&#160;0x000000A0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5274450a8d7308e235193316268dfa9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD1_PHB1" ref="ac5274450a8d7308e235193316268dfa9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac5274450a8d7308e235193316268dfa9">GPIO_PCTL_PD1_PHB1</a>&#160;&#160;&#160;0x000000B0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a667f8db7d679f4eab6ba83cac67787ef"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD2_M" ref="a667f8db7d679f4eab6ba83cac67787ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a667f8db7d679f4eab6ba83cac67787ef">GPIO_PCTL_PD2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad62cd68b13e06ad0f087bbd479a0b0d4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD2_U1RX" ref="ad62cd68b13e06ad0f087bbd479a0b0d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad62cd68b13e06ad0f087bbd479a0b0d4">GPIO_PCTL_PD2_U1RX</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b04b842ddd25a5167b4bad44c543aeb"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD2_CCP6" ref="a0b04b842ddd25a5167b4bad44c543aeb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0b04b842ddd25a5167b4bad44c543aeb">GPIO_PCTL_PD2_CCP6</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c3f12f0783a8b2f6c03e3a7ff316f35"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD2_PWM2" ref="a6c3f12f0783a8b2f6c03e3a7ff316f35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6c3f12f0783a8b2f6c03e3a7ff316f35">GPIO_PCTL_PD2_PWM2</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a362063d4d0553e9444e368ba6345e2c7"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD2_CCP5" ref="a362063d4d0553e9444e368ba6345e2c7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a362063d4d0553e9444e368ba6345e2c7">GPIO_PCTL_PD2_CCP5</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad090712b2dbec8661e33e24732e542f5"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD2_EPI0S20" ref="ad090712b2dbec8661e33e24732e542f5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad090712b2dbec8661e33e24732e542f5">GPIO_PCTL_PD2_EPI0S20</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62ef004f28326c2be2452e6ae8f7e8fd"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD3_M" ref="a62ef004f28326c2be2452e6ae8f7e8fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a62ef004f28326c2be2452e6ae8f7e8fd">GPIO_PCTL_PD3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1424efe66812b6fd3573df4ffa7d09d2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD3_U1TX" ref="a1424efe66812b6fd3573df4ffa7d09d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1424efe66812b6fd3573df4ffa7d09d2">GPIO_PCTL_PD3_U1TX</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d872d7749f14a82e6c578ff2891aff9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD3_CCP7" ref="a2d872d7749f14a82e6c578ff2891aff9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2d872d7749f14a82e6c578ff2891aff9">GPIO_PCTL_PD3_CCP7</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32c1ec10c0b98ad37f76c30c55ecf1b5"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD3_PWM3" ref="a32c1ec10c0b98ad37f76c30c55ecf1b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a32c1ec10c0b98ad37f76c30c55ecf1b5">GPIO_PCTL_PD3_PWM3</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab183fd6216062fe95d27b70d4e4184ca"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD3_CCP0" ref="ab183fd6216062fe95d27b70d4e4184ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab183fd6216062fe95d27b70d4e4184ca">GPIO_PCTL_PD3_CCP0</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9667edbfeea0a8dfdc073530bd6d1315"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD3_EPI0S21" ref="a9667edbfeea0a8dfdc073530bd6d1315" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9667edbfeea0a8dfdc073530bd6d1315">GPIO_PCTL_PD3_EPI0S21</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34526425de77b08101c0ea1e882d943e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD4_M" ref="a34526425de77b08101c0ea1e882d943e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a34526425de77b08101c0ea1e882d943e">GPIO_PCTL_PD4_M</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e0e46dc9eba36ab3d99da0537190647"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD4_CCP0" ref="a3e0e46dc9eba36ab3d99da0537190647" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3e0e46dc9eba36ab3d99da0537190647">GPIO_PCTL_PD4_CCP0</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8830b4d10b489e2ba6e88b1dca5ade84"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD4_CCP3" ref="a8830b4d10b489e2ba6e88b1dca5ade84" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8830b4d10b489e2ba6e88b1dca5ade84">GPIO_PCTL_PD4_CCP3</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b24c6e1ed569ccf0c1007cb70e28205"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD4_I2S0RXSD" ref="a6b24c6e1ed569ccf0c1007cb70e28205" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6b24c6e1ed569ccf0c1007cb70e28205">GPIO_PCTL_PD4_I2S0RXSD</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa686fbf7bacf6c9cb0912725da85b4f6"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD4_U1RI" ref="aa686fbf7bacf6c9cb0912725da85b4f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa686fbf7bacf6c9cb0912725da85b4f6">GPIO_PCTL_PD4_U1RI</a>&#160;&#160;&#160;0x00090000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af361627aa757889bc6e7e1d5f83e9b52"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD4_EPI0S19" ref="af361627aa757889bc6e7e1d5f83e9b52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af361627aa757889bc6e7e1d5f83e9b52">GPIO_PCTL_PD4_EPI0S19</a>&#160;&#160;&#160;0x000A0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b226ee7d79bf7fbf06f0dbbba56be2e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD5_M" ref="a9b226ee7d79bf7fbf06f0dbbba56be2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9b226ee7d79bf7fbf06f0dbbba56be2e">GPIO_PCTL_PD5_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf6871ca19fad736d3bfc2699533c05c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD5_CCP2" ref="acf6871ca19fad736d3bfc2699533c05c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#acf6871ca19fad736d3bfc2699533c05c">GPIO_PCTL_PD5_CCP2</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f814380acb89a16f0cae89c9f5c9851"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD5_CCP4" ref="a7f814380acb89a16f0cae89c9f5c9851" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7f814380acb89a16f0cae89c9f5c9851">GPIO_PCTL_PD5_CCP4</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba8182ad72b57e8b10dd74b7b272a361"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD5_I2S0RXMCLK" ref="aba8182ad72b57e8b10dd74b7b272a361" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aba8182ad72b57e8b10dd74b7b272a361">GPIO_PCTL_PD5_I2S0RXMCLK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affcc3c31fd025302a7bd27267c2f029a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD5_U2RX" ref="affcc3c31fd025302a7bd27267c2f029a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#affcc3c31fd025302a7bd27267c2f029a">GPIO_PCTL_PD5_U2RX</a>&#160;&#160;&#160;0x00900000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6d333be2e3ace66027b1a4ae0e2198e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD5_EPI0S28" ref="ab6d333be2e3ace66027b1a4ae0e2198e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab6d333be2e3ace66027b1a4ae0e2198e">GPIO_PCTL_PD5_EPI0S28</a>&#160;&#160;&#160;0x00A00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a845f31e6fe57a823f01328a3da6c1341"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD6_M" ref="a845f31e6fe57a823f01328a3da6c1341" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a845f31e6fe57a823f01328a3da6c1341">GPIO_PCTL_PD6_M</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a380eda8ef0644ddeb1daae875732775e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD6_FAULT0" ref="a380eda8ef0644ddeb1daae875732775e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a380eda8ef0644ddeb1daae875732775e">GPIO_PCTL_PD6_FAULT0</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8e3c5f7273f494990d193f7d0953f06"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD6_I2S0TXSCK" ref="af8e3c5f7273f494990d193f7d0953f06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af8e3c5f7273f494990d193f7d0953f06">GPIO_PCTL_PD6_I2S0TXSCK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a224279b845a483f7257352851309e81c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD6_U2TX" ref="a224279b845a483f7257352851309e81c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a224279b845a483f7257352851309e81c">GPIO_PCTL_PD6_U2TX</a>&#160;&#160;&#160;0x09000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a034ad93d9f70b56dd57d53e96585fd73"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD6_EPI0S29" ref="a034ad93d9f70b56dd57d53e96585fd73" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a034ad93d9f70b56dd57d53e96585fd73">GPIO_PCTL_PD6_EPI0S29</a>&#160;&#160;&#160;0x0A000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69191dd32d1b7bea2cd5a679c79cf4f1"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD7_M" ref="a69191dd32d1b7bea2cd5a679c79cf4f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a69191dd32d1b7bea2cd5a679c79cf4f1">GPIO_PCTL_PD7_M</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ede1eee7d395b5ed16d2429b661f75d"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD7_IDX0" ref="a6ede1eee7d395b5ed16d2429b661f75d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6ede1eee7d395b5ed16d2429b661f75d">GPIO_PCTL_PD7_IDX0</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fbac17b66cff704465caf77fe1cdb07"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD7_C0O" ref="a1fbac17b66cff704465caf77fe1cdb07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1fbac17b66cff704465caf77fe1cdb07">GPIO_PCTL_PD7_C0O</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9915c4e431270c75626c99da7ad7dc46"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD7_CCP1" ref="a9915c4e431270c75626c99da7ad7dc46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9915c4e431270c75626c99da7ad7dc46">GPIO_PCTL_PD7_CCP1</a>&#160;&#160;&#160;0x30000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add0b0c9f30d542d1f773a94ff2c05d5f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD7_I2S0TXWS" ref="add0b0c9f30d542d1f773a94ff2c05d5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#add0b0c9f30d542d1f773a94ff2c05d5f">GPIO_PCTL_PD7_I2S0TXWS</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa858150149f4607ef5196a3a45a62791"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD7_U1DTR" ref="aa858150149f4607ef5196a3a45a62791" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa858150149f4607ef5196a3a45a62791">GPIO_PCTL_PD7_U1DTR</a>&#160;&#160;&#160;0x90000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cda83d2423800614af2d82ceb423a90"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PD7_EPI0S30" ref="a8cda83d2423800614af2d82ceb423a90" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8cda83d2423800614af2d82ceb423a90">GPIO_PCTL_PD7_EPI0S30</a>&#160;&#160;&#160;0xA0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port D. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87471b1447d54cf0a725d1f21b085807"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE0_M" ref="a87471b1447d54cf0a725d1f21b085807" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a87471b1447d54cf0a725d1f21b085807">GPIO_PCTL_PE0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a291d3495ce04344bc145875af6316de4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE0_PWM4" ref="a291d3495ce04344bc145875af6316de4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a291d3495ce04344bc145875af6316de4">GPIO_PCTL_PE0_PWM4</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a840d2ef80eb1c806bc5e5775d7717d"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE0_SSI1CLK" ref="a8a840d2ef80eb1c806bc5e5775d7717d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8a840d2ef80eb1c806bc5e5775d7717d">GPIO_PCTL_PE0_SSI1CLK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b957e3b8ddad7ac4ddb4d7f59754b1e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE0_CCP3" ref="a9b957e3b8ddad7ac4ddb4d7f59754b1e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9b957e3b8ddad7ac4ddb4d7f59754b1e">GPIO_PCTL_PE0_CCP3</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94cdf404525514a5de285042c00c8783"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE0_EPI0S8" ref="a94cdf404525514a5de285042c00c8783" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a94cdf404525514a5de285042c00c8783">GPIO_PCTL_PE0_EPI0S8</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61ece6804720e305cd4a0ad7b5b1e7d7"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE0_USB0PFLT" ref="a61ece6804720e305cd4a0ad7b5b1e7d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a61ece6804720e305cd4a0ad7b5b1e7d7">GPIO_PCTL_PE0_USB0PFLT</a>&#160;&#160;&#160;0x00000009</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af84fe1c5dad25a850dec9c6813a90070"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE1_M" ref="af84fe1c5dad25a850dec9c6813a90070" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af84fe1c5dad25a850dec9c6813a90070">GPIO_PCTL_PE1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab840cc2b6a59ed11d943151ccf1af5b3"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE1_PWM5" ref="ab840cc2b6a59ed11d943151ccf1af5b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab840cc2b6a59ed11d943151ccf1af5b3">GPIO_PCTL_PE1_PWM5</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d280d6fce83e88f64ffe248d8916430"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE1_SSI1FSS" ref="a3d280d6fce83e88f64ffe248d8916430" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3d280d6fce83e88f64ffe248d8916430">GPIO_PCTL_PE1_SSI1FSS</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82e53c9e9e261042d7252ffaf5c0d79a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE1_FAULT0" ref="a82e53c9e9e261042d7252ffaf5c0d79a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a82e53c9e9e261042d7252ffaf5c0d79a">GPIO_PCTL_PE1_FAULT0</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b62813bd094e0bbfb3a7b0807c5898b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE1_CCP2" ref="a0b62813bd094e0bbfb3a7b0807c5898b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0b62813bd094e0bbfb3a7b0807c5898b">GPIO_PCTL_PE1_CCP2</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae315836a15fff269709f41c4359012cd"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE1_CCP6" ref="ae315836a15fff269709f41c4359012cd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae315836a15fff269709f41c4359012cd">GPIO_PCTL_PE1_CCP6</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b128ed4c07afec060214cfa4f5842c9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE1_EPI0S9" ref="a6b128ed4c07afec060214cfa4f5842c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6b128ed4c07afec060214cfa4f5842c9">GPIO_PCTL_PE1_EPI0S9</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ceb906b393ff2e7d44d173d222a8afe"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE2_M" ref="a6ceb906b393ff2e7d44d173d222a8afe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6ceb906b393ff2e7d44d173d222a8afe">GPIO_PCTL_PE2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6650a8a5cf2d641835d40628b4c6f025"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE2_CCP4" ref="a6650a8a5cf2d641835d40628b4c6f025" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6650a8a5cf2d641835d40628b4c6f025">GPIO_PCTL_PE2_CCP4</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca7053a45089cd794a9ed59d1d857a7d"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE2_SSI1RX" ref="aca7053a45089cd794a9ed59d1d857a7d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aca7053a45089cd794a9ed59d1d857a7d">GPIO_PCTL_PE2_SSI1RX</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dd611ea43a8c28b3edb8103492553e5"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE2_PHB1" ref="a7dd611ea43a8c28b3edb8103492553e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7dd611ea43a8c28b3edb8103492553e5">GPIO_PCTL_PE2_PHB1</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e9d79c510cc3bf1e3f1cd9e828647da"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE2_PHA0" ref="a3e9d79c510cc3bf1e3f1cd9e828647da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3e9d79c510cc3bf1e3f1cd9e828647da">GPIO_PCTL_PE2_PHA0</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e964a585cee5fd3b002d49afe873d8c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE2_CCP2" ref="a4e964a585cee5fd3b002d49afe873d8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4e964a585cee5fd3b002d49afe873d8c">GPIO_PCTL_PE2_CCP2</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e6fa95fe1eacb3fdd0d4e56fee8fc3a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE2_EPI0S24" ref="a4e6fa95fe1eacb3fdd0d4e56fee8fc3a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4e6fa95fe1eacb3fdd0d4e56fee8fc3a">GPIO_PCTL_PE2_EPI0S24</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23b5aa22c6e5349ea91a1dcc7717e617"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE3_M" ref="a23b5aa22c6e5349ea91a1dcc7717e617" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a23b5aa22c6e5349ea91a1dcc7717e617">GPIO_PCTL_PE3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa76c35cece2a707b3fb09a3851d17ddd"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE3_CCP1" ref="aa76c35cece2a707b3fb09a3851d17ddd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa76c35cece2a707b3fb09a3851d17ddd">GPIO_PCTL_PE3_CCP1</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6022913a6cccaa597115d3eeea265369"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE3_SSI1TX" ref="a6022913a6cccaa597115d3eeea265369" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6022913a6cccaa597115d3eeea265369">GPIO_PCTL_PE3_SSI1TX</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3290b4380ee93adff3c152896d7302e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE3_PHA1" ref="ab3290b4380ee93adff3c152896d7302e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab3290b4380ee93adff3c152896d7302e">GPIO_PCTL_PE3_PHA1</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28c78f388e294a39219fe3bf57d17ea8"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE3_PHB0" ref="a28c78f388e294a39219fe3bf57d17ea8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a28c78f388e294a39219fe3bf57d17ea8">GPIO_PCTL_PE3_PHB0</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dfef43094dc8810500651b49f59bf24"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE3_CCP7" ref="a2dfef43094dc8810500651b49f59bf24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2dfef43094dc8810500651b49f59bf24">GPIO_PCTL_PE3_CCP7</a>&#160;&#160;&#160;0x00005000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad89da013b942545128588b4aea3140bb"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE3_EPI0S25" ref="ad89da013b942545128588b4aea3140bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad89da013b942545128588b4aea3140bb">GPIO_PCTL_PE3_EPI0S25</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf034ad8eb5082aa558b1dc9c878c3b8"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE4_M" ref="aaf034ad8eb5082aa558b1dc9c878c3b8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aaf034ad8eb5082aa558b1dc9c878c3b8">GPIO_PCTL_PE4_M</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a829fd6c93a20d1bffccca0860f6b6c1b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE4_CCP3" ref="a829fd6c93a20d1bffccca0860f6b6c1b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a829fd6c93a20d1bffccca0860f6b6c1b">GPIO_PCTL_PE4_CCP3</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d9c7cfe61a08326dd03188c3089b8ff"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE4_FAULT0" ref="a0d9c7cfe61a08326dd03188c3089b8ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0d9c7cfe61a08326dd03188c3089b8ff">GPIO_PCTL_PE4_FAULT0</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84308e7182be74da5a95d69dfaf955ae"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE4_U2TX" ref="a84308e7182be74da5a95d69dfaf955ae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a84308e7182be74da5a95d69dfaf955ae">GPIO_PCTL_PE4_U2TX</a>&#160;&#160;&#160;0x00050000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5be93f464166d1db891ef470fb944fa6"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE4_CCP2" ref="a5be93f464166d1db891ef470fb944fa6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5be93f464166d1db891ef470fb944fa6">GPIO_PCTL_PE4_CCP2</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a154a2dcb05390b9571b9d82d9918d9c1"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE4_I2S0TXWS" ref="a154a2dcb05390b9571b9d82d9918d9c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a154a2dcb05390b9571b9d82d9918d9c1">GPIO_PCTL_PE4_I2S0TXWS</a>&#160;&#160;&#160;0x00090000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a081279365ca32350111bc791ac201b5a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE5_M" ref="a081279365ca32350111bc791ac201b5a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a081279365ca32350111bc791ac201b5a">GPIO_PCTL_PE5_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e1f405d22eebccc34c136e509a804ed"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE5_CCP5" ref="a3e1f405d22eebccc34c136e509a804ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3e1f405d22eebccc34c136e509a804ed">GPIO_PCTL_PE5_CCP5</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d3fca99e4444b21710c78a96552a9e3"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE5_I2S0TXSD" ref="a1d3fca99e4444b21710c78a96552a9e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1d3fca99e4444b21710c78a96552a9e3">GPIO_PCTL_PE5_I2S0TXSD</a>&#160;&#160;&#160;0x00900000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6d04e5db83d7d0c1e1f54098a4b682b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE6_M" ref="aa6d04e5db83d7d0c1e1f54098a4b682b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa6d04e5db83d7d0c1e1f54098a4b682b">GPIO_PCTL_PE6_M</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa40360ee93e59f2b5071b1e8204c5075"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE6_PWM4" ref="aa40360ee93e59f2b5071b1e8204c5075" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa40360ee93e59f2b5071b1e8204c5075">GPIO_PCTL_PE6_PWM4</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40180dcd7f283974f6a5ebb6404fd490"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE6_C1O" ref="a40180dcd7f283974f6a5ebb6404fd490" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a40180dcd7f283974f6a5ebb6404fd490">GPIO_PCTL_PE6_C1O</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1635c2e59c035a384e7eb025f99da49b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE6_U1CTS" ref="a1635c2e59c035a384e7eb025f99da49b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1635c2e59c035a384e7eb025f99da49b">GPIO_PCTL_PE6_U1CTS</a>&#160;&#160;&#160;0x09000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96d7eedbacbac21187b2da7c56cb1511"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE7_M" ref="a96d7eedbacbac21187b2da7c56cb1511" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a96d7eedbacbac21187b2da7c56cb1511">GPIO_PCTL_PE7_M</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5300ab340c557fe5af93fac08c9eb373"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE7_PWM5" ref="a5300ab340c557fe5af93fac08c9eb373" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5300ab340c557fe5af93fac08c9eb373">GPIO_PCTL_PE7_PWM5</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a780e927d7407a30f938990ec70356356"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE7_C2O" ref="a780e927d7407a30f938990ec70356356" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a780e927d7407a30f938990ec70356356">GPIO_PCTL_PE7_C2O</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59105722230e4a419351992503750483"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PE7_U1DCD" ref="a59105722230e4a419351992503750483" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a59105722230e4a419351992503750483">GPIO_PCTL_PE7_U1DCD</a>&#160;&#160;&#160;0x90000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port E. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9627e24e10ff88de254cbfa24c77310d"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF0_M" ref="a9627e24e10ff88de254cbfa24c77310d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9627e24e10ff88de254cbfa24c77310d">GPIO_PCTL_PF0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8115c461833c6f2c3a489970f7701135"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF0_CAN1RX" ref="a8115c461833c6f2c3a489970f7701135" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8115c461833c6f2c3a489970f7701135">GPIO_PCTL_PF0_CAN1RX</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aadda48b81c820c07e37cb51c9ec59219"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF0_PHB0" ref="aadda48b81c820c07e37cb51c9ec59219" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aadda48b81c820c07e37cb51c9ec59219">GPIO_PCTL_PF0_PHB0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad2dd9b62cfc3c29d0bd2a6ad80ca708"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF0_PWM0" ref="aad2dd9b62cfc3c29d0bd2a6ad80ca708" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aad2dd9b62cfc3c29d0bd2a6ad80ca708">GPIO_PCTL_PF0_PWM0</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae03eebdea8ca87c674dd603598dd4496"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF0_I2S0TXSD" ref="ae03eebdea8ca87c674dd603598dd4496" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae03eebdea8ca87c674dd603598dd4496">GPIO_PCTL_PF0_I2S0TXSD</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b0892a6052efa66f8709a6aa036e963"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF0_U1DSR" ref="a1b0892a6052efa66f8709a6aa036e963" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1b0892a6052efa66f8709a6aa036e963">GPIO_PCTL_PF0_U1DSR</a>&#160;&#160;&#160;0x00000009</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affe138e99d86ef06f1a3fc6b10796128"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF1_M" ref="affe138e99d86ef06f1a3fc6b10796128" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#affe138e99d86ef06f1a3fc6b10796128">GPIO_PCTL_PF1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae015f2684a974cc403d22a2ecc29911c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF1_CAN1TX" ref="ae015f2684a974cc403d22a2ecc29911c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae015f2684a974cc403d22a2ecc29911c">GPIO_PCTL_PF1_CAN1TX</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a865bb7303c81c7bcbada96eb8d7cc5a2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF1_IDX1" ref="a865bb7303c81c7bcbada96eb8d7cc5a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a865bb7303c81c7bcbada96eb8d7cc5a2">GPIO_PCTL_PF1_IDX1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9f2b282ff4b5ea33a7b4b40837633a9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF1_PWM1" ref="af9f2b282ff4b5ea33a7b4b40837633a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af9f2b282ff4b5ea33a7b4b40837633a9">GPIO_PCTL_PF1_PWM1</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1697946b8862e18368dec46c8b262030"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF1_I2S0TXMCLK" ref="a1697946b8862e18368dec46c8b262030" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1697946b8862e18368dec46c8b262030">GPIO_PCTL_PF1_I2S0TXMCLK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31076001af089c3066f8462ab9474f11"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF1_U1RTS" ref="a31076001af089c3066f8462ab9474f11" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a31076001af089c3066f8462ab9474f11">GPIO_PCTL_PF1_U1RTS</a>&#160;&#160;&#160;0x00000090</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14d5f0f2c5a57fe7a6a241bd4774de0d"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF1_CCP3" ref="a14d5f0f2c5a57fe7a6a241bd4774de0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a14d5f0f2c5a57fe7a6a241bd4774de0d">GPIO_PCTL_PF1_CCP3</a>&#160;&#160;&#160;0x000000A0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae23eaf94888d7ad24932c3802b7025cf"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF2_M" ref="ae23eaf94888d7ad24932c3802b7025cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae23eaf94888d7ad24932c3802b7025cf">GPIO_PCTL_PF2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee4f0fed41f9f21ea31c5a9252c050bb"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF2_LED1" ref="aee4f0fed41f9f21ea31c5a9252c050bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aee4f0fed41f9f21ea31c5a9252c050bb">GPIO_PCTL_PF2_LED1</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a155e353fc14c6e8fc83011f63cfd6687"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF2_PWM4" ref="a155e353fc14c6e8fc83011f63cfd6687" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a155e353fc14c6e8fc83011f63cfd6687">GPIO_PCTL_PF2_PWM4</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a180a1d2795680213a16eef0c4f5edbb0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF2_PWM2" ref="a180a1d2795680213a16eef0c4f5edbb0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a180a1d2795680213a16eef0c4f5edbb0">GPIO_PCTL_PF2_PWM2</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afcb83b1ba058a1a73638eabba39ef334"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF2_SSI1CLK" ref="afcb83b1ba058a1a73638eabba39ef334" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#afcb83b1ba058a1a73638eabba39ef334">GPIO_PCTL_PF2_SSI1CLK</a>&#160;&#160;&#160;0x00000900</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a819e52600da17f52220615724f3364d8"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF3_M" ref="a819e52600da17f52220615724f3364d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a819e52600da17f52220615724f3364d8">GPIO_PCTL_PF3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac45f79af5c9e48b4ca82ea39bc00d966"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF3_LED0" ref="ac45f79af5c9e48b4ca82ea39bc00d966" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac45f79af5c9e48b4ca82ea39bc00d966">GPIO_PCTL_PF3_LED0</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a907416c60fb7fdf3234e955def206cd5"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF3_PWM5" ref="a907416c60fb7fdf3234e955def206cd5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a907416c60fb7fdf3234e955def206cd5">GPIO_PCTL_PF3_PWM5</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fe11aea7d1f8148e4a4b436e4a0007f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF3_PWM3" ref="a4fe11aea7d1f8148e4a4b436e4a0007f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4fe11aea7d1f8148e4a4b436e4a0007f">GPIO_PCTL_PF3_PWM3</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e8c2e7e26d2224eeaf432125b5fb804"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF3_SSI1FSS" ref="a5e8c2e7e26d2224eeaf432125b5fb804" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5e8c2e7e26d2224eeaf432125b5fb804">GPIO_PCTL_PF3_SSI1FSS</a>&#160;&#160;&#160;0x00009000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9eb4e7eb9e294006b3562c79fed55756"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF4_M" ref="a9eb4e7eb9e294006b3562c79fed55756" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9eb4e7eb9e294006b3562c79fed55756">GPIO_PCTL_PF4_M</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a006cff7a7dd3f9ba817ea4a1e974ceda"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF4_CCP0" ref="a006cff7a7dd3f9ba817ea4a1e974ceda" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a006cff7a7dd3f9ba817ea4a1e974ceda">GPIO_PCTL_PF4_CCP0</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3b14b7d3d7f6bb3063015a7e9b070ac"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF4_C0O" ref="ae3b14b7d3d7f6bb3063015a7e9b070ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae3b14b7d3d7f6bb3063015a7e9b070ac">GPIO_PCTL_PF4_C0O</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0e00964c19409f4ccc0fcfcd22f01ee"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF4_FAULT0" ref="ae0e00964c19409f4ccc0fcfcd22f01ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae0e00964c19409f4ccc0fcfcd22f01ee">GPIO_PCTL_PF4_FAULT0</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ac5b75c7ea655618e685026097cc4d9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF4_EPI0S12" ref="a2ac5b75c7ea655618e685026097cc4d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2ac5b75c7ea655618e685026097cc4d9">GPIO_PCTL_PF4_EPI0S12</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acefb52a7da784baf72b93fd7dd44f835"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF4_SSI1RX" ref="acefb52a7da784baf72b93fd7dd44f835" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#acefb52a7da784baf72b93fd7dd44f835">GPIO_PCTL_PF4_SSI1RX</a>&#160;&#160;&#160;0x00090000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a834b6d6ed764d06f9fd81272aa44ab40"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF5_M" ref="a834b6d6ed764d06f9fd81272aa44ab40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a834b6d6ed764d06f9fd81272aa44ab40">GPIO_PCTL_PF5_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9bb6664a7b153203688e3cf1b53f1c2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF5_CCP2" ref="ab9bb6664a7b153203688e3cf1b53f1c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab9bb6664a7b153203688e3cf1b53f1c2">GPIO_PCTL_PF5_CCP2</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d0351670c41aac304ae08d1f8de161c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF5_C1O" ref="a7d0351670c41aac304ae08d1f8de161c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7d0351670c41aac304ae08d1f8de161c">GPIO_PCTL_PF5_C1O</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fd0457a1d41cbfd47a03974b5203e60"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF5_EPI0S15" ref="a2fd0457a1d41cbfd47a03974b5203e60" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2fd0457a1d41cbfd47a03974b5203e60">GPIO_PCTL_PF5_EPI0S15</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac68e83f930e27ce638712e6953304683"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF5_SSI1TX" ref="ac68e83f930e27ce638712e6953304683" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac68e83f930e27ce638712e6953304683">GPIO_PCTL_PF5_SSI1TX</a>&#160;&#160;&#160;0x00900000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22b3c10f148329a4757a841ee3f95083"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF6_M" ref="a22b3c10f148329a4757a841ee3f95083" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a22b3c10f148329a4757a841ee3f95083">GPIO_PCTL_PF6_M</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b5f78564bf4567858b1a10f6b19b956"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF6_CCP1" ref="a2b5f78564bf4567858b1a10f6b19b956" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2b5f78564bf4567858b1a10f6b19b956">GPIO_PCTL_PF6_CCP1</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93d13f740bab3d89ad16f22e383201d6"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF6_C2O" ref="a93d13f740bab3d89ad16f22e383201d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a93d13f740bab3d89ad16f22e383201d6">GPIO_PCTL_PF6_C2O</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad729d913813985cf14fdb9bb1a76f245"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF6_PHA0" ref="ad729d913813985cf14fdb9bb1a76f245" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad729d913813985cf14fdb9bb1a76f245">GPIO_PCTL_PF6_PHA0</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81c33fc8e327d13c1a2b599db162c998"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF6_I2S0TXMCLK" ref="a81c33fc8e327d13c1a2b599db162c998" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a81c33fc8e327d13c1a2b599db162c998">GPIO_PCTL_PF6_I2S0TXMCLK</a>&#160;&#160;&#160;0x09000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a442be09a0a1367929d8454595d53a3c5"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF6_U1RTS" ref="a442be09a0a1367929d8454595d53a3c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a442be09a0a1367929d8454595d53a3c5">GPIO_PCTL_PF6_U1RTS</a>&#160;&#160;&#160;0x0A000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c361b1ad33ac1c6aca6c2f045196a77"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF7_M" ref="a7c361b1ad33ac1c6aca6c2f045196a77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7c361b1ad33ac1c6aca6c2f045196a77">GPIO_PCTL_PF7_M</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a597f2882d29330fd5819cc181eaa1799"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF7_CCP4" ref="a597f2882d29330fd5819cc181eaa1799" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a597f2882d29330fd5819cc181eaa1799">GPIO_PCTL_PF7_CCP4</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1383d33ba0aa0738c76b95c7eb84f16"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF7_PHB0" ref="af1383d33ba0aa0738c76b95c7eb84f16" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af1383d33ba0aa0738c76b95c7eb84f16">GPIO_PCTL_PF7_PHB0</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06f777fee387e59e70bbeaee167aaf55"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF7_EPI0S12" ref="a06f777fee387e59e70bbeaee167aaf55" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a06f777fee387e59e70bbeaee167aaf55">GPIO_PCTL_PF7_EPI0S12</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85884cb321034f5177882442688b3cea"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PF7_FAULT1" ref="a85884cb321034f5177882442688b3cea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a85884cb321034f5177882442688b3cea">GPIO_PCTL_PF7_FAULT1</a>&#160;&#160;&#160;0x90000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port F. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09dbd9677cc6bb83a69ce29fd8ab080b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG0_M" ref="a09dbd9677cc6bb83a69ce29fd8ab080b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a09dbd9677cc6bb83a69ce29fd8ab080b">GPIO_PCTL_PG0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d6c9ef1d30b17220f891f67208dfebe"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG0_U2RX" ref="a3d6c9ef1d30b17220f891f67208dfebe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3d6c9ef1d30b17220f891f67208dfebe">GPIO_PCTL_PG0_U2RX</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12bec05bd757bcef19d302ff29300f46"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG0_PWM0" ref="a12bec05bd757bcef19d302ff29300f46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a12bec05bd757bcef19d302ff29300f46">GPIO_PCTL_PG0_PWM0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13c7bd51259643f321b8cc1610d0af1f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG0_I2C1SCL" ref="a13c7bd51259643f321b8cc1610d0af1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a13c7bd51259643f321b8cc1610d0af1f">GPIO_PCTL_PG0_I2C1SCL</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c10aae098d2dd6a7ef9c17a56e5c416"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG0_PWM4" ref="a2c10aae098d2dd6a7ef9c17a56e5c416" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2c10aae098d2dd6a7ef9c17a56e5c416">GPIO_PCTL_PG0_PWM4</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cc46822ee910f95f834e57f2ab0c4f0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG0_USB0EPEN" ref="a2cc46822ee910f95f834e57f2ab0c4f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2cc46822ee910f95f834e57f2ab0c4f0">GPIO_PCTL_PG0_USB0EPEN</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5be3cdb8f1b332704ee7339817343a4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG0_EPI0S13" ref="ab5be3cdb8f1b332704ee7339817343a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab5be3cdb8f1b332704ee7339817343a4">GPIO_PCTL_PG0_EPI0S13</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5e38aeaddd38b14eecc829793c6565c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG1_M" ref="aa5e38aeaddd38b14eecc829793c6565c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa5e38aeaddd38b14eecc829793c6565c">GPIO_PCTL_PG1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7d1bcf4e2a4aad994cf63a2d3fad2cb"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG1_U2TX" ref="ab7d1bcf4e2a4aad994cf63a2d3fad2cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab7d1bcf4e2a4aad994cf63a2d3fad2cb">GPIO_PCTL_PG1_U2TX</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9c89d41857a7bef9d3c3b8159db68a9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG1_PWM1" ref="aa9c89d41857a7bef9d3c3b8159db68a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa9c89d41857a7bef9d3c3b8159db68a9">GPIO_PCTL_PG1_PWM1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79098a69e07f9337a47a9a8d482456b3"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG1_I2C1SDA" ref="a79098a69e07f9337a47a9a8d482456b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a79098a69e07f9337a47a9a8d482456b3">GPIO_PCTL_PG1_I2C1SDA</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a553f034f9a4218f49a1466b555e43482"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG1_PWM5" ref="a553f034f9a4218f49a1466b555e43482" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a553f034f9a4218f49a1466b555e43482">GPIO_PCTL_PG1_PWM5</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4cd5b7ec040d3e077a783e4e7a1ed9e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG1_EPI0S14" ref="aa4cd5b7ec040d3e077a783e4e7a1ed9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa4cd5b7ec040d3e077a783e4e7a1ed9e">GPIO_PCTL_PG1_EPI0S14</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b920acfd929f9314b2523c15d956aeb"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG2_M" ref="a9b920acfd929f9314b2523c15d956aeb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9b920acfd929f9314b2523c15d956aeb">GPIO_PCTL_PG2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab332d424e764662a6cda08af30e61443"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG2_PWM0" ref="ab332d424e764662a6cda08af30e61443" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab332d424e764662a6cda08af30e61443">GPIO_PCTL_PG2_PWM0</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa14030d49583fb482b991b5d9ad648ca"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG2_FAULT0" ref="aa14030d49583fb482b991b5d9ad648ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa14030d49583fb482b991b5d9ad648ca">GPIO_PCTL_PG2_FAULT0</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbb949c7b4fff48a8bb6a42d0add9dd8"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG2_IDX1" ref="acbb949c7b4fff48a8bb6a42d0add9dd8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#acbb949c7b4fff48a8bb6a42d0add9dd8">GPIO_PCTL_PG2_IDX1</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24b3eecb347569aad6a72c6754dc8c35"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG2_I2S0RXSD" ref="a24b3eecb347569aad6a72c6754dc8c35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a24b3eecb347569aad6a72c6754dc8c35">GPIO_PCTL_PG2_I2S0RXSD</a>&#160;&#160;&#160;0x00000900</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61f823cd027e55dcd857cd2dcc346ca9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG3_M" ref="a61f823cd027e55dcd857cd2dcc346ca9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a61f823cd027e55dcd857cd2dcc346ca9">GPIO_PCTL_PG3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43c8b454f50f3f48232065cdd6b1709b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG3_PWM1" ref="a43c8b454f50f3f48232065cdd6b1709b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a43c8b454f50f3f48232065cdd6b1709b">GPIO_PCTL_PG3_PWM1</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61a8369fb9123a569cce77977f525c2c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG3_FAULT2" ref="a61a8369fb9123a569cce77977f525c2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a61a8369fb9123a569cce77977f525c2c">GPIO_PCTL_PG3_FAULT2</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80eb8b41535d20197d1d621fcb3e7cfb"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG3_FAULT0" ref="a80eb8b41535d20197d1d621fcb3e7cfb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a80eb8b41535d20197d1d621fcb3e7cfb">GPIO_PCTL_PG3_FAULT0</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cb7fda8f5a38cf6cfce0d9dda51b0be"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG3_I2S0RXMCLK" ref="a2cb7fda8f5a38cf6cfce0d9dda51b0be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2cb7fda8f5a38cf6cfce0d9dda51b0be">GPIO_PCTL_PG3_I2S0RXMCLK</a>&#160;&#160;&#160;0x00009000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a129870672a01942d67efae259f980df3"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG4_M" ref="a129870672a01942d67efae259f980df3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a129870672a01942d67efae259f980df3">GPIO_PCTL_PG4_M</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c450f1e5df16c37cf076b8415ee6014"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG4_CCP3" ref="a8c450f1e5df16c37cf076b8415ee6014" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8c450f1e5df16c37cf076b8415ee6014">GPIO_PCTL_PG4_CCP3</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10c91807a1cb89f11e77d2a57cf9f0dd"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG4_FAULT1" ref="a10c91807a1cb89f11e77d2a57cf9f0dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a10c91807a1cb89f11e77d2a57cf9f0dd">GPIO_PCTL_PG4_FAULT1</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afac1cd835c6a1ee4d898a5606268cbe0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG4_EPI0S15" ref="afac1cd835c6a1ee4d898a5606268cbe0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#afac1cd835c6a1ee4d898a5606268cbe0">GPIO_PCTL_PG4_EPI0S15</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6118fab9342e8b2f78bfd890a7b888f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG4_PWM6" ref="ac6118fab9342e8b2f78bfd890a7b888f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac6118fab9342e8b2f78bfd890a7b888f">GPIO_PCTL_PG4_PWM6</a>&#160;&#160;&#160;0x00090000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b3cfbae2810c171e1a90783f3fdc1eb"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG4_U1RI" ref="a9b3cfbae2810c171e1a90783f3fdc1eb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9b3cfbae2810c171e1a90783f3fdc1eb">GPIO_PCTL_PG4_U1RI</a>&#160;&#160;&#160;0x000A0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89f2a0e81b3fbe4bbab7480ee976bdf9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG5_M" ref="a89f2a0e81b3fbe4bbab7480ee976bdf9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a89f2a0e81b3fbe4bbab7480ee976bdf9">GPIO_PCTL_PG5_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a129c1b78da82e60a95fc2234de651aff"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG5_CCP5" ref="a129c1b78da82e60a95fc2234de651aff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a129c1b78da82e60a95fc2234de651aff">GPIO_PCTL_PG5_CCP5</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a949e4986e84496cfbfe7c2d7db75eff1"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG5_IDX0" ref="a949e4986e84496cfbfe7c2d7db75eff1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a949e4986e84496cfbfe7c2d7db75eff1">GPIO_PCTL_PG5_IDX0</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab590fd10bace633bc3f0e60c1e517e20"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG5_FAULT1" ref="ab590fd10bace633bc3f0e60c1e517e20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab590fd10bace633bc3f0e60c1e517e20">GPIO_PCTL_PG5_FAULT1</a>&#160;&#160;&#160;0x00500000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06f668088b3dfa3251e6466cee93ffb5"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG5_PWM7" ref="a06f668088b3dfa3251e6466cee93ffb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a06f668088b3dfa3251e6466cee93ffb5">GPIO_PCTL_PG5_PWM7</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5f86a3b11eeac454f376164534a5767"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG5_I2S0RXSCK" ref="af5f86a3b11eeac454f376164534a5767" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af5f86a3b11eeac454f376164534a5767">GPIO_PCTL_PG5_I2S0RXSCK</a>&#160;&#160;&#160;0x00900000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5335680e5a73cbd9e3c4054fcf1a67d1"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG5_U1DTR" ref="a5335680e5a73cbd9e3c4054fcf1a67d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5335680e5a73cbd9e3c4054fcf1a67d1">GPIO_PCTL_PG5_U1DTR</a>&#160;&#160;&#160;0x00A00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4be0c8cee1fd86b547705eaf5c735a54"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG6_M" ref="a4be0c8cee1fd86b547705eaf5c735a54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4be0c8cee1fd86b547705eaf5c735a54">GPIO_PCTL_PG6_M</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ab9dc385f0ea867698f7c40eb792717"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG6_PHA1" ref="a8ab9dc385f0ea867698f7c40eb792717" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8ab9dc385f0ea867698f7c40eb792717">GPIO_PCTL_PG6_PHA1</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad638ab2d40723bd1652ce50ffe35573c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG6_PWM6" ref="ad638ab2d40723bd1652ce50ffe35573c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad638ab2d40723bd1652ce50ffe35573c">GPIO_PCTL_PG6_PWM6</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a317208fd4dbdb55cdc484ea82308fe96"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG6_FAULT1" ref="a317208fd4dbdb55cdc484ea82308fe96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a317208fd4dbdb55cdc484ea82308fe96">GPIO_PCTL_PG6_FAULT1</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0fa33375cc8cc1f7f1d26c05cdde3663"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG6_I2S0RXWS" ref="a0fa33375cc8cc1f7f1d26c05cdde3663" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0fa33375cc8cc1f7f1d26c05cdde3663">GPIO_PCTL_PG6_I2S0RXWS</a>&#160;&#160;&#160;0x09000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56dc6ac357036811aca0f3f75c03ec24"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG6_U1RI" ref="a56dc6ac357036811aca0f3f75c03ec24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a56dc6ac357036811aca0f3f75c03ec24">GPIO_PCTL_PG6_U1RI</a>&#160;&#160;&#160;0x0A000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a589aacda2fec3d4e8e8174ca98456159"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG7_M" ref="a589aacda2fec3d4e8e8174ca98456159" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a589aacda2fec3d4e8e8174ca98456159">GPIO_PCTL_PG7_M</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a211c52f57a603b23e63cc6d50915e405"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG7_PHB1" ref="a211c52f57a603b23e63cc6d50915e405" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a211c52f57a603b23e63cc6d50915e405">GPIO_PCTL_PG7_PHB1</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaee75912fccc4878fbe6d93083d3eafb"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG7_PWM7" ref="aaee75912fccc4878fbe6d93083d3eafb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aaee75912fccc4878fbe6d93083d3eafb">GPIO_PCTL_PG7_PWM7</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7eed4a4341ec79529b266d7a5db46f1"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG7_CCP5" ref="aa7eed4a4341ec79529b266d7a5db46f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa7eed4a4341ec79529b266d7a5db46f1">GPIO_PCTL_PG7_CCP5</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb8a3cf1fa652eb75b2283a53dcc4130"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PG7_EPI0S31" ref="abb8a3cf1fa652eb75b2283a53dcc4130" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#abb8a3cf1fa652eb75b2283a53dcc4130">GPIO_PCTL_PG7_EPI0S31</a>&#160;&#160;&#160;0x90000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port G. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac41c5655616b8c2e6fa5992c61d31743"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH0_M" ref="ac41c5655616b8c2e6fa5992c61d31743" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac41c5655616b8c2e6fa5992c61d31743">GPIO_PCTL_PH0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae40364ef048402a61c6055fdc90effd7"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH0_CCP6" ref="ae40364ef048402a61c6055fdc90effd7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae40364ef048402a61c6055fdc90effd7">GPIO_PCTL_PH0_CCP6</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae6bd833afce5e0aba0eeee1ea634078"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH0_PWM2" ref="aae6bd833afce5e0aba0eeee1ea634078" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aae6bd833afce5e0aba0eeee1ea634078">GPIO_PCTL_PH0_PWM2</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c6bcb6654913abc415175977d32aa99"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH0_EPI0S6" ref="a2c6bcb6654913abc415175977d32aa99" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2c6bcb6654913abc415175977d32aa99">GPIO_PCTL_PH0_EPI0S6</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeece9c50c5ed2bcfb3a0df5ebe877324"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH0_PWM4" ref="aeece9c50c5ed2bcfb3a0df5ebe877324" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aeece9c50c5ed2bcfb3a0df5ebe877324">GPIO_PCTL_PH0_PWM4</a>&#160;&#160;&#160;0x00000009</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aada7bb21db9b710a4535cb4a5b41c691"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH1_M" ref="aada7bb21db9b710a4535cb4a5b41c691" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aada7bb21db9b710a4535cb4a5b41c691">GPIO_PCTL_PH1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a151fe17fa8d0da1f65050285f55060e7"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH1_CCP7" ref="a151fe17fa8d0da1f65050285f55060e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a151fe17fa8d0da1f65050285f55060e7">GPIO_PCTL_PH1_CCP7</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef805ca2ba38c72c80accf02c7969277"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH1_PWM3" ref="aef805ca2ba38c72c80accf02c7969277" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aef805ca2ba38c72c80accf02c7969277">GPIO_PCTL_PH1_PWM3</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71dabb6d4f7c796ffb89a5419e1c3d98"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH1_EPI0S7" ref="a71dabb6d4f7c796ffb89a5419e1c3d98" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a71dabb6d4f7c796ffb89a5419e1c3d98">GPIO_PCTL_PH1_EPI0S7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaab399873df416b1a800abf90992406a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH1_PWM5" ref="aaab399873df416b1a800abf90992406a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aaab399873df416b1a800abf90992406a">GPIO_PCTL_PH1_PWM5</a>&#160;&#160;&#160;0x00000090</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23e39c52139e43e46201d5f628c83ff4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH2_M" ref="a23e39c52139e43e46201d5f628c83ff4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a23e39c52139e43e46201d5f628c83ff4">GPIO_PCTL_PH2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa70d4f6a4f481e9edfd4f54ca5c677c0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH2_IDX1" ref="aa70d4f6a4f481e9edfd4f54ca5c677c0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa70d4f6a4f481e9edfd4f54ca5c677c0">GPIO_PCTL_PH2_IDX1</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af51871e0735af358702a810afc965f19"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH2_C1O" ref="af51871e0735af358702a810afc965f19" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af51871e0735af358702a810afc965f19">GPIO_PCTL_PH2_C1O</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac77f21d4dd386e94964348bb002b4c59"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH2_FAULT3" ref="ac77f21d4dd386e94964348bb002b4c59" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac77f21d4dd386e94964348bb002b4c59">GPIO_PCTL_PH2_FAULT3</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d9eb4c6024025869f3759fda47865f7"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH2_EPI0S1" ref="a7d9eb4c6024025869f3759fda47865f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7d9eb4c6024025869f3759fda47865f7">GPIO_PCTL_PH2_EPI0S1</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7323bfbce2eba2e4f631b715dde2438"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH3_M" ref="ad7323bfbce2eba2e4f631b715dde2438" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad7323bfbce2eba2e4f631b715dde2438">GPIO_PCTL_PH3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8fe60a1d2899a6fcbd9a0482befd4b5"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH3_PHB0" ref="ae8fe60a1d2899a6fcbd9a0482befd4b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae8fe60a1d2899a6fcbd9a0482befd4b5">GPIO_PCTL_PH3_PHB0</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43450e12c285d5c20a19e6d2249cd399"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH3_FAULT0" ref="a43450e12c285d5c20a19e6d2249cd399" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a43450e12c285d5c20a19e6d2249cd399">GPIO_PCTL_PH3_FAULT0</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeda054fa54ca2c6928640cdf85e69734"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH3_USB0EPEN" ref="aeda054fa54ca2c6928640cdf85e69734" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aeda054fa54ca2c6928640cdf85e69734">GPIO_PCTL_PH3_USB0EPEN</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e0a042b84aef9504a146441f6281b57"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH3_EPI0S0" ref="a3e0a042b84aef9504a146441f6281b57" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3e0a042b84aef9504a146441f6281b57">GPIO_PCTL_PH3_EPI0S0</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f4eef43e48bfd0507433c59c9465dda"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH4_M" ref="a2f4eef43e48bfd0507433c59c9465dda" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a2f4eef43e48bfd0507433c59c9465dda">GPIO_PCTL_PH4_M</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a847fc8bb726c8801bc6e573a8b9fc35c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH4_USB0PFLT" ref="a847fc8bb726c8801bc6e573a8b9fc35c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a847fc8bb726c8801bc6e573a8b9fc35c">GPIO_PCTL_PH4_USB0PFLT</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a339932599cd2345becc906e8b3c33860"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH4_EPI0S10" ref="a339932599cd2345becc906e8b3c33860" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a339932599cd2345becc906e8b3c33860">GPIO_PCTL_PH4_EPI0S10</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc0c4169d5ffeeef06fa1414dc79684a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH4_SSI1CLK" ref="acc0c4169d5ffeeef06fa1414dc79684a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#acc0c4169d5ffeeef06fa1414dc79684a">GPIO_PCTL_PH4_SSI1CLK</a>&#160;&#160;&#160;0x000B0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad881afa14a316280755173c21a486ed5"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH5_M" ref="ad881afa14a316280755173c21a486ed5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ad881afa14a316280755173c21a486ed5">GPIO_PCTL_PH5_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97481a9da076840a8bc92c89fbb7dc12"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH5_EPI0S11" ref="a97481a9da076840a8bc92c89fbb7dc12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a97481a9da076840a8bc92c89fbb7dc12">GPIO_PCTL_PH5_EPI0S11</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc10ad3a606150536ab5062ee9ae68ca"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH5_FAULT2" ref="acc10ad3a606150536ab5062ee9ae68ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#acc10ad3a606150536ab5062ee9ae68ca">GPIO_PCTL_PH5_FAULT2</a>&#160;&#160;&#160;0x00A00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a268d326a1607e1f1155d5c274b992cf1"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH5_SSI1FSS" ref="a268d326a1607e1f1155d5c274b992cf1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a268d326a1607e1f1155d5c274b992cf1">GPIO_PCTL_PH5_SSI1FSS</a>&#160;&#160;&#160;0x00B00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30c96c004402eacecf4897d35a64d41a"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH6_M" ref="a30c96c004402eacecf4897d35a64d41a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a30c96c004402eacecf4897d35a64d41a">GPIO_PCTL_PH6_M</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22dbcfcd4638717c1c5a20783b090626"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH6_EPI0S26" ref="a22dbcfcd4638717c1c5a20783b090626" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a22dbcfcd4638717c1c5a20783b090626">GPIO_PCTL_PH6_EPI0S26</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70c494144df322e7b3755523dd6e8775"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH6_PWM4" ref="a70c494144df322e7b3755523dd6e8775" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a70c494144df322e7b3755523dd6e8775">GPIO_PCTL_PH6_PWM4</a>&#160;&#160;&#160;0x0A000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c7e280dfb17eb435d86ab11ceaf3df2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH6_SSI1RX" ref="a9c7e280dfb17eb435d86ab11ceaf3df2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9c7e280dfb17eb435d86ab11ceaf3df2">GPIO_PCTL_PH6_SSI1RX</a>&#160;&#160;&#160;0x0B000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6da46aa4f9cdd47cf718863133ebed2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH7_M" ref="af6da46aa4f9cdd47cf718863133ebed2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af6da46aa4f9cdd47cf718863133ebed2">GPIO_PCTL_PH7_M</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f909136f69be71e5d00b3a6bf22694e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH7_EPI0S27" ref="a7f909136f69be71e5d00b3a6bf22694e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7f909136f69be71e5d00b3a6bf22694e">GPIO_PCTL_PH7_EPI0S27</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78d92b71b03673f52641986ea5dd3769"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH7_PWM5" ref="a78d92b71b03673f52641986ea5dd3769" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a78d92b71b03673f52641986ea5dd3769">GPIO_PCTL_PH7_PWM5</a>&#160;&#160;&#160;0xA0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96f6ee1c1875db187ae0fae4d007de65"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PH7_SSI1TX" ref="a96f6ee1c1875db187ae0fae4d007de65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a96f6ee1c1875db187ae0fae4d007de65">GPIO_PCTL_PH7_SSI1TX</a>&#160;&#160;&#160;0xB0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port H. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af880ec399fab8f3bc8bf5e4cf30d1483"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ0_M" ref="af880ec399fab8f3bc8bf5e4cf30d1483" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af880ec399fab8f3bc8bf5e4cf30d1483">GPIO_PCTL_PJ0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b09eb9eed1a3d0fd96ce0e06e222446"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ0_EPI0S16" ref="a5b09eb9eed1a3d0fd96ce0e06e222446" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5b09eb9eed1a3d0fd96ce0e06e222446">GPIO_PCTL_PJ0_EPI0S16</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e04cdb2aeb6a19b77ff6c9bddb33587"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ0_PWM0" ref="a9e04cdb2aeb6a19b77ff6c9bddb33587" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9e04cdb2aeb6a19b77ff6c9bddb33587">GPIO_PCTL_PJ0_PWM0</a>&#160;&#160;&#160;0x0000000A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a672c7e79abe2b33d0e143594307b3dc0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ0_I2C1SCL" ref="a672c7e79abe2b33d0e143594307b3dc0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a672c7e79abe2b33d0e143594307b3dc0">GPIO_PCTL_PJ0_I2C1SCL</a>&#160;&#160;&#160;0x0000000B</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1830710815abdedae8b69fe034b3019"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ1_M" ref="aa1830710815abdedae8b69fe034b3019" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa1830710815abdedae8b69fe034b3019">GPIO_PCTL_PJ1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8332a47cc771e4967bb2b9c79690b3d2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ1_EPI0S17" ref="a8332a47cc771e4967bb2b9c79690b3d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8332a47cc771e4967bb2b9c79690b3d2">GPIO_PCTL_PJ1_EPI0S17</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6f5dc5bf67cf0619273a64246ad868f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ1_USB0PFLT" ref="af6f5dc5bf67cf0619273a64246ad868f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af6f5dc5bf67cf0619273a64246ad868f">GPIO_PCTL_PJ1_USB0PFLT</a>&#160;&#160;&#160;0x00000090</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a546d9f213820b2d49c0784800991b949"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ1_PWM1" ref="a546d9f213820b2d49c0784800991b949" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a546d9f213820b2d49c0784800991b949">GPIO_PCTL_PJ1_PWM1</a>&#160;&#160;&#160;0x000000A0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e00fa8c89b49c7ae561261d5e6e1030"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ1_I2C1SDA" ref="a3e00fa8c89b49c7ae561261d5e6e1030" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3e00fa8c89b49c7ae561261d5e6e1030">GPIO_PCTL_PJ1_I2C1SDA</a>&#160;&#160;&#160;0x000000B0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac756945d848033e00259bd4bbef81a8c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ2_M" ref="ac756945d848033e00259bd4bbef81a8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac756945d848033e00259bd4bbef81a8c">GPIO_PCTL_PJ2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd84d939818c897797e36bc8e1b1a7b7"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ2_EPI0S18" ref="afd84d939818c897797e36bc8e1b1a7b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#afd84d939818c897797e36bc8e1b1a7b7">GPIO_PCTL_PJ2_EPI0S18</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af326fe06d31f25b3b9dda52861176001"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ2_CCP0" ref="af326fe06d31f25b3b9dda52861176001" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af326fe06d31f25b3b9dda52861176001">GPIO_PCTL_PJ2_CCP0</a>&#160;&#160;&#160;0x00000900</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56520feabbbb54287c8aa7311688d46f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ2_FAULT0" ref="a56520feabbbb54287c8aa7311688d46f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a56520feabbbb54287c8aa7311688d46f">GPIO_PCTL_PJ2_FAULT0</a>&#160;&#160;&#160;0x00000A00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b912b1d277d912e657d588b950e9816"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ3_M" ref="a9b912b1d277d912e657d588b950e9816" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9b912b1d277d912e657d588b950e9816">GPIO_PCTL_PJ3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dbe58a2ad0f4108ac2ec22642daa9a1"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ3_EPI0S19" ref="a0dbe58a2ad0f4108ac2ec22642daa9a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0dbe58a2ad0f4108ac2ec22642daa9a1">GPIO_PCTL_PJ3_EPI0S19</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92e3a373bc3da991a8aca7536421076b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ3_U1CTS" ref="a92e3a373bc3da991a8aca7536421076b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a92e3a373bc3da991a8aca7536421076b">GPIO_PCTL_PJ3_U1CTS</a>&#160;&#160;&#160;0x00009000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a851e52b352c52bf9c823a65dca0d6d57"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ3_CCP6" ref="a851e52b352c52bf9c823a65dca0d6d57" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a851e52b352c52bf9c823a65dca0d6d57">GPIO_PCTL_PJ3_CCP6</a>&#160;&#160;&#160;0x0000A000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e0e22e1e8f1501876242f9742efc6df"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ4_M" ref="a5e0e22e1e8f1501876242f9742efc6df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5e0e22e1e8f1501876242f9742efc6df">GPIO_PCTL_PJ4_M</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb90ab86244b47c83d27ddc0643a4b19"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ4_EPI0S28" ref="abb90ab86244b47c83d27ddc0643a4b19" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#abb90ab86244b47c83d27ddc0643a4b19">GPIO_PCTL_PJ4_EPI0S28</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17977bf6a218c76946d71f9e62136033"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ4_U1DCD" ref="a17977bf6a218c76946d71f9e62136033" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a17977bf6a218c76946d71f9e62136033">GPIO_PCTL_PJ4_U1DCD</a>&#160;&#160;&#160;0x00090000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ca13d441522ef5b7cf43b6375c1f284"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ4_CCP4" ref="a5ca13d441522ef5b7cf43b6375c1f284" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5ca13d441522ef5b7cf43b6375c1f284">GPIO_PCTL_PJ4_CCP4</a>&#160;&#160;&#160;0x000A0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7116e7a38a1c6d346bf2b4453372568e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ5_M" ref="a7116e7a38a1c6d346bf2b4453372568e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7116e7a38a1c6d346bf2b4453372568e">GPIO_PCTL_PJ5_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ca08394d249c8f069aa17939bcead96"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ5_EPI0S29" ref="a7ca08394d249c8f069aa17939bcead96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a7ca08394d249c8f069aa17939bcead96">GPIO_PCTL_PJ5_EPI0S29</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46b2c176d034fa87d1c410ecebc9a408"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ5_U1DSR" ref="a46b2c176d034fa87d1c410ecebc9a408" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a46b2c176d034fa87d1c410ecebc9a408">GPIO_PCTL_PJ5_U1DSR</a>&#160;&#160;&#160;0x00900000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4690a6f6675d739cdaa3097e1cc1dfe5"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ5_CCP2" ref="a4690a6f6675d739cdaa3097e1cc1dfe5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4690a6f6675d739cdaa3097e1cc1dfe5">GPIO_PCTL_PJ5_CCP2</a>&#160;&#160;&#160;0x00A00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4adcf703a0b11b5b0d44016344df2049"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ6_M" ref="a4adcf703a0b11b5b0d44016344df2049" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4adcf703a0b11b5b0d44016344df2049">GPIO_PCTL_PJ6_M</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afce49af1495837b245996a92e32bcdf2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ6_EPI0S30" ref="afce49af1495837b245996a92e32bcdf2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#afce49af1495837b245996a92e32bcdf2">GPIO_PCTL_PJ6_EPI0S30</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9416f445613f06eac321d22440e9f83c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ6_U1RTS" ref="a9416f445613f06eac321d22440e9f83c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9416f445613f06eac321d22440e9f83c">GPIO_PCTL_PJ6_U1RTS</a>&#160;&#160;&#160;0x09000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9849bff5569fc7927aec164648cdf5dc"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ6_CCP1" ref="a9849bff5569fc7927aec164648cdf5dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a9849bff5569fc7927aec164648cdf5dc">GPIO_PCTL_PJ6_CCP1</a>&#160;&#160;&#160;0x0A000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc34859a17919c052537ae2f33428803"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ7_M" ref="afc34859a17919c052537ae2f33428803" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#afc34859a17919c052537ae2f33428803">GPIO_PCTL_PJ7_M</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dd5a9e881979e592ce2f3f1ad44e757"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ7_U1DTR" ref="a8dd5a9e881979e592ce2f3f1ad44e757" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8dd5a9e881979e592ce2f3f1ad44e757">GPIO_PCTL_PJ7_U1DTR</a>&#160;&#160;&#160;0x90000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5698067721b97ba95b9de042fb032570"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_PCTL_PJ7_CCP0" ref="a5698067721b97ba95b9de042fb032570" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a5698067721b97ba95b9de042fb032570">GPIO_PCTL_PJ7_CCP0</a>&#160;&#160;&#160;0xA0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_PCTL register for port J. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a07b44c374cb5661ccbcb15cfba20f27f">GPIO_O_PeriphID4</a>&#160;&#160;&#160;0x00000FD0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a07b44c374cb5661ccbcb15cfba20f27f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6cc62c70c5c1ac1904cb236c6b33e751">GPIO_O_PeriphID5</a>&#160;&#160;&#160;0x00000FD4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a6cc62c70c5c1ac1904cb236c6b33e751"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a8a9aea8a51779391fe81b078d8f084f9">GPIO_O_PeriphID6</a>&#160;&#160;&#160;0x00000FD8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a8a9aea8a51779391fe81b078d8f084f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a18fdc0a5e5d21dd8ad10801ab89f4ff3">GPIO_O_PeriphID7</a>&#160;&#160;&#160;0x00000FDC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a18fdc0a5e5d21dd8ad10801ab89f4ff3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a850d865b542cb48ef3f47ad16107b5e0">GPIO_O_PeriphID0</a>&#160;&#160;&#160;0x00000FE0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a850d865b542cb48ef3f47ad16107b5e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a69571a2eb617c14fcba7a4b12e039927">GPIO_O_PeriphID1</a>&#160;&#160;&#160;0x00000FE4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a69571a2eb617c14fcba7a4b12e039927"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac10901e2d9960ba7767dfdfff5d79180">GPIO_O_PeriphID2</a>&#160;&#160;&#160;0x00000FE8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#ac10901e2d9960ba7767dfdfff5d79180"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3101bdcd42474d87a05df985a3fed513">GPIO_O_PeriphID3</a>&#160;&#160;&#160;0x00000FEC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a3101bdcd42474d87a05df985a3fed513"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0bbfe3989d247c1d57dbdf93aaddaab4">GPIO_O_PCellID0</a>&#160;&#160;&#160;0x00000FF0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a0bbfe3989d247c1d57dbdf93aaddaab4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ae06c215666610f24d0f742c90de33243">GPIO_O_PCellID1</a>&#160;&#160;&#160;0x00000FF4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#ae06c215666610f24d0f742c90de33243"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a35d0762e785a5621ba5e597181fe6709">GPIO_O_PCellID2</a>&#160;&#160;&#160;0x00000FF8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a35d0762e785a5621ba5e597181fe6709"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aac459ed93b4e34c2252455d15f1f508e">GPIO_O_PCellID3</a>&#160;&#160;&#160;0x00000FFC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#aac459ed93b4e34c2252455d15f1f508e"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1ced6f18b6a4231a43aa4399e0188ff"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_DEN" ref="ac1ced6f18b6a4231a43aa4399e0188ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac1ced6f18b6a4231a43aa4399e0188ff">GPIO_RV_DEN</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3f8dcadba03dcebb5f51b6d04a833b7"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PUR" ref="af3f8dcadba03dcebb5f51b6d04a833b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af3f8dcadba03dcebb5f51b6d04a833b7">GPIO_RV_PUR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbfe536e38860d99d77f3ea100d3fd7f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_DR2R" ref="adbfe536e38860d99d77f3ea100d3fd7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#adbfe536e38860d99d77f3ea100d3fd7f">GPIO_RV_DR2R</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba94962ec14ecb4b471a8b78317b0485"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PCellID1" ref="aba94962ec14ecb4b471a8b78317b0485" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aba94962ec14ecb4b471a8b78317b0485">GPIO_RV_PCellID1</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11d727f5235073ff5c2b2ba24a9951f7"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PCellID3" ref="a11d727f5235073ff5c2b2ba24a9951f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a11d727f5235073ff5c2b2ba24a9951f7">GPIO_RV_PCellID3</a>&#160;&#160;&#160;0x000000B1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1e313ec75e672925a2200ec5f04a3ff"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PeriphID0" ref="aa1e313ec75e672925a2200ec5f04a3ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa1e313ec75e672925a2200ec5f04a3ff">GPIO_RV_PeriphID0</a>&#160;&#160;&#160;0x00000061</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0ef24398a56239bcf6765aac710381b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PeriphID1" ref="aa0ef24398a56239bcf6765aac710381b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa0ef24398a56239bcf6765aac710381b">GPIO_RV_PeriphID1</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9c7df33a09c607659c8650ed8a0236e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PCellID0" ref="ac9c7df33a09c607659c8650ed8a0236e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ac9c7df33a09c607659c8650ed8a0236e">GPIO_RV_PCellID0</a>&#160;&#160;&#160;0x0000000D</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a356fda7b97681b4f3092d4306f042e91"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PCellID2" ref="a356fda7b97681b4f3092d4306f042e91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a356fda7b97681b4f3092d4306f042e91">GPIO_RV_PCellID2</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cf89c16633ee088f1e10ddf705d5001"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PeriphID2" ref="a1cf89c16633ee088f1e10ddf705d5001" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1cf89c16633ee088f1e10ddf705d5001">GPIO_RV_PeriphID2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f11de967b505ea801ed69f076da1983"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_LOCK" ref="a4f11de967b505ea801ed69f076da1983" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4f11de967b505ea801ed69f076da1983">GPIO_RV_LOCK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa903c4b69a4d8c37e957bf59e07ef328"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PeriphID7" ref="aa903c4b69a4d8c37e957bf59e07ef328" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa903c4b69a4d8c37e957bf59e07ef328">GPIO_RV_PeriphID7</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59bfe20d2d21d7530f4d34f4efdd7f4b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PDR" ref="a59bfe20d2d21d7530f4d34f4efdd7f4b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a59bfe20d2d21d7530f4d34f4efdd7f4b">GPIO_RV_PDR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e88fb0e7e6eba4d86d9fdaf1e0d0b83"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_IC" ref="a1e88fb0e7e6eba4d86d9fdaf1e0d0b83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a1e88fb0e7e6eba4d86d9fdaf1e0d0b83">GPIO_RV_IC</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50c0d9a5dc843c409d209b43241116c2"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_SLR" ref="a50c0d9a5dc843c409d209b43241116c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a50c0d9a5dc843c409d209b43241116c2">GPIO_RV_SLR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d43a67674a7a0fe6c4aa1eb857f6ef7"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_ODR" ref="a6d43a67674a7a0fe6c4aa1eb857f6ef7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a6d43a67674a7a0fe6c4aa1eb857f6ef7">GPIO_RV_ODR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefc65f6de7feb2dab3a59d4f013a1fd1"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_IBE" ref="aefc65f6de7feb2dab3a59d4f013a1fd1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aefc65f6de7feb2dab3a59d4f013a1fd1">GPIO_RV_IBE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a049f300e7dfc954cb606d4432958f2a7"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_AFSEL" ref="a049f300e7dfc954cb606d4432958f2a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a049f300e7dfc954cb606d4432958f2a7">GPIO_RV_AFSEL</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb6ee6024d210a3249c5d13cba008868"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_IS" ref="acb6ee6024d210a3249c5d13cba008868" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#acb6ee6024d210a3249c5d13cba008868">GPIO_RV_IS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeafa28054b04f07e1eb2eb28c3640901"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_IM" ref="aeafa28054b04f07e1eb2eb28c3640901" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aeafa28054b04f07e1eb2eb28c3640901">GPIO_RV_IM</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af027512564f293611969e25f725bfd72"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PeriphID4" ref="af027512564f293611969e25f725bfd72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#af027512564f293611969e25f725bfd72">GPIO_RV_PeriphID4</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c9da50943d0522c219ddb30bc38db99"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PeriphID5" ref="a0c9da50943d0522c219ddb30bc38db99" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a0c9da50943d0522c219ddb30bc38db99">GPIO_RV_PeriphID5</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb42f4ad49273f978adb72c495f979dc"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_DR8R" ref="afb42f4ad49273f978adb72c495f979dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#afb42f4ad49273f978adb72c495f979dc">GPIO_RV_DR8R</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66bf96928ca5155e1b7c2070545ae0e0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_RIS" ref="a66bf96928ca5155e1b7c2070545ae0e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a66bf96928ca5155e1b7c2070545ae0e0">GPIO_RV_RIS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adde632e72844175f9e86db2564b32b2b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_DR4R" ref="adde632e72844175f9e86db2564b32b2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#adde632e72844175f9e86db2564b32b2b">GPIO_RV_DR4R</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30142a186ab665d0af9090038a58236b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_IEV" ref="a30142a186ab665d0af9090038a58236b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a30142a186ab665d0af9090038a58236b">GPIO_RV_IEV</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c1f1ed391f54b75109dbeeb0087ce1c"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_DIR" ref="a3c1f1ed391f54b75109dbeeb0087ce1c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a3c1f1ed391f54b75109dbeeb0087ce1c">GPIO_RV_DIR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa17afa19e886448acac5d08e332abb68"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PeriphID6" ref="aa17afa19e886448acac5d08e332abb68" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#aa17afa19e886448acac5d08e332abb68">GPIO_RV_PeriphID6</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4601953731feff15dbdfebbf3d3e4e08"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_PeriphID3" ref="a4601953731feff15dbdfebbf3d3e4e08" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a4601953731feff15dbdfebbf3d3e4e08">GPIO_RV_PeriphID3</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a978bcdd478a52f3581c07fb822d0cb8b"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_DATA" ref="a978bcdd478a52f3581c07fb822d0cb8b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#a978bcdd478a52f3581c07fb822d0cb8b">GPIO_RV_DATA</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab46f505b46c7cfd7c32eef54d41882cf"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_RV_MIS" ref="ab46f505b46c7cfd7c32eef54d41882cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__gpio_8h.html#ab46f505b46c7cfd7c32eef54d41882cf">GPIO_RV_MIS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are deprecated defines for the GPIO Register reset values. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>LM3S1968 GPIO hardware definitions. </p>

<p>Definition in file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a0bbfe3989d247c1d57dbdf93aaddaab4"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PCellID0" ref="a0bbfe3989d247c1d57dbdf93aaddaab4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PCellID0&#160;&#160;&#160;0x00000FF0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00558">558</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae06c215666610f24d0f742c90de33243"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PCellID1" ref="ae06c215666610f24d0f742c90de33243" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PCellID1&#160;&#160;&#160;0x00000FF4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00559">559</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="a35d0762e785a5621ba5e597181fe6709"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PCellID2" ref="a35d0762e785a5621ba5e597181fe6709" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PCellID2&#160;&#160;&#160;0x00000FF8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00560">560</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac459ed93b4e34c2252455d15f1f508e"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PCellID3" ref="aac459ed93b4e34c2252455d15f1f508e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PCellID3&#160;&#160;&#160;0x00000FFC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00561">561</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="a850d865b542cb48ef3f47ad16107b5e0"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PeriphID0" ref="a850d865b542cb48ef3f47ad16107b5e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PeriphID0&#160;&#160;&#160;0x00000FE0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00554">554</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69571a2eb617c14fcba7a4b12e039927"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PeriphID1" ref="a69571a2eb617c14fcba7a4b12e039927" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PeriphID1&#160;&#160;&#160;0x00000FE4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00555">555</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac10901e2d9960ba7767dfdfff5d79180"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PeriphID2" ref="ac10901e2d9960ba7767dfdfff5d79180" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PeriphID2&#160;&#160;&#160;0x00000FE8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00556">556</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3101bdcd42474d87a05df985a3fed513"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PeriphID3" ref="a3101bdcd42474d87a05df985a3fed513" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PeriphID3&#160;&#160;&#160;0x00000FEC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00557">557</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="a07b44c374cb5661ccbcb15cfba20f27f"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PeriphID4" ref="a07b44c374cb5661ccbcb15cfba20f27f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PeriphID4&#160;&#160;&#160;0x00000FD0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00550">550</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6cc62c70c5c1ac1904cb236c6b33e751"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PeriphID5" ref="a6cc62c70c5c1ac1904cb236c6b33e751" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PeriphID5&#160;&#160;&#160;0x00000FD4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00551">551</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8a9aea8a51779391fe81b078d8f084f9"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PeriphID6" ref="a8a9aea8a51779391fe81b078d8f084f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PeriphID6&#160;&#160;&#160;0x00000FD8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00552">552</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18fdc0a5e5d21dd8ad10801ab89f4ff3"></a><!-- doxytag: member="lm3s_gpio.h::GPIO_O_PeriphID7" ref="a18fdc0a5e5d21dd8ad10801ab89f4ff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_O_PeriphID7&#160;&#160;&#160;0x00000FDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>The following are deprecated defines for the GPIO register offsets. </p>

<p>Definition at line <a class="el" href="lm3s__gpio_8h_source.html#l00553">553</a> of file <a class="el" href="lm3s__gpio_8h_source.html">lm3s_gpio.h</a>.</p>

</div>
</div>
</div>


