# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do ass51_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:43 on Nov 11,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ass51
# -- Compiling architecture alu_with_shift of ass51
# End time: 19:23:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass51/simulation/modelsim/Q51_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:43 on Nov 11,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass51/simulation/modelsim/Q51_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Q51_tb
# -- Compiling architecture Q51_tb_arch of Q51_tb
# End time: 19:23:43 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  Q51_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" Q51_tb 
# Start time: 19:23:43 on Nov 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.q51_tb(q51_tb_arch)
# Loading work.ass51(alu_with_shift)
# ** Fatal: (vsim-3348) Port length (9) does not match actual length (8) for port "/q51_tb/DUT/result".
#    Time: 0 ps  Iteration: 0  Instance: /q51_tb/DUT File: C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd Line: 5
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ass51_run_msim_rtl_vhdl.do PAUSED at line 12
do ass51_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:52 on Nov 11,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass51/ass51.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ass51
# -- Compiling architecture alu_with_shift of ass51
# End time: 19:24:52 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass51/simulation/modelsim/Q51_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:52 on Nov 11,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass51/simulation/modelsim/Q51_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Q51_tb
# -- Compiling architecture Q51_tb_arch of Q51_tb
# ** Error (suppressible): C:/intelFPGA_lite/18.1/vhdl codes/ass51/simulation/modelsim/Q51_tb.vhd(43): (vcom-1272) Length of expected is 9; length of actual is 8.
# ** Error (suppressible): C:/intelFPGA_lite/18.1/vhdl codes/ass51/simulation/modelsim/Q51_tb.vhd(45): (vcom-1272) Length of expected is 9; length of actual is 8.
# ** Error (suppressible): C:/intelFPGA_lite/18.1/vhdl codes/ass51/simulation/modelsim/Q51_tb.vhd(47): (vcom-1272) Length of expected is 9; length of actual is 8.
# ** Error (suppressible): C:/intelFPGA_lite/18.1/vhdl codes/ass51/simulation/modelsim/Q51_tb.vhd(49): (vcom-1272) Length of expected is 9; length of actual is 8.
# ** Error (suppressible): C:/intelFPGA_lite/18.1/vhdl codes/ass51/simulation/modelsim/Q51_tb.vhd(51): (vcom-1272) Length of expected is 9; length of actual is 8.
# ** Error: C:/intelFPGA_lite/18.1/vhdl codes/ass51/simulation/modelsim/Q51_tb.vhd(119): VHDL Compiler exiting
# End time: 19:24:52 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ass51_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass51/simulation/modelsim/Q51_tb.vhd}"
# End time: 19:26:47 on Nov 11,2020, Elapsed time: 0:03:04
# Errors: 1, Warnings: 0
