#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec  7 10:56:12 2023
# Process ID: 19480
# Current directory: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/impl_1
# Command line: vivado.exe -log Autonomous_Car_Top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Autonomous_Car_Top.tcl -notrace
# Log file: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/impl_1/Autonomous_Car_Top.vdi
# Journal file: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Autonomous_Car_Top.tcl -notrace
Command: link_design -top Autonomous_Car_Top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'adc_cntr/adc_ch6'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 789.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'adc_cntr/adc_ch6/inst'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'adc_cntr/adc_ch6/inst'
Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'blue_0'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_bar_0[0]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_bar_0[1]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_bar_0[2]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_bar_0[3]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 908.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 908.434 ; gain = 401.859
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.528 . Memory (MB): peak = 927.410 ; gain = 18.977

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 167bf04b8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1473.316 ; gain = 545.906

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 167bf04b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1673.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10fe459be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1673.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b68257e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1673.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1b68257e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1673.324 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b68257e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1673.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b68257e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1673.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1673.324 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c89eff29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1673.324 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c89eff29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1673.324 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c89eff29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.324 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1673.324 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: c89eff29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1673.324 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1673.324 ; gain = 764.891
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1673.324 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1673.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/impl_1/Autonomous_Car_Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Autonomous_Car_Top_drc_opted.rpt -pb Autonomous_Car_Top_drc_opted.pb -rpx Autonomous_Car_Top_drc_opted.rpx
Command: report_drc -file Autonomous_Car_Top_drc_opted.rpt -pb Autonomous_Car_Top_drc_opted.pb -rpx Autonomous_Car_Top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/impl_1/Autonomous_Car_Top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.324 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8ea2aa0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1673.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'ultra_car_R/usec_clk/edg/distance_cm[11]_i_2__1' is driving clock pin of 12 registers. This could lead to large hold time violations. First few involved registers are:
	ultra_car_R/distance_cm_reg[3] {FDCE}
	ultra_car_R/distance_cm_reg[11] {FDCE}
	ultra_car_R/distance_cm_reg[1] {FDCE}
	ultra_car_R/distance_cm_reg[0] {FDCE}
	ultra_car_R/distance_cm_reg[10] {FDCE}
WARNING: [Place 30-568] A LUT 'ultra_car_M/usec_clk/edg/distance_cm[11]_i_2__0' is driving clock pin of 12 registers. This could lead to large hold time violations. First few involved registers are:
	ultra_car_M/distance_cm_reg[10] {FDCE}
	ultra_car_M/distance_cm_reg[11] {FDCE}
	ultra_car_M/distance_cm_reg[0] {FDCE}
	ultra_car_M/distance_cm_reg[1] {FDCE}
	ultra_car_M/distance_cm_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'ultra_car_L/usec_clk/edg/distance_cm[11]_i_2' is driving clock pin of 12 registers. This could lead to large hold time violations. First few involved registers are:
	ultra_car_L/distance_cm_reg[8] {FDCE}
	ultra_car_L/distance_cm_reg[9] {FDCE}
	ultra_car_L/distance_cm_reg[10] {FDCE}
	ultra_car_L/distance_cm_reg[0] {FDCE}
	ultra_car_L/distance_cm_reg[11] {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1887b5e9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.616 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b8d51a79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.919 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b8d51a79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.922 . Memory (MB): peak = 1673.324 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b8d51a79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.927 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19434903e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 76 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 32 nets or cells. Created 0 new cell, deleted 32 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1673.324 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             32  |                    32  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             32  |                    32  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1d74c6bb3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1673.324 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 21667bf58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1673.324 ; gain = 0.000
Phase 2 Global Placement | Checksum: 21667bf58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12fb69e0d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c6f0fb2f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11cd48503

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b71ddb46

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bea54319

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12c596b55

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c6c41110

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1673.324 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c6c41110

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1673.324 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c9838b02

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c9838b02

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.078 ; gain = 5.754
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.790. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14eef0862

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.078 ; gain = 5.754
Phase 4.1 Post Commit Optimization | Checksum: 14eef0862

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.078 ; gain = 5.754

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14eef0862

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.078 ; gain = 5.754

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14eef0862

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.078 ; gain = 5.754

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.078 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: c6355315

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.078 ; gain = 5.754
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c6355315

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.078 ; gain = 5.754
Ending Placer Task | Checksum: c58bf81b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.078 ; gain = 5.754
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1679.078 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1680.098 ; gain = 1.020
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/impl_1/Autonomous_Car_Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Autonomous_Car_Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1680.098 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Autonomous_Car_Top_utilization_placed.rpt -pb Autonomous_Car_Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Autonomous_Car_Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1680.098 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1694.543 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1712.414 ; gain = 17.871
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/impl_1/Autonomous_Car_Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5820bb52 ConstDB: 0 ShapeSum: 6d6b3cc9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 109fe567d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1805.027 ; gain = 78.578
Post Restoration Checksum: NetGraph: a2a32c64 NumContArr: 675b2a19 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109fe567d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1805.027 ; gain = 78.578

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 109fe567d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1811.008 ; gain = 84.559

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 109fe567d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1811.008 ; gain = 84.559
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20b69f981

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1820.746 ; gain = 94.297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.776  | TNS=0.000  | WHS=-0.114 | THS=-3.732 |

Phase 2 Router Initialization | Checksum: 1c7d04369

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1820.746 ; gain = 94.297

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00574025 %
  Global Horizontal Routing Utilization  = 0.00338365 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1242
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1235
  Number of Partially Routed Nets     = 7
  Number of Node Overlaps             = 4


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20649cbec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1821.074 ; gain = 94.625

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.005  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b0697054

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1821.074 ; gain = 94.625
Phase 4 Rip-up And Reroute | Checksum: 1b0697054

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1821.074 ; gain = 94.625

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f912b188

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1821.074 ; gain = 94.625
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: f912b188

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1821.074 ; gain = 94.625

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f912b188

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1821.074 ; gain = 94.625
Phase 5 Delay and Skew Optimization | Checksum: f912b188

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1821.074 ; gain = 94.625

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dfd7e73c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1821.074 ; gain = 94.625
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.085  | TNS=0.000  | WHS=0.101  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c5ba7761

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1821.074 ; gain = 94.625
Phase 6 Post Hold Fix | Checksum: 1c5ba7761

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1821.074 ; gain = 94.625

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.35183 %
  Global Horizontal Routing Utilization  = 0.310776 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f9c542eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1821.074 ; gain = 94.625

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f9c542eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1822.082 ; gain = 95.633

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f47507e8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1822.082 ; gain = 95.633

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.085  | TNS=0.000  | WHS=0.101  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f47507e8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1822.082 ; gain = 95.633
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1822.082 ; gain = 95.633

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1822.082 ; gain = 109.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1822.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1831.965 ; gain = 9.883
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/impl_1/Autonomous_Car_Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Autonomous_Car_Top_drc_routed.rpt -pb Autonomous_Car_Top_drc_routed.pb -rpx Autonomous_Car_Top_drc_routed.rpx
Command: report_drc -file Autonomous_Car_Top_drc_routed.rpt -pb Autonomous_Car_Top_drc_routed.pb -rpx Autonomous_Car_Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/impl_1/Autonomous_Car_Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Autonomous_Car_Top_methodology_drc_routed.rpt -pb Autonomous_Car_Top_methodology_drc_routed.pb -rpx Autonomous_Car_Top_methodology_drc_routed.rpx
Command: report_methodology -file Autonomous_Car_Top_methodology_drc_routed.rpt -pb Autonomous_Car_Top_methodology_drc_routed.pb -rpx Autonomous_Car_Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.runs/impl_1/Autonomous_Car_Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Autonomous_Car_Top_power_routed.rpt -pb Autonomous_Car_Top_power_summary_routed.pb -rpx Autonomous_Car_Top_power_routed.rpx
Command: report_power -file Autonomous_Car_Top_power_routed.rpt -pb Autonomous_Car_Top_power_summary_routed.pb -rpx Autonomous_Car_Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Autonomous_Car_Top_route_status.rpt -pb Autonomous_Car_Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Autonomous_Car_Top_timing_summary_routed.rpt -pb Autonomous_Car_Top_timing_summary_routed.pb -rpx Autonomous_Car_Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Autonomous_Car_Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Autonomous_Car_Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Autonomous_Car_Top_bus_skew_routed.rpt -pb Autonomous_Car_Top_bus_skew_routed.pb -rpx Autonomous_Car_Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Autonomous_Car_Top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net ultra_car_L/usec_clk/edg/clk_usec is a gated clock net sourced by a combinational pin ultra_car_L/usec_clk/edg/distance_cm[11]_i_2/O, cell ultra_car_L/usec_clk/edg/distance_cm[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ultra_car_M/usec_clk/edg/clk_usec is a gated clock net sourced by a combinational pin ultra_car_M/usec_clk/edg/distance_cm[11]_i_2__0/O, cell ultra_car_M/usec_clk/edg/distance_cm[11]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ultra_car_R/usec_clk/edg/clk_usec is a gated clock net sourced by a combinational pin ultra_car_R/usec_clk/edg/distance_cm[11]_i_2__1/O, cell ultra_car_R/usec_clk/edg/distance_cm[11]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT ultra_car_L/usec_clk/edg/distance_cm[11]_i_2 is driving clock pin of 12 cells. This could lead to large hold time violations. Involved cells are:
ultra_car_L/distance_cm_reg[0], ultra_car_L/distance_cm_reg[10], ultra_car_L/distance_cm_reg[11], ultra_car_L/distance_cm_reg[1], ultra_car_L/distance_cm_reg[2], ultra_car_L/distance_cm_reg[3], ultra_car_L/distance_cm_reg[4], ultra_car_L/distance_cm_reg[5], ultra_car_L/distance_cm_reg[6], ultra_car_L/distance_cm_reg[7], ultra_car_L/distance_cm_reg[8], and ultra_car_L/distance_cm_reg[9]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT ultra_car_M/usec_clk/edg/distance_cm[11]_i_2__0 is driving clock pin of 12 cells. This could lead to large hold time violations. Involved cells are:
ultra_car_M/distance_cm_reg[0], ultra_car_M/distance_cm_reg[10], ultra_car_M/distance_cm_reg[11], ultra_car_M/distance_cm_reg[1], ultra_car_M/distance_cm_reg[2], ultra_car_M/distance_cm_reg[3], ultra_car_M/distance_cm_reg[4], ultra_car_M/distance_cm_reg[5], ultra_car_M/distance_cm_reg[6], ultra_car_M/distance_cm_reg[7], ultra_car_M/distance_cm_reg[8], and ultra_car_M/distance_cm_reg[9]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT ultra_car_R/usec_clk/edg/distance_cm[11]_i_2__1 is driving clock pin of 12 cells. This could lead to large hold time violations. Involved cells are:
ultra_car_R/distance_cm_reg[0], ultra_car_R/distance_cm_reg[10], ultra_car_R/distance_cm_reg[11], ultra_car_R/distance_cm_reg[1], ultra_car_R/distance_cm_reg[2], ultra_car_R/distance_cm_reg[3], ultra_car_R/distance_cm_reg[4], ultra_car_R/distance_cm_reg[5], ultra_car_R/distance_cm_reg[6], ultra_car_R/distance_cm_reg[7], ultra_car_R/distance_cm_reg[8], and ultra_car_R/distance_cm_reg[9]
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12902176 bits.
Writing bitstream ./Autonomous_Car_Top.bit...
Writing bitstream ./Autonomous_Car_Top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 14 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2271.129 ; gain = 407.176
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 10:57:15 2023...
