INFO: [HLS 200-10] Running '/scrap/users/Xilinx2022.2/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rerecich' on host 'diskless' (Linux_x86_64 version 5.15.0-60-generic) on Sun Mar 30 16:40:38 CEST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04 LTS
INFO: [HLS 200-10] In directory '/home/rerecich/EE-390a/CNN/Midterm'
Sourcing Tcl script '/home/rerecich/EE-390a/CNN/Midterm/Vitis_Legacy/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /home/rerecich/EE-390a/CNN/Midterm/Vitis_Legacy/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project Vitis_Legacy 
INFO: [HLS 200-10] Opening project '/home/rerecich/EE-390a/CNN/Midterm/Vitis_Legacy'.
INFO: [HLS 200-1510] Running: set_top Conv2D_HW 
INFO: [HLS 200-1510] Running: add_files HLS_Legacy/conv2d.h 
INFO: [HLS 200-10] Adding design file 'HLS_Legacy/conv2d.h' to the project
INFO: [HLS 200-1510] Running: add_files HLS_Legacy/conv2d.cpp 
INFO: [HLS 200-10] Adding design file 'HLS_Legacy/conv2d.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb HLS_Legacy/conv2DTestbench.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'HLS_Legacy/conv2DTestbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/rerecich/EE-390a/CNN/Midterm/Vitis_Legacy/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -display_name=Legacy
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/rerecich/EE-390a/CNN/Midterm/IP-catalog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name Legacy -output /home/rerecich/EE-390a/CNN/Midterm/IP-catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/rerecich/EE-390a/CNN/Midterm/IP-catalog 
Running Dispatch Server on port: 45947
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.578 ; gain = 57.023 ; free physical = 5792 ; free virtual = 25579
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scrap/users/Xilinx2022.2/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Mar 30 16:41:17 2025...
INFO: [HLS 200-802] Generated output file IP-catalog/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 16.3 seconds. CPU system time: 1.95 seconds. Elapsed time: 37.58 seconds; current allocated memory: 8.008 MB.
INFO: [HLS 200-112] Total CPU user time: 17.93 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 49.88 seconds; peak allocated memory: 210.816 MB.
