INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GATEWAY/project_1/project_1.srcs/sources_1/new/Lab_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab_6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GATEWAY/project_1/project_1.srcs/sim_1/new/Lab6_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab6_TB'
