<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `vector` mod in crate `rsim`."><meta name="keywords" content="rust, rustlang, rust-lang, vector"><title>rsim::processor::isa_mods::vector - Rust</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../rsim/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a><p class="location">Module vector</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li><li><a href="#constants">Constants</a></li><li><a href="#traits">Traits</a></li><li><a href="#functions">Functions</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"><a href="../../../index.html">rsim</a>::<wbr><a href="../../index.html">processor</a>::<wbr><a href="../index.html">isa_mods</a></p><div id="sidebar-vars" data-name="vector" data-ty="mod" data-relpath="../"></div><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../../../settings.html"><img src="../../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../../index.html">rsim</a>::<wbr><a href="../../index.html">processor</a>::<wbr><a href="../index.html">isa_mods</a>::<wbr><a class="mod" href="">vector</a><button id="copy-path" onclick="copy_path(this)">⎘</button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../../src/rsim/processor/isa_mods/vector.rs.html#1-841" title="goto source code">[src]</a></span></h1><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="conns/index.html" title="rsim::processor::isa_mods::vector::conns mod">conns</a></td><td class="docblock-short"></td></tr><tr class="module-item"><td><a class="mod" href="decode/index.html" title="rsim::processor::isa_mods::vector::decode mod">decode</a></td><td class="docblock-short"></td></tr><tr class="module-item"><td><a class="mod" href="registers/index.html" title="rsim::processor::isa_mods::vector::registers mod">registers</a></td><td class="docblock-short"></td></tr><tr class="module-item"><td><a class="mod" href="types/index.html" title="rsim::processor::isa_mods::vector::types mod">types</a></td><td class="docblock-short"></td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.CheriVectorRegisterFile.html" title="rsim::processor::isa_mods::vector::CheriVectorRegisterFile struct">CheriVectorRegisterFile</a></td><td class="docblock-short"><p>Register file which holds 128-bit integer vectors OR one tagged capability per vector.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IntVectorRegisterFile.html" title="rsim::processor::isa_mods::vector::IntVectorRegisterFile struct">IntVectorRegisterFile</a></td><td class="docblock-short"><p>Register file which holds 128-bit integer vectors.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Rvv.html" title="rsim::processor::isa_mods::vector::Rvv struct">Rvv</a></td><td class="docblock-short"><p>The Vector Unit for the processor.
Stores all vector state, including registers.
This requires a <a href="conns/trait.VecMemInterface.html" title="VecMemInterface&lt;uXLEN, TElem&gt;">VecMemInterface&lt;uXLEN, TElem&gt;</a> and <a href="conns/trait.VecRegInterface.html" title="VecRegInterface&lt;uXLEN&gt;">VecRegInterface<uXLEN></a> to access other resources.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.VType.html" title="rsim::processor::isa_mods::vector::VType struct">VType</a></td><td class="docblock-short"><p>Vector type information</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.VectorElem.html" title="rsim::processor::isa_mods::vector::VectorElem struct">VectorElem</a></td><td class="docblock-short"><p>A struct describing an element of a vector register group</p>
</td></tr></table><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<table><tr class="module-item"><td><a class="enum" href="enum.ConfigKind.html" title="rsim::processor::isa_mods::vector::ConfigKind enum">ConfigKind</a></td><td class="docblock-short"><p>Config instruction kind enum</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.DecodedMemOp.html" title="rsim::processor::isa_mods::vector::DecodedMemOp enum">DecodedMemOp</a></td><td class="docblock-short"><p>The different kinds of RISC-V V vector loads/stores.
One top-level enum which encapsulates Strided access (also used for basic unit-stride access),
Indexed access, and the special cases of unit-stride access (e.g. whole-register, bytemasked, fault-only-first).</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.Lmul.html" title="rsim::processor::isa_mods::vector::Lmul enum">Lmul</a></td><td class="docblock-short"><p>Length-Mul enum</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.MemOpDir.html" title="rsim::processor::isa_mods::vector::MemOpDir enum">MemOpDir</a></td><td class="docblock-short"><p>The “direction” of a memory operation.
Used by <a href="decode/enum.DecodedMemOp.html" title="DecodedMemOp">DecodedMemOp</a>.</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.Sew.html" title="rsim::processor::isa_mods::vector::Sew enum">Sew</a></td><td class="docblock-short"><p>Selected-Element-Width enum</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.UnitStrideLoadOp.html" title="rsim::processor::isa_mods::vector::UnitStrideLoadOp enum">UnitStrideLoadOp</a></td><td class="docblock-short"><p>Special variants of vector loads with unit-stride</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.UnitStrideStoreOp.html" title="rsim::processor::isa_mods::vector::UnitStrideStoreOp enum">UnitStrideStoreOp</a></td><td class="docblock-short"><p>Special variants of vector stores with unit-stride</p>
</td></tr></table><h2 id="constants" class="section-header"><a href="#constants">Constants</a></h2>
<table><tr class="module-item"><td><a class="constant" href="constant.VLEN.html" title="rsim::processor::isa_mods::vector::VLEN constant">VLEN</a></td><td class="docblock-short"><p>Vector register length in bits</p>
</td></tr></table><h2 id="traits" class="section-header"><a href="#traits">Traits</a></h2>
<table><tr class="module-item"><td><a class="trait" href="trait.VecMemInterface.html" title="rsim::processor::isa_mods::vector::VecMemInterface trait">VecMemInterface</a></td><td class="docblock-short"><p>Common trait for interfaces to memory</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.VecRegInterface.html" title="rsim::processor::isa_mods::vector::VecRegInterface trait">VecRegInterface</a></td><td class="docblock-short"></td></tr><tr class="module-item"><td><a class="trait" href="trait.VectorRegisterFile.html" title="rsim::processor::isa_mods::vector::VectorRegisterFile trait">VectorRegisterFile</a></td><td class="docblock-short"><p>Trait for a vector register file where VLEN=128, ELEN=128.
Data is stored in TElem, which can be plain integers or a SafeTaggedCap (which implicitly adds 1-bit)</p>
</td></tr></table><h2 id="functions" class="section-header"><a href="#functions">Functions</a></h2>
<table><tr class="module-item"><td><a class="fn" href="fn.extract_bits.html" title="rsim::processor::isa_mods::vector::extract_bits fn">extract_bits</a></td><td class="docblock-short"><p>Complementary function to <a href="registers/fn.replace_bits.html" title="replace_bits">replace_bits</a></p>
</td></tr><tr class="module-item"><td><a class="fn" href="fn.replace_bits.html" title="rsim::processor::isa_mods::vector::replace_bits fn">replace_bits</a></td><td class="docblock-short"><p>Function that replaces the bits of a value in a specific range with the bits at the bottom of a new value.
The Range is expected in Verilog-style, i.e. all-inclusive <em>unlike typical usages of Range</em>.
Panics if new_data has 1s outside of the range specified by <code>bits</code></p>
</td></tr><tr class="module-item"><td><a class="fn" href="fn.val_times_lmul_over_sew.html" title="rsim::processor::isa_mods::vector::val_times_lmul_over_sew fn">val_times_lmul_over_sew</a></td><td class="docblock-short"><p>Function that evaluates (X * LMUL) / SEW from their enum values</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.Provenance.html" title="rsim::processor::isa_mods::vector::Provenance type">Provenance</a></td><td class="docblock-short"><p>Struct indicating the providence of a pointer.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.Rv32v.html" title="rsim::processor::isa_mods::vector::Rv32v type">Rv32v</a></td><td class="docblock-short"><p>RISC-V Vector unit for RV32 ISAs</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.Rv64Cheriv.html" title="rsim::processor::isa_mods::vector::Rv64Cheriv type">Rv64Cheriv</a></td><td class="docblock-short"><p>RISC-V Vector unit for RV64 + CHERI ISAs</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.Rv64v.html" title="rsim::processor::isa_mods::vector::Rv64v type">Rv64v</a></td><td class="docblock-short"><p>RISC-V Vector unit for RV64 non-CHERI ISAs</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.VecInterface.html" title="rsim::processor::isa_mods::vector::VecInterface type">VecInterface</a></td><td class="docblock-short"><p>Helper type combining <a href="conns/trait.VecRegInterface.html" title="VecRegInterface">VecRegInterface</a> and <a href="conns/trait.VecMemInterface.html" title="VecMemInterface">VecMemInterface</a></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.uVLEN.html" title="rsim::processor::isa_mods::vector::uVLEN type">uVLEN</a></td><td class="docblock-short"><p>Unsigned type of length <a href="types/constant.VLEN.html" title="VLEN">VLEN</a></p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="rsim" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div>
    <script src="../../../../main.js"></script></body></html>