Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 10 23:34:54 2021
| Host         : DESKTOP-KP8EMEH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LogisimToplevelShell_timing_summary_routed.rpt -pb LogisimToplevelShell_timing_summary_routed.pb -rpx LogisimToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : LogisimToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 106 register/latch pins with no clock driven by root clock pin: CLOCKGEN_0/s_output_regs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MIPS_CPU_0/FPGADigit_1/u_divider/clk_N_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 713 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.107        0.000                      0                  260        0.206        0.000                      0                  260        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.107        0.000                      0                  260        0.206        0.000                      0                  260        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 1.986ns (20.640%)  route 7.636ns (79.360%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.518     5.841 f  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/Q
                         net (fo=153, routed)         1.470     7.311    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]
    SLICE_X87Y61         LUT4 (Prop_lut4_I0_O)        0.150     7.461 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73/O
                         net (fo=2, routed)           0.684     8.144    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73_n_0
    SLICE_X84Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.470 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.422     8.892    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.016 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54/O
                         net (fo=11, routed)          0.712     9.727    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.124     9.851 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=6, routed)           0.275    10.126    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.250 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.164    10.414    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X83Y64         LUT5 (Prop_lut5_I0_O)        0.124    10.538 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.385    11.923    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/ADDRC1
    SLICE_X84Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.047 f  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=7, routed)           0.829    12.877    MIPS_CPU_0/MIPS_Regifile_1/R10[17]
    SLICE_X83Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.001 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8/O
                         net (fo=1, routed)           0.527    13.528    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.652 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4/O
                         net (fo=2, routed)           0.587    14.238    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4_n_0
    SLICE_X81Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.362 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.582    14.945    MIPS_CPU_0/REGISTER_FILE_1/E[0]
    SLICE_X81Y68         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.593    15.016    MIPS_CPU_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X81Y68         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[0]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X81Y68         FDCE (Setup_fdce_C_CE)      -0.205    15.051    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 1.986ns (20.640%)  route 7.636ns (79.360%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.518     5.841 f  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/Q
                         net (fo=153, routed)         1.470     7.311    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]
    SLICE_X87Y61         LUT4 (Prop_lut4_I0_O)        0.150     7.461 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73/O
                         net (fo=2, routed)           0.684     8.144    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73_n_0
    SLICE_X84Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.470 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.422     8.892    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.016 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54/O
                         net (fo=11, routed)          0.712     9.727    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.124     9.851 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=6, routed)           0.275    10.126    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.250 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.164    10.414    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X83Y64         LUT5 (Prop_lut5_I0_O)        0.124    10.538 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.385    11.923    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/ADDRC1
    SLICE_X84Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.047 f  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=7, routed)           0.829    12.877    MIPS_CPU_0/MIPS_Regifile_1/R10[17]
    SLICE_X83Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.001 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8/O
                         net (fo=1, routed)           0.527    13.528    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.652 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4/O
                         net (fo=2, routed)           0.587    14.238    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4_n_0
    SLICE_X81Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.362 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.582    14.945    MIPS_CPU_0/REGISTER_FILE_1/E[0]
    SLICE_X81Y68         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.593    15.016    MIPS_CPU_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X81Y68         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[1]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X81Y68         FDCE (Setup_fdce_C_CE)      -0.205    15.051    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 1.986ns (20.640%)  route 7.636ns (79.360%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.518     5.841 f  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/Q
                         net (fo=153, routed)         1.470     7.311    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]
    SLICE_X87Y61         LUT4 (Prop_lut4_I0_O)        0.150     7.461 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73/O
                         net (fo=2, routed)           0.684     8.144    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73_n_0
    SLICE_X84Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.470 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.422     8.892    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.016 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54/O
                         net (fo=11, routed)          0.712     9.727    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.124     9.851 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=6, routed)           0.275    10.126    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.250 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.164    10.414    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X83Y64         LUT5 (Prop_lut5_I0_O)        0.124    10.538 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.385    11.923    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/ADDRC1
    SLICE_X84Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.047 f  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=7, routed)           0.829    12.877    MIPS_CPU_0/MIPS_Regifile_1/R10[17]
    SLICE_X83Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.001 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8/O
                         net (fo=1, routed)           0.527    13.528    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.652 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4/O
                         net (fo=2, routed)           0.587    14.238    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4_n_0
    SLICE_X81Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.362 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.582    14.945    MIPS_CPU_0/REGISTER_FILE_1/E[0]
    SLICE_X81Y68         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.593    15.016    MIPS_CPU_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X81Y68         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[2]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X81Y68         FDCE (Setup_fdce_C_CE)      -0.205    15.051    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 1.986ns (20.640%)  route 7.636ns (79.360%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.518     5.841 f  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/Q
                         net (fo=153, routed)         1.470     7.311    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]
    SLICE_X87Y61         LUT4 (Prop_lut4_I0_O)        0.150     7.461 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73/O
                         net (fo=2, routed)           0.684     8.144    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73_n_0
    SLICE_X84Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.470 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.422     8.892    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.016 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54/O
                         net (fo=11, routed)          0.712     9.727    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.124     9.851 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=6, routed)           0.275    10.126    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.250 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.164    10.414    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X83Y64         LUT5 (Prop_lut5_I0_O)        0.124    10.538 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.385    11.923    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/ADDRC1
    SLICE_X84Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.047 f  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=7, routed)           0.829    12.877    MIPS_CPU_0/MIPS_Regifile_1/R10[17]
    SLICE_X83Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.001 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8/O
                         net (fo=1, routed)           0.527    13.528    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.652 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4/O
                         net (fo=2, routed)           0.587    14.238    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4_n_0
    SLICE_X81Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.362 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.582    14.945    MIPS_CPU_0/REGISTER_FILE_1/E[0]
    SLICE_X81Y68         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.593    15.016    MIPS_CPU_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X81Y68         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[3]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X81Y68         FDCE (Setup_fdce_C_CE)      -0.205    15.051    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 1.986ns (20.635%)  route 7.639ns (79.365%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.518     5.841 f  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/Q
                         net (fo=153, routed)         1.470     7.311    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]
    SLICE_X87Y61         LUT4 (Prop_lut4_I0_O)        0.150     7.461 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73/O
                         net (fo=2, routed)           0.684     8.144    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73_n_0
    SLICE_X84Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.470 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.422     8.892    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.016 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54/O
                         net (fo=11, routed)          0.712     9.727    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.124     9.851 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=6, routed)           0.275    10.126    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.250 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.164    10.414    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X83Y64         LUT5 (Prop_lut5_I0_O)        0.124    10.538 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.385    11.923    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/ADDRC1
    SLICE_X84Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.047 f  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=7, routed)           0.829    12.877    MIPS_CPU_0/MIPS_Regifile_1/R10[17]
    SLICE_X83Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.001 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8/O
                         net (fo=1, routed)           0.527    13.528    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.652 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4/O
                         net (fo=2, routed)           0.587    14.238    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4_n_0
    SLICE_X81Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.362 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.585    14.947    MIPS_CPU_0/REGISTER_FILE_1/E[0]
    SLICE_X74Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.589    15.012    MIPS_CPU_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X74Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[16]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X74Y67         FDCE (Setup_fdce_C_CE)      -0.169    15.066    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 1.986ns (20.635%)  route 7.639ns (79.365%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.518     5.841 f  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/Q
                         net (fo=153, routed)         1.470     7.311    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]
    SLICE_X87Y61         LUT4 (Prop_lut4_I0_O)        0.150     7.461 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73/O
                         net (fo=2, routed)           0.684     8.144    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73_n_0
    SLICE_X84Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.470 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.422     8.892    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.016 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54/O
                         net (fo=11, routed)          0.712     9.727    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.124     9.851 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=6, routed)           0.275    10.126    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.250 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.164    10.414    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X83Y64         LUT5 (Prop_lut5_I0_O)        0.124    10.538 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.385    11.923    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/ADDRC1
    SLICE_X84Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.047 f  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=7, routed)           0.829    12.877    MIPS_CPU_0/MIPS_Regifile_1/R10[17]
    SLICE_X83Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.001 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8/O
                         net (fo=1, routed)           0.527    13.528    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.652 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4/O
                         net (fo=2, routed)           0.587    14.238    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4_n_0
    SLICE_X81Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.362 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.585    14.947    MIPS_CPU_0/REGISTER_FILE_1/E[0]
    SLICE_X74Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.589    15.012    MIPS_CPU_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X74Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[22]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X74Y67         FDCE (Setup_fdce_C_CE)      -0.169    15.066    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 1.986ns (20.730%)  route 7.594ns (79.270%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.518     5.841 f  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/Q
                         net (fo=153, routed)         1.470     7.311    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]
    SLICE_X87Y61         LUT4 (Prop_lut4_I0_O)        0.150     7.461 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73/O
                         net (fo=2, routed)           0.684     8.144    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73_n_0
    SLICE_X84Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.470 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.422     8.892    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.016 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54/O
                         net (fo=11, routed)          0.712     9.727    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.124     9.851 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=6, routed)           0.275    10.126    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.250 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.164    10.414    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X83Y64         LUT5 (Prop_lut5_I0_O)        0.124    10.538 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.385    11.923    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/ADDRC1
    SLICE_X84Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.047 f  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=7, routed)           0.829    12.877    MIPS_CPU_0/MIPS_Regifile_1/R10[17]
    SLICE_X83Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.001 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8/O
                         net (fo=1, routed)           0.527    13.528    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.652 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4/O
                         net (fo=2, routed)           0.587    14.238    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4_n_0
    SLICE_X81Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.362 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.540    14.903    MIPS_CPU_0/REGISTER_FILE_1/E[0]
    SLICE_X79Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.592    15.015    MIPS_CPU_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X79Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[10]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X79Y67         FDCE (Setup_fdce_C_CE)      -0.205    15.033    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 1.986ns (20.730%)  route 7.594ns (79.270%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.518     5.841 f  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/Q
                         net (fo=153, routed)         1.470     7.311    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]
    SLICE_X87Y61         LUT4 (Prop_lut4_I0_O)        0.150     7.461 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73/O
                         net (fo=2, routed)           0.684     8.144    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73_n_0
    SLICE_X84Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.470 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.422     8.892    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.016 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54/O
                         net (fo=11, routed)          0.712     9.727    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.124     9.851 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=6, routed)           0.275    10.126    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.250 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.164    10.414    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X83Y64         LUT5 (Prop_lut5_I0_O)        0.124    10.538 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.385    11.923    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/ADDRC1
    SLICE_X84Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.047 f  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=7, routed)           0.829    12.877    MIPS_CPU_0/MIPS_Regifile_1/R10[17]
    SLICE_X83Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.001 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8/O
                         net (fo=1, routed)           0.527    13.528    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.652 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4/O
                         net (fo=2, routed)           0.587    14.238    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4_n_0
    SLICE_X81Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.362 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.540    14.903    MIPS_CPU_0/REGISTER_FILE_1/E[0]
    SLICE_X79Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.592    15.015    MIPS_CPU_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X79Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[14]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X79Y67         FDCE (Setup_fdce_C_CE)      -0.205    15.033    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 1.986ns (20.730%)  route 7.594ns (79.270%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.518     5.841 f  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/Q
                         net (fo=153, routed)         1.470     7.311    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]
    SLICE_X87Y61         LUT4 (Prop_lut4_I0_O)        0.150     7.461 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73/O
                         net (fo=2, routed)           0.684     8.144    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73_n_0
    SLICE_X84Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.470 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.422     8.892    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.016 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54/O
                         net (fo=11, routed)          0.712     9.727    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.124     9.851 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=6, routed)           0.275    10.126    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.250 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.164    10.414    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X83Y64         LUT5 (Prop_lut5_I0_O)        0.124    10.538 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.385    11.923    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/ADDRC1
    SLICE_X84Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.047 f  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=7, routed)           0.829    12.877    MIPS_CPU_0/MIPS_Regifile_1/R10[17]
    SLICE_X83Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.001 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8/O
                         net (fo=1, routed)           0.527    13.528    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.652 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4/O
                         net (fo=2, routed)           0.587    14.238    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4_n_0
    SLICE_X81Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.362 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.540    14.903    MIPS_CPU_0/REGISTER_FILE_1/E[0]
    SLICE_X79Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.592    15.015    MIPS_CPU_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X79Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[15]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X79Y67         FDCE (Setup_fdce_C_CE)      -0.205    15.033    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 1.986ns (20.730%)  route 7.594ns (79.270%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X80Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y62         FDCE (Prop_fdce_C_Q)         0.518     5.841 f  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/Q
                         net (fo=153, routed)         1.470     7.311    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]
    SLICE_X87Y61         LUT4 (Prop_lut4_I0_O)        0.150     7.461 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73/O
                         net (fo=2, routed)           0.684     8.144    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_73_n_0
    SLICE_X84Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.470 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99/O
                         net (fo=1, routed)           0.422     8.892    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_99_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.016 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54/O
                         net (fo=11, routed)          0.712     9.727    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.124     9.851 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=6, routed)           0.275    10.126    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.250 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.164    10.414    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X83Y64         LUT5 (Prop_lut5_I0_O)        0.124    10.538 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.385    11.923    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/ADDRC1
    SLICE_X84Y68         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.047 f  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_12_17/RAMC_D1/O
                         net (fo=7, routed)           0.829    12.877    MIPS_CPU_0/MIPS_Regifile_1/R10[17]
    SLICE_X83Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.001 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8/O
                         net (fo=1, routed)           0.527    13.528    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_8_n_0
    SLICE_X81Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.652 f  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4/O
                         net (fo=2, routed)           0.587    14.238    MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_4_n_0
    SLICE_X81Y66         LUT5 (Prop_lut5_I3_O)        0.124    14.362 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.540    14.903    MIPS_CPU_0/REGISTER_FILE_1/E[0]
    SLICE_X79Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.592    15.015    MIPS_CPU_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X79Y67         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[21]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X79Y67         FDCE (Setup_fdce_C_CE)      -0.205    15.033    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CLOCKGEN_0/s_derived_clock_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCKGEN_0/s_output_regs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.592     1.511    CLOCKGEN_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X72Y62         FDRE                                         r  CLOCKGEN_0/s_derived_clock_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y62         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CLOCKGEN_0/s_derived_clock_reg_reg/Q
                         net (fo=3, routed)           0.131     1.783    CLOCKGEN_0/D[0]
    SLICE_X72Y62         FDRE                                         r  CLOCKGEN_0/s_output_regs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.028    CLOCKGEN_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X72Y62         FDRE                                         r  CLOCKGEN_0/s_output_regs_reg[0]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X72Y62         FDRE (Hold_fdre_C_D)         0.066     1.577    CLOCKGEN_0/s_output_regs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.512    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y60         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  LogisimTickGenerator_0/s_count_reg_reg[9]/Q
                         net (fo=3, routed)           0.078     1.731    LogisimTickGenerator_0/s_count_reg[9]
    SLICE_X73Y60         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.855 r  LogisimTickGenerator_0/s_count_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.855    LogisimTickGenerator_0/data0[10]
    SLICE_X73Y60         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.865     2.030    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y60         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X73Y60         FDSE (Hold_fdse_C_D)         0.105     1.617    LogisimTickGenerator_0/s_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.512    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y61         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y61         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  LogisimTickGenerator_0/s_count_reg_reg[13]/Q
                         net (fo=3, routed)           0.078     1.731    LogisimTickGenerator_0/s_count_reg[13]
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.855 r  LogisimTickGenerator_0/s_count_next0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.855    LogisimTickGenerator_0/data0[14]
    SLICE_X73Y61         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.865     2.030    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y61         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X73Y61         FDRE (Hold_fdre_C_D)         0.105     1.617    LogisimTickGenerator_0/s_count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.592     1.511    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y62         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  LogisimTickGenerator_0/s_count_reg_reg[17]/Q
                         net (fo=3, routed)           0.078     1.730    LogisimTickGenerator_0/s_count_reg[17]
    SLICE_X73Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.854 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.854    LogisimTickGenerator_0/data0[18]
    SLICE_X73Y62         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.028    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y62         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X73Y62         FDRE (Hold_fdre_C_D)         0.105     1.616    LogisimTickGenerator_0/s_count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y65         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LogisimTickGenerator_0/s_count_reg_reg[29]/Q
                         net (fo=3, routed)           0.078     1.729    LogisimTickGenerator_0/s_count_reg[29]
    SLICE_X73Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.853 r  LogisimTickGenerator_0/s_count_next0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.853    LogisimTickGenerator_0/data0[30]
    SLICE_X73Y65         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.026    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y65         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[30]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X73Y65         FDRE (Hold_fdre_C_D)         0.105     1.615    LogisimTickGenerator_0/s_count_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.513    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y59         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y59         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  LogisimTickGenerator_0/s_count_reg_reg[5]/Q
                         net (fo=3, routed)           0.078     1.732    LogisimTickGenerator_0/s_count_reg[5]
    SLICE_X73Y59         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.856 r  LogisimTickGenerator_0/s_count_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.856    LogisimTickGenerator_0/data0[6]
    SLICE_X73Y59         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y59         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[6]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X73Y59         FDRE (Hold_fdre_C_D)         0.105     1.618    LogisimTickGenerator_0/s_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y63         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LogisimTickGenerator_0/s_count_reg_reg[21]/Q
                         net (fo=3, routed)           0.078     1.729    LogisimTickGenerator_0/s_count_reg[21]
    SLICE_X73Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.853 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.853    LogisimTickGenerator_0/data0[22]
    SLICE_X73Y63         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.027    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y63         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X73Y63         FDRE (Hold_fdre_C_D)         0.105     1.615    LogisimTickGenerator_0/s_count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y64         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y64         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LogisimTickGenerator_0/s_count_reg_reg[25]/Q
                         net (fo=3, routed)           0.078     1.729    LogisimTickGenerator_0/s_count_reg[25]
    SLICE_X73Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.853 r  LogisimTickGenerator_0/s_count_next0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.853    LogisimTickGenerator_0/data0[26]
    SLICE_X73Y64         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.027    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y64         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X73Y64         FDRE (Hold_fdre_C_D)         0.105     1.615    LogisimTickGenerator_0/s_count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.479%)  route 0.078ns (22.521%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.513    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y58         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  LogisimTickGenerator_0/s_count_reg_reg[3]/Q
                         net (fo=3, routed)           0.078     1.732    LogisimTickGenerator_0/s_count_reg[3]
    SLICE_X73Y58         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.859 r  LogisimTickGenerator_0/s_count_next0_carry/O[3]
                         net (fo=1, routed)           0.000     1.859    LogisimTickGenerator_0/data0[4]
    SLICE_X73Y58         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y58         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[4]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X73Y58         FDSE (Hold_fdse_C_D)         0.105     1.618    LogisimTickGenerator_0/s_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.512    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y60         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDSE (Prop_fdse_C_Q)         0.141     1.653 r  LogisimTickGenerator_0/s_count_reg_reg[11]/Q
                         net (fo=3, routed)           0.078     1.731    LogisimTickGenerator_0/s_count_reg[11]
    SLICE_X73Y60         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.858 r  LogisimTickGenerator_0/s_count_next0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.858    LogisimTickGenerator_0/data0[12]
    SLICE_X73Y60         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.865     2.030    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X73Y60         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[12]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X73Y60         FDRE (Hold_fdre_C_D)         0.105     1.617    LogisimTickGenerator_0/s_count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_GlobalClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FPGA_GlobalClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y62    CLOCKGEN_0/s_derived_clock_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y62    CLOCKGEN_0/s_output_regs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X72Y62    CLOCKGEN_0/s_output_regs_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y62    LogisimTickGenerator_0/s_count_reg_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y63    LogisimTickGenerator_0/s_count_reg_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y63    LogisimTickGenerator_0/s_count_reg_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y63    LogisimTickGenerator_0/s_count_reg_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y63    LogisimTickGenerator_0/s_count_reg_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y64    LogisimTickGenerator_0/s_count_reg_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y67    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y66    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    MIPS_CPU_0/REGISTER_FILE_1/s_state_reg_reg[19]/C



