{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494552371283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494552371283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 09:26:11 2017 " "Processing started: Fri May 12 09:26:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494552371283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494552371283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off check -c check " "Command: quartus_map --read_settings_files=on --write_settings_files=off check -c check" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494552371283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1494552371668 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "check.v(57) " "Verilog HDL Module Instantiation warning at check.v(57): ignored dangling comma in List of Port Connections" {  } { { "check.v" "" { Text "F:/LQbishe/shiyan/check/check.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1494552371953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.v 1 1 " "Found 1 design units, including 1 entities, in source file check.v" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.v" "" { Text "F:/LQbishe/shiyan/check/check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494552371967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494552371967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Result result Accumulator_module.v(7) " "Verilog HDL Declaration information at Accumulator_module.v(7): object \"Result\" differs only in case from object \"result\" in the same scope" {  } { { "Accumulator_module.v" "" { Text "F:/LQbishe/shiyan/check/Accumulator_module.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1494552371975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator_module.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator_module " "Found entity 1: Accumulator_module" {  } { { "Accumulator_module.v" "" { Text "F:/LQbishe/shiyan/check/Accumulator_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494552371975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494552371975 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Digitron_NumDisplay.v(23) " "Verilog HDL information at Digitron_NumDisplay.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "Digitron_NumDisplay.v" "" { Text "F:/LQbishe/shiyan/check/Digitron_NumDisplay.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494552372001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitron_numdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file digitron_numdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digitron_NumDisplay " "Found entity 1: Digitron_NumDisplay" {  } { { "Digitron_NumDisplay.v" "" { Text "F:/LQbishe/shiyan/check/Digitron_NumDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494552372001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494552372001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buzzer_module " "Found entity 1: Buzzer_module" {  } { { "Buzzer_module.v" "" { Text "F:/LQbishe/shiyan/check/Buzzer_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494552372011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494552372011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "check " "Elaborating entity \"check\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494552372137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator_module Accumulator_module:U4 " "Elaborating entity \"Accumulator_module\" for hierarchy \"Accumulator_module:U4\"" {  } { { "check.v" "U4" { Text "F:/LQbishe/shiyan/check/check.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494552372225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digitron_NumDisplay Digitron_NumDisplay:U5 " "Elaborating entity \"Digitron_NumDisplay\" for hierarchy \"Digitron_NumDisplay:U5\"" {  } { { "check.v" "U5" { Text "F:/LQbishe/shiyan/check/check.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494552372244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 8 Digitron_NumDisplay.v(26) " "Verilog HDL assignment warning at Digitron_NumDisplay.v(26): truncated value with size 23 to match size of target (8)" {  } { { "Digitron_NumDisplay.v" "" { Text "F:/LQbishe/shiyan/check/Digitron_NumDisplay.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494552372245 "|check|Digitron_NumDisplay:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 8 Digitron_NumDisplay.v(29) " "Verilog HDL assignment warning at Digitron_NumDisplay.v(29): truncated value with size 23 to match size of target (8)" {  } { { "Digitron_NumDisplay.v" "" { Text "F:/LQbishe/shiyan/check/Digitron_NumDisplay.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494552372245 "|check|Digitron_NumDisplay:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 Digitron_NumDisplay.v(68) " "Verilog HDL assignment warning at Digitron_NumDisplay.v(68): truncated value with size 8 to match size of target (6)" {  } { { "Digitron_NumDisplay.v" "" { Text "F:/LQbishe/shiyan/check/Digitron_NumDisplay.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494552372248 "|check|Digitron_NumDisplay:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer_module Buzzer_module:U3 " "Elaborating entity \"Buzzer_module\" for hierarchy \"Buzzer_module:U3\"" {  } { { "check.v" "U3" { Text "F:/LQbishe/shiyan/check/check.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494552372264 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Buzzer_module:U3\|WideOr0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Buzzer_module:U3\|WideOr0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494552372910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 13 " "Parameter WIDTH_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494552372910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494552372910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494552372910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494552372910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494552372910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE check.check0.rtl.mif " "Parameter INIT_FILE set to check.check0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1494552372910 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494552372910 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1494552372910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Buzzer_module:U3\|altsyncram:WideOr0_rtl_0 " "Elaborated megafunction instantiation \"Buzzer_module:U3\|altsyncram:WideOr0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494552374021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Buzzer_module:U3\|altsyncram:WideOr0_rtl_0 " "Instantiated megafunction \"Buzzer_module:U3\|altsyncram:WideOr0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494552374038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 13 " "Parameter \"WIDTH_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494552374038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494552374038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494552374038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494552374038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494552374038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE check.check0.rtl.mif " "Parameter \"INIT_FILE\" = \"check.check0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494552374038 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494552374038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5v " "Found entity 1: altsyncram_v5v" {  } { { "db/altsyncram_v5v.tdf" "" { Text "F:/LQbishe/shiyan/check/db/altsyncram_v5v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494552374327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494552374327 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digitron_Out\[7\] GND " "Pin \"Digitron_Out\[7\]\" is stuck at GND" {  } { { "check.v" "" { Text "F:/LQbishe/shiyan/check/check.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494552375381 "|check|Digitron_Out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494552375381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494552375752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/LQbishe/shiyan/check/output_files/check.map.smsg " "Generated suppressed messages file F:/LQbishe/shiyan/check/output_files/check.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494552376780 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494552378155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494552378155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494552379666 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494552379666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494552379666 ""} { "Info" "ICUT_CUT_TM_RAMS" "13 " "Implemented 13 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1494552379666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494552379666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494552379770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 09:26:19 2017 " "Processing ended: Fri May 12 09:26:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494552379770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494552379770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494552379770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494552379770 ""}
