Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto acddb36036b54ec0aba75061066ac41e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Enigma_behav xil_defaultlib.tb_Enigma xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_74163
Compiling module xil_defaultlib.Tfunction1_V2
Compiling module xil_defaultlib.Tfunction2_V2
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Binary_5bit_Adder
Compiling module xil_defaultlib.Binary_5bit_Modulus
Compiling module xil_defaultlib.Turning_Function_1
Compiling module xil_defaultlib.Turntable1
Compiling module xil_defaultlib.Full_Subtractor
Compiling module xil_defaultlib.Binary_5bit_Subtractor
Compiling module xil_defaultlib.Turning_Function_2
Compiling module xil_defaultlib.Turntable2
Compiling module xil_defaultlib.Turntable3
Compiling module xil_defaultlib.Turning_Function_3
Compiling module xil_defaultlib.reflextable
Compiling module xil_defaultlib.reverse3
Compiling module xil_defaultlib.reverse2
Compiling module xil_defaultlib.reverse1
Compiling module xil_defaultlib.tb_Enigma
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Enigma_behav
