`timescale 1ns / 1ps

module syn_fifo#(
     parameter FIFO_DEPTH = 8,
     parameter DATA_WIDTH = 32)
     (input clk,rst_n,cs,wr_en,rd_en,
     input [DATA_WIDTH-1:0] data_in,
     output reg [DATA_WIDTH-1:0] data_out,
     output empty,full);
     
    localparam FIFO_DEPTH_LOG = $clog2(FIFO_DEPTH);
    
    reg [DATA_WIDTH-1:0] fifo [0:FIFO_DEPTH-1];
    
    reg [FIFO_DEPTH_LOG:0] wr_ptr;
    reg [FIFO_DEPTH_LOG:0] rd_ptr;
    
    //Write operation
    always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        wr_ptr <= 0;
    else if (cs && wr_en && !full) begin
        fifo[wr_ptr[FIFO_DEPTH_LOG-1:0]] <= data_in;
        wr_ptr <= wr_ptr + 1'b1;
    end
end

  //Read operation
   always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        rd_ptr <= 0;
    else if (cs && rd_en && !empty) begin
        data_out <= fifo[rd_ptr[FIFO_DEPTH_LOG-1:0]];
        rd_ptr <= rd_ptr + 1'b1;
    end
end

assign empty = (rd_ptr == wr_ptr);
assign full=(rd_ptr=={~wr_ptr[FIFO_DEPTH_LOG],wr_ptr[FIFO_DEPTH_LOG-1:0]});
            
endmodule