# do {/home/oz/docs/school/ESCOM/periods/6/arqui/repo/p1/11/lattice/test/test.mdo}
# Loading project test
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 13:39:12 on Oct 01,2021
# vcom -reportprogress 300 -work work /home/oz/docs/school/ESCOM/periods/6/arqui/repo/p1/11/osc/and00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and00
# -- Compiling architecture and0 of and00
# End time: 13:39:13 on Oct 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 13:39:13 on Oct 01,2021
# vcom -reportprogress 300 -work work /home/oz/docs/school/ESCOM/periods/6/arqui/repo/p1/11/osc/osctestbench00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oscTestBench00
# -- Compiling architecture oscTestBench0 of oscTestBench00
# End time: 13:39:13 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 oscTestBench00 
# Start time: 13:39:13 on Oct 01,2021
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020 Linux 5.14.8-artix1-1
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.osctestbench00(osctestbench0)
# Loading work.and00(and0)
# .main_pane.wave.interior.cs.body.pw.wf
