verilog xil_defaultlib --include "../../../../zb-cam-1.srcs/sources_1/bd/zsys/ipshared/ec67/hdl" --include "../../../../zb-cam-1.srcs/sources_1/bd/zsys/ipshared/5bb9/hdl/verilog" --include "../../../../zb-cam-1.srcs/sources_1/bd/zsys/ipshared/70fd/hdl" --include "../../../../zb-cam-1.srcs/sources_1/bd/zsys/ipshared/b37e/hdl" --include "../../../../zb-cam-1.srcs/sources_1/bd/zsys/ipshared/0ab1/hdl" --include "../../../../zb-cam-1.srcs/sources_1/bd/zsys/ipshared/b65a" \
"../../../bd/zsys/ip/zsys_processing_system7_0_0/sim/zsys_processing_system7_0_0.v" \
"../../../bd/zsys/ip/zsys_axis_data_fifo_0_0/sim/zsys_axis_data_fifo_0_0.v" \
"../../../bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_mmcm_pll_drp.v" \
"../../../bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.v" \
"../../../bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/sim/zsys_v_axi4s_vid_out_0_0.v" \
"../../../bd/zsys/ip/zsys_xlconcat_0_0/sim/zsys_xlconcat_0_0.v" \
"../../../bd/zsys/ip/zsys_xlslice_0_0/sim/zsys_xlslice_0_0.v" \
"../../../bd/zsys/ip/zsys_xbar_0/sim/zsys_xbar_0.v" \
"../../../bd/zsys/ip/zsys_auto_pc_6/sim/zsys_auto_pc_6.v" \
"../../../bd/zsys/ip/zsys_auto_pc_5/sim/zsys_auto_pc_5.v" \
"../../../bd/zsys/ip/zsys_auto_pc_4/sim/zsys_auto_pc_4.v" \
"../../../bd/zsys/ip/zsys_auto_pc_3/sim/zsys_auto_pc_3.v" \
"../../../bd/zsys/ip/zsys_auto_pc_2/sim/zsys_auto_pc_2.v" \
"../../../bd/zsys/ip/zsys_auto_pc_7/sim/zsys_auto_pc_7.v" \
"../../../bd/zsys/ip/zsys_auto_pc_1/sim/zsys_auto_pc_1.v" \
"../../../bd/zsys/ip/zsys_auto_pc_0/sim/zsys_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
