{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771065067747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771065067747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 14 11:31:07 2026 " "Processing started: Sat Feb 14 11:31:07 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771065067747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771065067747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771065067747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771065067912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771065067912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_vhdl/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file _vhdl/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-rtl " "Found design unit 1: debounce-rtl" {  } { { "_VHDL/debounce.vhd" "" { Text "C:/Users/stefa/Desktop/template/_VHDL/debounce.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771065071799 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "_VHDL/debounce.vhd" "" { Text "C:/Users/stefa/Desktop/template/_VHDL/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771065071799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771065071799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file _vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logicfunction " "Found design unit 1: top-logicfunction" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771065071800 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771065071800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771065071800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_vhdl/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file _vhdl/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "_vhdl/clock_generator.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/clock_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771065071801 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "_vhdl/clock_generator.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/clock_generator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771065071801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771065071801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_reset top.vhd(36) " "VHDL Signal Declaration warning at top.vhd(36): used explicit default value for signal \"w_reset\" because signal was never assigned a value" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_btn0 top.vhd(45) " "Verilog HDL or VHDL warning at top.vhd(45): object \"w_btn0\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_btn1 top.vhd(46) " "Verilog HDL or VHDL warning at top.vhd(46): object \"w_btn1\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_btn2 top.vhd(47) " "Verilog HDL or VHDL warning at top.vhd(47): object \"w_btn2\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_btn3 top.vhd(48) " "Verilog HDL or VHDL warning at top.vhd(48): object \"w_btn3\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_btn4 top.vhd(49) " "Verilog HDL or VHDL warning at top.vhd(49): object \"w_btn4\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_deb_btn0 top.vhd(51) " "Verilog HDL or VHDL warning at top.vhd(51): object \"w_deb_btn0\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_deb_btn1 top.vhd(52) " "Verilog HDL or VHDL warning at top.vhd(52): object \"w_deb_btn1\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_deb_btn2 top.vhd(53) " "Verilog HDL or VHDL warning at top.vhd(53): object \"w_deb_btn2\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_deb_btn3 top.vhd(54) " "Verilog HDL or VHDL warning at top.vhd(54): object \"w_deb_btn3\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_deb_btn4 top.vhd(55) " "Verilog HDL or VHDL warning at top.vhd(55): object \"w_deb_btn4\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771065071816 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:Debounce_btn0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:Debounce_btn0\"" {  } { { "_vhdl/top.vhd" "Debounce_btn0" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771065071817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:gen_1Hz " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:gen_1Hz\"" {  } { { "_vhdl/top.vhd" "gen_1Hz" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771065071818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771065072087 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "135 " "135 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771065072207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771065072268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771065072268 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_27 " "No output dependent on input pin \"FPGA_CLK2_27\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771065072284 "|top|FPGA_CLK2_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCB_BT4 " "No output dependent on input pin \"PCB_BT4\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771065072284 "|top|PCB_BT4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCB_BT3 " "No output dependent on input pin \"PCB_BT3\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771065072284 "|top|PCB_BT3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCB_BT2 " "No output dependent on input pin \"PCB_BT2\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771065072284 "|top|PCB_BT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCB_BT1 " "No output dependent on input pin \"PCB_BT1\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771065072284 "|top|PCB_BT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCB_BT0 " "No output dependent on input pin \"PCB_BT0\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771065072284 "|top|PCB_BT0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1771065072284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771065072285 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771065072285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771065072285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771065072285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771065072297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 14 11:31:12 2026 " "Processing ended: Sat Feb 14 11:31:12 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771065072297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771065072297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771065072297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771065072297 ""}
