OPENQASM 3.0;
include "stdgates.inc";
gate mcx _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3 {
  h _gate_q_3;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  h _gate_q_3;
}
gate mcphase(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  crz(pi/16) _gate_q_0, _gate_q_1;
  p(pi/32) _gate_q_0;
}
gate mcx_1 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5;
  h _gate_q_5;
}
gate mcx_2 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5;
  h _gate_q_5;
}
gate mcx_3 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5;
  h _gate_q_5;
}
gate mcphase_0(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7, _gate_q_8 {
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  rz(pi/4) _gate_q_8;
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  rz(pi/4) _gate_q_8;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/8) _gate_q_7;
  h _gate_q_7;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  p(pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  rz(pi/8) _gate_q_7;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/8) _gate_q_7;
  h _gate_q_7;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  p(pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  rz(pi/8) _gate_q_7;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/16) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/16) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/16) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/16) _gate_q_6;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/32) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/32) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/32) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/32) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/64) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/64) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/64) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/64) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/128) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/128) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/128) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/128) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/256) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/256) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/256) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/256) _gate_q_2;
  crz(pi/128) _gate_q_0, _gate_q_1;
  p(pi/256) _gate_q_0;
}
gate mcx_4 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7, _gate_q_8 {
  h _gate_q_8;
  mcphase_0(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7, _gate_q_8;
  h _gate_q_8;
}
gate mcx_5 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5;
  h _gate_q_5;
}
gate mcx_6 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5;
  h _gate_q_5;
}
gate mcx_7 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5;
  h _gate_q_5;
}
gate mcphase_1(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7, _gate_q_8, _gate_q_9, _gate_q_10, _gate_q_11, _gate_q_12, _gate_q_13, _gate_q_14 {
  h _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_11;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  h _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_11;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  rz(-pi/4) _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_6;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_13, _gate_q_6;
  t _gate_q_13;
  tdg _gate_q_6;
  cx _gate_q_13, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_6;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_13, _gate_q_6;
  t _gate_q_13;
  tdg _gate_q_6;
  cx _gate_q_13, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  rz(pi/4) _gate_q_14;
  h _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_11;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  h _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_11, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  t _gate_q_11;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  rz(-pi/4) _gate_q_14;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_6;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_13, _gate_q_6;
  t _gate_q_13;
  tdg _gate_q_6;
  cx _gate_q_13, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  h _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_14;
  cx _gate_q_6, _gate_q_14;
  tdg _gate_q_14;
  cx _gate_q_13, _gate_q_14;
  t _gate_q_6;
  t _gate_q_14;
  h _gate_q_14;
  cx _gate_q_13, _gate_q_6;
  t _gate_q_13;
  tdg _gate_q_6;
  cx _gate_q_13, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_8, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_9, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_10, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  rz(pi/4) _gate_q_14;
  h _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_11;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  h _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_11;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  rz(-pi/8) _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_6;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_12, _gate_q_6;
  t _gate_q_12;
  tdg _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_6;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_12, _gate_q_6;
  t _gate_q_12;
  tdg _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  rz(pi/8) _gate_q_13;
  h _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_11;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  h _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_11, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  t _gate_q_11;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_11;
  t _gate_q_6;
  tdg _gate_q_11;
  cx _gate_q_6, _gate_q_11;
  h _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  h _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_0, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_1, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_2, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_3, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  h _gate_q_10;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  h _gate_q_11;
  rz(-pi/8) _gate_q_13;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_6;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_12, _gate_q_6;
  t _gate_q_12;
  tdg _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  h _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_13;
  cx _gate_q_6, _gate_q_13;
  tdg _gate_q_13;
  cx _gate_q_12, _gate_q_13;
  t _gate_q_6;
  t _gate_q_13;
  h _gate_q_13;
  cx _gate_q_12, _gate_q_6;
  t _gate_q_12;
  tdg _gate_q_6;
  cx _gate_q_12, _gate_q_6;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_11, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  rz(pi/8) _gate_q_13;
  h _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_9;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  h _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_9;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  rz(-pi/16) _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_5;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_11, _gate_q_5;
  t _gate_q_11;
  tdg _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_5;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_11, _gate_q_5;
  t _gate_q_11;
  tdg _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(pi/16) _gate_q_12;
  h _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_9;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  h _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_9, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  t _gate_q_9;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  rz(-pi/16) _gate_q_12;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_5;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_11, _gate_q_5;
  t _gate_q_11;
  tdg _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_12;
  cx _gate_q_5, _gate_q_12;
  tdg _gate_q_12;
  cx _gate_q_11, _gate_q_12;
  t _gate_q_5;
  t _gate_q_12;
  h _gate_q_12;
  cx _gate_q_11, _gate_q_5;
  t _gate_q_11;
  tdg _gate_q_5;
  cx _gate_q_11, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_7, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_8, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(pi/16) _gate_q_12;
  h _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_9;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  h _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_9;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  rz(-pi/32) _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_5;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_10, _gate_q_5;
  t _gate_q_10;
  tdg _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_5;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_10, _gate_q_5;
  t _gate_q_10;
  tdg _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(pi/32) _gate_q_11;
  h _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_9;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  h _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_9, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  t _gate_q_9;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_9;
  t _gate_q_5;
  tdg _gate_q_9;
  cx _gate_q_5, _gate_q_9;
  h _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  h _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_2, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  h _gate_q_8;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  h _gate_q_9;
  rz(-pi/32) _gate_q_11;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_5;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_10, _gate_q_5;
  t _gate_q_10;
  tdg _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_11;
  cx _gate_q_5, _gate_q_11;
  tdg _gate_q_11;
  cx _gate_q_10, _gate_q_11;
  t _gate_q_5;
  t _gate_q_11;
  h _gate_q_11;
  cx _gate_q_10, _gate_q_5;
  t _gate_q_10;
  tdg _gate_q_5;
  cx _gate_q_10, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_9, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(pi/32) _gate_q_11;
  h _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_7;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  h _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_7;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  rz(-pi/64) _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_4;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_9, _gate_q_4;
  t _gate_q_9;
  tdg _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_4;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_9, _gate_q_4;
  t _gate_q_9;
  tdg _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  rz(pi/64) _gate_q_10;
  h _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_7;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  h _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_7, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  t _gate_q_7;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  rz(-pi/64) _gate_q_10;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_4;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_9, _gate_q_4;
  t _gate_q_9;
  tdg _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  h _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_10;
  cx _gate_q_4, _gate_q_10;
  tdg _gate_q_10;
  cx _gate_q_9, _gate_q_10;
  t _gate_q_4;
  t _gate_q_10;
  h _gate_q_10;
  cx _gate_q_9, _gate_q_4;
  t _gate_q_9;
  tdg _gate_q_4;
  cx _gate_q_9, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_6, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  rz(pi/64) _gate_q_10;
  h _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_7;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  h _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_7;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  rz(-pi/128) _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_4;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_8, _gate_q_4;
  t _gate_q_8;
  tdg _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_5, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_4;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_8, _gate_q_4;
  t _gate_q_8;
  tdg _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_5, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  rz(pi/128) _gate_q_9;
  h _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_7;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  h _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_7, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  t _gate_q_7;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_7;
  t _gate_q_4;
  tdg _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  h _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  t _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  tdg _gate_q_6;
  h _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  tdg _gate_q_7;
  h _gate_q_7;
  rz(-pi/128) _gate_q_9;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_4;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_8, _gate_q_4;
  t _gate_q_8;
  tdg _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_5, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  h _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_9;
  cx _gate_q_4, _gate_q_9;
  tdg _gate_q_9;
  cx _gate_q_8, _gate_q_9;
  t _gate_q_4;
  t _gate_q_9;
  h _gate_q_9;
  cx _gate_q_8, _gate_q_4;
  t _gate_q_8;
  tdg _gate_q_4;
  cx _gate_q_8, _gate_q_4;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_5, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_7, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  rz(pi/128) _gate_q_9;
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/256) _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  rz(pi/256) _gate_q_8;
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_5, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  t _gate_q_5;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/256) _gate_q_8;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  h _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_8;
  cx _gate_q_3, _gate_q_8;
  tdg _gate_q_8;
  cx _gate_q_7, _gate_q_8;
  t _gate_q_3;
  t _gate_q_8;
  h _gate_q_8;
  cx _gate_q_7, _gate_q_3;
  t _gate_q_7;
  tdg _gate_q_3;
  cx _gate_q_7, _gate_q_3;
  h _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  h _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  cx _gate_q_4, _gate_q_2;
  t _gate_q_2;
  cx _gate_q_5, _gate_q_2;
  tdg _gate_q_2;
  h _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_6, _gate_q_3;
  tdg _gate_q_3;
  h _gate_q_3;
  rz(pi/256) _gate_q_8;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/512) _gate_q_7;
  h _gate_q_7;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  p(pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  rz(pi/512) _gate_q_7;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/512) _gate_q_7;
  h _gate_q_7;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  p(pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  rz(pi/512) _gate_q_7;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/1024) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/1024) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/1024) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/1024) _gate_q_6;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/2048) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/2048) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/2048) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/2048) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/4096) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/4096) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/4096) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/4096) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8192) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8192) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8192) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8192) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/16384) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/16384) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/16384) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/16384) _gate_q_2;
  crz(pi/8192) _gate_q_0, _gate_q_1;
  p(pi/16384) _gate_q_0;
}
gate mcx_8 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7, _gate_q_8, _gate_q_9, _gate_q_10, _gate_q_11, _gate_q_12, _gate_q_13, _gate_q_14 {
  h _gate_q_14;
  mcphase_1(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7, _gate_q_8, _gate_q_9, _gate_q_10, _gate_q_11, _gate_q_12, _gate_q_13, _gate_q_14;
  h _gate_q_14;
}
bit[15] creg_0;
qubit[24] q36;
h q36[0];
h q36[1];
h q36[2];
h q36[3];
h q36[4];
h q36[5];
h q36[6];
h q36[7];
h q36[8];
h q36[9];
h q36[10];
h q36[11];
h q36[12];
h q36[13];
h q36[14];
x q36[23];
h q36[23];
x q36[15];
x q36[16];
x q36[17];
x q36[18];
x q36[19];
barrier q36[0], q36[1], q36[2], q36[3], q36[4], q36[5], q36[6], q36[7], q36[8], q36[9], q36[10], q36[11], q36[12], q36[13], q36[14], q36[15], q36[16], q36[17], q36[18], q36[19], q36[20], q36[21], q36[22], q36[23];
x q36[1];
mcx q36[0], q36[1], q36[2], q36[15];
x q36[1];
x q36[4];
mcx q36[3], q36[4], q36[5], q36[16];
x q36[4];
x q36[7];
mcx q36[6], q36[7], q36[8], q36[17];
x q36[7];
x q36[10];
mcx q36[9], q36[10], q36[11], q36[18];
x q36[10];
x q36[13];
mcx q36[12], q36[13], q36[14], q36[19];
x q36[13];
mcx_1 q36[15], q36[16], q36[17], q36[18], q36[19], q36[20];
x q36[13];
mcx q36[12], q36[13], q36[14], q36[19];
x q36[13];
x q36[10];
mcx q36[9], q36[10], q36[11], q36[18];
x q36[10];
x q36[7];
mcx q36[6], q36[7], q36[8], q36[17];
x q36[7];
x q36[4];
mcx q36[3], q36[4], q36[5], q36[16];
x q36[4];
x q36[1];
mcx q36[0], q36[1], q36[2], q36[15];
x q36[1];
x q36[2];
mcx q36[0], q36[1], q36[2], q36[15];
x q36[2];
x q36[5];
mcx q36[3], q36[4], q36[5], q36[16];
x q36[5];
x q36[8];
mcx q36[6], q36[7], q36[8], q36[17];
x q36[8];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[18];
x q36[11];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[19];
x q36[14];
mcx_2 q36[15], q36[16], q36[17], q36[18], q36[19], q36[21];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[19];
x q36[14];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[18];
x q36[11];
x q36[8];
mcx q36[6], q36[7], q36[8], q36[17];
x q36[8];
x q36[5];
mcx q36[3], q36[4], q36[5], q36[16];
x q36[5];
x q36[2];
mcx q36[0], q36[1], q36[2], q36[15];
x q36[2];
mcx q36[0], q36[1], q36[2], q36[15];
mcx q36[3], q36[4], q36[5], q36[16];
mcx q36[6], q36[7], q36[8], q36[17];
mcx q36[9], q36[10], q36[11], q36[18];
mcx q36[12], q36[13], q36[14], q36[19];
mcx_3 q36[15], q36[16], q36[17], q36[18], q36[19], q36[22];
mcx q36[12], q36[13], q36[14], q36[19];
mcx q36[9], q36[10], q36[11], q36[18];
mcx q36[6], q36[7], q36[8], q36[17];
mcx q36[3], q36[4], q36[5], q36[16];
mcx q36[0], q36[1], q36[2], q36[15];
cx q36[3], q36[6];
x q36[6];
cx q36[4], q36[7];
x q36[7];
cx q36[5], q36[8];
x q36[8];
mcx q36[6], q36[7], q36[8], q36[15];
x q36[8];
cx q36[5], q36[8];
x q36[7];
cx q36[4], q36[7];
x q36[6];
cx q36[3], q36[6];
cx q36[3], q36[9];
x q36[9];
cx q36[4], q36[10];
x q36[10];
cx q36[5], q36[11];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[16];
x q36[11];
cx q36[5], q36[11];
x q36[10];
cx q36[4], q36[10];
x q36[9];
cx q36[3], q36[9];
cx q36[3], q36[12];
x q36[12];
cx q36[4], q36[13];
x q36[13];
cx q36[5], q36[14];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[17];
x q36[14];
cx q36[5], q36[14];
x q36[13];
cx q36[4], q36[13];
x q36[12];
cx q36[3], q36[12];
x q36[19];
mcx q36[15], q36[16], q36[17], q36[19];
cx q36[3], q36[12];
x q36[12];
cx q36[4], q36[13];
x q36[13];
cx q36[5], q36[14];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[15];
x q36[14];
cx q36[5], q36[14];
x q36[13];
cx q36[4], q36[13];
x q36[12];
cx q36[3], q36[12];
cx q36[3], q36[9];
x q36[9];
cx q36[4], q36[10];
x q36[10];
cx q36[5], q36[11];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[16];
x q36[11];
cx q36[5], q36[11];
x q36[10];
cx q36[4], q36[10];
x q36[9];
cx q36[3], q36[9];
cx q36[3], q36[6];
x q36[6];
cx q36[4], q36[7];
x q36[7];
cx q36[5], q36[8];
x q36[8];
mcx q36[6], q36[7], q36[8], q36[17];
x q36[8];
cx q36[5], q36[8];
x q36[7];
cx q36[4], q36[7];
x q36[6];
cx q36[3], q36[6];
cx q36[6], q36[9];
x q36[9];
cx q36[7], q36[10];
x q36[10];
cx q36[8], q36[11];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[15];
x q36[11];
cx q36[8], q36[11];
x q36[10];
cx q36[7], q36[10];
x q36[9];
cx q36[6], q36[9];
cx q36[6], q36[12];
x q36[12];
cx q36[7], q36[13];
x q36[13];
cx q36[8], q36[14];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[16];
x q36[14];
cx q36[8], q36[14];
x q36[13];
cx q36[7], q36[13];
x q36[12];
cx q36[6], q36[12];
x q36[18];
ccx q36[15], q36[16], q36[18];
cx q36[6], q36[12];
x q36[12];
cx q36[7], q36[13];
x q36[13];
cx q36[8], q36[14];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[15];
x q36[14];
cx q36[8], q36[14];
x q36[13];
cx q36[7], q36[13];
x q36[12];
cx q36[6], q36[12];
cx q36[6], q36[9];
x q36[9];
cx q36[7], q36[10];
x q36[10];
cx q36[8], q36[11];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[16];
x q36[11];
cx q36[8], q36[11];
x q36[10];
cx q36[7], q36[10];
x q36[9];
cx q36[6], q36[9];
cx q36[9], q36[12];
x q36[12];
cx q36[10], q36[13];
x q36[13];
cx q36[11], q36[14];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[15];
x q36[14];
cx q36[11], q36[14];
x q36[13];
cx q36[10], q36[13];
x q36[12];
cx q36[9], q36[12];
mcx_4 q36[15], q36[16], q36[17], q36[18], q36[19], q36[20], q36[21], q36[22], q36[23];
cx q36[9], q36[12];
x q36[12];
cx q36[10], q36[13];
x q36[13];
cx q36[11], q36[14];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[15];
x q36[14];
cx q36[11], q36[14];
x q36[13];
cx q36[10], q36[13];
x q36[12];
cx q36[9], q36[12];
cx q36[6], q36[9];
x q36[9];
cx q36[7], q36[10];
x q36[10];
cx q36[8], q36[11];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[16];
x q36[11];
cx q36[8], q36[11];
x q36[10];
cx q36[7], q36[10];
x q36[9];
cx q36[6], q36[9];
cx q36[6], q36[12];
x q36[12];
cx q36[7], q36[13];
x q36[13];
cx q36[8], q36[14];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[15];
x q36[14];
cx q36[8], q36[14];
x q36[13];
cx q36[7], q36[13];
x q36[12];
cx q36[6], q36[12];
x q36[18];
ccx q36[15], q36[16], q36[18];
cx q36[6], q36[12];
x q36[12];
cx q36[7], q36[13];
x q36[13];
cx q36[8], q36[14];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[16];
x q36[14];
cx q36[8], q36[14];
x q36[13];
cx q36[7], q36[13];
x q36[12];
cx q36[6], q36[12];
cx q36[6], q36[9];
x q36[9];
cx q36[7], q36[10];
x q36[10];
cx q36[8], q36[11];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[15];
x q36[11];
cx q36[8], q36[11];
x q36[10];
cx q36[7], q36[10];
x q36[9];
cx q36[6], q36[9];
cx q36[3], q36[6];
x q36[6];
cx q36[4], q36[7];
x q36[7];
cx q36[5], q36[8];
x q36[8];
mcx q36[6], q36[7], q36[8], q36[17];
x q36[8];
cx q36[5], q36[8];
x q36[7];
cx q36[4], q36[7];
x q36[6];
cx q36[3], q36[6];
cx q36[3], q36[9];
x q36[9];
cx q36[4], q36[10];
x q36[10];
cx q36[5], q36[11];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[16];
x q36[11];
cx q36[5], q36[11];
x q36[10];
cx q36[4], q36[10];
x q36[9];
cx q36[3], q36[9];
cx q36[3], q36[12];
x q36[12];
cx q36[4], q36[13];
x q36[13];
cx q36[5], q36[14];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[15];
x q36[14];
cx q36[5], q36[14];
x q36[13];
cx q36[4], q36[13];
x q36[12];
cx q36[3], q36[12];
x q36[19];
mcx q36[15], q36[16], q36[17], q36[19];
cx q36[3], q36[12];
x q36[12];
cx q36[4], q36[13];
x q36[13];
cx q36[5], q36[14];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[17];
x q36[14];
cx q36[5], q36[14];
x q36[13];
cx q36[4], q36[13];
x q36[12];
cx q36[3], q36[12];
cx q36[3], q36[9];
x q36[9];
cx q36[4], q36[10];
x q36[10];
cx q36[5], q36[11];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[16];
x q36[11];
cx q36[5], q36[11];
x q36[10];
cx q36[4], q36[10];
x q36[9];
cx q36[3], q36[9];
cx q36[3], q36[6];
x q36[6];
cx q36[4], q36[7];
x q36[7];
cx q36[5], q36[8];
x q36[8];
mcx q36[6], q36[7], q36[8], q36[15];
x q36[8];
cx q36[5], q36[8];
x q36[7];
cx q36[4], q36[7];
x q36[6];
cx q36[3], q36[6];
mcx q36[0], q36[1], q36[2], q36[15];
mcx q36[3], q36[4], q36[5], q36[16];
mcx q36[6], q36[7], q36[8], q36[17];
mcx q36[9], q36[10], q36[11], q36[18];
mcx q36[12], q36[13], q36[14], q36[19];
mcx_5 q36[15], q36[16], q36[17], q36[18], q36[19], q36[22];
mcx q36[12], q36[13], q36[14], q36[19];
mcx q36[9], q36[10], q36[11], q36[18];
mcx q36[6], q36[7], q36[8], q36[17];
mcx q36[3], q36[4], q36[5], q36[16];
mcx q36[0], q36[1], q36[2], q36[15];
x q36[2];
mcx q36[0], q36[1], q36[2], q36[15];
x q36[2];
x q36[5];
mcx q36[3], q36[4], q36[5], q36[16];
x q36[5];
x q36[8];
mcx q36[6], q36[7], q36[8], q36[17];
x q36[8];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[18];
x q36[11];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[19];
x q36[14];
mcx_6 q36[15], q36[16], q36[17], q36[18], q36[19], q36[21];
x q36[14];
mcx q36[12], q36[13], q36[14], q36[19];
x q36[14];
x q36[11];
mcx q36[9], q36[10], q36[11], q36[18];
x q36[11];
x q36[8];
mcx q36[6], q36[7], q36[8], q36[17];
x q36[8];
x q36[5];
mcx q36[3], q36[4], q36[5], q36[16];
x q36[5];
x q36[2];
mcx q36[0], q36[1], q36[2], q36[15];
x q36[2];
x q36[1];
mcx q36[0], q36[1], q36[2], q36[15];
x q36[1];
x q36[4];
mcx q36[3], q36[4], q36[5], q36[16];
x q36[4];
x q36[7];
mcx q36[6], q36[7], q36[8], q36[17];
x q36[7];
x q36[10];
mcx q36[9], q36[10], q36[11], q36[18];
x q36[10];
x q36[13];
mcx q36[12], q36[13], q36[14], q36[19];
x q36[13];
mcx_7 q36[15], q36[16], q36[17], q36[18], q36[19], q36[20];
x q36[13];
mcx q36[12], q36[13], q36[14], q36[19];
x q36[13];
x q36[10];
mcx q36[9], q36[10], q36[11], q36[18];
x q36[10];
x q36[7];
mcx q36[6], q36[7], q36[8], q36[17];
x q36[7];
x q36[4];
mcx q36[3], q36[4], q36[5], q36[16];
x q36[4];
x q36[1];
mcx q36[0], q36[1], q36[2], q36[15];
x q36[1];
barrier q36[0], q36[1], q36[2], q36[3], q36[4], q36[5], q36[6], q36[7], q36[8], q36[9], q36[10], q36[11], q36[12], q36[13], q36[14], q36[15], q36[16], q36[17], q36[18], q36[19], q36[20], q36[21], q36[22], q36[23];
h q36[0];
x q36[0];
h q36[1];
x q36[1];
h q36[2];
x q36[2];
h q36[3];
x q36[3];
h q36[4];
x q36[4];
h q36[5];
x q36[5];
h q36[6];
x q36[6];
h q36[7];
x q36[7];
h q36[8];
x q36[8];
h q36[9];
x q36[9];
h q36[10];
x q36[10];
h q36[11];
x q36[11];
h q36[12];
x q36[12];
h q36[13];
x q36[13];
z q36[14];
mcx_8 q36[0], q36[1], q36[2], q36[3], q36[4], q36[5], q36[6], q36[7], q36[8], q36[9], q36[10], q36[11], q36[12], q36[13], q36[14];
z q36[14];
x q36[0];
h q36[0];
x q36[1];
h q36[1];
x q36[2];
h q36[2];
x q36[3];
h q36[3];
x q36[4];
h q36[4];
x q36[5];
h q36[5];
x q36[6];
h q36[6];
x q36[7];
h q36[7];
x q36[8];
h q36[8];
x q36[9];
h q36[9];
x q36[10];
h q36[10];
x q36[11];
h q36[11];
x q36[12];
h q36[12];
x q36[13];
h q36[13];
barrier q36[0], q36[1], q36[2], q36[3], q36[4], q36[5], q36[6], q36[7], q36[8], q36[9], q36[10], q36[11], q36[12], q36[13], q36[14], q36[15], q36[16], q36[17], q36[18], q36[19], q36[20], q36[21], q36[22], q36[23];
creg_0[0] = measure q36[0];
creg_0[1] = measure q36[1];
creg_0[2] = measure q36[2];
creg_0[3] = measure q36[3];
creg_0[4] = measure q36[4];
creg_0[5] = measure q36[5];
creg_0[6] = measure q36[6];
creg_0[7] = measure q36[7];
creg_0[8] = measure q36[8];
creg_0[9] = measure q36[9];
creg_0[10] = measure q36[10];
creg_0[11] = measure q36[11];
creg_0[12] = measure q36[12];
creg_0[13] = measure q36[13];
creg_0[14] = measure q36[14];
