// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_demosaic_0_2_DebayerG (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        imgBayer_dout,
        imgBayer_empty_n,
        imgBayer_read,
        img_din,
        img_full_n,
        img_write,
        height,
        width,
        p_read,
        bayerPhase_out_din,
        bayerPhase_out_full_n,
        bayerPhase_out_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state22 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] imgBayer_dout;
input   imgBayer_empty_n;
output   imgBayer_read;
output  [23:0] img_din;
input   img_full_n;
output   img_write;
input  [15:0] height;
input  [15:0] width;
input  [15:0] p_read;
output  [15:0] bayerPhase_out_din;
input   bayerPhase_out_full_n;
output   bayerPhase_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg imgBayer_read;
reg img_write;
reg bayerPhase_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [9:0] DIV1_TABLE_address0;
reg    DIV1_TABLE_ce0;
wire   [9:0] DIV1_TABLE_q0;
wire   [9:0] DIV1_TABLE_address1;
reg    DIV1_TABLE_ce1;
wire   [9:0] DIV1_TABLE_q1;
wire   [9:0] DIV1_TABLE_address2;
reg    DIV1_TABLE_ce2;
wire   [9:0] DIV1_TABLE_q2;
wire   [9:0] DIV1_TABLE_address3;
reg    DIV1_TABLE_ce3;
wire   [9:0] DIV1_TABLE_q3;
wire   [11:0] DIV2_TABLE_address0;
reg    DIV2_TABLE_ce0;
wire  signed [17:0] DIV2_TABLE_q0;
reg    imgBayer_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln269_reg_3704;
reg   [0:0] icmp_ln279_reg_3715;
reg   [0:0] cmp47_i_reg_3688;
reg    img_blk_n;
reg    ap_enable_reg_pp0_iter18;
reg   [0:0] tmp_56_reg_3771;
reg   [0:0] tmp_56_reg_3771_pp0_iter17_reg;
reg    bayerPhase_out_blk_n;
reg   [16:0] z_3_reg_470;
reg   [7:0] g_1_reg_562;
reg   [7:0] g_1_reg_562_pp0_iter3_reg;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op124_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_state17_pp0_stage0_iter14;
wire    ap_block_state18_pp0_stage0_iter15;
wire    ap_block_state19_pp0_stage0_iter16;
wire    ap_block_state20_pp0_stage0_iter17;
reg    ap_block_state21_pp0_stage0_iter18;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] g_1_reg_562_pp0_iter4_reg;
reg   [7:0] g_1_reg_562_pp0_iter5_reg;
reg   [7:0] g_1_reg_562_pp0_iter6_reg;
reg   [7:0] g_1_reg_562_pp0_iter7_reg;
reg   [7:0] g_1_reg_562_pp0_iter8_reg;
reg   [7:0] g_1_reg_562_pp0_iter9_reg;
reg   [7:0] g_1_reg_562_pp0_iter10_reg;
reg   [7:0] g_1_reg_562_pp0_iter11_reg;
reg   [7:0] g_1_reg_562_pp0_iter12_reg;
reg   [7:0] g_1_reg_562_pp0_iter13_reg;
reg   [7:0] g_1_reg_562_pp0_iter14_reg;
reg   [7:0] g_1_reg_562_pp0_iter15_reg;
reg   [7:0] g_1_reg_562_pp0_iter16_reg;
reg   [7:0] g_1_reg_562_pp0_iter17_reg;
wire   [16:0] zext_ln225_fu_662_p1;
wire   [16:0] loopHeight_fu_666_p2;
wire   [16:0] zext_ln234_fu_672_p1;
wire   [0:0] x_phase_fu_676_p1;
reg   [0:0] x_phase_reg_3647;
reg   [14:0] trunc_ln244_1_reg_3652;
wire   [16:0] add_ln266_fu_690_p2;
wire   [16:0] y_4_fu_696_p2;
reg   [16:0] y_4_reg_3663;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln266_fu_702_p2;
wire   [16:0] out_y_fu_711_p2;
reg   [16:0] out_y_reg_3672;
wire   [14:0] xor_i_fu_721_p2;
reg   [14:0] xor_i_reg_3677;
wire   [0:0] cmp610_i_fu_726_p2;
reg   [0:0] cmp610_i_reg_3682;
wire   [0:0] cmp47_i_fu_731_p2;
wire   [0:0] cmp101_i_fu_736_p2;
reg   [0:0] cmp101_i_reg_3692;
wire   [16:0] z_fu_742_p2;
reg   [16:0] z_reg_3699;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln269_fu_748_p2;
reg   [0:0] icmp_ln269_reg_3704_pp0_iter1_reg;
wire   [63:0] zext_ln269_fu_753_p1;
reg   [63:0] zext_ln269_reg_3708;
reg   [63:0] zext_ln269_reg_3708_pp0_iter1_reg;
wire   [0:0] icmp_ln279_fu_771_p2;
reg   [0:0] icmp_ln279_reg_3715_pp0_iter1_reg;
reg   [11:0] linebuf_yuv_val_V_0_addr_reg_3719;
wire   [0:0] cmp88_i_fu_776_p2;
reg   [0:0] cmp88_i_reg_3740;
reg   [0:0] cmp88_i_reg_3740_pp0_iter1_reg;
wire   [0:0] icmp_ln390_fu_791_p2;
reg   [0:0] icmp_ln390_reg_3764;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter1_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter2_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter3_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter4_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter5_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter6_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter7_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter8_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter9_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter10_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter11_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter12_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter13_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter14_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter15_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter16_reg;
reg   [0:0] icmp_ln390_reg_3764_pp0_iter17_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter1_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter2_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter3_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter4_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter5_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter6_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter7_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter8_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter9_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter10_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter11_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter12_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter13_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter14_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter15_reg;
reg   [0:0] tmp_56_reg_3771_pp0_iter16_reg;
wire   [8:0] zext_ln69_1_fu_1130_p1;
reg   [8:0] zext_ln69_1_reg_3775;
wire   [8:0] zext_ln69_3_fu_1138_p1;
reg   [8:0] zext_ln69_3_reg_3780;
wire   [9:0] K_V_fu_1152_p2;
reg   [9:0] K_V_reg_3788;
wire   [9:0] K_V_12_fu_1180_p2;
reg   [9:0] K_V_12_reg_3793;
wire   [8:0] zext_ln69_8_fu_1198_p1;
reg   [8:0] zext_ln69_8_reg_3798;
wire   [9:0] K_V_2_fu_1212_p2;
reg   [9:0] K_V_2_reg_3803;
wire   [9:0] K_V_3_fu_1240_p2;
reg   [9:0] K_V_3_reg_3808;
wire   [9:0] K_V_4_fu_1268_p2;
reg   [9:0] K_V_4_reg_3813;
wire   [8:0] zext_ln69_15_fu_1286_p1;
reg   [8:0] zext_ln69_15_reg_3818;
wire   [9:0] K_V_5_fu_1300_p2;
reg   [9:0] K_V_5_reg_3823;
wire   [9:0] K_V_6_fu_1328_p2;
reg   [9:0] K_V_6_reg_3828;
wire   [9:0] K_V_7_fu_1356_p2;
reg   [9:0] K_V_7_reg_3833;
wire   [8:0] zext_ln69_22_fu_1374_p1;
reg   [8:0] zext_ln69_22_reg_3838;
wire   [9:0] K_V_8_fu_1388_p2;
reg   [9:0] K_V_8_reg_3843;
wire   [9:0] K_V_9_fu_1416_p2;
reg   [9:0] K_V_9_reg_3848;
wire   [9:0] K_V_10_fu_1448_p2;
reg   [9:0] K_V_10_reg_3853;
wire   [9:0] K_V_11_fu_1476_p2;
reg   [9:0] K_V_11_reg_3858;
wire  signed [10:0] sext_ln69_fu_1582_p1;
reg  signed [10:0] sext_ln69_reg_3863;
wire  signed [10:0] sext_ln69_1_fu_1585_p1;
reg  signed [10:0] sext_ln69_1_reg_3869;
wire  signed [10:0] sext_ln69_2_fu_1588_p1;
reg  signed [10:0] sext_ln69_2_reg_3874;
wire  signed [10:0] sext_ln69_3_fu_1591_p1;
reg  signed [10:0] sext_ln69_3_reg_3879;
wire  signed [11:0] add_ln69_6_fu_1614_p2;
reg  signed [11:0] add_ln69_6_reg_3885;
reg  signed [11:0] add_ln69_6_reg_3885_pp0_iter4_reg;
reg  signed [11:0] add_ln69_6_reg_3885_pp0_iter5_reg;
reg  signed [11:0] add_ln69_6_reg_3885_pp0_iter6_reg;
reg  signed [11:0] add_ln69_6_reg_3885_pp0_iter7_reg;
reg  signed [11:0] add_ln69_6_reg_3885_pp0_iter8_reg;
reg  signed [11:0] add_ln69_6_reg_3885_pp0_iter9_reg;
reg  signed [11:0] add_ln69_6_reg_3885_pp0_iter10_reg;
reg  signed [11:0] add_ln69_6_reg_3885_pp0_iter11_reg;
reg  signed [11:0] add_ln69_6_reg_3885_pp0_iter12_reg;
wire  signed [10:0] sext_ln69_6_fu_1620_p1;
reg  signed [10:0] sext_ln69_6_reg_3890;
wire  signed [10:0] sext_ln69_7_fu_1623_p1;
reg  signed [10:0] sext_ln69_7_reg_3895;
wire  signed [10:0] sext_ln69_8_fu_1626_p1;
reg  signed [10:0] sext_ln69_8_reg_3901;
wire  signed [10:0] sext_ln69_9_fu_1629_p1;
reg  signed [10:0] sext_ln69_9_reg_3907;
wire  signed [11:0] add_ln69_9_fu_1652_p2;
reg  signed [11:0] add_ln69_9_reg_3912;
reg  signed [11:0] add_ln69_9_reg_3912_pp0_iter4_reg;
reg  signed [11:0] add_ln69_9_reg_3912_pp0_iter5_reg;
reg  signed [11:0] add_ln69_9_reg_3912_pp0_iter6_reg;
reg  signed [11:0] add_ln69_9_reg_3912_pp0_iter7_reg;
reg  signed [11:0] add_ln69_9_reg_3912_pp0_iter8_reg;
reg  signed [11:0] add_ln69_9_reg_3912_pp0_iter9_reg;
reg  signed [11:0] add_ln69_9_reg_3912_pp0_iter10_reg;
reg  signed [11:0] add_ln69_9_reg_3912_pp0_iter11_reg;
wire  signed [10:0] sext_ln69_12_fu_1658_p1;
reg  signed [10:0] sext_ln69_12_reg_3917;
wire  signed [10:0] sext_ln69_13_fu_1661_p1;
reg  signed [10:0] sext_ln69_13_reg_3922;
wire  signed [11:0] add_ln69_12_fu_1684_p2;
reg  signed [11:0] add_ln69_12_reg_3927;
reg  signed [11:0] add_ln69_12_reg_3927_pp0_iter4_reg;
reg  signed [11:0] add_ln69_12_reg_3927_pp0_iter5_reg;
reg  signed [11:0] add_ln69_12_reg_3927_pp0_iter6_reg;
reg  signed [11:0] add_ln69_12_reg_3927_pp0_iter7_reg;
reg  signed [11:0] add_ln69_12_reg_3927_pp0_iter8_reg;
reg  signed [11:0] add_ln69_12_reg_3927_pp0_iter9_reg;
reg  signed [11:0] add_ln69_12_reg_3927_pp0_iter10_reg;
reg  signed [11:0] add_ln69_12_reg_3927_pp0_iter11_reg;
wire  signed [10:0] sext_ln69_16_fu_1690_p1;
reg  signed [10:0] sext_ln69_16_reg_3932;
wire  signed [10:0] sext_ln69_17_fu_1693_p1;
reg  signed [10:0] sext_ln69_17_reg_3937;
wire  signed [11:0] add_ln69_15_fu_1716_p2;
reg  signed [11:0] add_ln69_15_reg_3942;
reg  signed [11:0] add_ln69_15_reg_3942_pp0_iter4_reg;
reg  signed [11:0] add_ln69_15_reg_3942_pp0_iter5_reg;
reg  signed [11:0] add_ln69_15_reg_3942_pp0_iter6_reg;
reg  signed [11:0] add_ln69_15_reg_3942_pp0_iter7_reg;
reg  signed [11:0] add_ln69_15_reg_3942_pp0_iter8_reg;
reg  signed [11:0] add_ln69_15_reg_3942_pp0_iter9_reg;
reg  signed [11:0] add_ln69_15_reg_3942_pp0_iter10_reg;
reg  signed [11:0] add_ln69_15_reg_3942_pp0_iter11_reg;
reg  signed [11:0] add_ln69_15_reg_3942_pp0_iter12_reg;
reg   [0:0] tmp_reg_3947;
reg   [9:0] trunc_ln1364_1_reg_3952;
wire   [10:0] sub_ln1364_9_fu_1760_p2;
reg   [10:0] sub_ln1364_9_reg_3957;
reg   [0:0] tmp_24_reg_3962;
reg   [9:0] trunc_ln1364_3_reg_3967;
wire   [10:0] sub_ln1364_11_fu_1804_p2;
reg   [10:0] sub_ln1364_11_reg_3972;
reg   [0:0] tmp_25_reg_3977;
reg   [9:0] trunc_ln1364_5_reg_3982;
wire   [10:0] sub_ln1364_13_fu_1848_p2;
reg   [10:0] sub_ln1364_13_reg_3987;
reg   [0:0] tmp_26_reg_3992;
reg   [9:0] trunc_ln1364_7_reg_3997;
wire   [10:0] sub_ln1364_15_fu_1892_p2;
reg   [10:0] sub_ln1364_15_reg_4002;
wire   [9:0] add_ln434_fu_1958_p2;
reg   [9:0] add_ln434_reg_4007;
reg   [9:0] add_ln434_reg_4007_pp0_iter4_reg;
wire   [9:0] add_ln435_fu_2024_p2;
reg   [9:0] add_ln435_reg_4014;
reg   [9:0] add_ln435_reg_4014_pp0_iter4_reg;
wire  signed [11:0] add_ln427_fu_2190_p2;
reg  signed [11:0] add_ln427_reg_4021;
wire  signed [11:0] add_ln427_1_fu_2196_p2;
reg  signed [11:0] add_ln427_1_reg_4027;
wire  signed [11:0] add_ln428_fu_2326_p2;
reg  signed [11:0] add_ln428_reg_4033;
wire  signed [11:0] add_ln428_1_fu_2332_p2;
reg  signed [11:0] add_ln428_1_reg_4039;
wire  signed [11:0] add_ln429_fu_2462_p2;
reg  signed [11:0] add_ln429_reg_4045;
wire  signed [11:0] add_ln429_1_fu_2468_p2;
reg  signed [11:0] add_ln429_1_reg_4051;
wire  signed [11:0] add_ln430_fu_2598_p2;
reg  signed [11:0] add_ln430_reg_4057;
wire  signed [11:0] add_ln430_1_fu_2604_p2;
reg  signed [11:0] add_ln430_1_reg_4063;
reg   [9:0] lshr_ln_reg_4069;
reg   [9:0] lshr_ln1497_1_reg_4074;
reg   [9:0] lshr_ln1497_2_reg_4079;
reg   [9:0] lshr_ln1497_3_reg_4084;
wire   [8:0] lshr_ln1_fu_3072_p4;
reg   [8:0] lshr_ln1_reg_4109;
reg   [8:0] lshr_ln1_reg_4109_pp0_iter8_reg;
wire   [7:0] lshr_ln445_1_fu_3086_p4;
reg   [7:0] lshr_ln445_1_reg_4114;
reg   [7:0] lshr_ln445_1_reg_4114_pp0_iter8_reg;
wire   [7:0] lshr_ln445_2_fu_3100_p4;
reg   [7:0] lshr_ln445_2_reg_4119;
reg   [7:0] lshr_ln445_2_reg_4119_pp0_iter8_reg;
wire   [9:0] add_ln446_1_fu_3120_p2;
reg   [9:0] add_ln446_1_reg_4124;
reg   [8:0] lshr_ln445_3_reg_4129;
reg   [8:0] lshr_ln445_3_reg_4129_pp0_iter8_reg;
reg   [9:0] lshr_ln2_reg_4168;
reg   [9:0] lshr_ln452_3_reg_4193;
wire   [23:0] add_ln455_fu_3239_p2;
reg   [23:0] add_ln455_reg_4228;
reg   [10:0] trunc_ln455_1_reg_4234;
wire   [7:0] select_ln301_fu_3375_p3;
reg   [7:0] select_ln301_reg_4239;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_condition_pp0_exit_iter2_state5;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
wire   [11:0] linebuf_yuv_val_V_0_address0;
reg    linebuf_yuv_val_V_0_ce0;
reg    linebuf_yuv_val_V_0_we0;
wire   [11:0] linebuf_yuv_val_V_0_address1;
reg    linebuf_yuv_val_V_0_ce1;
wire   [7:0] linebuf_yuv_val_V_0_q1;
wire   [11:0] linebuf_yuv_val_V_1_address0;
reg    linebuf_yuv_val_V_1_ce0;
reg    linebuf_yuv_val_V_1_we0;
wire   [7:0] linebuf_yuv_val_V_1_d0;
wire   [11:0] linebuf_yuv_val_V_1_address1;
reg    linebuf_yuv_val_V_1_ce1;
wire   [7:0] linebuf_yuv_val_V_1_q1;
wire   [11:0] linebuf_yuv_val_V_2_address0;
reg    linebuf_yuv_val_V_2_ce0;
reg    linebuf_yuv_val_V_2_we0;
wire   [7:0] linebuf_yuv_val_V_2_d0;
wire   [11:0] linebuf_yuv_val_V_2_address1;
reg    linebuf_yuv_val_V_2_ce1;
wire   [7:0] linebuf_yuv_val_V_2_q1;
wire   [11:0] linebuf_yuv_val_V_3_address0;
reg    linebuf_yuv_val_V_3_ce0;
reg    linebuf_yuv_val_V_3_we0;
wire   [7:0] linebuf_yuv_val_V_3_d0;
wire   [11:0] linebuf_yuv_val_V_3_address1;
reg    linebuf_yuv_val_V_3_ce1;
wire   [7:0] linebuf_yuv_val_V_3_q1;
reg   [16:0] y_reg_459;
reg    ap_block_state1;
wire    ap_CS_fsm_state22;
reg   [16:0] ap_phi_mux_z_3_phi_fu_474_p4;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_4_3_3_i_phi_fu_484_p4;
wire   [7:0] select_ln338_16_fu_1062_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_3_3_i_reg_481;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_4_2_3_i_phi_fu_493_p4;
wire   [7:0] select_ln338_17_fu_1070_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_2_3_i_reg_490;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_4_1_3_i_phi_fu_502_p4;
wire   [7:0] select_ln338_18_fu_1078_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_1_3_i_reg_499;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_4_0_1_i_phi_fu_511_p4;
wire   [7:0] select_ln338_19_fu_1086_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_0_1_i_reg_508;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_3_3_3_i_phi_fu_520_p4;
wire   [7:0] select_ln338_12_fu_1030_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_3_3_i_reg_517;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_3_2_3_i_phi_fu_529_p4;
wire   [7:0] select_ln338_13_fu_1038_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_2_3_i_reg_526;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_3_1_3_i_phi_fu_538_p4;
wire   [7:0] select_ln338_14_fu_1046_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_1_3_i_reg_535;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_3_0_1_i_phi_fu_547_p4;
wire   [7:0] select_ln338_15_fu_1054_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_0_1_i_reg_544;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_2_3_3_i_phi_fu_556_p4;
wire   [7:0] select_ln338_8_fu_998_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_3_3_i_reg_553;
reg   [7:0] ap_phi_mux_g_1_phi_fu_565_p4;
wire   [7:0] select_ln338_9_fu_1006_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_g_1_reg_562;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_2_1_3_i_phi_fu_575_p4;
wire   [7:0] select_ln338_10_fu_1014_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_1_3_i_reg_572;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_2_0_1_i_phi_fu_584_p4;
wire   [7:0] select_ln338_11_fu_1022_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_0_1_i_reg_581;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_1_3_3_i_phi_fu_593_p4;
wire   [7:0] select_ln338_4_fu_966_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_3_3_i_reg_590;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_1_2_3_i_phi_fu_602_p4;
wire   [7:0] select_ln338_5_fu_974_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_2_3_i_reg_599;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_1_1_3_i_phi_fu_611_p4;
wire   [7:0] select_ln338_6_fu_982_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_1_3_i_reg_608;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_1_0_1_i_phi_fu_620_p4;
wire   [7:0] select_ln338_7_fu_990_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_0_1_i_reg_617;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_0_3_3_i_phi_fu_629_p4;
wire   [7:0] select_ln338_fu_934_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_3_3_i_reg_626;
reg   [7:0] ap_phi_mux_lhs_V_12_phi_fu_638_p4;
wire   [7:0] select_ln338_1_fu_942_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_lhs_V_12_reg_635;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_0_1_3_i_phi_fu_647_p4;
wire   [7:0] select_ln338_2_fu_950_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_1_3_i_reg_644;
reg   [7:0] ap_phi_mux_bayerWindow_val_V_0_0_1_i_phi_fu_656_p4;
wire   [7:0] select_ln338_3_fu_958_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_0_1_i_reg_653;
wire   [63:0] zext_ln444_fu_3056_p1;
wire   [63:0] zext_ln444_1_fu_3060_p1;
wire   [63:0] zext_ln444_2_fu_3064_p1;
wire   [63:0] zext_ln444_3_fu_3068_p1;
wire   [63:0] zext_ln448_fu_3148_p1;
reg   [7:0] bayerWindow_val_V_0_0_fu_156;
reg   [7:0] bayerWindow_val_V_0_1_fu_160;
reg   [7:0] bayerWindow_val_V_0_2_fu_164;
reg   [7:0] bayerWindow_val_V_0_3_fu_168;
reg   [7:0] bayerWindow_val_V_1_0_fu_172;
reg   [7:0] bayerWindow_val_V_1_1_fu_176;
reg   [7:0] bayerWindow_val_V_1_2_fu_180;
reg   [7:0] bayerWindow_val_V_1_3_fu_184;
reg   [7:0] bayerWindow_val_V_2_0_fu_188;
reg   [7:0] bayerWindow_val_V_2_1_fu_192;
reg   [7:0] bayerWindow_val_V_2_2_fu_196;
reg   [7:0] bayerWindow_val_V_2_3_fu_200;
reg   [7:0] bayerWindow_val_V_3_0_fu_204;
reg   [7:0] bayerWindow_val_V_3_1_fu_208;
reg   [7:0] bayerWindow_val_V_3_2_fu_212;
reg   [7:0] bayerWindow_val_V_3_3_fu_216;
reg   [7:0] bayerWindow_val_V_4_0_fu_220;
reg   [7:0] bayerWindow_val_V_4_1_fu_224;
reg   [7:0] bayerWindow_val_V_4_2_fu_228;
reg   [7:0] bayerWindow_val_V_4_3_fu_232;
reg   [7:0] bayerWindow_val_V_4_4_fu_236;
reg   [7:0] bayerWindow_val_V_3_4_fu_240;
reg   [7:0] bayerWindow_val_V_2_4_fu_244;
reg   [7:0] bayerWindow_val_V_1_4_fu_248;
reg   [7:0] bayerWindow_val_V_0_4_fu_252;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] empty_128_fu_707_p1;
wire   [14:0] and161_cast_i_fu_717_p1;
wire   [0:0] trunc_ln277_fu_761_p1;
wire   [0:0] xor_ln390_fu_782_p2;
wire   [14:0] zext_ln390_fu_787_p1;
wire   [16:0] out_x_fu_765_p2;
wire   [16:0] or_ln537_fu_796_p2;
wire   [8:0] shl_ln_fu_1118_p3;
wire   [9:0] zext_ln69_fu_1126_p1;
wire   [9:0] zext_ln69_4_fu_1142_p1;
wire   [9:0] sub_ln69_fu_1146_p2;
wire   [9:0] zext_ln69_2_fu_1134_p1;
wire   [8:0] shl_ln69_1_fu_1158_p3;
wire   [9:0] zext_ln69_5_fu_1166_p1;
wire   [9:0] sub_ln69_2_fu_1174_p2;
wire   [9:0] zext_ln69_6_fu_1170_p1;
wire   [8:0] shl_ln69_2_fu_1186_p3;
wire   [9:0] zext_ln69_7_fu_1194_p1;
wire   [9:0] sub_ln69_4_fu_1206_p2;
wire   [9:0] zext_ln69_9_fu_1202_p1;
wire   [8:0] shl_ln69_3_fu_1218_p3;
wire   [8:0] add_ln69_fu_1230_p2;
wire   [9:0] zext_ln69_10_fu_1226_p1;
wire   [9:0] zext_ln69_11_fu_1236_p1;
wire   [8:0] shl_ln69_4_fu_1246_p3;
wire   [9:0] zext_ln69_12_fu_1254_p1;
wire   [9:0] sub_ln69_7_fu_1262_p2;
wire   [9:0] zext_ln69_13_fu_1258_p1;
wire   [8:0] shl_ln69_5_fu_1274_p3;
wire   [9:0] zext_ln69_14_fu_1282_p1;
wire   [9:0] sub_ln69_9_fu_1294_p2;
wire   [9:0] zext_ln69_16_fu_1290_p1;
wire   [8:0] shl_ln69_6_fu_1306_p3;
wire   [8:0] add_ln69_1_fu_1318_p2;
wire   [9:0] zext_ln69_17_fu_1314_p1;
wire   [9:0] zext_ln69_18_fu_1324_p1;
wire   [8:0] shl_ln69_7_fu_1334_p3;
wire   [9:0] zext_ln69_19_fu_1342_p1;
wire   [9:0] sub_ln69_12_fu_1350_p2;
wire   [9:0] zext_ln69_20_fu_1346_p1;
wire   [8:0] shl_ln69_8_fu_1362_p3;
wire   [9:0] zext_ln69_21_fu_1370_p1;
wire   [9:0] sub_ln69_14_fu_1382_p2;
wire   [9:0] zext_ln69_23_fu_1378_p1;
wire   [8:0] shl_ln69_9_fu_1394_p3;
wire   [8:0] add_ln69_2_fu_1406_p2;
wire   [9:0] zext_ln69_24_fu_1402_p1;
wire   [9:0] zext_ln69_25_fu_1412_p1;
wire   [8:0] shl_ln69_s_fu_1422_p3;
wire   [9:0] zext_ln69_26_fu_1430_p1;
wire   [9:0] sub_ln69_17_fu_1442_p2;
wire   [9:0] zext_ln69_28_fu_1438_p1;
wire   [8:0] shl_ln69_10_fu_1454_p3;
wire   [8:0] zext_ln69_27_fu_1434_p1;
wire   [8:0] add_ln69_3_fu_1466_p2;
wire   [9:0] zext_ln69_29_fu_1462_p1;
wire   [9:0] zext_ln69_30_fu_1472_p1;
wire   [10:0] add_ln69_4_fu_1594_p2;
wire   [10:0] add_ln69_5_fu_1604_p2;
wire  signed [11:0] sext_ln69_5_fu_1610_p1;
wire  signed [11:0] sext_ln69_4_fu_1600_p1;
wire   [10:0] add_ln69_7_fu_1632_p2;
wire   [10:0] add_ln69_8_fu_1642_p2;
wire  signed [11:0] sext_ln69_11_fu_1648_p1;
wire  signed [11:0] sext_ln69_10_fu_1638_p1;
wire   [10:0] add_ln69_10_fu_1664_p2;
wire   [10:0] add_ln69_11_fu_1674_p2;
wire  signed [11:0] sext_ln69_15_fu_1680_p1;
wire  signed [11:0] sext_ln69_14_fu_1670_p1;
wire   [10:0] add_ln69_13_fu_1696_p2;
wire   [10:0] add_ln69_14_fu_1706_p2;
wire  signed [11:0] sext_ln69_19_fu_1712_p1;
wire  signed [11:0] sext_ln69_18_fu_1702_p1;
wire   [11:0] sub_ln1364_fu_1730_p2;
wire   [9:0] trunc_ln1364_s_fu_1736_p4;
wire  signed [10:0] sext_ln1364_fu_1746_p1;
wire   [11:0] sub_ln1364_10_fu_1774_p2;
wire   [9:0] trunc_ln1364_2_fu_1780_p4;
wire  signed [10:0] sext_ln1364_9_fu_1790_p1;
wire   [11:0] sub_ln1364_12_fu_1818_p2;
wire   [9:0] trunc_ln1364_4_fu_1824_p4;
wire  signed [10:0] sext_ln1364_11_fu_1834_p1;
wire   [11:0] sub_ln1364_14_fu_1862_p2;
wire   [9:0] trunc_ln1364_6_fu_1868_p4;
wire  signed [10:0] sext_ln1364_13_fu_1878_p1;
wire   [8:0] ret_79_fu_1898_p2;
wire   [0:0] tmp_47_fu_1908_p3;
wire   [8:0] sub_ln180_24_fu_1902_p2;
wire   [8:0] select_ln180_16_fu_1916_p3;
wire   [8:0] ret_80_fu_1928_p2;
wire   [0:0] tmp_48_fu_1938_p3;
wire   [8:0] sub_ln180_25_fu_1932_p2;
wire   [8:0] select_ln180_17_fu_1946_p3;
wire  signed [9:0] sext_ln434_fu_1954_p1;
wire  signed [9:0] sext_ln1347_12_fu_1924_p1;
wire   [8:0] ret_81_fu_1964_p2;
wire   [0:0] tmp_50_fu_1974_p3;
wire   [8:0] sub_ln180_26_fu_1968_p2;
wire   [8:0] select_ln180_18_fu_1982_p3;
wire   [8:0] ret_82_fu_1994_p2;
wire   [0:0] tmp_51_fu_2004_p3;
wire   [8:0] sub_ln180_27_fu_1998_p2;
wire   [8:0] select_ln180_19_fu_2012_p3;
wire  signed [9:0] sext_ln435_fu_2020_p1;
wire  signed [9:0] sext_ln1347_13_fu_1990_p1;
wire  signed [10:0] sext_ln1364_8_fu_2030_p1;
wire  signed [10:0] sext_ln1364_10_fu_2039_p1;
wire  signed [10:0] sext_ln1364_12_fu_2048_p1;
wire  signed [10:0] sext_ln1364_14_fu_2057_p1;
wire   [10:0] select_ln1364_fu_2033_p3;
wire   [10:0] ret_fu_2066_p2;
wire   [0:0] tmp_27_fu_2077_p3;
wire   [10:0] sub_ln180_fu_2071_p2;
wire   [10:0] select_ln180_fu_2085_p3;
wire   [10:0] ret_64_fu_2097_p2;
wire   [0:0] tmp_28_fu_2108_p3;
wire   [10:0] sub_ln180_9_fu_2102_p2;
wire   [10:0] select_ln180_1_fu_2116_p3;
wire   [10:0] ret_65_fu_2128_p2;
wire   [0:0] tmp_29_fu_2139_p3;
wire   [10:0] sub_ln180_10_fu_2133_p2;
wire   [10:0] select_ln180_2_fu_2147_p3;
wire   [10:0] ret_66_fu_2159_p2;
wire   [0:0] tmp_30_fu_2170_p3;
wire   [10:0] sub_ln180_11_fu_2164_p2;
wire   [10:0] select_ln180_3_fu_2178_p3;
wire  signed [11:0] sext_ln1347_1_fu_2124_p1;
wire  signed [11:0] sext_ln1347_fu_2093_p1;
wire  signed [11:0] sext_ln427_fu_2186_p1;
wire  signed [11:0] sext_ln1347_2_fu_2155_p1;
wire   [10:0] select_ln1364_1_fu_2042_p3;
wire   [10:0] ret_67_fu_2202_p2;
wire   [0:0] tmp_32_fu_2213_p3;
wire   [10:0] sub_ln180_12_fu_2207_p2;
wire   [10:0] select_ln180_4_fu_2221_p3;
wire   [10:0] ret_68_fu_2233_p2;
wire   [0:0] tmp_33_fu_2244_p3;
wire   [10:0] sub_ln180_13_fu_2238_p2;
wire   [10:0] select_ln180_5_fu_2252_p3;
wire   [10:0] ret_69_fu_2264_p2;
wire   [0:0] tmp_34_fu_2275_p3;
wire   [10:0] sub_ln180_14_fu_2269_p2;
wire   [10:0] select_ln180_6_fu_2283_p3;
wire   [10:0] ret_70_fu_2295_p2;
wire   [0:0] tmp_35_fu_2306_p3;
wire   [10:0] sub_ln180_15_fu_2300_p2;
wire   [10:0] select_ln180_7_fu_2314_p3;
wire  signed [11:0] sext_ln1347_4_fu_2260_p1;
wire  signed [11:0] sext_ln1347_3_fu_2229_p1;
wire  signed [11:0] sext_ln428_fu_2322_p1;
wire  signed [11:0] sext_ln1347_5_fu_2291_p1;
wire   [10:0] select_ln1364_2_fu_2051_p3;
wire   [10:0] ret_71_fu_2338_p2;
wire   [0:0] tmp_37_fu_2349_p3;
wire   [10:0] sub_ln180_16_fu_2343_p2;
wire   [10:0] select_ln180_8_fu_2357_p3;
wire   [10:0] ret_72_fu_2369_p2;
wire   [0:0] tmp_38_fu_2380_p3;
wire   [10:0] sub_ln180_17_fu_2374_p2;
wire   [10:0] select_ln180_9_fu_2388_p3;
wire   [10:0] ret_73_fu_2400_p2;
wire   [0:0] tmp_39_fu_2411_p3;
wire   [10:0] sub_ln180_18_fu_2405_p2;
wire   [10:0] select_ln180_10_fu_2419_p3;
wire   [10:0] ret_74_fu_2431_p2;
wire   [0:0] tmp_40_fu_2442_p3;
wire   [10:0] sub_ln180_19_fu_2436_p2;
wire   [10:0] select_ln180_11_fu_2450_p3;
wire  signed [11:0] sext_ln1347_7_fu_2396_p1;
wire  signed [11:0] sext_ln1347_6_fu_2365_p1;
wire  signed [11:0] sext_ln429_fu_2458_p1;
wire  signed [11:0] sext_ln1347_8_fu_2427_p1;
wire   [10:0] select_ln1364_3_fu_2060_p3;
wire   [10:0] ret_75_fu_2474_p2;
wire   [0:0] tmp_42_fu_2485_p3;
wire   [10:0] sub_ln180_20_fu_2479_p2;
wire   [10:0] select_ln180_12_fu_2493_p3;
wire   [10:0] ret_76_fu_2505_p2;
wire   [0:0] tmp_43_fu_2516_p3;
wire   [10:0] sub_ln180_21_fu_2510_p2;
wire   [10:0] select_ln180_13_fu_2524_p3;
wire   [10:0] ret_77_fu_2536_p2;
wire   [0:0] tmp_44_fu_2547_p3;
wire   [10:0] sub_ln180_22_fu_2541_p2;
wire   [10:0] select_ln180_14_fu_2555_p3;
wire   [10:0] ret_78_fu_2567_p2;
wire   [0:0] tmp_45_fu_2578_p3;
wire   [10:0] sub_ln180_23_fu_2572_p2;
wire   [10:0] select_ln180_15_fu_2586_p3;
wire  signed [11:0] sext_ln1347_10_fu_2532_p1;
wire  signed [11:0] sext_ln1347_9_fu_2501_p1;
wire  signed [11:0] sext_ln430_fu_2594_p1;
wire  signed [11:0] sext_ln1347_11_fu_2563_p1;
wire  signed [12:0] sext_ln427_2_fu_2613_p1;
wire  signed [12:0] sext_ln427_1_fu_2610_p1;
wire   [12:0] add_ln427_2_fu_2616_p2;
wire   [11:0] add_ln427_3_fu_2622_p2;
wire   [11:0] sub_ln427_fu_2634_p2;
wire   [10:0] trunc_ln427_1_fu_2640_p4;
wire   [0:0] tmp_31_fu_2626_p3;
wire   [10:0] sub_ln427_1_fu_2650_p2;
wire   [10:0] trunc_ln427_2_fu_2656_p4;
wire  signed [12:0] sext_ln428_2_fu_2677_p1;
wire  signed [12:0] sext_ln428_1_fu_2674_p1;
wire   [12:0] add_ln428_2_fu_2680_p2;
wire   [11:0] add_ln428_3_fu_2686_p2;
wire   [11:0] sub_ln428_fu_2698_p2;
wire   [10:0] trunc_ln428_1_fu_2704_p4;
wire   [0:0] tmp_36_fu_2690_p3;
wire   [10:0] sub_ln428_1_fu_2714_p2;
wire   [10:0] trunc_ln428_2_fu_2720_p4;
wire  signed [12:0] sext_ln429_2_fu_2741_p1;
wire  signed [12:0] sext_ln429_1_fu_2738_p1;
wire   [12:0] add_ln429_2_fu_2744_p2;
wire   [11:0] add_ln429_3_fu_2750_p2;
wire   [11:0] sub_ln429_fu_2762_p2;
wire   [10:0] trunc_ln429_1_fu_2768_p4;
wire   [0:0] tmp_41_fu_2754_p3;
wire   [10:0] sub_ln429_1_fu_2778_p2;
wire   [10:0] trunc_ln429_2_fu_2784_p4;
wire  signed [12:0] sext_ln430_2_fu_2805_p1;
wire  signed [12:0] sext_ln430_1_fu_2802_p1;
wire   [12:0] add_ln430_2_fu_2808_p2;
wire   [11:0] add_ln430_3_fu_2814_p2;
wire   [11:0] sub_ln430_fu_2826_p2;
wire   [10:0] trunc_ln430_1_fu_2832_p4;
wire   [0:0] tmp_46_fu_2818_p3;
wire   [10:0] sub_ln430_1_fu_2842_p2;
wire   [10:0] trunc_ln430_2_fu_2848_p4;
wire   [9:0] sub_ln434_fu_2873_p2;
wire   [8:0] trunc_ln434_1_fu_2878_p4;
wire   [8:0] trunc_ln434_2_fu_2892_p4;
wire  signed [9:0] sext_ln434_1_fu_2888_p1;
wire   [0:0] tmp_49_fu_2866_p3;
wire   [9:0] sub_ln434_1_fu_2905_p2;
wire  signed [9:0] sext_ln434_2_fu_2901_p1;
wire   [9:0] sub_ln435_fu_2926_p2;
wire   [8:0] trunc_ln435_1_fu_2931_p4;
wire   [8:0] trunc_ln435_2_fu_2945_p4;
wire  signed [9:0] sext_ln435_1_fu_2941_p1;
wire   [0:0] tmp_52_fu_2919_p3;
wire   [9:0] sub_ln435_1_fu_2958_p2;
wire  signed [9:0] sext_ln435_2_fu_2954_p1;
wire   [9:0] select_ln434_fu_2911_p3;
wire   [9:0] add_ln1346_fu_2972_p2;
wire  signed [10:0] sext_ln1346_fu_2978_p1;
wire   [10:0] select_ln427_fu_2666_p3;
wire   [10:0] add_ln1346_1_fu_2982_p2;
wire   [9:0] select_ln435_fu_2964_p3;
wire   [9:0] add_ln1346_8_fu_2998_p2;
wire  signed [10:0] sext_ln1346_4_fu_3004_p1;
wire   [10:0] select_ln428_fu_2730_p3;
wire   [10:0] add_ln1346_3_fu_3008_p2;
wire   [10:0] select_ln429_fu_2794_p3;
wire   [10:0] add_ln1346_5_fu_3024_p2;
wire   [10:0] select_ln430_fu_2858_p3;
wire   [10:0] add_ln1346_7_fu_3040_p2;
wire   [9:0] zext_ln445_fu_3082_p1;
wire   [9:0] zext_ln445_2_fu_3110_p1;
wire   [9:0] add_ln446_fu_3114_p2;
wire   [9:0] zext_ln445_1_fu_3096_p1;
wire   [10:0] zext_ln446_fu_3139_p1;
wire   [10:0] zext_ln215_fu_3136_p1;
wire   [10:0] add_ln446_2_fu_3142_p2;
wire  signed [17:0] grp_fu_3421_p2;
wire  signed [17:0] grp_fu_3428_p2;
wire   [9:0] lshr_ln452_1_fu_3174_p4;
wire  signed [17:0] grp_fu_3435_p2;
wire   [9:0] lshr_ln452_2_fu_3190_p4;
wire  signed [17:0] grp_fu_3442_p2;
wire  signed [21:0] grp_fu_3449_p2;
wire  signed [21:0] grp_fu_3456_p2;
wire  signed [22:0] grp_fu_3463_p3;
wire  signed [22:0] grp_fu_3472_p3;
wire  signed [23:0] sext_ln455_1_fu_3236_p1;
wire  signed [23:0] sext_ln452_1_fu_3233_p1;
wire   [23:0] sub_ln455_fu_3245_p2;
wire  signed [12:0] sext_ln455_3_fu_3272_p1;
wire   [13:0] zext_ln455_1_fu_3275_p1;
wire   [10:0] trunc_ln455_2_fu_3285_p4;
wire  signed [12:0] sext_ln455_4_fu_3294_p1;
wire   [0:0] tmp_53_fu_3265_p3;
wire   [13:0] sub_ln455_1_fu_3279_p2;
wire   [13:0] zext_ln455_2_fu_3298_p1;
wire   [13:0] select_ln455_fu_3302_p3;
wire  signed [14:0] sext_ln455_2_fu_3310_p1;
wire   [14:0] zext_ln455_fu_3261_p1;
wire   [14:0] g_fu_3314_p2;
wire   [14:0] g_2_fu_3320_p3;
wire   [6:0] tmp_55_fu_3335_p4;
wire   [0:0] tmp_54_fu_3327_p3;
wire   [0:0] xor_ln301_fu_3355_p2;
wire   [0:0] icmp_ln461_fu_3345_p2;
wire   [0:0] or_ln301_fu_3369_p2;
wire   [7:0] select_ln301_5_fu_3361_p3;
wire   [7:0] trunc_ln301_fu_3351_p1;
wire   [7:0] select_ln458_fu_3383_p3;
wire   [7:0] select_ln458_1_fu_3390_p3;
wire   [7:0] select_ln390_2_fu_3404_p3;
wire   [7:0] select_ln390_fu_3397_p3;
wire   [8:0] grp_fu_3421_p1;
wire   [7:0] grp_fu_3428_p1;
wire   [7:0] grp_fu_3435_p1;
wire   [8:0] grp_fu_3442_p1;
wire   [9:0] grp_fu_3449_p1;
wire   [9:0] grp_fu_3456_p1;
wire   [9:0] grp_fu_3463_p1;
wire   [9:0] grp_fu_3472_p1;
reg    grp_fu_3421_ce;
reg    grp_fu_3428_ce;
reg    grp_fu_3435_ce;
reg    grp_fu_3442_ce;
reg    grp_fu_3449_ce;
reg    grp_fu_3456_ce;
reg    grp_fu_3463_ce;
reg    grp_fu_3472_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op99_load_state3;
reg    ap_enable_operation_99;
reg    ap_enable_state3_pp0_iter0_stage0;
reg    ap_predicate_op114_load_state4;
reg    ap_enable_operation_114;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op125_store_state4;
reg    ap_enable_operation_125;
reg    ap_predicate_op101_load_state3;
reg    ap_enable_operation_101;
reg    ap_predicate_op115_load_state4;
reg    ap_enable_operation_115;
reg    ap_predicate_op183_store_state5;
reg    ap_enable_operation_183;
reg    ap_enable_state5_pp0_iter2_stage0;
reg    ap_predicate_op103_load_state3;
reg    ap_enable_operation_103;
reg    ap_predicate_op116_load_state4;
reg    ap_enable_operation_116;
reg    ap_predicate_op181_store_state5;
reg    ap_enable_operation_181;
reg    ap_predicate_op105_load_state3;
reg    ap_enable_operation_105;
reg    ap_predicate_op117_load_state4;
reg    ap_enable_operation_117;
reg    ap_predicate_op177_store_state5;
reg    ap_enable_operation_177;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [17:0] grp_fu_3421_p10;
wire   [17:0] grp_fu_3428_p10;
wire   [17:0] grp_fu_3435_p10;
wire   [17:0] grp_fu_3442_p10;
wire   [21:0] grp_fu_3449_p10;
wire   [21:0] grp_fu_3456_p10;
wire   [21:0] grp_fu_3463_p10;
wire   [21:0] grp_fu_3472_p10;
reg    ap_condition_884;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
end

design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
DIV1_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV1_TABLE_address0),
    .ce0(DIV1_TABLE_ce0),
    .q0(DIV1_TABLE_q0),
    .address1(DIV1_TABLE_address1),
    .ce1(DIV1_TABLE_ce1),
    .q1(DIV1_TABLE_q1),
    .address2(DIV1_TABLE_address2),
    .ce2(DIV1_TABLE_ce2),
    .q2(DIV1_TABLE_q2),
    .address3(DIV1_TABLE_address3),
    .ce3(DIV1_TABLE_ce3),
    .q3(DIV1_TABLE_q3)
);

design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DIV2_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV2_TABLE_address0),
    .ce0(DIV2_TABLE_ce0),
    .q0(DIV2_TABLE_q0)
);

design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 2049 ),
    .AddressWidth( 12 ))
linebuf_yuv_val_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_val_V_0_address0),
    .ce0(linebuf_yuv_val_V_0_ce0),
    .we0(linebuf_yuv_val_V_0_we0),
    .d0(imgBayer_dout),
    .address1(linebuf_yuv_val_V_0_address1),
    .ce1(linebuf_yuv_val_V_0_ce1),
    .q1(linebuf_yuv_val_V_0_q1)
);

design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 2049 ),
    .AddressWidth( 12 ))
linebuf_yuv_val_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_val_V_1_address0),
    .ce0(linebuf_yuv_val_V_1_ce0),
    .we0(linebuf_yuv_val_V_1_we0),
    .d0(linebuf_yuv_val_V_1_d0),
    .address1(linebuf_yuv_val_V_1_address1),
    .ce1(linebuf_yuv_val_V_1_ce1),
    .q1(linebuf_yuv_val_V_1_q1)
);

design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 2049 ),
    .AddressWidth( 12 ))
linebuf_yuv_val_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_val_V_2_address0),
    .ce0(linebuf_yuv_val_V_2_ce0),
    .we0(linebuf_yuv_val_V_2_we0),
    .d0(linebuf_yuv_val_V_2_d0),
    .address1(linebuf_yuv_val_V_2_address1),
    .ce1(linebuf_yuv_val_V_2_ce1),
    .q1(linebuf_yuv_val_V_2_q1)
);

design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 2049 ),
    .AddressWidth( 12 ))
linebuf_yuv_val_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(linebuf_yuv_val_V_3_address0),
    .ce0(linebuf_yuv_val_V_3_ce0),
    .we0(linebuf_yuv_val_V_3_we0),
    .d0(linebuf_yuv_val_V_3_d0),
    .address1(linebuf_yuv_val_V_3_address1),
    .ce1(linebuf_yuv_val_V_3_ce1),
    .q1(linebuf_yuv_val_V_3_q1)
);

design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_mul_18s_9ns_18_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(DIV2_TABLE_q0),
    .din1(grp_fu_3421_p1),
    .ce(grp_fu_3421_ce),
    .dout(grp_fu_3421_p2)
);

design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_mul_18s_8ns_18_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(DIV2_TABLE_q0),
    .din1(grp_fu_3428_p1),
    .ce(grp_fu_3428_ce),
    .dout(grp_fu_3428_p2)
);

design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_mul_18s_8ns_18_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(DIV2_TABLE_q0),
    .din1(grp_fu_3435_p1),
    .ce(grp_fu_3435_ce),
    .dout(grp_fu_3435_p2)
);

design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_mul_18s_9ns_18_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(DIV2_TABLE_q0),
    .din1(grp_fu_3442_p1),
    .ce(grp_fu_3442_ce),
    .dout(grp_fu_3442_p2)
);

design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
mul_mul_12s_10ns_22_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln69_9_reg_3912_pp0_iter11_reg),
    .din1(grp_fu_3449_p1),
    .ce(grp_fu_3449_ce),
    .dout(grp_fu_3449_p2)
);

design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
mul_mul_12s_10ns_22_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln69_12_reg_3927_pp0_iter11_reg),
    .din1(grp_fu_3456_p1),
    .ce(grp_fu_3456_ce),
    .dout(grp_fu_3456_p2)
);

design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12s_10ns_22s_23_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln69_6_reg_3885_pp0_iter12_reg),
    .din1(grp_fu_3463_p1),
    .din2(grp_fu_3449_p2),
    .ce(grp_fu_3463_ce),
    .dout(grp_fu_3463_p3)
);

design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12s_10ns_22s_23_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln69_15_reg_3942_pp0_iter12_reg),
    .din1(grp_fu_3472_p1),
    .din2(grp_fu_3456_p2),
    .ce(grp_fu_3472_ce),
    .dout(grp_fu_3472_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln266_fu_702_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln266_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end else if (((icmp_ln266_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter18 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter2_state5)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_884)) begin
        if ((cmp47_i_reg_3688 == 1'd1)) begin
            bayerWindow_val_V_4_4_fu_236 <= imgBayer_dout;
        end else if ((cmp47_i_reg_3688 == 1'd0)) begin
            bayerWindow_val_V_4_4_fu_236 <= linebuf_yuv_val_V_0_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0) & (icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0))) begin
            g_1_reg_562 <= bayerWindow_val_V_2_2_fu_196;
        end else if (((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1) & (icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0))) begin
            g_1_reg_562 <= select_ln338_9_fu_1006_p3;
        end else if ((1'b1 == 1'b1)) begin
            g_1_reg_562 <= ap_phi_reg_pp0_iter2_g_1_reg_562;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        y_reg_459 <= y_4_reg_3663;
    end else if ((~((bayerPhase_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_reg_459 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln269_reg_3704 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_3_reg_470 <= z_reg_3699;
    end else if (((icmp_ln266_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        z_3_reg_470 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln390_reg_3764_pp0_iter1_reg == 1'd1) & (icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0))) begin
        K_V_10_reg_3853 <= K_V_10_fu_1448_p2;
        K_V_11_reg_3858 <= K_V_11_fu_1476_p2;
        K_V_12_reg_3793 <= K_V_12_fu_1180_p2;
        K_V_2_reg_3803 <= K_V_2_fu_1212_p2;
        K_V_3_reg_3808 <= K_V_3_fu_1240_p2;
        K_V_4_reg_3813 <= K_V_4_fu_1268_p2;
        K_V_5_reg_3823 <= K_V_5_fu_1300_p2;
        K_V_6_reg_3828 <= K_V_6_fu_1328_p2;
        K_V_7_reg_3833 <= K_V_7_fu_1356_p2;
        K_V_8_reg_3843 <= K_V_8_fu_1388_p2;
        K_V_9_reg_3848 <= K_V_9_fu_1416_p2;
        K_V_reg_3788 <= K_V_fu_1152_p2;
        zext_ln69_15_reg_3818[7 : 0] <= zext_ln69_15_fu_1286_p1[7 : 0];
        zext_ln69_1_reg_3775[7 : 0] <= zext_ln69_1_fu_1130_p1[7 : 0];
        zext_ln69_22_reg_3838[7 : 0] <= zext_ln69_22_fu_1374_p1[7 : 0];
        zext_ln69_3_reg_3780[7 : 0] <= zext_ln69_3_fu_1138_p1[7 : 0];
        zext_ln69_8_reg_3798[7 : 0] <= zext_ln69_8_fu_1198_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln390_reg_3764_pp0_iter3_reg == 1'd1))) begin
        add_ln427_1_reg_4027 <= add_ln427_1_fu_2196_p2;
        add_ln427_reg_4021 <= add_ln427_fu_2190_p2;
        add_ln428_1_reg_4039 <= add_ln428_1_fu_2332_p2;
        add_ln428_reg_4033 <= add_ln428_fu_2326_p2;
        add_ln429_1_reg_4051 <= add_ln429_1_fu_2468_p2;
        add_ln429_reg_4045 <= add_ln429_fu_2462_p2;
        add_ln430_1_reg_4063 <= add_ln430_1_fu_2604_p2;
        add_ln430_reg_4057 <= add_ln430_fu_2598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln390_reg_3764_pp0_iter2_reg == 1'd1))) begin
        add_ln434_reg_4007 <= add_ln434_fu_1958_p2;
        add_ln435_reg_4014 <= add_ln435_fu_2024_p2;
        add_ln69_12_reg_3927 <= add_ln69_12_fu_1684_p2;
        add_ln69_15_reg_3942 <= add_ln69_15_fu_1716_p2;
        add_ln69_6_reg_3885 <= add_ln69_6_fu_1614_p2;
        add_ln69_9_reg_3912 <= add_ln69_9_fu_1652_p2;
        sext_ln69_12_reg_3917 <= sext_ln69_12_fu_1658_p1;
        sext_ln69_13_reg_3922 <= sext_ln69_13_fu_1661_p1;
        sext_ln69_16_reg_3932 <= sext_ln69_16_fu_1690_p1;
        sext_ln69_17_reg_3937 <= sext_ln69_17_fu_1693_p1;
        sext_ln69_1_reg_3869 <= sext_ln69_1_fu_1585_p1;
        sext_ln69_2_reg_3874 <= sext_ln69_2_fu_1588_p1;
        sext_ln69_3_reg_3879 <= sext_ln69_3_fu_1591_p1;
        sext_ln69_6_reg_3890 <= sext_ln69_6_fu_1620_p1;
        sext_ln69_7_reg_3895 <= sext_ln69_7_fu_1623_p1;
        sext_ln69_8_reg_3901 <= sext_ln69_8_fu_1626_p1;
        sext_ln69_9_reg_3907 <= sext_ln69_9_fu_1629_p1;
        sext_ln69_reg_3863 <= sext_ln69_fu_1582_p1;
        sub_ln1364_11_reg_3972 <= sub_ln1364_11_fu_1804_p2;
        sub_ln1364_13_reg_3987 <= sub_ln1364_13_fu_1848_p2;
        sub_ln1364_15_reg_4002 <= sub_ln1364_15_fu_1892_p2;
        sub_ln1364_9_reg_3957 <= sub_ln1364_9_fu_1760_p2;
        tmp_24_reg_3962 <= add_ln69_9_fu_1652_p2[32'd11];
        tmp_25_reg_3977 <= add_ln69_12_fu_1684_p2[32'd11];
        tmp_26_reg_3992 <= add_ln69_15_fu_1716_p2[32'd11];
        tmp_reg_3947 <= add_ln69_6_fu_1614_p2[32'd11];
        trunc_ln1364_1_reg_3952 <= {{add_ln69_6_fu_1614_p2[11:2]}};
        trunc_ln1364_3_reg_3967 <= {{add_ln69_9_fu_1652_p2[11:2]}};
        trunc_ln1364_5_reg_3982 <= {{add_ln69_12_fu_1684_p2[11:2]}};
        trunc_ln1364_7_reg_3997 <= {{add_ln69_15_fu_1716_p2[11:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln434_reg_4007_pp0_iter4_reg <= add_ln434_reg_4007;
        add_ln435_reg_4014_pp0_iter4_reg <= add_ln435_reg_4014;
        add_ln69_12_reg_3927_pp0_iter10_reg <= add_ln69_12_reg_3927_pp0_iter9_reg;
        add_ln69_12_reg_3927_pp0_iter11_reg <= add_ln69_12_reg_3927_pp0_iter10_reg;
        add_ln69_12_reg_3927_pp0_iter4_reg <= add_ln69_12_reg_3927;
        add_ln69_12_reg_3927_pp0_iter5_reg <= add_ln69_12_reg_3927_pp0_iter4_reg;
        add_ln69_12_reg_3927_pp0_iter6_reg <= add_ln69_12_reg_3927_pp0_iter5_reg;
        add_ln69_12_reg_3927_pp0_iter7_reg <= add_ln69_12_reg_3927_pp0_iter6_reg;
        add_ln69_12_reg_3927_pp0_iter8_reg <= add_ln69_12_reg_3927_pp0_iter7_reg;
        add_ln69_12_reg_3927_pp0_iter9_reg <= add_ln69_12_reg_3927_pp0_iter8_reg;
        add_ln69_15_reg_3942_pp0_iter10_reg <= add_ln69_15_reg_3942_pp0_iter9_reg;
        add_ln69_15_reg_3942_pp0_iter11_reg <= add_ln69_15_reg_3942_pp0_iter10_reg;
        add_ln69_15_reg_3942_pp0_iter12_reg <= add_ln69_15_reg_3942_pp0_iter11_reg;
        add_ln69_15_reg_3942_pp0_iter4_reg <= add_ln69_15_reg_3942;
        add_ln69_15_reg_3942_pp0_iter5_reg <= add_ln69_15_reg_3942_pp0_iter4_reg;
        add_ln69_15_reg_3942_pp0_iter6_reg <= add_ln69_15_reg_3942_pp0_iter5_reg;
        add_ln69_15_reg_3942_pp0_iter7_reg <= add_ln69_15_reg_3942_pp0_iter6_reg;
        add_ln69_15_reg_3942_pp0_iter8_reg <= add_ln69_15_reg_3942_pp0_iter7_reg;
        add_ln69_15_reg_3942_pp0_iter9_reg <= add_ln69_15_reg_3942_pp0_iter8_reg;
        add_ln69_6_reg_3885_pp0_iter10_reg <= add_ln69_6_reg_3885_pp0_iter9_reg;
        add_ln69_6_reg_3885_pp0_iter11_reg <= add_ln69_6_reg_3885_pp0_iter10_reg;
        add_ln69_6_reg_3885_pp0_iter12_reg <= add_ln69_6_reg_3885_pp0_iter11_reg;
        add_ln69_6_reg_3885_pp0_iter4_reg <= add_ln69_6_reg_3885;
        add_ln69_6_reg_3885_pp0_iter5_reg <= add_ln69_6_reg_3885_pp0_iter4_reg;
        add_ln69_6_reg_3885_pp0_iter6_reg <= add_ln69_6_reg_3885_pp0_iter5_reg;
        add_ln69_6_reg_3885_pp0_iter7_reg <= add_ln69_6_reg_3885_pp0_iter6_reg;
        add_ln69_6_reg_3885_pp0_iter8_reg <= add_ln69_6_reg_3885_pp0_iter7_reg;
        add_ln69_6_reg_3885_pp0_iter9_reg <= add_ln69_6_reg_3885_pp0_iter8_reg;
        add_ln69_9_reg_3912_pp0_iter10_reg <= add_ln69_9_reg_3912_pp0_iter9_reg;
        add_ln69_9_reg_3912_pp0_iter11_reg <= add_ln69_9_reg_3912_pp0_iter10_reg;
        add_ln69_9_reg_3912_pp0_iter4_reg <= add_ln69_9_reg_3912;
        add_ln69_9_reg_3912_pp0_iter5_reg <= add_ln69_9_reg_3912_pp0_iter4_reg;
        add_ln69_9_reg_3912_pp0_iter6_reg <= add_ln69_9_reg_3912_pp0_iter5_reg;
        add_ln69_9_reg_3912_pp0_iter7_reg <= add_ln69_9_reg_3912_pp0_iter6_reg;
        add_ln69_9_reg_3912_pp0_iter8_reg <= add_ln69_9_reg_3912_pp0_iter7_reg;
        add_ln69_9_reg_3912_pp0_iter9_reg <= add_ln69_9_reg_3912_pp0_iter8_reg;
        g_1_reg_562_pp0_iter10_reg <= g_1_reg_562_pp0_iter9_reg;
        g_1_reg_562_pp0_iter11_reg <= g_1_reg_562_pp0_iter10_reg;
        g_1_reg_562_pp0_iter12_reg <= g_1_reg_562_pp0_iter11_reg;
        g_1_reg_562_pp0_iter13_reg <= g_1_reg_562_pp0_iter12_reg;
        g_1_reg_562_pp0_iter14_reg <= g_1_reg_562_pp0_iter13_reg;
        g_1_reg_562_pp0_iter15_reg <= g_1_reg_562_pp0_iter14_reg;
        g_1_reg_562_pp0_iter16_reg <= g_1_reg_562_pp0_iter15_reg;
        g_1_reg_562_pp0_iter17_reg <= g_1_reg_562_pp0_iter16_reg;
        g_1_reg_562_pp0_iter3_reg <= g_1_reg_562;
        g_1_reg_562_pp0_iter4_reg <= g_1_reg_562_pp0_iter3_reg;
        g_1_reg_562_pp0_iter5_reg <= g_1_reg_562_pp0_iter4_reg;
        g_1_reg_562_pp0_iter6_reg <= g_1_reg_562_pp0_iter5_reg;
        g_1_reg_562_pp0_iter7_reg <= g_1_reg_562_pp0_iter6_reg;
        g_1_reg_562_pp0_iter8_reg <= g_1_reg_562_pp0_iter7_reg;
        g_1_reg_562_pp0_iter9_reg <= g_1_reg_562_pp0_iter8_reg;
        icmp_ln390_reg_3764_pp0_iter10_reg <= icmp_ln390_reg_3764_pp0_iter9_reg;
        icmp_ln390_reg_3764_pp0_iter11_reg <= icmp_ln390_reg_3764_pp0_iter10_reg;
        icmp_ln390_reg_3764_pp0_iter12_reg <= icmp_ln390_reg_3764_pp0_iter11_reg;
        icmp_ln390_reg_3764_pp0_iter13_reg <= icmp_ln390_reg_3764_pp0_iter12_reg;
        icmp_ln390_reg_3764_pp0_iter14_reg <= icmp_ln390_reg_3764_pp0_iter13_reg;
        icmp_ln390_reg_3764_pp0_iter15_reg <= icmp_ln390_reg_3764_pp0_iter14_reg;
        icmp_ln390_reg_3764_pp0_iter16_reg <= icmp_ln390_reg_3764_pp0_iter15_reg;
        icmp_ln390_reg_3764_pp0_iter17_reg <= icmp_ln390_reg_3764_pp0_iter16_reg;
        icmp_ln390_reg_3764_pp0_iter2_reg <= icmp_ln390_reg_3764_pp0_iter1_reg;
        icmp_ln390_reg_3764_pp0_iter3_reg <= icmp_ln390_reg_3764_pp0_iter2_reg;
        icmp_ln390_reg_3764_pp0_iter4_reg <= icmp_ln390_reg_3764_pp0_iter3_reg;
        icmp_ln390_reg_3764_pp0_iter5_reg <= icmp_ln390_reg_3764_pp0_iter4_reg;
        icmp_ln390_reg_3764_pp0_iter6_reg <= icmp_ln390_reg_3764_pp0_iter5_reg;
        icmp_ln390_reg_3764_pp0_iter7_reg <= icmp_ln390_reg_3764_pp0_iter6_reg;
        icmp_ln390_reg_3764_pp0_iter8_reg <= icmp_ln390_reg_3764_pp0_iter7_reg;
        icmp_ln390_reg_3764_pp0_iter9_reg <= icmp_ln390_reg_3764_pp0_iter8_reg;
        lshr_ln1_reg_4109_pp0_iter8_reg <= lshr_ln1_reg_4109;
        lshr_ln445_1_reg_4114_pp0_iter8_reg <= lshr_ln445_1_reg_4114;
        lshr_ln445_2_reg_4119_pp0_iter8_reg <= lshr_ln445_2_reg_4119;
        lshr_ln445_3_reg_4129_pp0_iter8_reg <= lshr_ln445_3_reg_4129;
        select_ln301_reg_4239 <= select_ln301_fu_3375_p3;
        tmp_56_reg_3771_pp0_iter10_reg <= tmp_56_reg_3771_pp0_iter9_reg;
        tmp_56_reg_3771_pp0_iter11_reg <= tmp_56_reg_3771_pp0_iter10_reg;
        tmp_56_reg_3771_pp0_iter12_reg <= tmp_56_reg_3771_pp0_iter11_reg;
        tmp_56_reg_3771_pp0_iter13_reg <= tmp_56_reg_3771_pp0_iter12_reg;
        tmp_56_reg_3771_pp0_iter14_reg <= tmp_56_reg_3771_pp0_iter13_reg;
        tmp_56_reg_3771_pp0_iter15_reg <= tmp_56_reg_3771_pp0_iter14_reg;
        tmp_56_reg_3771_pp0_iter16_reg <= tmp_56_reg_3771_pp0_iter15_reg;
        tmp_56_reg_3771_pp0_iter17_reg <= tmp_56_reg_3771_pp0_iter16_reg;
        tmp_56_reg_3771_pp0_iter2_reg <= tmp_56_reg_3771_pp0_iter1_reg;
        tmp_56_reg_3771_pp0_iter3_reg <= tmp_56_reg_3771_pp0_iter2_reg;
        tmp_56_reg_3771_pp0_iter4_reg <= tmp_56_reg_3771_pp0_iter3_reg;
        tmp_56_reg_3771_pp0_iter5_reg <= tmp_56_reg_3771_pp0_iter4_reg;
        tmp_56_reg_3771_pp0_iter6_reg <= tmp_56_reg_3771_pp0_iter5_reg;
        tmp_56_reg_3771_pp0_iter7_reg <= tmp_56_reg_3771_pp0_iter6_reg;
        tmp_56_reg_3771_pp0_iter8_reg <= tmp_56_reg_3771_pp0_iter7_reg;
        tmp_56_reg_3771_pp0_iter9_reg <= tmp_56_reg_3771_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln390_reg_3764_pp0_iter6_reg == 1'd1))) begin
        add_ln446_1_reg_4124 <= add_ln446_1_fu_3120_p2;
        lshr_ln1_reg_4109 <= {{DIV1_TABLE_q3[9:1]}};
        lshr_ln445_1_reg_4114 <= {{DIV1_TABLE_q2[9:2]}};
        lshr_ln445_2_reg_4119 <= {{DIV1_TABLE_q1[9:2]}};
        lshr_ln445_3_reg_4129 <= {{DIV1_TABLE_q0[9:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln390_reg_3764_pp0_iter15_reg == 1'd1))) begin
        add_ln455_reg_4228 <= add_ln455_fu_3239_p2;
        trunc_ln455_1_reg_4234 <= {{sub_ln455_fu_3245_p2[23:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0))) begin
        bayerWindow_val_V_0_0_fu_156 <= ap_phi_mux_bayerWindow_val_V_0_1_3_i_phi_fu_647_p4;
        bayerWindow_val_V_0_1_fu_160 <= ap_phi_mux_lhs_V_12_phi_fu_638_p4;
        bayerWindow_val_V_0_2_fu_164 <= ap_phi_mux_bayerWindow_val_V_0_3_3_i_phi_fu_629_p4;
        bayerWindow_val_V_0_3_fu_168 <= bayerWindow_val_V_0_4_fu_252;
        bayerWindow_val_V_1_0_fu_172 <= ap_phi_mux_bayerWindow_val_V_1_1_3_i_phi_fu_611_p4;
        bayerWindow_val_V_1_1_fu_176 <= ap_phi_mux_bayerWindow_val_V_1_2_3_i_phi_fu_602_p4;
        bayerWindow_val_V_1_2_fu_180 <= ap_phi_mux_bayerWindow_val_V_1_3_3_i_phi_fu_593_p4;
        bayerWindow_val_V_1_3_fu_184 <= bayerWindow_val_V_1_4_fu_248;
        bayerWindow_val_V_2_0_fu_188 <= ap_phi_mux_bayerWindow_val_V_2_1_3_i_phi_fu_575_p4;
        bayerWindow_val_V_2_1_fu_192 <= ap_phi_mux_g_1_phi_fu_565_p4;
        bayerWindow_val_V_2_2_fu_196 <= ap_phi_mux_bayerWindow_val_V_2_3_3_i_phi_fu_556_p4;
        bayerWindow_val_V_2_3_fu_200 <= bayerWindow_val_V_2_4_fu_244;
        bayerWindow_val_V_3_0_fu_204 <= ap_phi_mux_bayerWindow_val_V_3_1_3_i_phi_fu_538_p4;
        bayerWindow_val_V_3_1_fu_208 <= ap_phi_mux_bayerWindow_val_V_3_2_3_i_phi_fu_529_p4;
        bayerWindow_val_V_3_2_fu_212 <= ap_phi_mux_bayerWindow_val_V_3_3_3_i_phi_fu_520_p4;
        bayerWindow_val_V_3_3_fu_216 <= bayerWindow_val_V_3_4_fu_240;
        bayerWindow_val_V_4_0_fu_220 <= ap_phi_mux_bayerWindow_val_V_4_1_3_i_phi_fu_502_p4;
        bayerWindow_val_V_4_1_fu_224 <= ap_phi_mux_bayerWindow_val_V_4_2_3_i_phi_fu_493_p4;
        bayerWindow_val_V_4_2_fu_228 <= ap_phi_mux_bayerWindow_val_V_4_3_3_i_phi_fu_484_p4;
        bayerWindow_val_V_4_3_fu_232 <= bayerWindow_val_V_4_4_fu_236;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln279_reg_3715 == 1'd1) & (icmp_ln269_reg_3704 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bayerWindow_val_V_0_4_fu_252 <= linebuf_yuv_val_V_3_q1;
        bayerWindow_val_V_1_4_fu_248 <= linebuf_yuv_val_V_2_q1;
        bayerWindow_val_V_2_4_fu_244 <= linebuf_yuv_val_V_1_q1;
        bayerWindow_val_V_3_4_fu_240 <= linebuf_yuv_val_V_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln266_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        cmp101_i_reg_3692 <= cmp101_i_fu_736_p2;
        cmp47_i_reg_3688 <= cmp47_i_fu_731_p2;
        cmp610_i_reg_3682 <= cmp610_i_fu_726_p2;
        out_y_reg_3672 <= out_y_fu_711_p2;
        xor_i_reg_3677 <= xor_i_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln279_fu_771_p2 == 1'd1) & (icmp_ln269_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp88_i_reg_3740 <= cmp88_i_fu_776_p2;
        linebuf_yuv_val_V_0_addr_reg_3719 <= zext_ln269_fu_753_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp88_i_reg_3740_pp0_iter1_reg <= cmp88_i_reg_3740;
        icmp_ln269_reg_3704 <= icmp_ln269_fu_748_p2;
        icmp_ln269_reg_3704_pp0_iter1_reg <= icmp_ln269_reg_3704;
        icmp_ln279_reg_3715_pp0_iter1_reg <= icmp_ln279_reg_3715;
        icmp_ln390_reg_3764_pp0_iter1_reg <= icmp_ln390_reg_3764;
        tmp_56_reg_3771_pp0_iter1_reg <= tmp_56_reg_3771;
        zext_ln269_reg_3708_pp0_iter1_reg[16 : 0] <= zext_ln269_reg_3708[16 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln269_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln279_reg_3715 <= icmp_ln279_fu_771_p2;
        icmp_ln390_reg_3764 <= icmp_ln390_fu_791_p2;
        tmp_56_reg_3771 <= or_ln537_fu_796_p2[32'd16];
        zext_ln269_reg_3708[16 : 0] <= zext_ln269_fu_753_p1[16 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln390_reg_3764_pp0_iter4_reg == 1'd1))) begin
        lshr_ln1497_1_reg_4074 <= {{add_ln1346_3_fu_3008_p2[10:1]}};
        lshr_ln1497_2_reg_4079 <= {{add_ln1346_5_fu_3024_p2[10:1]}};
        lshr_ln1497_3_reg_4084 <= {{add_ln1346_7_fu_3040_p2[10:1]}};
        lshr_ln_reg_4069 <= {{add_ln1346_1_fu_2982_p2[10:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln390_reg_3764_pp0_iter11_reg == 1'd1))) begin
        lshr_ln2_reg_4168 <= {{grp_fu_3421_p2[17:8]}};
        lshr_ln452_3_reg_4193 <= {{grp_fu_3442_p2[17:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln244_1_reg_3652 <= {{p_read[15:1]}};
        x_phase_reg_3647 <= x_phase_fu_676_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_4_reg_3663 <= y_4_fu_696_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_reg_3699 <= z_fu_742_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        DIV1_TABLE_ce0 = 1'b1;
    end else begin
        DIV1_TABLE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        DIV1_TABLE_ce1 = 1'b1;
    end else begin
        DIV1_TABLE_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        DIV1_TABLE_ce2 = 1'b1;
    end else begin
        DIV1_TABLE_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        DIV1_TABLE_ce3 = 1'b1;
    end else begin
        DIV1_TABLE_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        DIV2_TABLE_ce0 = 1'b1;
    end else begin
        DIV2_TABLE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_pp0_exit_iter2_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln269_fu_748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln266_fu_702_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_0_0_1_i_phi_fu_656_p4 = bayerWindow_val_V_0_0_fu_156;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_0_0_1_i_phi_fu_656_p4 = select_ln338_3_fu_958_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_0_0_1_i_phi_fu_656_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_0_1_i_reg_653;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_0_0_1_i_phi_fu_656_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_0_1_i_reg_653;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_0_1_3_i_phi_fu_647_p4 = bayerWindow_val_V_0_1_fu_160;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_0_1_3_i_phi_fu_647_p4 = select_ln338_2_fu_950_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_0_1_3_i_phi_fu_647_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_1_3_i_reg_644;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_0_1_3_i_phi_fu_647_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_1_3_i_reg_644;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_0_3_3_i_phi_fu_629_p4 = bayerWindow_val_V_0_3_fu_168;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_0_3_3_i_phi_fu_629_p4 = select_ln338_fu_934_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_0_3_3_i_phi_fu_629_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_3_3_i_reg_626;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_0_3_3_i_phi_fu_629_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_3_3_i_reg_626;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_1_0_1_i_phi_fu_620_p4 = bayerWindow_val_V_1_0_fu_172;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_1_0_1_i_phi_fu_620_p4 = select_ln338_7_fu_990_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_1_0_1_i_phi_fu_620_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_0_1_i_reg_617;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_1_0_1_i_phi_fu_620_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_0_1_i_reg_617;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_1_1_3_i_phi_fu_611_p4 = bayerWindow_val_V_1_1_fu_176;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_1_1_3_i_phi_fu_611_p4 = select_ln338_6_fu_982_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_1_1_3_i_phi_fu_611_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_1_3_i_reg_608;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_1_1_3_i_phi_fu_611_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_1_3_i_reg_608;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_1_2_3_i_phi_fu_602_p4 = bayerWindow_val_V_1_2_fu_180;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_1_2_3_i_phi_fu_602_p4 = select_ln338_5_fu_974_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_1_2_3_i_phi_fu_602_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_2_3_i_reg_599;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_1_2_3_i_phi_fu_602_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_2_3_i_reg_599;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_1_3_3_i_phi_fu_593_p4 = bayerWindow_val_V_1_3_fu_184;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_1_3_3_i_phi_fu_593_p4 = select_ln338_4_fu_966_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_1_3_3_i_phi_fu_593_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_3_3_i_reg_590;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_1_3_3_i_phi_fu_593_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_3_3_i_reg_590;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_2_0_1_i_phi_fu_584_p4 = bayerWindow_val_V_2_0_fu_188;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_2_0_1_i_phi_fu_584_p4 = select_ln338_11_fu_1022_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_2_0_1_i_phi_fu_584_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_0_1_i_reg_581;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_2_0_1_i_phi_fu_584_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_0_1_i_reg_581;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_2_1_3_i_phi_fu_575_p4 = bayerWindow_val_V_2_1_fu_192;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_2_1_3_i_phi_fu_575_p4 = select_ln338_10_fu_1014_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_2_1_3_i_phi_fu_575_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_1_3_i_reg_572;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_2_1_3_i_phi_fu_575_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_1_3_i_reg_572;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_2_3_3_i_phi_fu_556_p4 = bayerWindow_val_V_2_3_fu_200;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_2_3_3_i_phi_fu_556_p4 = select_ln338_8_fu_998_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_2_3_3_i_phi_fu_556_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_3_3_i_reg_553;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_2_3_3_i_phi_fu_556_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_3_3_i_reg_553;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_3_0_1_i_phi_fu_547_p4 = bayerWindow_val_V_3_0_fu_204;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_3_0_1_i_phi_fu_547_p4 = select_ln338_15_fu_1054_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_3_0_1_i_phi_fu_547_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_0_1_i_reg_544;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_3_0_1_i_phi_fu_547_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_0_1_i_reg_544;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_3_1_3_i_phi_fu_538_p4 = bayerWindow_val_V_3_1_fu_208;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_3_1_3_i_phi_fu_538_p4 = select_ln338_14_fu_1046_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_3_1_3_i_phi_fu_538_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_1_3_i_reg_535;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_3_1_3_i_phi_fu_538_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_1_3_i_reg_535;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_3_2_3_i_phi_fu_529_p4 = bayerWindow_val_V_3_2_fu_212;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_3_2_3_i_phi_fu_529_p4 = select_ln338_13_fu_1038_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_3_2_3_i_phi_fu_529_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_2_3_i_reg_526;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_3_2_3_i_phi_fu_529_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_2_3_i_reg_526;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_3_3_3_i_phi_fu_520_p4 = bayerWindow_val_V_3_3_fu_216;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_3_3_3_i_phi_fu_520_p4 = select_ln338_12_fu_1030_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_3_3_3_i_phi_fu_520_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_3_3_i_reg_517;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_3_3_3_i_phi_fu_520_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_3_3_i_reg_517;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_4_0_1_i_phi_fu_511_p4 = bayerWindow_val_V_4_0_fu_220;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_4_0_1_i_phi_fu_511_p4 = select_ln338_19_fu_1086_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_4_0_1_i_phi_fu_511_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_0_1_i_reg_508;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_4_0_1_i_phi_fu_511_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_0_1_i_reg_508;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_4_1_3_i_phi_fu_502_p4 = bayerWindow_val_V_4_1_fu_224;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_4_1_3_i_phi_fu_502_p4 = select_ln338_18_fu_1078_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_4_1_3_i_phi_fu_502_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_1_3_i_reg_499;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_4_1_3_i_phi_fu_502_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_1_3_i_reg_499;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_4_2_3_i_phi_fu_493_p4 = bayerWindow_val_V_4_2_fu_228;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_4_2_3_i_phi_fu_493_p4 = select_ln338_17_fu_1070_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_4_2_3_i_phi_fu_493_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_2_3_i_reg_490;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_4_2_3_i_phi_fu_493_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_2_3_i_reg_490;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_val_V_4_3_3_i_phi_fu_484_p4 = bayerWindow_val_V_4_3_fu_232;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_val_V_4_3_3_i_phi_fu_484_p4 = select_ln338_16_fu_1062_p3;
        end else begin
            ap_phi_mux_bayerWindow_val_V_4_3_3_i_phi_fu_484_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_3_3_i_reg_481;
        end
    end else begin
        ap_phi_mux_bayerWindow_val_V_4_3_3_i_phi_fu_484_p4 = ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_3_3_i_reg_481;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_g_1_phi_fu_565_p4 = bayerWindow_val_V_2_2_fu_196;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_g_1_phi_fu_565_p4 = select_ln338_9_fu_1006_p3;
        end else begin
            ap_phi_mux_g_1_phi_fu_565_p4 = ap_phi_reg_pp0_iter2_g_1_reg_562;
        end
    end else begin
        ap_phi_mux_g_1_phi_fu_565_p4 = ap_phi_reg_pp0_iter2_g_1_reg_562;
    end
end

always @ (*) begin
    if ((icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_lhs_V_12_phi_fu_638_p4 = bayerWindow_val_V_0_2_fu_164;
        end else if ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_lhs_V_12_phi_fu_638_p4 = select_ln338_1_fu_942_p3;
        end else begin
            ap_phi_mux_lhs_V_12_phi_fu_638_p4 = ap_phi_reg_pp0_iter2_lhs_V_12_reg_635;
        end
    end else begin
        ap_phi_mux_lhs_V_12_phi_fu_638_p4 = ap_phi_reg_pp0_iter2_lhs_V_12_reg_635;
    end
end

always @ (*) begin
    if (((icmp_ln269_reg_3704 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_z_3_phi_fu_474_p4 = z_reg_3699;
    end else begin
        ap_phi_mux_z_3_phi_fu_474_p4 = z_3_reg_470;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_out_blk_n = bayerPhase_out_full_n;
    end else begin
        bayerPhase_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((bayerPhase_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_out_write = 1'b1;
    end else begin
        bayerPhase_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3421_ce = 1'b1;
    end else begin
        grp_fu_3421_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3428_ce = 1'b1;
    end else begin
        grp_fu_3428_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3435_ce = 1'b1;
    end else begin
        grp_fu_3435_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3442_ce = 1'b1;
    end else begin
        grp_fu_3442_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3449_ce = 1'b1;
    end else begin
        grp_fu_3449_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3456_ce = 1'b1;
    end else begin
        grp_fu_3456_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3463_ce = 1'b1;
    end else begin
        grp_fu_3463_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3472_ce = 1'b1;
    end else begin
        grp_fu_3472_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln279_reg_3715 == 1'd1) & (icmp_ln269_reg_3704 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (cmp47_i_reg_3688 == 1'd1))) begin
        imgBayer_blk_n = imgBayer_empty_n;
    end else begin
        imgBayer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op124_read_state4 == 1'b1))) begin
        imgBayer_read = 1'b1;
    end else begin
        imgBayer_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_56_reg_3771_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        img_blk_n = img_full_n;
    end else begin
        img_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_56_reg_3771_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        img_write = 1'b1;
    end else begin
        img_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln266_fu_702_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_yuv_val_V_0_ce0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_yuv_val_V_0_ce1 = 1'b1;
    end else begin
        linebuf_yuv_val_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln279_reg_3715 == 1'd1) & (icmp_ln269_reg_3704 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (cmp47_i_reg_3688 == 1'd1))) begin
        linebuf_yuv_val_V_0_we0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_val_V_1_ce0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_yuv_val_V_1_ce1 = 1'b1;
    end else begin
        linebuf_yuv_val_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1) & (icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0))) begin
        linebuf_yuv_val_V_1_we0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_val_V_2_ce0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_yuv_val_V_2_ce1 = 1'b1;
    end else begin
        linebuf_yuv_val_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1) & (icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0))) begin
        linebuf_yuv_val_V_2_we0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_val_V_3_ce0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_yuv_val_V_3_ce1 = 1'b1;
    end else begin
        linebuf_yuv_val_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1) & (icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0))) begin
        linebuf_yuv_val_V_3_we0 = 1'b1;
    end else begin
        linebuf_yuv_val_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((bayerPhase_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln266_fu_702_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DIV1_TABLE_address0 = zext_ln444_3_fu_3068_p1;

assign DIV1_TABLE_address1 = zext_ln444_2_fu_3064_p1;

assign DIV1_TABLE_address2 = zext_ln444_1_fu_3060_p1;

assign DIV1_TABLE_address3 = zext_ln444_fu_3056_p1;

assign DIV2_TABLE_address0 = zext_ln448_fu_3148_p1;

assign K_V_10_fu_1448_p2 = (sub_ln69_17_fu_1442_p2 - zext_ln69_28_fu_1438_p1);

assign K_V_11_fu_1476_p2 = (zext_ln69_29_fu_1462_p1 - zext_ln69_30_fu_1472_p1);

assign K_V_12_fu_1180_p2 = (sub_ln69_2_fu_1174_p2 - zext_ln69_6_fu_1170_p1);

assign K_V_2_fu_1212_p2 = (sub_ln69_4_fu_1206_p2 - zext_ln69_9_fu_1202_p1);

assign K_V_3_fu_1240_p2 = (zext_ln69_10_fu_1226_p1 - zext_ln69_11_fu_1236_p1);

assign K_V_4_fu_1268_p2 = (sub_ln69_7_fu_1262_p2 - zext_ln69_13_fu_1258_p1);

assign K_V_5_fu_1300_p2 = (sub_ln69_9_fu_1294_p2 - zext_ln69_16_fu_1290_p1);

assign K_V_6_fu_1328_p2 = (zext_ln69_17_fu_1314_p1 - zext_ln69_18_fu_1324_p1);

assign K_V_7_fu_1356_p2 = (sub_ln69_12_fu_1350_p2 - zext_ln69_20_fu_1346_p1);

assign K_V_8_fu_1388_p2 = (sub_ln69_14_fu_1382_p2 - zext_ln69_23_fu_1378_p1);

assign K_V_9_fu_1416_p2 = (zext_ln69_24_fu_1402_p1 - zext_ln69_25_fu_1412_p1);

assign K_V_fu_1152_p2 = (sub_ln69_fu_1146_p2 - zext_ln69_2_fu_1134_p1);

assign add_ln1346_1_fu_2982_p2 = ($signed(sext_ln1346_fu_2978_p1) + $signed(select_ln427_fu_2666_p3));

assign add_ln1346_3_fu_3008_p2 = ($signed(sext_ln1346_4_fu_3004_p1) + $signed(select_ln428_fu_2730_p3));

assign add_ln1346_5_fu_3024_p2 = ($signed(sext_ln1346_4_fu_3004_p1) + $signed(select_ln429_fu_2794_p3));

assign add_ln1346_7_fu_3040_p2 = ($signed(sext_ln1346_fu_2978_p1) + $signed(select_ln430_fu_2858_p3));

assign add_ln1346_8_fu_2998_p2 = (select_ln435_fu_2964_p3 + 10'd1);

assign add_ln1346_fu_2972_p2 = (select_ln434_fu_2911_p3 + 10'd1);

assign add_ln266_fu_690_p2 = (zext_ln234_fu_672_p1 + 17'd2);

assign add_ln427_1_fu_2196_p2 = ($signed(sext_ln427_fu_2186_p1) + $signed(sext_ln1347_2_fu_2155_p1));

assign add_ln427_2_fu_2616_p2 = ($signed(sext_ln427_2_fu_2613_p1) + $signed(sext_ln427_1_fu_2610_p1));

assign add_ln427_3_fu_2622_p2 = ($signed(add_ln427_1_reg_4027) + $signed(add_ln427_reg_4021));

assign add_ln427_fu_2190_p2 = ($signed(sext_ln1347_1_fu_2124_p1) + $signed(sext_ln1347_fu_2093_p1));

assign add_ln428_1_fu_2332_p2 = ($signed(sext_ln428_fu_2322_p1) + $signed(sext_ln1347_5_fu_2291_p1));

assign add_ln428_2_fu_2680_p2 = ($signed(sext_ln428_2_fu_2677_p1) + $signed(sext_ln428_1_fu_2674_p1));

assign add_ln428_3_fu_2686_p2 = ($signed(add_ln428_1_reg_4039) + $signed(add_ln428_reg_4033));

assign add_ln428_fu_2326_p2 = ($signed(sext_ln1347_4_fu_2260_p1) + $signed(sext_ln1347_3_fu_2229_p1));

assign add_ln429_1_fu_2468_p2 = ($signed(sext_ln429_fu_2458_p1) + $signed(sext_ln1347_8_fu_2427_p1));

assign add_ln429_2_fu_2744_p2 = ($signed(sext_ln429_2_fu_2741_p1) + $signed(sext_ln429_1_fu_2738_p1));

assign add_ln429_3_fu_2750_p2 = ($signed(add_ln429_1_reg_4051) + $signed(add_ln429_reg_4045));

assign add_ln429_fu_2462_p2 = ($signed(sext_ln1347_7_fu_2396_p1) + $signed(sext_ln1347_6_fu_2365_p1));

assign add_ln430_1_fu_2604_p2 = ($signed(sext_ln430_fu_2594_p1) + $signed(sext_ln1347_11_fu_2563_p1));

assign add_ln430_2_fu_2808_p2 = ($signed(sext_ln430_2_fu_2805_p1) + $signed(sext_ln430_1_fu_2802_p1));

assign add_ln430_3_fu_2814_p2 = ($signed(add_ln430_1_reg_4063) + $signed(add_ln430_reg_4057));

assign add_ln430_fu_2598_p2 = ($signed(sext_ln1347_10_fu_2532_p1) + $signed(sext_ln1347_9_fu_2501_p1));

assign add_ln434_fu_1958_p2 = ($signed(sext_ln434_fu_1954_p1) + $signed(sext_ln1347_12_fu_1924_p1));

assign add_ln435_fu_2024_p2 = ($signed(sext_ln435_fu_2020_p1) + $signed(sext_ln1347_13_fu_1990_p1));

assign add_ln446_1_fu_3120_p2 = (add_ln446_fu_3114_p2 + zext_ln445_1_fu_3096_p1);

assign add_ln446_2_fu_3142_p2 = (zext_ln446_fu_3139_p1 + zext_ln215_fu_3136_p1);

assign add_ln446_fu_3114_p2 = (zext_ln445_fu_3082_p1 + zext_ln445_2_fu_3110_p1);

assign add_ln455_fu_3239_p2 = ($signed(sext_ln455_1_fu_3236_p1) + $signed(sext_ln452_1_fu_3233_p1));

assign add_ln69_10_fu_1664_p2 = ($signed(sext_ln69_12_fu_1658_p1) + $signed(sext_ln69_7_fu_1623_p1));

assign add_ln69_11_fu_1674_p2 = ($signed(sext_ln69_13_fu_1661_p1) + $signed(sext_ln69_8_fu_1626_p1));

assign add_ln69_12_fu_1684_p2 = ($signed(sext_ln69_15_fu_1680_p1) + $signed(sext_ln69_14_fu_1670_p1));

assign add_ln69_13_fu_1696_p2 = ($signed(sext_ln69_3_fu_1591_p1) + $signed(sext_ln69_fu_1582_p1));

assign add_ln69_14_fu_1706_p2 = ($signed(sext_ln69_16_fu_1690_p1) + $signed(sext_ln69_17_fu_1693_p1));

assign add_ln69_15_fu_1716_p2 = ($signed(sext_ln69_19_fu_1712_p1) + $signed(sext_ln69_18_fu_1702_p1));

assign add_ln69_1_fu_1318_p2 = (zext_ln69_15_fu_1286_p1 + zext_ln69_3_fu_1138_p1);

assign add_ln69_2_fu_1406_p2 = (zext_ln69_22_fu_1374_p1 + zext_ln69_3_fu_1138_p1);

assign add_ln69_3_fu_1466_p2 = (zext_ln69_27_fu_1434_p1 + zext_ln69_1_fu_1130_p1);

assign add_ln69_4_fu_1594_p2 = ($signed(sext_ln69_1_fu_1585_p1) + $signed(sext_ln69_fu_1582_p1));

assign add_ln69_5_fu_1604_p2 = ($signed(sext_ln69_2_fu_1588_p1) + $signed(sext_ln69_3_fu_1591_p1));

assign add_ln69_6_fu_1614_p2 = ($signed(sext_ln69_5_fu_1610_p1) + $signed(sext_ln69_4_fu_1600_p1));

assign add_ln69_7_fu_1632_p2 = ($signed(sext_ln69_7_fu_1623_p1) + $signed(sext_ln69_6_fu_1620_p1));

assign add_ln69_8_fu_1642_p2 = ($signed(sext_ln69_8_fu_1626_p1) + $signed(sext_ln69_9_fu_1629_p1));

assign add_ln69_9_fu_1652_p2 = ($signed(sext_ln69_11_fu_1648_p1) + $signed(sext_ln69_10_fu_1638_p1));

assign add_ln69_fu_1230_p2 = (zext_ln69_8_fu_1198_p1 + zext_ln69_3_fu_1138_p1);

assign and161_cast_i_fu_717_p1 = empty_128_fu_707_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (imgBayer_empty_n == 1'b0) & (ap_predicate_op124_read_state4 == 1'b1)) | ((img_full_n == 1'b0) & (tmp_56_reg_3771_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (imgBayer_empty_n == 1'b0) & (ap_predicate_op124_read_state4 == 1'b1)) | ((img_full_n == 1'b0) & (tmp_56_reg_3771_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (imgBayer_empty_n == 1'b0) & (ap_predicate_op124_read_state4 == 1'b1)) | ((img_full_n == 1'b0) & (tmp_56_reg_3771_pp0_iter17_reg == 1'd0) & (ap_enable_reg_pp0_iter18 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((bayerPhase_out_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp0_stage0_iter18 = ((img_full_n == 1'b0) & (tmp_56_reg_3771_pp0_iter17_reg == 1'd0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((imgBayer_empty_n == 1'b0) & (ap_predicate_op124_read_state4 == 1'b1));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_884 = ((icmp_ln279_reg_3715 == 1'd1) & (icmp_ln269_reg_3704 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_101 = (ap_predicate_op101_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_103 = (ap_predicate_op103_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_105 = (ap_predicate_op105_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_114 = (ap_predicate_op114_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_115 = (ap_predicate_op115_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_116 = (ap_predicate_op116_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_117 = (ap_predicate_op117_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_125 = (ap_predicate_op125_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_177 = (ap_predicate_op177_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_181 = (ap_predicate_op181_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_183 = (ap_predicate_op183_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_99 = (ap_predicate_op99_load_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_0_1_i_reg_653 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_1_3_i_reg_644 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_0_3_3_i_reg_626 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_0_1_i_reg_617 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_1_3_i_reg_608 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_2_3_i_reg_599 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_1_3_3_i_reg_590 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_0_1_i_reg_581 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_1_3_i_reg_572 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_2_3_3_i_reg_553 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_0_1_i_reg_544 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_1_3_i_reg_535 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_2_3_i_reg_526 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_3_3_3_i_reg_517 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_0_1_i_reg_508 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_1_3_i_reg_499 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_2_3_i_reg_490 = 'bx;

assign ap_phi_reg_pp0_iter2_bayerWindow_val_V_4_3_3_i_reg_481 = 'bx;

assign ap_phi_reg_pp0_iter2_g_1_reg_562 = 'bx;

assign ap_phi_reg_pp0_iter2_lhs_V_12_reg_635 = 'bx;

always @ (*) begin
    ap_predicate_op101_load_state3 = ((icmp_ln279_fu_771_p2 == 1'd1) & (icmp_ln269_fu_748_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op103_load_state3 = ((icmp_ln279_fu_771_p2 == 1'd1) & (icmp_ln269_fu_748_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op105_load_state3 = ((icmp_ln279_fu_771_p2 == 1'd1) & (icmp_ln269_fu_748_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op114_load_state4 = ((icmp_ln279_reg_3715 == 1'd1) & (icmp_ln269_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_predicate_op115_load_state4 = ((icmp_ln279_reg_3715 == 1'd1) & (icmp_ln269_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_predicate_op116_load_state4 = ((icmp_ln279_reg_3715 == 1'd1) & (icmp_ln269_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_predicate_op117_load_state4 = ((icmp_ln279_reg_3715 == 1'd1) & (icmp_ln269_reg_3704 == 1'd0));
end

always @ (*) begin
    ap_predicate_op124_read_state4 = ((icmp_ln279_reg_3715 == 1'd1) & (icmp_ln269_reg_3704 == 1'd0) & (cmp47_i_reg_3688 == 1'd1));
end

always @ (*) begin
    ap_predicate_op125_store_state4 = ((icmp_ln279_reg_3715 == 1'd1) & (icmp_ln269_reg_3704 == 1'd0) & (cmp47_i_reg_3688 == 1'd1));
end

always @ (*) begin
    ap_predicate_op177_store_state5 = ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1) & (icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op181_store_state5 = ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1) & (icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op183_store_state5 = ((icmp_ln279_reg_3715_pp0_iter1_reg == 1'd1) & (icmp_ln269_reg_3704_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_load_state3 = ((icmp_ln279_fu_771_p2 == 1'd1) & (icmp_ln269_fu_748_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign bayerPhase_out_din = p_read;

assign cmp101_i_fu_736_p2 = ((y_reg_459 != 17'd0) ? 1'b1 : 1'b0);

assign cmp47_i_fu_731_p2 = ((y_reg_459 < zext_ln225_fu_662_p1) ? 1'b1 : 1'b0);

assign cmp610_i_fu_726_p2 = ((and161_cast_i_fu_717_p1 == trunc_ln244_1_reg_3652) ? 1'b1 : 1'b0);

assign cmp88_i_fu_776_p2 = ((ap_phi_mux_z_3_phi_fu_474_p4 == 17'd0) ? 1'b1 : 1'b0);

assign empty_128_fu_707_p1 = y_reg_459[0:0];

assign g_2_fu_3320_p3 = ((icmp_ln390_reg_3764_pp0_iter16_reg[0:0] == 1'b1) ? g_fu_3314_p2 : zext_ln455_fu_3261_p1);

assign g_fu_3314_p2 = ($signed(sext_ln455_2_fu_3310_p1) + $signed(zext_ln455_fu_3261_p1));

assign grp_fu_3421_p1 = grp_fu_3421_p10;

assign grp_fu_3421_p10 = lshr_ln1_reg_4109_pp0_iter8_reg;

assign grp_fu_3428_p1 = grp_fu_3428_p10;

assign grp_fu_3428_p10 = lshr_ln445_1_reg_4114_pp0_iter8_reg;

assign grp_fu_3435_p1 = grp_fu_3435_p10;

assign grp_fu_3435_p10 = lshr_ln445_2_reg_4119_pp0_iter8_reg;

assign grp_fu_3442_p1 = grp_fu_3442_p10;

assign grp_fu_3442_p10 = lshr_ln445_3_reg_4129_pp0_iter8_reg;

assign grp_fu_3449_p1 = grp_fu_3449_p10;

assign grp_fu_3449_p10 = lshr_ln452_1_fu_3174_p4;

assign grp_fu_3456_p1 = grp_fu_3456_p10;

assign grp_fu_3456_p10 = lshr_ln452_2_fu_3190_p4;

assign grp_fu_3463_p1 = grp_fu_3463_p10;

assign grp_fu_3463_p10 = lshr_ln2_reg_4168;

assign grp_fu_3472_p1 = grp_fu_3472_p10;

assign grp_fu_3472_p10 = lshr_ln452_3_reg_4193;

assign icmp_ln266_fu_702_p2 = ((y_reg_459 == loopHeight_fu_666_p2) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_748_p2 = ((ap_phi_mux_z_3_phi_fu_474_p4 == add_ln266_fu_690_p2) ? 1'b1 : 1'b0);

assign icmp_ln279_fu_771_p2 = ((ap_phi_mux_z_3_phi_fu_474_p4 < zext_ln234_fu_672_p1) ? 1'b1 : 1'b0);

assign icmp_ln390_fu_791_p2 = ((xor_i_reg_3677 == zext_ln390_fu_787_p1) ? 1'b1 : 1'b0);

assign icmp_ln461_fu_3345_p2 = (($signed(tmp_55_fu_3335_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign img_din = {{{select_ln390_2_fu_3404_p3}, {select_ln301_reg_4239}}, {select_ln390_fu_3397_p3}};

assign linebuf_yuv_val_V_0_address0 = linebuf_yuv_val_V_0_addr_reg_3719;

assign linebuf_yuv_val_V_0_address1 = zext_ln269_fu_753_p1;

assign linebuf_yuv_val_V_1_address0 = zext_ln269_reg_3708_pp0_iter1_reg;

assign linebuf_yuv_val_V_1_address1 = zext_ln269_fu_753_p1;

assign linebuf_yuv_val_V_1_d0 = ((cmp101_i_reg_3692[0:0] == 1'b1) ? bayerWindow_val_V_3_4_fu_240 : bayerWindow_val_V_4_4_fu_236);

assign linebuf_yuv_val_V_2_address0 = zext_ln269_reg_3708_pp0_iter1_reg;

assign linebuf_yuv_val_V_2_address1 = zext_ln269_fu_753_p1;

assign linebuf_yuv_val_V_2_d0 = ((cmp101_i_reg_3692[0:0] == 1'b1) ? bayerWindow_val_V_2_4_fu_244 : bayerWindow_val_V_4_4_fu_236);

assign linebuf_yuv_val_V_3_address0 = zext_ln269_reg_3708_pp0_iter1_reg;

assign linebuf_yuv_val_V_3_address1 = zext_ln269_fu_753_p1;

assign linebuf_yuv_val_V_3_d0 = ((cmp101_i_reg_3692[0:0] == 1'b1) ? bayerWindow_val_V_1_4_fu_248 : bayerWindow_val_V_4_4_fu_236);

assign loopHeight_fu_666_p2 = (zext_ln225_fu_662_p1 + 17'd2);

assign lshr_ln1_fu_3072_p4 = {{DIV1_TABLE_q3[9:1]}};

assign lshr_ln445_1_fu_3086_p4 = {{DIV1_TABLE_q2[9:2]}};

assign lshr_ln445_2_fu_3100_p4 = {{DIV1_TABLE_q1[9:2]}};

assign lshr_ln452_1_fu_3174_p4 = {{grp_fu_3428_p2[17:8]}};

assign lshr_ln452_2_fu_3190_p4 = {{grp_fu_3435_p2[17:8]}};

assign or_ln301_fu_3369_p2 = (tmp_54_fu_3327_p3 | icmp_ln461_fu_3345_p2);

assign or_ln537_fu_796_p2 = (out_y_reg_3672 | out_x_fu_765_p2);

assign out_x_fu_765_p2 = ($signed(ap_phi_mux_z_3_phi_fu_474_p4) + $signed(17'd131070));

assign out_y_fu_711_p2 = ($signed(y_reg_459) + $signed(17'd131070));

assign ret_64_fu_2097_p2 = ($signed(sext_ln69_1_reg_3869) - $signed(select_ln1364_fu_2033_p3));

assign ret_65_fu_2128_p2 = ($signed(sext_ln69_2_reg_3874) - $signed(select_ln1364_fu_2033_p3));

assign ret_66_fu_2159_p2 = ($signed(sext_ln69_3_reg_3879) - $signed(select_ln1364_fu_2033_p3));

assign ret_67_fu_2202_p2 = ($signed(sext_ln69_6_reg_3890) - $signed(select_ln1364_1_fu_2042_p3));

assign ret_68_fu_2233_p2 = ($signed(sext_ln69_7_reg_3895) - $signed(select_ln1364_1_fu_2042_p3));

assign ret_69_fu_2264_p2 = ($signed(sext_ln69_8_reg_3901) - $signed(select_ln1364_1_fu_2042_p3));

assign ret_70_fu_2295_p2 = ($signed(sext_ln69_9_reg_3907) - $signed(select_ln1364_1_fu_2042_p3));

assign ret_71_fu_2338_p2 = ($signed(sext_ln69_7_reg_3895) - $signed(select_ln1364_2_fu_2051_p3));

assign ret_72_fu_2369_p2 = ($signed(sext_ln69_12_reg_3917) - $signed(select_ln1364_2_fu_2051_p3));

assign ret_73_fu_2400_p2 = ($signed(sext_ln69_13_reg_3922) - $signed(select_ln1364_2_fu_2051_p3));

assign ret_74_fu_2431_p2 = ($signed(sext_ln69_8_reg_3901) - $signed(select_ln1364_2_fu_2051_p3));

assign ret_75_fu_2474_p2 = ($signed(sext_ln69_reg_3863) - $signed(select_ln1364_3_fu_2060_p3));

assign ret_76_fu_2505_p2 = ($signed(sext_ln69_3_reg_3879) - $signed(select_ln1364_3_fu_2060_p3));

assign ret_77_fu_2536_p2 = ($signed(sext_ln69_16_reg_3932) - $signed(select_ln1364_3_fu_2060_p3));

assign ret_78_fu_2567_p2 = ($signed(sext_ln69_17_reg_3937) - $signed(select_ln1364_3_fu_2060_p3));

assign ret_79_fu_1898_p2 = (zext_ln69_1_reg_3775 - zext_ln69_3_reg_3780);

assign ret_80_fu_1928_p2 = (zext_ln69_15_reg_3818 - zext_ln69_3_reg_3780);

assign ret_81_fu_1964_p2 = (zext_ln69_8_reg_3798 - zext_ln69_3_reg_3780);

assign ret_82_fu_1994_p2 = (zext_ln69_22_reg_3838 - zext_ln69_3_reg_3780);

assign ret_fu_2066_p2 = ($signed(sext_ln69_reg_3863) - $signed(select_ln1364_fu_2033_p3));

assign select_ln1364_1_fu_2042_p3 = ((tmp_24_reg_3962[0:0] == 1'b1) ? sub_ln1364_11_reg_3972 : sext_ln1364_10_fu_2039_p1);

assign select_ln1364_2_fu_2051_p3 = ((tmp_25_reg_3977[0:0] == 1'b1) ? sub_ln1364_13_reg_3987 : sext_ln1364_12_fu_2048_p1);

assign select_ln1364_3_fu_2060_p3 = ((tmp_26_reg_3992[0:0] == 1'b1) ? sub_ln1364_15_reg_4002 : sext_ln1364_14_fu_2057_p1);

assign select_ln1364_fu_2033_p3 = ((tmp_reg_3947[0:0] == 1'b1) ? sub_ln1364_9_reg_3957 : sext_ln1364_8_fu_2030_p1);

assign select_ln180_10_fu_2419_p3 = ((tmp_39_fu_2411_p3[0:0] == 1'b1) ? sub_ln180_18_fu_2405_p2 : ret_73_fu_2400_p2);

assign select_ln180_11_fu_2450_p3 = ((tmp_40_fu_2442_p3[0:0] == 1'b1) ? sub_ln180_19_fu_2436_p2 : ret_74_fu_2431_p2);

assign select_ln180_12_fu_2493_p3 = ((tmp_42_fu_2485_p3[0:0] == 1'b1) ? sub_ln180_20_fu_2479_p2 : ret_75_fu_2474_p2);

assign select_ln180_13_fu_2524_p3 = ((tmp_43_fu_2516_p3[0:0] == 1'b1) ? sub_ln180_21_fu_2510_p2 : ret_76_fu_2505_p2);

assign select_ln180_14_fu_2555_p3 = ((tmp_44_fu_2547_p3[0:0] == 1'b1) ? sub_ln180_22_fu_2541_p2 : ret_77_fu_2536_p2);

assign select_ln180_15_fu_2586_p3 = ((tmp_45_fu_2578_p3[0:0] == 1'b1) ? sub_ln180_23_fu_2572_p2 : ret_78_fu_2567_p2);

assign select_ln180_16_fu_1916_p3 = ((tmp_47_fu_1908_p3[0:0] == 1'b1) ? sub_ln180_24_fu_1902_p2 : ret_79_fu_1898_p2);

assign select_ln180_17_fu_1946_p3 = ((tmp_48_fu_1938_p3[0:0] == 1'b1) ? sub_ln180_25_fu_1932_p2 : ret_80_fu_1928_p2);

assign select_ln180_18_fu_1982_p3 = ((tmp_50_fu_1974_p3[0:0] == 1'b1) ? sub_ln180_26_fu_1968_p2 : ret_81_fu_1964_p2);

assign select_ln180_19_fu_2012_p3 = ((tmp_51_fu_2004_p3[0:0] == 1'b1) ? sub_ln180_27_fu_1998_p2 : ret_82_fu_1994_p2);

assign select_ln180_1_fu_2116_p3 = ((tmp_28_fu_2108_p3[0:0] == 1'b1) ? sub_ln180_9_fu_2102_p2 : ret_64_fu_2097_p2);

assign select_ln180_2_fu_2147_p3 = ((tmp_29_fu_2139_p3[0:0] == 1'b1) ? sub_ln180_10_fu_2133_p2 : ret_65_fu_2128_p2);

assign select_ln180_3_fu_2178_p3 = ((tmp_30_fu_2170_p3[0:0] == 1'b1) ? sub_ln180_11_fu_2164_p2 : ret_66_fu_2159_p2);

assign select_ln180_4_fu_2221_p3 = ((tmp_32_fu_2213_p3[0:0] == 1'b1) ? sub_ln180_12_fu_2207_p2 : ret_67_fu_2202_p2);

assign select_ln180_5_fu_2252_p3 = ((tmp_33_fu_2244_p3[0:0] == 1'b1) ? sub_ln180_13_fu_2238_p2 : ret_68_fu_2233_p2);

assign select_ln180_6_fu_2283_p3 = ((tmp_34_fu_2275_p3[0:0] == 1'b1) ? sub_ln180_14_fu_2269_p2 : ret_69_fu_2264_p2);

assign select_ln180_7_fu_2314_p3 = ((tmp_35_fu_2306_p3[0:0] == 1'b1) ? sub_ln180_15_fu_2300_p2 : ret_70_fu_2295_p2);

assign select_ln180_8_fu_2357_p3 = ((tmp_37_fu_2349_p3[0:0] == 1'b1) ? sub_ln180_16_fu_2343_p2 : ret_71_fu_2338_p2);

assign select_ln180_9_fu_2388_p3 = ((tmp_38_fu_2380_p3[0:0] == 1'b1) ? sub_ln180_17_fu_2374_p2 : ret_72_fu_2369_p2);

assign select_ln180_fu_2085_p3 = ((tmp_27_fu_2077_p3[0:0] == 1'b1) ? sub_ln180_fu_2071_p2 : ret_fu_2066_p2);

assign select_ln301_5_fu_3361_p3 = ((xor_ln301_fu_3355_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln301_fu_3375_p3 = ((or_ln301_fu_3369_p2[0:0] == 1'b1) ? select_ln301_5_fu_3361_p3 : trunc_ln301_fu_3351_p1);

assign select_ln338_10_fu_1014_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_2_4_fu_244 : bayerWindow_val_V_2_1_fu_192);

assign select_ln338_11_fu_1022_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_2_4_fu_244 : bayerWindow_val_V_2_0_fu_188);

assign select_ln338_12_fu_1030_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_3_4_fu_240 : bayerWindow_val_V_3_3_fu_216);

assign select_ln338_13_fu_1038_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_3_4_fu_240 : bayerWindow_val_V_3_2_fu_212);

assign select_ln338_14_fu_1046_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_3_4_fu_240 : bayerWindow_val_V_3_1_fu_208);

assign select_ln338_15_fu_1054_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_3_4_fu_240 : bayerWindow_val_V_3_0_fu_204);

assign select_ln338_16_fu_1062_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_4_4_fu_236 : bayerWindow_val_V_4_3_fu_232);

assign select_ln338_17_fu_1070_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_4_4_fu_236 : bayerWindow_val_V_4_2_fu_228);

assign select_ln338_18_fu_1078_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_4_4_fu_236 : bayerWindow_val_V_4_1_fu_224);

assign select_ln338_19_fu_1086_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_4_4_fu_236 : bayerWindow_val_V_4_0_fu_220);

assign select_ln338_1_fu_942_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_0_4_fu_252 : bayerWindow_val_V_0_2_fu_164);

assign select_ln338_2_fu_950_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_0_4_fu_252 : bayerWindow_val_V_0_1_fu_160);

assign select_ln338_3_fu_958_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_0_4_fu_252 : bayerWindow_val_V_0_0_fu_156);

assign select_ln338_4_fu_966_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_1_4_fu_248 : bayerWindow_val_V_1_3_fu_184);

assign select_ln338_5_fu_974_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_1_4_fu_248 : bayerWindow_val_V_1_2_fu_180);

assign select_ln338_6_fu_982_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_1_4_fu_248 : bayerWindow_val_V_1_1_fu_176);

assign select_ln338_7_fu_990_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_1_4_fu_248 : bayerWindow_val_V_1_0_fu_172);

assign select_ln338_8_fu_998_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_2_4_fu_244 : bayerWindow_val_V_2_3_fu_200);

assign select_ln338_9_fu_1006_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_2_4_fu_244 : bayerWindow_val_V_2_2_fu_196);

assign select_ln338_fu_934_p3 = ((cmp88_i_reg_3740_pp0_iter1_reg[0:0] == 1'b1) ? bayerWindow_val_V_0_4_fu_252 : bayerWindow_val_V_0_3_fu_168);

assign select_ln390_2_fu_3404_p3 = ((icmp_ln390_reg_3764_pp0_iter17_reg[0:0] == 1'b1) ? select_ln458_1_fu_3390_p3 : 8'd0);

assign select_ln390_fu_3397_p3 = ((icmp_ln390_reg_3764_pp0_iter17_reg[0:0] == 1'b1) ? select_ln458_fu_3383_p3 : 8'd0);

assign select_ln427_fu_2666_p3 = ((tmp_31_fu_2626_p3[0:0] == 1'b1) ? sub_ln427_1_fu_2650_p2 : trunc_ln427_2_fu_2656_p4);

assign select_ln428_fu_2730_p3 = ((tmp_36_fu_2690_p3[0:0] == 1'b1) ? sub_ln428_1_fu_2714_p2 : trunc_ln428_2_fu_2720_p4);

assign select_ln429_fu_2794_p3 = ((tmp_41_fu_2754_p3[0:0] == 1'b1) ? sub_ln429_1_fu_2778_p2 : trunc_ln429_2_fu_2784_p4);

assign select_ln430_fu_2858_p3 = ((tmp_46_fu_2818_p3[0:0] == 1'b1) ? sub_ln430_1_fu_2842_p2 : trunc_ln430_2_fu_2848_p4);

assign select_ln434_fu_2911_p3 = ((tmp_49_fu_2866_p3[0:0] == 1'b1) ? sub_ln434_1_fu_2905_p2 : sext_ln434_2_fu_2901_p1);

assign select_ln435_fu_2964_p3 = ((tmp_52_fu_2919_p3[0:0] == 1'b1) ? sub_ln435_1_fu_2958_p2 : sext_ln435_2_fu_2954_p1);

assign select_ln455_fu_3302_p3 = ((tmp_53_fu_3265_p3[0:0] == 1'b1) ? sub_ln455_1_fu_3279_p2 : zext_ln455_2_fu_3298_p1);

assign select_ln458_1_fu_3390_p3 = ((cmp610_i_reg_3682[0:0] == 1'b1) ? 8'd0 : g_1_reg_562_pp0_iter17_reg);

assign select_ln458_fu_3383_p3 = ((cmp610_i_reg_3682[0:0] == 1'b1) ? g_1_reg_562_pp0_iter17_reg : 8'd0);

assign sext_ln1346_4_fu_3004_p1 = $signed(add_ln1346_8_fu_2998_p2);

assign sext_ln1346_fu_2978_p1 = $signed(add_ln1346_fu_2972_p2);

assign sext_ln1347_10_fu_2532_p1 = $signed(select_ln180_13_fu_2524_p3);

assign sext_ln1347_11_fu_2563_p1 = $signed(select_ln180_14_fu_2555_p3);

assign sext_ln1347_12_fu_1924_p1 = $signed(select_ln180_16_fu_1916_p3);

assign sext_ln1347_13_fu_1990_p1 = $signed(select_ln180_18_fu_1982_p3);

assign sext_ln1347_1_fu_2124_p1 = $signed(select_ln180_1_fu_2116_p3);

assign sext_ln1347_2_fu_2155_p1 = $signed(select_ln180_2_fu_2147_p3);

assign sext_ln1347_3_fu_2229_p1 = $signed(select_ln180_4_fu_2221_p3);

assign sext_ln1347_4_fu_2260_p1 = $signed(select_ln180_5_fu_2252_p3);

assign sext_ln1347_5_fu_2291_p1 = $signed(select_ln180_6_fu_2283_p3);

assign sext_ln1347_6_fu_2365_p1 = $signed(select_ln180_8_fu_2357_p3);

assign sext_ln1347_7_fu_2396_p1 = $signed(select_ln180_9_fu_2388_p3);

assign sext_ln1347_8_fu_2427_p1 = $signed(select_ln180_10_fu_2419_p3);

assign sext_ln1347_9_fu_2501_p1 = $signed(select_ln180_12_fu_2493_p3);

assign sext_ln1347_fu_2093_p1 = $signed(select_ln180_fu_2085_p3);

assign sext_ln1364_10_fu_2039_p1 = $signed(trunc_ln1364_3_reg_3967);

assign sext_ln1364_11_fu_1834_p1 = $signed(trunc_ln1364_4_fu_1824_p4);

assign sext_ln1364_12_fu_2048_p1 = $signed(trunc_ln1364_5_reg_3982);

assign sext_ln1364_13_fu_1878_p1 = $signed(trunc_ln1364_6_fu_1868_p4);

assign sext_ln1364_14_fu_2057_p1 = $signed(trunc_ln1364_7_reg_3997);

assign sext_ln1364_8_fu_2030_p1 = $signed(trunc_ln1364_1_reg_3952);

assign sext_ln1364_9_fu_1790_p1 = $signed(trunc_ln1364_2_fu_1780_p4);

assign sext_ln1364_fu_1746_p1 = $signed(trunc_ln1364_s_fu_1736_p4);

assign sext_ln427_1_fu_2610_p1 = add_ln427_reg_4021;

assign sext_ln427_2_fu_2613_p1 = add_ln427_1_reg_4027;

assign sext_ln427_fu_2186_p1 = $signed(select_ln180_3_fu_2178_p3);

assign sext_ln428_1_fu_2674_p1 = add_ln428_reg_4033;

assign sext_ln428_2_fu_2677_p1 = add_ln428_1_reg_4039;

assign sext_ln428_fu_2322_p1 = $signed(select_ln180_7_fu_2314_p3);

assign sext_ln429_1_fu_2738_p1 = add_ln429_reg_4045;

assign sext_ln429_2_fu_2741_p1 = add_ln429_1_reg_4051;

assign sext_ln429_fu_2458_p1 = $signed(select_ln180_11_fu_2450_p3);

assign sext_ln430_1_fu_2802_p1 = add_ln430_reg_4057;

assign sext_ln430_2_fu_2805_p1 = add_ln430_1_reg_4063;

assign sext_ln430_fu_2594_p1 = $signed(select_ln180_15_fu_2586_p3);

assign sext_ln434_1_fu_2888_p1 = $signed(trunc_ln434_1_fu_2878_p4);

assign sext_ln434_2_fu_2901_p1 = $signed(trunc_ln434_2_fu_2892_p4);

assign sext_ln434_fu_1954_p1 = $signed(select_ln180_17_fu_1946_p3);

assign sext_ln435_1_fu_2941_p1 = $signed(trunc_ln435_1_fu_2931_p4);

assign sext_ln435_2_fu_2954_p1 = $signed(trunc_ln435_2_fu_2945_p4);

assign sext_ln435_fu_2020_p1 = $signed(select_ln180_19_fu_2012_p3);

assign sext_ln452_1_fu_3233_p1 = grp_fu_3463_p3;

assign sext_ln455_1_fu_3236_p1 = grp_fu_3472_p3;

assign sext_ln455_2_fu_3310_p1 = $signed(select_ln455_fu_3302_p3);

assign sext_ln455_3_fu_3272_p1 = $signed(trunc_ln455_1_reg_4234);

assign sext_ln455_4_fu_3294_p1 = $signed(trunc_ln455_2_fu_3285_p4);

assign sext_ln69_10_fu_1638_p1 = $signed(add_ln69_7_fu_1632_p2);

assign sext_ln69_11_fu_1648_p1 = $signed(add_ln69_8_fu_1642_p2);

assign sext_ln69_12_fu_1658_p1 = $signed(K_V_5_reg_3823);

assign sext_ln69_13_fu_1661_p1 = $signed(K_V_7_reg_3833);

assign sext_ln69_14_fu_1670_p1 = $signed(add_ln69_10_fu_1664_p2);

assign sext_ln69_15_fu_1680_p1 = $signed(add_ln69_11_fu_1674_p2);

assign sext_ln69_16_fu_1690_p1 = $signed(K_V_8_reg_3843);

assign sext_ln69_17_fu_1693_p1 = $signed(K_V_10_reg_3853);

assign sext_ln69_18_fu_1702_p1 = $signed(add_ln69_13_fu_1696_p2);

assign sext_ln69_19_fu_1712_p1 = $signed(add_ln69_14_fu_1706_p2);

assign sext_ln69_1_fu_1585_p1 = $signed(K_V_2_reg_3803);

assign sext_ln69_2_fu_1588_p1 = $signed(K_V_4_reg_3813);

assign sext_ln69_3_fu_1591_p1 = $signed(K_V_6_reg_3828);

assign sext_ln69_4_fu_1600_p1 = $signed(add_ln69_4_fu_1594_p2);

assign sext_ln69_5_fu_1610_p1 = $signed(add_ln69_5_fu_1604_p2);

assign sext_ln69_6_fu_1620_p1 = $signed(K_V_12_reg_3793);

assign sext_ln69_7_fu_1623_p1 = $signed(K_V_3_reg_3808);

assign sext_ln69_8_fu_1626_p1 = $signed(K_V_9_reg_3848);

assign sext_ln69_9_fu_1629_p1 = $signed(K_V_11_reg_3858);

assign sext_ln69_fu_1582_p1 = $signed(K_V_reg_3788);

assign shl_ln69_10_fu_1454_p3 = {{ap_phi_mux_bayerWindow_val_V_0_3_3_i_phi_fu_629_p4}, {1'd0}};

assign shl_ln69_1_fu_1158_p3 = {{ap_phi_mux_bayerWindow_val_V_0_1_3_i_phi_fu_647_p4}, {1'd0}};

assign shl_ln69_2_fu_1186_p3 = {{ap_phi_mux_bayerWindow_val_V_1_0_1_i_phi_fu_620_p4}, {1'd0}};

assign shl_ln69_3_fu_1218_p3 = {{ap_phi_mux_bayerWindow_val_V_2_1_3_i_phi_fu_575_p4}, {1'd0}};

assign shl_ln69_4_fu_1246_p3 = {{ap_phi_mux_bayerWindow_val_V_3_0_1_i_phi_fu_547_p4}, {1'd0}};

assign shl_ln69_5_fu_1274_p3 = {{ap_phi_mux_bayerWindow_val_V_4_1_3_i_phi_fu_502_p4}, {1'd0}};

assign shl_ln69_6_fu_1306_p3 = {{ap_phi_mux_bayerWindow_val_V_3_2_3_i_phi_fu_529_p4}, {1'd0}};

assign shl_ln69_7_fu_1334_p3 = {{ap_phi_mux_bayerWindow_val_V_4_3_3_i_phi_fu_484_p4}, {1'd0}};

assign shl_ln69_8_fu_1362_p3 = {{bayerWindow_val_V_3_4_fu_240}, {1'd0}};

assign shl_ln69_9_fu_1394_p3 = {{ap_phi_mux_bayerWindow_val_V_2_3_3_i_phi_fu_556_p4}, {1'd0}};

assign shl_ln69_s_fu_1422_p3 = {{bayerWindow_val_V_1_4_fu_248}, {1'd0}};

assign shl_ln_fu_1118_p3 = {{ap_phi_mux_bayerWindow_val_V_1_2_3_i_phi_fu_602_p4}, {1'd0}};

assign start_out = real_start;

assign sub_ln1364_10_fu_1774_p2 = ($signed(12'd0) - $signed(add_ln69_9_fu_1652_p2));

assign sub_ln1364_11_fu_1804_p2 = ($signed(11'd0) - $signed(sext_ln1364_9_fu_1790_p1));

assign sub_ln1364_12_fu_1818_p2 = ($signed(12'd0) - $signed(add_ln69_12_fu_1684_p2));

assign sub_ln1364_13_fu_1848_p2 = ($signed(11'd0) - $signed(sext_ln1364_11_fu_1834_p1));

assign sub_ln1364_14_fu_1862_p2 = ($signed(12'd0) - $signed(add_ln69_15_fu_1716_p2));

assign sub_ln1364_15_fu_1892_p2 = ($signed(11'd0) - $signed(sext_ln1364_13_fu_1878_p1));

assign sub_ln1364_9_fu_1760_p2 = ($signed(11'd0) - $signed(sext_ln1364_fu_1746_p1));

assign sub_ln1364_fu_1730_p2 = ($signed(12'd0) - $signed(add_ln69_6_fu_1614_p2));

assign sub_ln180_10_fu_2133_p2 = (11'd0 - ret_65_fu_2128_p2);

assign sub_ln180_11_fu_2164_p2 = (11'd0 - ret_66_fu_2159_p2);

assign sub_ln180_12_fu_2207_p2 = (11'd0 - ret_67_fu_2202_p2);

assign sub_ln180_13_fu_2238_p2 = (11'd0 - ret_68_fu_2233_p2);

assign sub_ln180_14_fu_2269_p2 = (11'd0 - ret_69_fu_2264_p2);

assign sub_ln180_15_fu_2300_p2 = (11'd0 - ret_70_fu_2295_p2);

assign sub_ln180_16_fu_2343_p2 = (11'd0 - ret_71_fu_2338_p2);

assign sub_ln180_17_fu_2374_p2 = (11'd0 - ret_72_fu_2369_p2);

assign sub_ln180_18_fu_2405_p2 = (11'd0 - ret_73_fu_2400_p2);

assign sub_ln180_19_fu_2436_p2 = (11'd0 - ret_74_fu_2431_p2);

assign sub_ln180_20_fu_2479_p2 = (11'd0 - ret_75_fu_2474_p2);

assign sub_ln180_21_fu_2510_p2 = (11'd0 - ret_76_fu_2505_p2);

assign sub_ln180_22_fu_2541_p2 = (11'd0 - ret_77_fu_2536_p2);

assign sub_ln180_23_fu_2572_p2 = (11'd0 - ret_78_fu_2567_p2);

assign sub_ln180_24_fu_1902_p2 = (9'd0 - ret_79_fu_1898_p2);

assign sub_ln180_25_fu_1932_p2 = (9'd0 - ret_80_fu_1928_p2);

assign sub_ln180_26_fu_1968_p2 = (9'd0 - ret_81_fu_1964_p2);

assign sub_ln180_27_fu_1998_p2 = (9'd0 - ret_82_fu_1994_p2);

assign sub_ln180_9_fu_2102_p2 = (11'd0 - ret_64_fu_2097_p2);

assign sub_ln180_fu_2071_p2 = (11'd0 - ret_fu_2066_p2);

assign sub_ln427_1_fu_2650_p2 = (11'd0 - trunc_ln427_1_fu_2640_p4);

assign sub_ln427_fu_2634_p2 = (12'd0 - add_ln427_3_fu_2622_p2);

assign sub_ln428_1_fu_2714_p2 = (11'd0 - trunc_ln428_1_fu_2704_p4);

assign sub_ln428_fu_2698_p2 = (12'd0 - add_ln428_3_fu_2686_p2);

assign sub_ln429_1_fu_2778_p2 = (11'd0 - trunc_ln429_1_fu_2768_p4);

assign sub_ln429_fu_2762_p2 = (12'd0 - add_ln429_3_fu_2750_p2);

assign sub_ln430_1_fu_2842_p2 = (11'd0 - trunc_ln430_1_fu_2832_p4);

assign sub_ln430_fu_2826_p2 = (12'd0 - add_ln430_3_fu_2814_p2);

assign sub_ln434_1_fu_2905_p2 = ($signed(10'd0) - $signed(sext_ln434_1_fu_2888_p1));

assign sub_ln434_fu_2873_p2 = (10'd0 - add_ln434_reg_4007_pp0_iter4_reg);

assign sub_ln435_1_fu_2958_p2 = ($signed(10'd0) - $signed(sext_ln435_1_fu_2941_p1));

assign sub_ln435_fu_2926_p2 = (10'd0 - add_ln435_reg_4014_pp0_iter4_reg);

assign sub_ln455_1_fu_3279_p2 = (14'd0 - zext_ln455_1_fu_3275_p1);

assign sub_ln455_fu_3245_p2 = (24'd0 - add_ln455_fu_3239_p2);

assign sub_ln69_12_fu_1350_p2 = (zext_ln69_19_fu_1342_p1 - zext_ln69_16_fu_1290_p1);

assign sub_ln69_14_fu_1382_p2 = (zext_ln69_21_fu_1370_p1 - zext_ln69_20_fu_1346_p1);

assign sub_ln69_17_fu_1442_p2 = (zext_ln69_26_fu_1430_p1 - zext_ln69_23_fu_1378_p1);

assign sub_ln69_2_fu_1174_p2 = (zext_ln69_5_fu_1166_p1 - zext_ln69_2_fu_1134_p1);

assign sub_ln69_4_fu_1206_p2 = (zext_ln69_7_fu_1194_p1 - zext_ln69_6_fu_1170_p1);

assign sub_ln69_7_fu_1262_p2 = (zext_ln69_12_fu_1254_p1 - zext_ln69_9_fu_1202_p1);

assign sub_ln69_9_fu_1294_p2 = (zext_ln69_14_fu_1282_p1 - zext_ln69_13_fu_1258_p1);

assign sub_ln69_fu_1146_p2 = (zext_ln69_fu_1126_p1 - zext_ln69_4_fu_1142_p1);

assign tmp_27_fu_2077_p3 = ret_fu_2066_p2[32'd10];

assign tmp_28_fu_2108_p3 = ret_64_fu_2097_p2[32'd10];

assign tmp_29_fu_2139_p3 = ret_65_fu_2128_p2[32'd10];

assign tmp_30_fu_2170_p3 = ret_66_fu_2159_p2[32'd10];

assign tmp_31_fu_2626_p3 = add_ln427_2_fu_2616_p2[32'd12];

assign tmp_32_fu_2213_p3 = ret_67_fu_2202_p2[32'd10];

assign tmp_33_fu_2244_p3 = ret_68_fu_2233_p2[32'd10];

assign tmp_34_fu_2275_p3 = ret_69_fu_2264_p2[32'd10];

assign tmp_35_fu_2306_p3 = ret_70_fu_2295_p2[32'd10];

assign tmp_36_fu_2690_p3 = add_ln428_2_fu_2680_p2[32'd12];

assign tmp_37_fu_2349_p3 = ret_71_fu_2338_p2[32'd10];

assign tmp_38_fu_2380_p3 = ret_72_fu_2369_p2[32'd10];

assign tmp_39_fu_2411_p3 = ret_73_fu_2400_p2[32'd10];

assign tmp_40_fu_2442_p3 = ret_74_fu_2431_p2[32'd10];

assign tmp_41_fu_2754_p3 = add_ln429_2_fu_2744_p2[32'd12];

assign tmp_42_fu_2485_p3 = ret_75_fu_2474_p2[32'd10];

assign tmp_43_fu_2516_p3 = ret_76_fu_2505_p2[32'd10];

assign tmp_44_fu_2547_p3 = ret_77_fu_2536_p2[32'd10];

assign tmp_45_fu_2578_p3 = ret_78_fu_2567_p2[32'd10];

assign tmp_46_fu_2818_p3 = add_ln430_2_fu_2808_p2[32'd12];

assign tmp_47_fu_1908_p3 = ret_79_fu_1898_p2[32'd8];

assign tmp_48_fu_1938_p3 = ret_80_fu_1928_p2[32'd8];

assign tmp_49_fu_2866_p3 = add_ln434_reg_4007_pp0_iter4_reg[32'd9];

assign tmp_50_fu_1974_p3 = ret_81_fu_1964_p2[32'd8];

assign tmp_51_fu_2004_p3 = ret_82_fu_1994_p2[32'd8];

assign tmp_52_fu_2919_p3 = add_ln435_reg_4014_pp0_iter4_reg[32'd9];

assign tmp_53_fu_3265_p3 = add_ln455_reg_4228[32'd23];

assign tmp_54_fu_3327_p3 = g_2_fu_3320_p3[32'd14];

assign tmp_55_fu_3335_p4 = {{g_2_fu_3320_p3[14:8]}};

assign trunc_ln1364_2_fu_1780_p4 = {{sub_ln1364_10_fu_1774_p2[11:2]}};

assign trunc_ln1364_4_fu_1824_p4 = {{sub_ln1364_12_fu_1818_p2[11:2]}};

assign trunc_ln1364_6_fu_1868_p4 = {{sub_ln1364_14_fu_1862_p2[11:2]}};

assign trunc_ln1364_s_fu_1736_p4 = {{sub_ln1364_fu_1730_p2[11:2]}};

assign trunc_ln277_fu_761_p1 = ap_phi_mux_z_3_phi_fu_474_p4[0:0];

assign trunc_ln301_fu_3351_p1 = g_2_fu_3320_p3[7:0];

assign trunc_ln427_1_fu_2640_p4 = {{sub_ln427_fu_2634_p2[11:1]}};

assign trunc_ln427_2_fu_2656_p4 = {{add_ln427_3_fu_2622_p2[11:1]}};

assign trunc_ln428_1_fu_2704_p4 = {{sub_ln428_fu_2698_p2[11:1]}};

assign trunc_ln428_2_fu_2720_p4 = {{add_ln428_3_fu_2686_p2[11:1]}};

assign trunc_ln429_1_fu_2768_p4 = {{sub_ln429_fu_2762_p2[11:1]}};

assign trunc_ln429_2_fu_2784_p4 = {{add_ln429_3_fu_2750_p2[11:1]}};

assign trunc_ln430_1_fu_2832_p4 = {{sub_ln430_fu_2826_p2[11:1]}};

assign trunc_ln430_2_fu_2848_p4 = {{add_ln430_3_fu_2814_p2[11:1]}};

assign trunc_ln434_1_fu_2878_p4 = {{sub_ln434_fu_2873_p2[9:1]}};

assign trunc_ln434_2_fu_2892_p4 = {{add_ln434_reg_4007_pp0_iter4_reg[9:1]}};

assign trunc_ln435_1_fu_2931_p4 = {{sub_ln435_fu_2926_p2[9:1]}};

assign trunc_ln435_2_fu_2945_p4 = {{add_ln435_reg_4014_pp0_iter4_reg[9:1]}};

assign trunc_ln455_2_fu_3285_p4 = {{add_ln455_reg_4228[23:13]}};

assign x_phase_fu_676_p1 = p_read[0:0];

assign xor_i_fu_721_p2 = (trunc_ln244_1_reg_3652 ^ and161_cast_i_fu_717_p1);

assign xor_ln301_fu_3355_p2 = (tmp_54_fu_3327_p3 ^ 1'd1);

assign xor_ln390_fu_782_p2 = (x_phase_reg_3647 ^ trunc_ln277_fu_761_p1);

assign y_4_fu_696_p2 = (y_reg_459 + 17'd1);

assign z_fu_742_p2 = (ap_phi_mux_z_3_phi_fu_474_p4 + 17'd1);

assign zext_ln215_fu_3136_p1 = add_ln446_1_reg_4124;

assign zext_ln225_fu_662_p1 = height;

assign zext_ln234_fu_672_p1 = width;

assign zext_ln269_fu_753_p1 = z_fu_742_p2;

assign zext_ln390_fu_787_p1 = xor_ln390_fu_782_p2;

assign zext_ln444_1_fu_3060_p1 = lshr_ln1497_1_reg_4074;

assign zext_ln444_2_fu_3064_p1 = lshr_ln1497_2_reg_4079;

assign zext_ln444_3_fu_3068_p1 = lshr_ln1497_3_reg_4084;

assign zext_ln444_fu_3056_p1 = lshr_ln_reg_4069;

assign zext_ln445_1_fu_3096_p1 = lshr_ln445_1_fu_3086_p4;

assign zext_ln445_2_fu_3110_p1 = lshr_ln445_2_fu_3100_p4;

assign zext_ln445_fu_3082_p1 = lshr_ln1_fu_3072_p4;

assign zext_ln446_fu_3139_p1 = lshr_ln445_3_reg_4129;

assign zext_ln448_fu_3148_p1 = add_ln446_2_fu_3142_p2;

assign zext_ln455_1_fu_3275_p1 = $unsigned(sext_ln455_3_fu_3272_p1);

assign zext_ln455_2_fu_3298_p1 = $unsigned(sext_ln455_4_fu_3294_p1);

assign zext_ln455_fu_3261_p1 = g_1_reg_562_pp0_iter16_reg;

assign zext_ln69_10_fu_1226_p1 = shl_ln69_3_fu_1218_p3;

assign zext_ln69_11_fu_1236_p1 = add_ln69_fu_1230_p2;

assign zext_ln69_12_fu_1254_p1 = shl_ln69_4_fu_1246_p3;

assign zext_ln69_13_fu_1258_p1 = ap_phi_mux_bayerWindow_val_V_4_0_1_i_phi_fu_511_p4;

assign zext_ln69_14_fu_1282_p1 = shl_ln69_5_fu_1274_p3;

assign zext_ln69_15_fu_1286_p1 = ap_phi_mux_bayerWindow_val_V_4_2_3_i_phi_fu_493_p4;

assign zext_ln69_16_fu_1290_p1 = ap_phi_mux_bayerWindow_val_V_4_2_3_i_phi_fu_493_p4;

assign zext_ln69_17_fu_1314_p1 = shl_ln69_6_fu_1306_p3;

assign zext_ln69_18_fu_1324_p1 = add_ln69_1_fu_1318_p2;

assign zext_ln69_19_fu_1342_p1 = shl_ln69_7_fu_1334_p3;

assign zext_ln69_1_fu_1130_p1 = ap_phi_mux_lhs_V_12_phi_fu_638_p4;

assign zext_ln69_20_fu_1346_p1 = bayerWindow_val_V_4_4_fu_236;

assign zext_ln69_21_fu_1370_p1 = shl_ln69_8_fu_1362_p3;

assign zext_ln69_22_fu_1374_p1 = bayerWindow_val_V_2_4_fu_244;

assign zext_ln69_23_fu_1378_p1 = bayerWindow_val_V_2_4_fu_244;

assign zext_ln69_24_fu_1402_p1 = shl_ln69_9_fu_1394_p3;

assign zext_ln69_25_fu_1412_p1 = add_ln69_2_fu_1406_p2;

assign zext_ln69_26_fu_1430_p1 = shl_ln69_s_fu_1422_p3;

assign zext_ln69_27_fu_1434_p1 = bayerWindow_val_V_0_4_fu_252;

assign zext_ln69_28_fu_1438_p1 = bayerWindow_val_V_0_4_fu_252;

assign zext_ln69_29_fu_1462_p1 = shl_ln69_10_fu_1454_p3;

assign zext_ln69_2_fu_1134_p1 = ap_phi_mux_lhs_V_12_phi_fu_638_p4;

assign zext_ln69_30_fu_1472_p1 = add_ln69_3_fu_1466_p2;

assign zext_ln69_3_fu_1138_p1 = ap_phi_mux_g_1_phi_fu_565_p4;

assign zext_ln69_4_fu_1142_p1 = ap_phi_mux_g_1_phi_fu_565_p4;

assign zext_ln69_5_fu_1166_p1 = shl_ln69_1_fu_1158_p3;

assign zext_ln69_6_fu_1170_p1 = ap_phi_mux_bayerWindow_val_V_0_0_1_i_phi_fu_656_p4;

assign zext_ln69_7_fu_1194_p1 = shl_ln69_2_fu_1186_p3;

assign zext_ln69_8_fu_1198_p1 = ap_phi_mux_bayerWindow_val_V_2_0_1_i_phi_fu_584_p4;

assign zext_ln69_9_fu_1202_p1 = ap_phi_mux_bayerWindow_val_V_2_0_1_i_phi_fu_584_p4;

assign zext_ln69_fu_1126_p1 = shl_ln_fu_1118_p3;

always @ (posedge ap_clk) begin
    zext_ln269_reg_3708[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln269_reg_3708_pp0_iter1_reg[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln69_1_reg_3775[8] <= 1'b0;
    zext_ln69_3_reg_3780[8] <= 1'b0;
    zext_ln69_8_reg_3798[8] <= 1'b0;
    zext_ln69_15_reg_3818[8] <= 1'b0;
    zext_ln69_22_reg_3838[8] <= 1'b0;
end

endmodule //design_1_v_demosaic_0_2_DebayerG
