INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll1_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_out1_pll1_en_clk, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1_clk_wiz.v:203]
INFO: [VRFC 10-2458] undeclared symbol clk_out2_pll1_en_clk, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1_clk_wiz.v:216]
INFO: [VRFC 10-2458] undeclared symbol clk_out3_pll1_en_clk, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1_clk_wiz.v:229]
INFO: [VRFC 10-2458] undeclared symbol clk_out4_pll1_en_clk, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1_clk_wiz.v:242]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/ip/pll1/pll1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/pulse_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol clk105, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:38]
INFO: [VRFC 10-2458] undeclared symbol clk210p, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:39]
INFO: [VRFC 10-2458] undeclared symbol clk10, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:40]
INFO: [VRFC 10-2458] undeclared symbol clk210, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:41]
INFO: [VRFC 10-2458] undeclared symbol shift_out, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:50]
INFO: [VRFC 10-2458] undeclared symbol start_recording, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:52]
INFO: [VRFC 10-2458] undeclared symbol read_data, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:54]
INFO: [VRFC 10-2458] undeclared symbol shift_reg_reset, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:55]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:69]
INFO: [VRFC 10-2458] undeclared symbol cnv, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:71]
INFO: [VRFC 10-2458] undeclared symbol sck, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:72]
INFO: [VRFC 10-2458] undeclared symbol sck_gate, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:73]
INFO: [VRFC 10-2458] undeclared symbol sync_gate, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:74]
INFO: [VRFC 10-2458] undeclared symbol syn, assumed default net type wire [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sim_1/new/testbench.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
