$date
	Mon Oct 16 23:47:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module q4_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module u1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#3
1!
1$
#70
0$
1#
#71
0!
1"
1$
#72
