<stg><name>top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln44_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln44

]]></Node>
<StgValue><ssdm name="sext_ln44_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln44_cast = sext i62 %sext_ln44_read

]]></Node>
<StgValue><ssdm name="sext_ln44_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i15 0, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:13 %store_ln44 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:14 %store_ln46 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body9:0 %indvar_flatten_load = load i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body9:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body9:2 %icmp_ln44 = icmp_eq  i15 %indvar_flatten_load, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body9:3 %add_ln44_1 = add i15 %indvar_flatten_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body9:4 %br_ln44 = br i1 %icmp_ln44, void %for.end20, void %for.body32.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:0 %store_ln44 = store i15 %add_ln44_1, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.end20:3 %A_addr = getelementptr i32 %A, i64 %sext_ln44_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end20:22 %A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr

]]></Node>
<StgValue><ssdm name="A_addr_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="32">
<![CDATA[
for.end20:23 %a = trunc i32 %A_addr_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
for.body32.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.end20:0 %p_load = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.end20:1 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.end20:2 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.end20:4 %add_ln44 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end20:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_2_VITIS_LOOP_46_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.end20:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end20:7 %icmp_ln46 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.end20:8 %select_ln44 = select i1 %icmp_ln46, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.end20:9 %select_ln44_1 = select i1 %icmp_ln46, i24 0, i24 %p_load

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.end20:10 %select_ln44_2 = select i1 %icmp_ln46, i9 %add_ln44, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="9">
<![CDATA[
for.end20:11 %trunc_ln44 = trunc i9 %select_ln44_2

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="9">
<![CDATA[
for.end20:12 %zext_ln44 = zext i9 %select_ln44_2

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="7">
<![CDATA[
for.end20:13 %trunc_ln46 = trunc i7 %select_ln44

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end20:14 %specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end20:15 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln44, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.end20:16 %tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln44, i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="12">
<![CDATA[
for.end20:17 %zext_ln49 = zext i12 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:18 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:19 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:20 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end20:21 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.end20:24 %switch_ln49 = switch i2 %trunc_ln46, void %arrayidx176.case.3, i2 0, void %arrayidx176.case.0, i2 1, void %arrayidx176.case.1, i2 2, void %arrayidx176.case.2

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="24" op_1_bw="12">
<![CDATA[
arrayidx176.case.2:0 %store_ln49 = store i24 %a, i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.2:1 %br_ln49 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="24" op_1_bw="12">
<![CDATA[
arrayidx176.case.1:0 %store_ln49 = store i24 %a, i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.1:1 %br_ln49 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="24" op_1_bw="12">
<![CDATA[
arrayidx176.case.0:0 %store_ln49 = store i24 %a, i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.0:1 %br_ln49 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="24" op_1_bw="12">
<![CDATA[
arrayidx176.case.3:0 %store_ln49 = store i24 %a, i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx176.case.3:1 %br_ln49 = br void %arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="24">
<![CDATA[
arrayidx176.exit:0 %sext_ln50 = sext i24 %select_ln44_1

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="24">
<![CDATA[
arrayidx176.exit:1 %sext_ln50_1 = sext i24 %a

]]></Node>
<StgValue><ssdm name="sext_ln50_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx176.exit:2 %add_ln50 = add i24 %a, i24 %select_ln44_1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx176.exit:3 %add_ln50_1 = add i25 %sext_ln50_1, i25 %sext_ln50

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx176.exit:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln50_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
arrayidx176.exit:5 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln50, i32 23

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:6 %xor_ln50 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln50"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:7 %and_ln50 = and i1 %tmp_34, i1 %xor_ln50

]]></Node>
<StgValue><ssdm name="and_ln50"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:8 %xor_ln50_1 = xor i1 %tmp, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="xor_ln50_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:9 %select_ln50 = select i1 %and_ln50, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:10 %select_ln50_1 = select i1 %xor_ln50_1, i24 %select_ln50, i24 %add_ln50

]]></Node>
<StgValue><ssdm name="select_ln50_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx176.exit:11 %add_ln46 = add i7 %select_ln44, i7 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx176.exit:12 %icmp_ln46_1 = icmp_eq  i7 %add_ln46, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="25" op_0_bw="24">
<![CDATA[
arrayidx176.exit:13 %sext_ln52 = sext i24 %select_ln50_1

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx176.exit:14 %add_ln52 = add i25 %sext_ln52, i25 16384

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx176.exit:15 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln52, i32 24

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="25">
<![CDATA[
arrayidx176.exit:16 %trunc_ln52 = trunc i25 %add_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx176.exit:17 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln52, i32 23

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:18 %xor_ln52 = xor i1 %tmp_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:19 %and_ln52 = and i1 %tmp_36, i1 %xor_ln52

]]></Node>
<StgValue><ssdm name="and_ln52"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx176.exit:20 %xor_ln52_1 = xor i1 %tmp_35, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="xor_ln52_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:21 %select_ln52 = select i1 %and_ln52, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx176.exit:22 %select_ln52_1 = select i1 %xor_ln52_1, i24 %select_ln52, i24 %trunc_ln52

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx176.exit:23 %denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="denom_row_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx176.exit:24 %br_ln46 = br i1 %icmp_ln46_1, void %new.latch.arrayidx176.exit, void %last.iter.arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
last.iter.arrayidx176.exit:0 %store_ln52 = store i24 %select_ln52_1, i8 %denom_row_addr

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
last.iter.arrayidx176.exit:1 %br_ln46 = br void %new.latch.arrayidx176.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:1 %store_ln44 = store i9 %select_ln44_2, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:2 %store_ln46 = store i7 %add_ln46, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:3 %store_ln50 = store i24 %select_ln50_1, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
new.latch.arrayidx176.exit:4 %br_ln46 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="106" name="A" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="sext_ln44" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln44"/></StgValue>
</port>
<port id="108" name="denom_row" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="denom_row"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="114" from="StgValue_113" to="empty" fromId="113" toId="6">
</dataflow>
<dataflow id="115" from="StgValue_113" to="j" fromId="113" toId="7">
</dataflow>
<dataflow id="116" from="StgValue_113" to="i" fromId="113" toId="8">
</dataflow>
<dataflow id="117" from="StgValue_113" to="indvar_flatten" fromId="113" toId="9">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln44_read" fromId="118" toId="10">
</dataflow>
<dataflow id="120" from="sext_ln44" to="sext_ln44_read" fromId="107" toId="10">
</dataflow>
<dataflow id="121" from="sext_ln44_read" to="sext_ln44_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="122" toId="12">
</dataflow>
<dataflow id="124" from="denom_row" to="specmemcore_ln0" fromId="108" toId="12">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="12">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specmemcore_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="130" from="StgValue_129" to="specmemcore_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="132" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" to="specmemcore_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="133" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specmemcore_ln0" fromId="134" toId="13">
</dataflow>
<dataflow id="136" from="StgValue_129" to="specmemcore_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="138" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" to="specmemcore_ln0" fromId="110" toId="14">
</dataflow>
<dataflow id="139" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="14">
</dataflow>
<dataflow id="140" from="StgValue_134" to="specmemcore_ln0" fromId="134" toId="14">
</dataflow>
<dataflow id="141" from="StgValue_129" to="specmemcore_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="143" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" to="specmemcore_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="144" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="15">
</dataflow>
<dataflow id="145" from="StgValue_134" to="specmemcore_ln0" fromId="134" toId="15">
</dataflow>
<dataflow id="146" from="StgValue_129" to="specmemcore_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="148" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" to="specmemcore_ln0" fromId="112" toId="16">
</dataflow>
<dataflow id="149" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="150" from="StgValue_134" to="specmemcore_ln0" fromId="134" toId="16">
</dataflow>
<dataflow id="151" from="StgValue_129" to="specmemcore_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="152" toId="17">
</dataflow>
<dataflow id="154" from="A" to="specinterface_ln0" fromId="106" toId="17">
</dataflow>
<dataflow id="156" from="empty_4" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="17">
</dataflow>
<dataflow id="159" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="17">
</dataflow>
<dataflow id="161" from="empty_3" to="specinterface_ln0" fromId="160" toId="17">
</dataflow>
<dataflow id="162" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="17">
</dataflow>
<dataflow id="163" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="17">
</dataflow>
<dataflow id="165" from="empty_8" to="specinterface_ln0" fromId="164" toId="17">
</dataflow>
<dataflow id="167" from="empty_1" to="specinterface_ln0" fromId="166" toId="17">
</dataflow>
<dataflow id="168" from="empty_3" to="specinterface_ln0" fromId="160" toId="17">
</dataflow>
<dataflow id="170" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="17">
</dataflow>
<dataflow id="171" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="17">
</dataflow>
<dataflow id="172" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="17">
</dataflow>
<dataflow id="173" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="17">
</dataflow>
<dataflow id="174" from="empty_3" to="specinterface_ln0" fromId="160" toId="17">
</dataflow>
<dataflow id="175" from="empty_3" to="specinterface_ln0" fromId="160" toId="17">
</dataflow>
<dataflow id="177" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="17">
</dataflow>
<dataflow id="178" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="17">
</dataflow>
<dataflow id="179" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="17">
</dataflow>
<dataflow id="181" from="StgValue_180" to="store_ln0" fromId="180" toId="18">
</dataflow>
<dataflow id="182" from="indvar_flatten" to="store_ln0" fromId="9" toId="18">
</dataflow>
<dataflow id="184" from="StgValue_183" to="store_ln44" fromId="183" toId="19">
</dataflow>
<dataflow id="185" from="i" to="store_ln44" fromId="8" toId="19">
</dataflow>
<dataflow id="187" from="StgValue_186" to="store_ln46" fromId="186" toId="20">
</dataflow>
<dataflow id="188" from="j" to="store_ln46" fromId="7" toId="20">
</dataflow>
<dataflow id="190" from="StgValue_189" to="store_ln0" fromId="189" toId="21">
</dataflow>
<dataflow id="191" from="empty" to="store_ln0" fromId="6" toId="21">
</dataflow>
<dataflow id="192" from="indvar_flatten" to="indvar_flatten_load" fromId="9" toId="23">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="193" toId="24">
</dataflow>
<dataflow id="195" from="A" to="specbitsmap_ln0" fromId="106" toId="24">
</dataflow>
<dataflow id="196" from="indvar_flatten_load" to="icmp_ln44" fromId="23" toId="25">
</dataflow>
<dataflow id="198" from="StgValue_197" to="icmp_ln44" fromId="197" toId="25">
</dataflow>
<dataflow id="199" from="indvar_flatten_load" to="add_ln44_1" fromId="23" toId="26">
</dataflow>
<dataflow id="201" from="StgValue_200" to="add_ln44_1" fromId="200" toId="26">
</dataflow>
<dataflow id="202" from="icmp_ln44" to="br_ln44" fromId="25" toId="27">
</dataflow>
<dataflow id="203" from="add_ln44_1" to="store_ln44" fromId="26" toId="28">
</dataflow>
<dataflow id="204" from="indvar_flatten" to="store_ln44" fromId="9" toId="28">
</dataflow>
<dataflow id="205" from="A" to="A_addr" fromId="106" toId="29">
</dataflow>
<dataflow id="206" from="sext_ln44_cast" to="A_addr" fromId="11" toId="29">
</dataflow>
<dataflow id="208" from="_ssdm_op_Read.m_axi.p1i32" to="A_addr_read" fromId="207" toId="30">
</dataflow>
<dataflow id="209" from="A_addr" to="A_addr_read" fromId="29" toId="30">
</dataflow>
<dataflow id="210" from="A_addr_read" to="a" fromId="30" toId="31">
</dataflow>
<dataflow id="211" from="empty" to="p_load" fromId="6" toId="32">
</dataflow>
<dataflow id="212" from="j" to="j_load" fromId="7" toId="33">
</dataflow>
<dataflow id="213" from="i" to="i_load" fromId="8" toId="34">
</dataflow>
<dataflow id="214" from="i_load" to="add_ln44" fromId="34" toId="35">
</dataflow>
<dataflow id="216" from="StgValue_215" to="add_ln44" fromId="215" toId="35">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="217" toId="36">
</dataflow>
<dataflow id="220" from="VITIS_LOOP_44_2_VITIS_LOOP_46_3_str" to="specloopname_ln0" fromId="219" toId="36">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="221" toId="37">
</dataflow>
<dataflow id="224" from="StgValue_223" to="speclooptripcount_ln0" fromId="223" toId="37">
</dataflow>
<dataflow id="225" from="StgValue_223" to="speclooptripcount_ln0" fromId="223" toId="37">
</dataflow>
<dataflow id="226" from="StgValue_223" to="speclooptripcount_ln0" fromId="223" toId="37">
</dataflow>
<dataflow id="227" from="j_load" to="icmp_ln46" fromId="33" toId="38">
</dataflow>
<dataflow id="229" from="StgValue_228" to="icmp_ln46" fromId="228" toId="38">
</dataflow>
<dataflow id="230" from="icmp_ln46" to="select_ln44" fromId="38" toId="39">
</dataflow>
<dataflow id="231" from="StgValue_186" to="select_ln44" fromId="186" toId="39">
</dataflow>
<dataflow id="232" from="j_load" to="select_ln44" fromId="33" toId="39">
</dataflow>
<dataflow id="233" from="icmp_ln46" to="select_ln44_1" fromId="38" toId="40">
</dataflow>
<dataflow id="234" from="StgValue_189" to="select_ln44_1" fromId="189" toId="40">
</dataflow>
<dataflow id="235" from="p_load" to="select_ln44_1" fromId="32" toId="40">
</dataflow>
<dataflow id="236" from="icmp_ln46" to="select_ln44_2" fromId="38" toId="41">
</dataflow>
<dataflow id="237" from="add_ln44" to="select_ln44_2" fromId="35" toId="41">
</dataflow>
<dataflow id="238" from="i_load" to="select_ln44_2" fromId="34" toId="41">
</dataflow>
<dataflow id="239" from="select_ln44_2" to="trunc_ln44" fromId="41" toId="42">
</dataflow>
<dataflow id="240" from="select_ln44_2" to="zext_ln44" fromId="41" toId="43">
</dataflow>
<dataflow id="241" from="select_ln44" to="trunc_ln46" fromId="39" toId="44">
</dataflow>
<dataflow id="243" from="_ssdm_op_SpecPipeline" to="specpipeline_ln47" fromId="242" toId="45">
</dataflow>
<dataflow id="244" from="StgValue_113" to="specpipeline_ln47" fromId="113" toId="45">
</dataflow>
<dataflow id="245" from="StgValue_157" to="specpipeline_ln47" fromId="157" toId="45">
</dataflow>
<dataflow id="246" from="StgValue_157" to="specpipeline_ln47" fromId="157" toId="45">
</dataflow>
<dataflow id="247" from="StgValue_157" to="specpipeline_ln47" fromId="157" toId="45">
</dataflow>
<dataflow id="248" from="empty_3" to="specpipeline_ln47" fromId="160" toId="45">
</dataflow>
<dataflow id="250" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln" fromId="249" toId="46">
</dataflow>
<dataflow id="251" from="select_ln44" to="lshr_ln" fromId="39" toId="46">
</dataflow>
<dataflow id="253" from="StgValue_252" to="lshr_ln" fromId="252" toId="46">
</dataflow>
<dataflow id="255" from="StgValue_254" to="lshr_ln" fromId="254" toId="46">
</dataflow>
<dataflow id="257" from="_ssdm_op_BitConcatenate.i12.i8.i4" to="tmp_7" fromId="256" toId="47">
</dataflow>
<dataflow id="258" from="trunc_ln44" to="tmp_7" fromId="42" toId="47">
</dataflow>
<dataflow id="259" from="lshr_ln" to="tmp_7" fromId="46" toId="47">
</dataflow>
<dataflow id="260" from="tmp_7" to="zext_ln49" fromId="47" toId="48">
</dataflow>
<dataflow id="261" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" fromId="109" toId="49">
</dataflow>
<dataflow id="263" from="StgValue_262" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" fromId="262" toId="49">
</dataflow>
<dataflow id="264" from="zext_ln49" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="265" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" fromId="110" toId="50">
</dataflow>
<dataflow id="266" from="StgValue_262" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" fromId="262" toId="50">
</dataflow>
<dataflow id="267" from="zext_ln49" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" fromId="48" toId="50">
</dataflow>
<dataflow id="268" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" fromId="111" toId="51">
</dataflow>
<dataflow id="269" from="StgValue_262" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" fromId="262" toId="51">
</dataflow>
<dataflow id="270" from="zext_ln49" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" fromId="48" toId="51">
</dataflow>
<dataflow id="271" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" fromId="112" toId="52">
</dataflow>
<dataflow id="272" from="StgValue_262" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" fromId="262" toId="52">
</dataflow>
<dataflow id="273" from="zext_ln49" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" fromId="48" toId="52">
</dataflow>
<dataflow id="274" from="trunc_ln46" to="switch_ln49" fromId="44" toId="53">
</dataflow>
<dataflow id="276" from="StgValue_275" to="switch_ln49" fromId="275" toId="53">
</dataflow>
<dataflow id="278" from="StgValue_277" to="switch_ln49" fromId="277" toId="53">
</dataflow>
<dataflow id="280" from="StgValue_279" to="switch_ln49" fromId="279" toId="53">
</dataflow>
<dataflow id="281" from="a" to="store_ln49" fromId="31" toId="54">
</dataflow>
<dataflow id="282" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" to="store_ln49" fromId="51" toId="54">
</dataflow>
<dataflow id="283" from="a" to="store_ln49" fromId="31" toId="56">
</dataflow>
<dataflow id="284" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" to="store_ln49" fromId="50" toId="56">
</dataflow>
<dataflow id="285" from="a" to="store_ln49" fromId="31" toId="58">
</dataflow>
<dataflow id="286" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" to="store_ln49" fromId="49" toId="58">
</dataflow>
<dataflow id="287" from="a" to="store_ln49" fromId="31" toId="60">
</dataflow>
<dataflow id="288" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" to="store_ln49" fromId="52" toId="60">
</dataflow>
<dataflow id="289" from="select_ln44_1" to="sext_ln50" fromId="40" toId="62">
</dataflow>
<dataflow id="290" from="a" to="sext_ln50_1" fromId="31" toId="63">
</dataflow>
<dataflow id="291" from="a" to="add_ln50" fromId="31" toId="64">
</dataflow>
<dataflow id="292" from="select_ln44_1" to="add_ln50" fromId="40" toId="64">
</dataflow>
<dataflow id="293" from="sext_ln50_1" to="add_ln50_1" fromId="63" toId="65">
</dataflow>
<dataflow id="294" from="sext_ln50" to="add_ln50_1" fromId="62" toId="65">
</dataflow>
<dataflow id="296" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp" fromId="295" toId="66">
</dataflow>
<dataflow id="297" from="add_ln50_1" to="tmp" fromId="65" toId="66">
</dataflow>
<dataflow id="299" from="StgValue_298" to="tmp" fromId="298" toId="66">
</dataflow>
<dataflow id="301" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_34" fromId="300" toId="67">
</dataflow>
<dataflow id="302" from="add_ln50" to="tmp_34" fromId="64" toId="67">
</dataflow>
<dataflow id="304" from="StgValue_303" to="tmp_34" fromId="303" toId="67">
</dataflow>
<dataflow id="305" from="tmp" to="xor_ln50" fromId="66" toId="68">
</dataflow>
<dataflow id="307" from="StgValue_306" to="xor_ln50" fromId="306" toId="68">
</dataflow>
<dataflow id="308" from="tmp_34" to="and_ln50" fromId="67" toId="69">
</dataflow>
<dataflow id="309" from="xor_ln50" to="and_ln50" fromId="68" toId="69">
</dataflow>
<dataflow id="310" from="tmp" to="xor_ln50_1" fromId="66" toId="70">
</dataflow>
<dataflow id="311" from="tmp_34" to="xor_ln50_1" fromId="67" toId="70">
</dataflow>
<dataflow id="312" from="and_ln50" to="select_ln50" fromId="69" toId="71">
</dataflow>
<dataflow id="314" from="StgValue_313" to="select_ln50" fromId="313" toId="71">
</dataflow>
<dataflow id="316" from="StgValue_315" to="select_ln50" fromId="315" toId="71">
</dataflow>
<dataflow id="317" from="xor_ln50_1" to="select_ln50_1" fromId="70" toId="72">
</dataflow>
<dataflow id="318" from="select_ln50" to="select_ln50_1" fromId="71" toId="72">
</dataflow>
<dataflow id="319" from="add_ln50" to="select_ln50_1" fromId="64" toId="72">
</dataflow>
<dataflow id="320" from="select_ln44" to="add_ln46" fromId="39" toId="73">
</dataflow>
<dataflow id="322" from="StgValue_321" to="add_ln46" fromId="321" toId="73">
</dataflow>
<dataflow id="323" from="add_ln46" to="icmp_ln46_1" fromId="73" toId="74">
</dataflow>
<dataflow id="324" from="StgValue_228" to="icmp_ln46_1" fromId="228" toId="74">
</dataflow>
<dataflow id="325" from="select_ln50_1" to="sext_ln52" fromId="72" toId="75">
</dataflow>
<dataflow id="326" from="sext_ln52" to="add_ln52" fromId="75" toId="76">
</dataflow>
<dataflow id="328" from="StgValue_327" to="add_ln52" fromId="327" toId="76">
</dataflow>
<dataflow id="329" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_35" fromId="295" toId="77">
</dataflow>
<dataflow id="330" from="add_ln52" to="tmp_35" fromId="76" toId="77">
</dataflow>
<dataflow id="331" from="StgValue_298" to="tmp_35" fromId="298" toId="77">
</dataflow>
<dataflow id="332" from="add_ln52" to="trunc_ln52" fromId="76" toId="78">
</dataflow>
<dataflow id="333" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_36" fromId="295" toId="79">
</dataflow>
<dataflow id="334" from="add_ln52" to="tmp_36" fromId="76" toId="79">
</dataflow>
<dataflow id="335" from="StgValue_303" to="tmp_36" fromId="303" toId="79">
</dataflow>
<dataflow id="336" from="tmp_35" to="xor_ln52" fromId="77" toId="80">
</dataflow>
<dataflow id="337" from="StgValue_306" to="xor_ln52" fromId="306" toId="80">
</dataflow>
<dataflow id="338" from="tmp_36" to="and_ln52" fromId="79" toId="81">
</dataflow>
<dataflow id="339" from="xor_ln52" to="and_ln52" fromId="80" toId="81">
</dataflow>
<dataflow id="340" from="tmp_35" to="xor_ln52_1" fromId="77" toId="82">
</dataflow>
<dataflow id="341" from="tmp_36" to="xor_ln52_1" fromId="79" toId="82">
</dataflow>
<dataflow id="342" from="and_ln52" to="select_ln52" fromId="81" toId="83">
</dataflow>
<dataflow id="343" from="StgValue_313" to="select_ln52" fromId="313" toId="83">
</dataflow>
<dataflow id="344" from="StgValue_315" to="select_ln52" fromId="315" toId="83">
</dataflow>
<dataflow id="345" from="xor_ln52_1" to="select_ln52_1" fromId="82" toId="84">
</dataflow>
<dataflow id="346" from="select_ln52" to="select_ln52_1" fromId="83" toId="84">
</dataflow>
<dataflow id="347" from="trunc_ln52" to="select_ln52_1" fromId="78" toId="84">
</dataflow>
<dataflow id="348" from="denom_row" to="denom_row_addr" fromId="108" toId="85">
</dataflow>
<dataflow id="349" from="StgValue_262" to="denom_row_addr" fromId="262" toId="85">
</dataflow>
<dataflow id="350" from="zext_ln44" to="denom_row_addr" fromId="43" toId="85">
</dataflow>
<dataflow id="351" from="icmp_ln46_1" to="br_ln46" fromId="74" toId="86">
</dataflow>
<dataflow id="352" from="select_ln52_1" to="store_ln52" fromId="84" toId="87">
</dataflow>
<dataflow id="353" from="denom_row_addr" to="store_ln52" fromId="85" toId="87">
</dataflow>
<dataflow id="354" from="select_ln44_2" to="store_ln44" fromId="41" toId="89">
</dataflow>
<dataflow id="355" from="i" to="store_ln44" fromId="8" toId="89">
</dataflow>
<dataflow id="356" from="add_ln46" to="store_ln46" fromId="73" toId="90">
</dataflow>
<dataflow id="357" from="j" to="store_ln46" fromId="7" toId="90">
</dataflow>
<dataflow id="358" from="select_ln50_1" to="store_ln50" fromId="72" toId="91">
</dataflow>
<dataflow id="359" from="empty" to="store_ln50" fromId="6" toId="91">
</dataflow>
<dataflow id="360" from="icmp_ln44" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="361" from="trunc_ln46" to="StgValue_4" fromId="44" toId="4">
</dataflow>
<dataflow id="362" from="icmp_ln46_1" to="StgValue_4" fromId="74" toId="4">
</dataflow>
<dataflow id="363" from="icmp_ln44" to="StgValue_3" fromId="25" toId="3">
</dataflow>
</dataflows>


</stg>
