/* Generated by Yosys 0.45+139 (git sha1 8e1e2b9a3, g++ 12.2.0-14 -fPIC -O3) */

module NR_1_9(IN1, IN2, Out);
  input IN1;
  wire IN1;
  input [8:0] IN2;
  wire [8:0] IN2;
  output [8:0] Out;
  wire [8:0] Out;
  AND _0_ (
    .A(IN1),
    .B(IN2[0]),
    .Y(Out[0])
  );
  AND _1_ (
    .A(IN1),
    .B(IN2[1]),
    .Y(Out[1])
  );
  AND _2_ (
    .A(IN1),
    .B(IN2[2]),
    .Y(Out[2])
  );
  AND _3_ (
    .A(IN1),
    .B(IN2[3]),
    .Y(Out[3])
  );
  AND _4_ (
    .A(IN1),
    .B(IN2[4]),
    .Y(Out[4])
  );
  AND _5_ (
    .A(IN1),
    .B(IN2[5]),
    .Y(Out[5])
  );
  AND _6_ (
    .A(IN1),
    .B(IN2[6]),
    .Y(Out[6])
  );
  AND _7_ (
    .A(IN1),
    .B(IN2[7]),
    .Y(Out[7])
  );
  AND _8_ (
    .A(IN1),
    .B(IN2[8]),
    .Y(Out[8])
  );
endmodule
