Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: LCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : LCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Serefcan/Desktop/Seref/FPGA_Codes/LCDDisplay/LCD.vhd" in Library work.
Architecture behavioral of Entity lcd is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LCD> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LCD> in library <work> (Architecture <behavioral>).
Entity <LCD> analyzed. Unit <LCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LCD>.
    Related source file is "C:/Users/Serefcan/Desktop/Seref/FPGA_Codes/LCDDisplay/LCD.vhd".
WARNING:Xst:1306 - Output <Data_Display> is never assigned.
WARNING:Xst:646 - Signal <mux> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <init_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 29                                             |
    | Inputs             | 3                                              |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | done                                           |
    | Power Up State     | done                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SF_D>.
    Found 1-bit register for signal <LCD_E>.
    Found 1-bit register for signal <LCD_RS>.
    Found 20-bit register for signal <i>.
    Found 20-bit adder for signal <i$share0000> created at line 60.
    Found 11-bit register for signal <i2>.
    Found 11-bit adder for signal <i2$share0000> created at line 403.
    Found 17-bit up counter for signal <i3>.
    Found 1-bit register for signal <init_done>.
    Found 1-bit register for signal <init_init>.
    Found 1-bit register for signal <LCD_E0>.
    Found 1-bit register for signal <LCD_E1>.
    Found 4-bit register for signal <SF_D0>.
    Found 4-bit register for signal <SF_D1>.
    Found 8-bit register for signal <tx_byte>.
    Found 1-bit register for signal <tx_init>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  58 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <LCD> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 20-bit adder                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 13
 1-bit register                                        : 7
 11-bit register                                       : 1
 20-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <tx_state/FSM> on signal <tx_state[1:7]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 high_setup | 0000010
 high_hold  | 0000100
 oneus      | 0001000
 low_setup  | 0010000
 low_hold   | 0100000
 fortyus    | 1000000
 done       | 0000001
------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <cur_state/FSM> on signal <cur_state[1:15]> with one-hot encoding.
---------------------------------
 State        | Encoding
---------------------------------
 init         | 000000000000001
 function_set | 000000000000010
 entry_set    | 000000000000100
 set_display  | 000000000001000
 clr_display  | 000000000010000
 pause        | 000000000100000
 set_addr     | 000000001000000
 char_g       | 000000010000000
 char_h       | 000000100000000
 char_r       | 000001000000000
 char_i       | 000010000000000
 char_e       | 000100000000000
 char_t       | 001000000000000
 char_p       | 010000000000000
 done         | 100000000000000
---------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <init_state/FSM> on signal <init_state[1:11]> with one-hot encoding.
--------------------------
 State     | Encoding
--------------------------
 idle      | 00000000001
 fifteenms | 00000000010
 one       | 00000000100
 two       | 00000001000
 three     | 00000010000
 four      | 00000100000
 five      | 00001000000
 six       | 00010000000
 seven     | 00100000000
 eight     | 01000000000
 done      | 10000000000
--------------------------
WARNING:Xst:1710 - FF/Latch <SF_D1_2> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SF_D1_3> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_byte_7> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 20-bit adder                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SF_D1_2> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SF_D1_3> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_byte_7> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <LCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 105
 Flip-Flops                                            : 105

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LCD.ngr
Top Level Output File Name         : LCD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 310
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 46
#      LUT2                        : 22
#      LUT2_L                      : 1
#      LUT3                        : 19
#      LUT3_D                      : 3
#      LUT4                        : 100
#      LUT4_D                      : 9
#      LUT4_L                      : 4
#      MUXCY                       : 50
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 105
#      FDC                         : 20
#      FDCE                        : 11
#      FDE                         : 71
#      FDP                         : 1
#      FDPE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      113  out of   4656     2%  
 Number of Slice Flip Flops:            105  out of   9312     1%  
 Number of 4 input LUTs:                208  out of   9312     2%  
 Number of IOs:                          18
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 105   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 34    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.729ns (Maximum Frequency: 114.561MHz)
   Minimum input arrival time before clock: 5.010ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.729ns (frequency: 114.561MHz)
  Total number of paths / destination ports: 4480 / 133
-------------------------------------------------------------------------
Delay:               8.729ns (Levels of Logic = 6)
  Source:            i_13 (FF)
  Destination:       i_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i_13 to i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  i_13 (i_13)
     LUT4:I0->O            1   0.704   0.424  init_state_cmp_eq00011_SW0_SW0 (N40)
     LUT4:I3->O            3   0.704   0.535  init_state_cmp_eq00011 (N9)
     LUT4:I3->O            3   0.704   0.610  init_state_cmp_eq0003 (init_state_cmp_eq0003)
     LUT4:I1->O            2   0.704   0.451  i_mux0000<0>134 (i_mux0000<0>134)
     LUT4_D:I3->O          9   0.704   0.824  i_mux0000<0>136 (N0)
     LUT4:I3->O            1   0.704   0.000  i_mux0000<17>1 (i_mux0000<17>)
     FDE:D                     0.308          i_2
    ----------------------------------------
    Total                      8.729ns (5.123ns logic, 3.606ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 71 / 71
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       LCD_E (FF)
  Destination Clock: clk rising

  Data Path: reset to LCD_E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.218   1.263  reset_IBUF (reset_IBUF)
     INV:I->O             54   0.704   1.269  reset_inv1_INV_0 (reset_inv)
     FDE:CE                    0.555          LCD_E
    ----------------------------------------
    Total                      5.010ns (2.477ns logic, 2.533ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            LCD_E (FF)
  Destination:       LCD_E (PAD)
  Source Clock:      clk rising

  Data Path: LCD_E to LCD_E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  LCD_E (LCD_E_OBUF)
     OBUF:I->O                 3.272          LCD_E_OBUF (LCD_E)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.01 secs
 
--> 

Total memory usage is 4514388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

