
dht11_train.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08003634  08003634  00013634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003750  08003750  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003750  08003750  00013750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003758  08003758  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003758  08003758  00013758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800375c  0800375c  0001375c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003760  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000148  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001b8  200001b8  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c50a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001870  00000000  00000000  0002c5aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b98  00000000  00000000  0002de20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b00  00000000  00000000  0002e9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020ee7  00000000  00000000  0002f4b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d169  00000000  00000000  0005039f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000caf2d  00000000  00000000  0005d508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00128435  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000034f8  00000000  00000000  00128488  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800361c 	.word	0x0800361c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800361c 	.word	0x0800361c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <set_gpio_mode>:
#define OUTPUT 1
#define INPUT 0

//set DHT pin direction with given parameter
void set_gpio_mode(uint8_t pMode)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b088      	sub	sp, #32
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800057e:	f107 030c 	add.w	r3, r7, #12
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
 8000586:	605a      	str	r2, [r3, #4]
 8000588:	609a      	str	r2, [r3, #8]
 800058a:	60da      	str	r2, [r3, #12]
 800058c:	611a      	str	r2, [r3, #16]

	//if direction parameter OUTPUT
	if(pMode == OUTPUT)
 800058e:	79fb      	ldrb	r3, [r7, #7]
 8000590:	2b01      	cmp	r3, #1
 8000592:	d10e      	bne.n	80005b2 <set_gpio_mode+0x3e>
	{
	/*Configure GPIO pins : LD3_Pin LD2_Pin */
	  GPIO_InitStruct.Pin = DHT11_Pin;
 8000594:	2340      	movs	r3, #64	; 0x40
 8000596:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000598:	2301      	movs	r3, #1
 800059a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059c:	2300      	movs	r3, #0
 800059e:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005a0:	2302      	movs	r3, #2
 80005a2:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005a4:	f107 030c 	add.w	r3, r7, #12
 80005a8:	4619      	mov	r1, r3
 80005aa:	480c      	ldr	r0, [pc, #48]	; (80005dc <set_gpio_mode+0x68>)
 80005ac:	f000 fe48 	bl	8001240 <HAL_GPIO_Init>
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
	}
}
 80005b0:	e010      	b.n	80005d4 <set_gpio_mode+0x60>
	}else if(pMode == INPUT)   //else if direction parameter INPUT
 80005b2:	79fb      	ldrb	r3, [r7, #7]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d10d      	bne.n	80005d4 <set_gpio_mode+0x60>
	  GPIO_InitStruct.Pin = DHT11_Pin;
 80005b8:	2340      	movs	r3, #64	; 0x40
 80005ba:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005bc:	2300      	movs	r3, #0
 80005be:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c0:	2300      	movs	r3, #0
 80005c2:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005c4:	2302      	movs	r3, #2
 80005c6:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005c8:	f107 030c 	add.w	r3, r7, #12
 80005cc:	4619      	mov	r1, r3
 80005ce:	4803      	ldr	r0, [pc, #12]	; (80005dc <set_gpio_mode+0x68>)
 80005d0:	f000 fe36 	bl	8001240 <HAL_GPIO_Init>
}
 80005d4:	bf00      	nop
 80005d6:	3720      	adds	r7, #32
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	40020400 	.word	0x40020400

080005e0 <readDHT11>:
	}
}

// readDHT11 funciton
uint8_t readDHT11(uint8_t *pData)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b094      	sub	sp, #80	; 0x50
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	uint16_t mTime1 = 0, mTime2 = 0, mBit = 0;
 80005e8:	2300      	movs	r3, #0
 80005ea:	86fb      	strh	r3, [r7, #54]	; 0x36
 80005ec:	2300      	movs	r3, #0
 80005ee:	86bb      	strh	r3, [r7, #52]	; 0x34
 80005f0:	2300      	movs	r3, #0
 80005f2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	uint8_t humVal = 0, tempVal = 0, parityVal = 0, genParity = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 80005fc:	2300      	movs	r3, #0
 80005fe:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8000602:	2300      	movs	r3, #0
 8000604:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8000608:	2300      	movs	r3, #0
 800060a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t mData[40];

	//start comm
	set_gpio_mode(OUTPUT);			//set pin direction as input
 800060e:	2001      	movs	r0, #1
 8000610:	f7ff ffb0 	bl	8000574 <set_gpio_mode>
	HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	2140      	movs	r1, #64	; 0x40
 8000618:	4897      	ldr	r0, [pc, #604]	; (8000878 <readDHT11+0x298>)
 800061a:	f000 ffc5 	bl	80015a8 <HAL_GPIO_WritePin>
	HAL_Delay(20);					//wait 20 ms in Low state
 800061e:	2014      	movs	r0, #20
 8000620:	f000 fd04 	bl	800102c <HAL_Delay>
	set_gpio_mode(INPUT);			//set pin direction as input
 8000624:	2000      	movs	r0, #0
 8000626:	f7ff ffa5 	bl	8000574 <set_gpio_mode>

	//check dht answer
	__HAL_TIM_SET_COUNTER(&htim4, 0);				//set timer counter to zero
 800062a:	4b94      	ldr	r3, [pc, #592]	; (800087c <readDHT11+0x29c>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	2200      	movs	r2, #0
 8000630:	625a      	str	r2, [r3, #36]	; 0x24
	while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_SET) if((uint16_t)__HAL_TIM_GET_COUNTER(&htim4) > 500) return 0;
 8000632:	e008      	b.n	8000646 <readDHT11+0x66>
 8000634:	4b91      	ldr	r3, [pc, #580]	; (800087c <readDHT11+0x29c>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800063a:	b29b      	uxth	r3, r3
 800063c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000640:	d901      	bls.n	8000646 <readDHT11+0x66>
 8000642:	2300      	movs	r3, #0
 8000644:	e113      	b.n	800086e <readDHT11+0x28e>
 8000646:	2140      	movs	r1, #64	; 0x40
 8000648:	488b      	ldr	r0, [pc, #556]	; (8000878 <readDHT11+0x298>)
 800064a:	f000 ff95 	bl	8001578 <HAL_GPIO_ReadPin>
 800064e:	4603      	mov	r3, r0
 8000650:	2b01      	cmp	r3, #1
 8000652:	d0ef      	beq.n	8000634 <readDHT11+0x54>
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8000654:	4b89      	ldr	r3, [pc, #548]	; (800087c <readDHT11+0x29c>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2200      	movs	r2, #0
 800065a:	625a      	str	r2, [r3, #36]	; 0x24
	while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_RESET) if((uint16_t)__HAL_TIM_GET_COUNTER(&htim4) > 500) return 0;
 800065c:	e008      	b.n	8000670 <readDHT11+0x90>
 800065e:	4b87      	ldr	r3, [pc, #540]	; (800087c <readDHT11+0x29c>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000664:	b29b      	uxth	r3, r3
 8000666:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800066a:	d901      	bls.n	8000670 <readDHT11+0x90>
 800066c:	2300      	movs	r3, #0
 800066e:	e0fe      	b.n	800086e <readDHT11+0x28e>
 8000670:	2140      	movs	r1, #64	; 0x40
 8000672:	4881      	ldr	r0, [pc, #516]	; (8000878 <readDHT11+0x298>)
 8000674:	f000 ff80 	bl	8001578 <HAL_GPIO_ReadPin>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d0ef      	beq.n	800065e <readDHT11+0x7e>
	mTime1 = (uint16_t)__HAL_TIM_GET_COUNTER(&htim4);
 800067e:	4b7f      	ldr	r3, [pc, #508]	; (800087c <readDHT11+0x29c>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000684:	86fb      	strh	r3, [r7, #54]	; 0x36
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8000686:	4b7d      	ldr	r3, [pc, #500]	; (800087c <readDHT11+0x29c>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2200      	movs	r2, #0
 800068c:	625a      	str	r2, [r3, #36]	; 0x24
	while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_SET) if((uint16_t)__HAL_TIM_GET_COUNTER(&htim4) > 500) return 0;
 800068e:	e008      	b.n	80006a2 <readDHT11+0xc2>
 8000690:	4b7a      	ldr	r3, [pc, #488]	; (800087c <readDHT11+0x29c>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000696:	b29b      	uxth	r3, r3
 8000698:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800069c:	d901      	bls.n	80006a2 <readDHT11+0xc2>
 800069e:	2300      	movs	r3, #0
 80006a0:	e0e5      	b.n	800086e <readDHT11+0x28e>
 80006a2:	2140      	movs	r1, #64	; 0x40
 80006a4:	4874      	ldr	r0, [pc, #464]	; (8000878 <readDHT11+0x298>)
 80006a6:	f000 ff67 	bl	8001578 <HAL_GPIO_ReadPin>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d0ef      	beq.n	8000690 <readDHT11+0xb0>
	mTime2 = (uint16_t)__HAL_TIM_GET_COUNTER(&htim4);
 80006b0:	4b72      	ldr	r3, [pc, #456]	; (800087c <readDHT11+0x29c>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006b6:	86bb      	strh	r3, [r7, #52]	; 0x34

	//if answer is wrong return
	if(mTime1 < 75 && mTime1 > 85 && mTime2 < 75 && mTime2 > 85)
 80006b8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80006ba:	2b4a      	cmp	r3, #74	; 0x4a
 80006bc:	d80a      	bhi.n	80006d4 <readDHT11+0xf4>
 80006be:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80006c0:	2b55      	cmp	r3, #85	; 0x55
 80006c2:	d907      	bls.n	80006d4 <readDHT11+0xf4>
 80006c4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80006c6:	2b4a      	cmp	r3, #74	; 0x4a
 80006c8:	d804      	bhi.n	80006d4 <readDHT11+0xf4>
 80006ca:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80006cc:	2b55      	cmp	r3, #85	; 0x55
 80006ce:	d901      	bls.n	80006d4 <readDHT11+0xf4>
	{
		return 0;
 80006d0:	2300      	movs	r3, #0
 80006d2:	e0cc      	b.n	800086e <readDHT11+0x28e>
	}

	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006da:	4869      	ldr	r0, [pc, #420]	; (8000880 <readDHT11+0x2a0>)
 80006dc:	f000 ff64 	bl	80015a8 <HAL_GPIO_WritePin>
	for(int j = 0; j < 40; j++)
 80006e0:	2300      	movs	r3, #0
 80006e2:	647b      	str	r3, [r7, #68]	; 0x44
 80006e4:	e04c      	b.n	8000780 <readDHT11+0x1a0>
	{
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 80006e6:	4b65      	ldr	r3, [pc, #404]	; (800087c <readDHT11+0x29c>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	2200      	movs	r2, #0
 80006ec:	625a      	str	r2, [r3, #36]	; 0x24
		while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_RESET) if((uint16_t)__HAL_TIM_GET_COUNTER(&htim4) > 500) return 0;
 80006ee:	e008      	b.n	8000702 <readDHT11+0x122>
 80006f0:	4b62      	ldr	r3, [pc, #392]	; (800087c <readDHT11+0x29c>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006f6:	b29b      	uxth	r3, r3
 80006f8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80006fc:	d901      	bls.n	8000702 <readDHT11+0x122>
 80006fe:	2300      	movs	r3, #0
 8000700:	e0b5      	b.n	800086e <readDHT11+0x28e>
 8000702:	2140      	movs	r1, #64	; 0x40
 8000704:	485c      	ldr	r0, [pc, #368]	; (8000878 <readDHT11+0x298>)
 8000706:	f000 ff37 	bl	8001578 <HAL_GPIO_ReadPin>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d0ef      	beq.n	80006f0 <readDHT11+0x110>
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8000710:	4b5a      	ldr	r3, [pc, #360]	; (800087c <readDHT11+0x29c>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	2200      	movs	r2, #0
 8000716:	625a      	str	r2, [r3, #36]	; 0x24
		while(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_SET) if((uint16_t)__HAL_TIM_GET_COUNTER(&htim4) > 500) return 0;
 8000718:	e008      	b.n	800072c <readDHT11+0x14c>
 800071a:	4b58      	ldr	r3, [pc, #352]	; (800087c <readDHT11+0x29c>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000720:	b29b      	uxth	r3, r3
 8000722:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000726:	d901      	bls.n	800072c <readDHT11+0x14c>
 8000728:	2300      	movs	r3, #0
 800072a:	e0a0      	b.n	800086e <readDHT11+0x28e>
 800072c:	2140      	movs	r1, #64	; 0x40
 800072e:	4852      	ldr	r0, [pc, #328]	; (8000878 <readDHT11+0x298>)
 8000730:	f000 ff22 	bl	8001578 <HAL_GPIO_ReadPin>
 8000734:	4603      	mov	r3, r0
 8000736:	2b01      	cmp	r3, #1
 8000738:	d0ef      	beq.n	800071a <readDHT11+0x13a>
		mTime1 = (uint16_t)__HAL_TIM_GET_COUNTER(&htim4);
 800073a:	4b50      	ldr	r3, [pc, #320]	; (800087c <readDHT11+0x29c>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000740:	86fb      	strh	r3, [r7, #54]	; 0x36

		//check pass time in high state
		//if pass time 25uS set as LOW

		if(mTime1 > 20 && mTime1 < 30)
 8000742:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000744:	2b14      	cmp	r3, #20
 8000746:	d906      	bls.n	8000756 <readDHT11+0x176>
 8000748:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800074a:	2b1d      	cmp	r3, #29
 800074c:	d803      	bhi.n	8000756 <readDHT11+0x176>
		{
			mBit = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8000754:	e008      	b.n	8000768 <readDHT11+0x188>
		}
		else if(mTime1 > 60 && mTime1 < 80) //if pass time 70 uS set as HIGH
 8000756:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000758:	2b3c      	cmp	r3, #60	; 0x3c
 800075a:	d905      	bls.n	8000768 <readDHT11+0x188>
 800075c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800075e:	2b4f      	cmp	r3, #79	; 0x4f
 8000760:	d802      	bhi.n	8000768 <readDHT11+0x188>
		{
			 mBit = 1;
 8000762:	2301      	movs	r3, #1
 8000764:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
		}

		//set i th data in data buffer
		mData[j] = mBit;
 8000768:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800076c:	b2d9      	uxtb	r1, r3
 800076e:	f107 0208 	add.w	r2, r7, #8
 8000772:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000774:	4413      	add	r3, r2
 8000776:	460a      	mov	r2, r1
 8000778:	701a      	strb	r2, [r3, #0]
	for(int j = 0; j < 40; j++)
 800077a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800077c:	3301      	adds	r3, #1
 800077e:	647b      	str	r3, [r7, #68]	; 0x44
 8000780:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000782:	2b27      	cmp	r3, #39	; 0x27
 8000784:	ddaf      	ble.n	80006e6 <readDHT11+0x106>

	}

	//get hum value from data buffer
	for(int i = 0; i < 8; i++)
 8000786:	2300      	movs	r3, #0
 8000788:	643b      	str	r3, [r7, #64]	; 0x40
 800078a:	e011      	b.n	80007b0 <readDHT11+0x1d0>
	{
		humVal += mData[i];
 800078c:	f107 0208 	add.w	r2, r7, #8
 8000790:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000792:	4413      	add	r3, r2
 8000794:	781a      	ldrb	r2, [r3, #0]
 8000796:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800079a:	4413      	add	r3, r2
 800079c:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
		humVal = humVal << 1;
 80007a0:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	for(int i = 0; i < 8; i++)
 80007aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80007ac:	3301      	adds	r3, #1
 80007ae:	643b      	str	r3, [r7, #64]	; 0x40
 80007b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80007b2:	2b07      	cmp	r3, #7
 80007b4:	ddea      	ble.n	800078c <readDHT11+0x1ac>
	}

	//get temp value from data buffer
	for(int i = 16; i < 24; i++)
 80007b6:	2310      	movs	r3, #16
 80007b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80007ba:	e011      	b.n	80007e0 <readDHT11+0x200>
	{
		tempVal += mData[i];
 80007bc:	f107 0208 	add.w	r2, r7, #8
 80007c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80007c2:	4413      	add	r3, r2
 80007c4:	781a      	ldrb	r2, [r3, #0]
 80007c6:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80007ca:	4413      	add	r3, r2
 80007cc:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
		tempVal = tempVal << 1;
 80007d0:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	for(int i = 16; i < 24; i++)
 80007da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80007dc:	3301      	adds	r3, #1
 80007de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80007e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80007e2:	2b17      	cmp	r3, #23
 80007e4:	ddea      	ble.n	80007bc <readDHT11+0x1dc>
	}

	//get parity value from data buffer
	for(int i = 32; i < 40; i++)
 80007e6:	2320      	movs	r3, #32
 80007e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80007ea:	e011      	b.n	8000810 <readDHT11+0x230>
	{
		parityVal += mData[i];
 80007ec:	f107 0208 	add.w	r2, r7, #8
 80007f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80007f2:	4413      	add	r3, r2
 80007f4:	781a      	ldrb	r2, [r3, #0]
 80007f6:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80007fa:	4413      	add	r3, r2
 80007fc:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
		parityVal = parityVal << 1;
 8000800:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i = 32; i < 40; i++)
 800080a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800080c:	3301      	adds	r3, #1
 800080e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000812:	2b27      	cmp	r3, #39	; 0x27
 8000814:	ddea      	ble.n	80007ec <readDHT11+0x20c>
	}

	parityVal = parityVal >> 1;
 8000816:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800081a:	085b      	lsrs	r3, r3, #1
 800081c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	humVal = humVal >> 1;
 8000820:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	tempVal = tempVal >> 1;
 800082a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800082e:	085b      	lsrs	r3, r3, #1
 8000830:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

	genParity = humVal + tempVal;
 8000834:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8000838:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800083c:	4413      	add	r3, r2
 800083e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	if(genParity == parityVal)
 8000842:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8000846:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800084a:	429a      	cmp	r2, r3
 800084c:	d105      	bne.n	800085a <readDHT11+0x27a>

	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800084e:	2201      	movs	r2, #1
 8000850:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000854:	480a      	ldr	r0, [pc, #40]	; (8000880 <readDHT11+0x2a0>)
 8000856:	f000 fea7 	bl	80015a8 <HAL_GPIO_WritePin>

	pData[0] = tempVal;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8000860:	701a      	strb	r2, [r3, #0]
	pData[1] = humVal;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	3301      	adds	r3, #1
 8000866:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 800086a:	701a      	strb	r2, [r3, #0]

	return 1;
 800086c:	2301      	movs	r3, #1
}
 800086e:	4618      	mov	r0, r3
 8000870:	3750      	adds	r7, #80	; 0x50
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	40020400 	.word	0x40020400
 800087c:	2000008c 	.word	0x2000008c
 8000880:	40020c00 	.word	0x40020c00

08000884 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800088a:	f000 fb5d 	bl	8000f48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800088e:	f000 f8b9 	bl	8000a04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000892:	f000 f99b 	bl	8000bcc <MX_GPIO_Init>
  MX_TIM4_Init();
 8000896:	f000 f91f 	bl	8000ad8 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 800089a:	f000 f96d 	bl	8000b78 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim4);
 800089e:	4849      	ldr	r0, [pc, #292]	; (80009c4 <main+0x140>)
 80008a0:	f001 fb84 	bl	8001fac <HAL_TIM_Base_Start>

  // Wifi Connection
  buffLen = sprintf(sendBuff, "AT+CWMODE_CUR=1\r\n");
 80008a4:	4948      	ldr	r1, [pc, #288]	; (80009c8 <main+0x144>)
 80008a6:	4849      	ldr	r0, [pc, #292]	; (80009cc <main+0x148>)
 80008a8:	f002 fa4a 	bl	8002d40 <siprintf>
 80008ac:	4603      	mov	r3, r0
 80008ae:	b2da      	uxtb	r2, r3
 80008b0:	4b47      	ldr	r3, [pc, #284]	; (80009d0 <main+0x14c>)
 80008b2:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, (uint8_t *)sendBuff, buffLen, 1000);
 80008b4:	4b46      	ldr	r3, [pc, #280]	; (80009d0 <main+0x14c>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	b29a      	uxth	r2, r3
 80008ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008be:	4943      	ldr	r1, [pc, #268]	; (80009cc <main+0x148>)
 80008c0:	4844      	ldr	r0, [pc, #272]	; (80009d4 <main+0x150>)
 80008c2:	f001 fe96 	bl	80025f2 <HAL_UART_Transmit>

  buffLen = sprintf(sendBuff, "AT+CWLAP\r\n");
 80008c6:	4944      	ldr	r1, [pc, #272]	; (80009d8 <main+0x154>)
 80008c8:	4840      	ldr	r0, [pc, #256]	; (80009cc <main+0x148>)
 80008ca:	f002 fa39 	bl	8002d40 <siprintf>
 80008ce:	4603      	mov	r3, r0
 80008d0:	b2da      	uxtb	r2, r3
 80008d2:	4b3f      	ldr	r3, [pc, #252]	; (80009d0 <main+0x14c>)
 80008d4:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, (uint8_t *)sendBuff, buffLen, 1000);
 80008d6:	4b3e      	ldr	r3, [pc, #248]	; (80009d0 <main+0x14c>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	b29a      	uxth	r2, r3
 80008dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008e0:	493a      	ldr	r1, [pc, #232]	; (80009cc <main+0x148>)
 80008e2:	483c      	ldr	r0, [pc, #240]	; (80009d4 <main+0x150>)
 80008e4:	f001 fe85 	bl	80025f2 <HAL_UART_Transmit>

  HAL_Delay(2000);
 80008e8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80008ec:	f000 fb9e 	bl	800102c <HAL_Delay>

  buffLen = sprintf(sendBuff, "AT+CWJAP_CUR=\"%s\",\"%s\"\r\n", WIFI_NAME, WIFI_PASSW);
 80008f0:	4b3a      	ldr	r3, [pc, #232]	; (80009dc <main+0x158>)
 80008f2:	4a3b      	ldr	r2, [pc, #236]	; (80009e0 <main+0x15c>)
 80008f4:	493b      	ldr	r1, [pc, #236]	; (80009e4 <main+0x160>)
 80008f6:	4835      	ldr	r0, [pc, #212]	; (80009cc <main+0x148>)
 80008f8:	f002 fa22 	bl	8002d40 <siprintf>
 80008fc:	4603      	mov	r3, r0
 80008fe:	b2da      	uxtb	r2, r3
 8000900:	4b33      	ldr	r3, [pc, #204]	; (80009d0 <main+0x14c>)
 8000902:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, (uint8_t *)sendBuff, buffLen, 1000);
 8000904:	4b32      	ldr	r3, [pc, #200]	; (80009d0 <main+0x14c>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	b29a      	uxth	r2, r3
 800090a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800090e:	492f      	ldr	r1, [pc, #188]	; (80009cc <main+0x148>)
 8000910:	4830      	ldr	r0, [pc, #192]	; (80009d4 <main+0x150>)
 8000912:	f001 fe6e 	bl	80025f2 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // check DHT11 is read succesfully
	  if(readDHT11(dhtval) == 1)
 8000916:	4834      	ldr	r0, [pc, #208]	; (80009e8 <main+0x164>)
 8000918:	f7ff fe62 	bl	80005e0 <readDHT11>
 800091c:	4603      	mov	r3, r0
 800091e:	2b01      	cmp	r3, #1
 8000920:	d14a      	bne.n	80009b8 <main+0x134>
	  {
		  // connect Thinkspeak server
		  buffLen = sprintf(sendBuff, "AT+CIPSTART=\"TCP\",\"api.thingspeak.com\",80\r\n");
 8000922:	4932      	ldr	r1, [pc, #200]	; (80009ec <main+0x168>)
 8000924:	4829      	ldr	r0, [pc, #164]	; (80009cc <main+0x148>)
 8000926:	f002 fa0b 	bl	8002d40 <siprintf>
 800092a:	4603      	mov	r3, r0
 800092c:	b2da      	uxtb	r2, r3
 800092e:	4b28      	ldr	r3, [pc, #160]	; (80009d0 <main+0x14c>)
 8000930:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, (uint8_t *)sendBuff, buffLen, 1000);
 8000932:	4b27      	ldr	r3, [pc, #156]	; (80009d0 <main+0x14c>)
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	b29a      	uxth	r2, r3
 8000938:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800093c:	4923      	ldr	r1, [pc, #140]	; (80009cc <main+0x148>)
 800093e:	4825      	ldr	r0, [pc, #148]	; (80009d4 <main+0x150>)
 8000940:	f001 fe57 	bl	80025f2 <HAL_UART_Transmit>
		  HAL_Delay(3000);
 8000944:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000948:	f000 fb70 	bl	800102c <HAL_Delay>

		  // after connection to Thingspeak prepare data to send
		  buffLen = sprintf(sendBuff, "GET /update?api_key=%s&field1=%d&field2=%d\r\n", API_KEY, dhtval[0], dhtval[1]);
 800094c:	4b26      	ldr	r3, [pc, #152]	; (80009e8 <main+0x164>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	461a      	mov	r2, r3
 8000952:	4b25      	ldr	r3, [pc, #148]	; (80009e8 <main+0x164>)
 8000954:	785b      	ldrb	r3, [r3, #1]
 8000956:	9300      	str	r3, [sp, #0]
 8000958:	4613      	mov	r3, r2
 800095a:	4a25      	ldr	r2, [pc, #148]	; (80009f0 <main+0x16c>)
 800095c:	4925      	ldr	r1, [pc, #148]	; (80009f4 <main+0x170>)
 800095e:	481b      	ldr	r0, [pc, #108]	; (80009cc <main+0x148>)
 8000960:	f002 f9ee 	bl	8002d40 <siprintf>
 8000964:	4603      	mov	r3, r0
 8000966:	b2da      	uxtb	r2, r3
 8000968:	4b19      	ldr	r3, [pc, #100]	; (80009d0 <main+0x14c>)
 800096a:	701a      	strb	r2, [r3, #0]
		  buffLen2 = sprintf(sendBuff2, "AT+CIPSEND=%d\r\n", buffLen);
 800096c:	4b18      	ldr	r3, [pc, #96]	; (80009d0 <main+0x14c>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	461a      	mov	r2, r3
 8000972:	4921      	ldr	r1, [pc, #132]	; (80009f8 <main+0x174>)
 8000974:	4821      	ldr	r0, [pc, #132]	; (80009fc <main+0x178>)
 8000976:	f002 f9e3 	bl	8002d40 <siprintf>
 800097a:	4603      	mov	r3, r0
 800097c:	b2da      	uxtb	r2, r3
 800097e:	4b20      	ldr	r3, [pc, #128]	; (8000a00 <main+0x17c>)
 8000980:	701a      	strb	r2, [r3, #0]

		  // send preapeared buffers to Thingspeak using ESP8266
		  HAL_UART_Transmit(&huart1, (uint8_t *)sendBuff2, buffLen2, 1000);
 8000982:	4b1f      	ldr	r3, [pc, #124]	; (8000a00 <main+0x17c>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	b29a      	uxth	r2, r3
 8000988:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800098c:	491b      	ldr	r1, [pc, #108]	; (80009fc <main+0x178>)
 800098e:	4811      	ldr	r0, [pc, #68]	; (80009d4 <main+0x150>)
 8000990:	f001 fe2f 	bl	80025f2 <HAL_UART_Transmit>
		  HAL_Delay(1000);
 8000994:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000998:	f000 fb48 	bl	800102c <HAL_Delay>
		  HAL_UART_Transmit(&huart1, (uint8_t *)sendBuff, buffLen, 1000);
 800099c:	4b0c      	ldr	r3, [pc, #48]	; (80009d0 <main+0x14c>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	b29a      	uxth	r2, r3
 80009a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009a6:	4909      	ldr	r1, [pc, #36]	; (80009cc <main+0x148>)
 80009a8:	480a      	ldr	r0, [pc, #40]	; (80009d4 <main+0x150>)
 80009aa:	f001 fe22 	bl	80025f2 <HAL_UART_Transmit>

		  // wait for 30sn to send new data
		  HAL_Delay(30000);
 80009ae:	f247 5030 	movw	r0, #30000	; 0x7530
 80009b2:	f000 fb3b 	bl	800102c <HAL_Delay>
 80009b6:	e7ae      	b.n	8000916 <main+0x92>
	  }else{
		  HAL_Delay(3000);
 80009b8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80009bc:	f000 fb36 	bl	800102c <HAL_Delay>
	  if(readDHT11(dhtval) == 1)
 80009c0:	e7a9      	b.n	8000916 <main+0x92>
 80009c2:	bf00      	nop
 80009c4:	2000008c 	.word	0x2000008c
 80009c8:	08003634 	.word	0x08003634
 80009cc:	20000118 	.word	0x20000118
 80009d0:	20000198 	.word	0x20000198
 80009d4:	200000d4 	.word	0x200000d4
 80009d8:	08003648 	.word	0x08003648
 80009dc:	080036f8 	.word	0x080036f8
 80009e0:	080036f0 	.word	0x080036f0
 80009e4:	08003654 	.word	0x08003654
 80009e8:	2000019c 	.word	0x2000019c
 80009ec:	08003670 	.word	0x08003670
 80009f0:	080036dc 	.word	0x080036dc
 80009f4:	0800369c 	.word	0x0800369c
 80009f8:	080036cc 	.word	0x080036cc
 80009fc:	20000158 	.word	0x20000158
 8000a00:	20000199 	.word	0x20000199

08000a04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b094      	sub	sp, #80	; 0x50
 8000a08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a0a:	f107 0320 	add.w	r3, r7, #32
 8000a0e:	2230      	movs	r2, #48	; 0x30
 8000a10:	2100      	movs	r1, #0
 8000a12:	4618      	mov	r0, r3
 8000a14:	f002 f98c 	bl	8002d30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a18:	f107 030c 	add.w	r3, r7, #12
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a28:	2300      	movs	r3, #0
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	4b28      	ldr	r3, [pc, #160]	; (8000ad0 <SystemClock_Config+0xcc>)
 8000a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a30:	4a27      	ldr	r2, [pc, #156]	; (8000ad0 <SystemClock_Config+0xcc>)
 8000a32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a36:	6413      	str	r3, [r2, #64]	; 0x40
 8000a38:	4b25      	ldr	r3, [pc, #148]	; (8000ad0 <SystemClock_Config+0xcc>)
 8000a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a44:	2300      	movs	r3, #0
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	4b22      	ldr	r3, [pc, #136]	; (8000ad4 <SystemClock_Config+0xd0>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a21      	ldr	r2, [pc, #132]	; (8000ad4 <SystemClock_Config+0xd0>)
 8000a4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a52:	6013      	str	r3, [r2, #0]
 8000a54:	4b1f      	ldr	r3, [pc, #124]	; (8000ad4 <SystemClock_Config+0xd0>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a5c:	607b      	str	r3, [r7, #4]
 8000a5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a60:	2301      	movs	r3, #1
 8000a62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a68:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a6e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a72:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a74:	2304      	movs	r3, #4
 8000a76:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000a78:	2348      	movs	r3, #72	; 0x48
 8000a7a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000a80:	2307      	movs	r3, #7
 8000a82:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a84:	f107 0320 	add.w	r3, r7, #32
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f000 fda7 	bl	80015dc <HAL_RCC_OscConfig>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a94:	f000 f924 	bl	8000ce0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a98:	230f      	movs	r3, #15
 8000a9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000aa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aa8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ab0:	f107 030c 	add.w	r3, r7, #12
 8000ab4:	2102      	movs	r1, #2
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f001 f808 	bl	8001acc <HAL_RCC_ClockConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ac2:	f000 f90d 	bl	8000ce0 <Error_Handler>
  }
}
 8000ac6:	bf00      	nop
 8000ac8:	3750      	adds	r7, #80	; 0x50
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	40007000 	.word	0x40007000

08000ad8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b088      	sub	sp, #32
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000ade:	f107 030c 	add.w	r3, r7, #12
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
 8000ae6:	605a      	str	r2, [r3, #4]
 8000ae8:	609a      	str	r2, [r3, #8]
 8000aea:	60da      	str	r2, [r3, #12]
 8000aec:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000af6:	4b1e      	ldr	r3, [pc, #120]	; (8000b70 <MX_TIM4_Init+0x98>)
 8000af8:	4a1e      	ldr	r2, [pc, #120]	; (8000b74 <MX_TIM4_Init+0x9c>)
 8000afa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72;
 8000afc:	4b1c      	ldr	r3, [pc, #112]	; (8000b70 <MX_TIM4_Init+0x98>)
 8000afe:	2248      	movs	r2, #72	; 0x48
 8000b00:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b02:	4b1b      	ldr	r3, [pc, #108]	; (8000b70 <MX_TIM4_Init+0x98>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000b08:	4b19      	ldr	r3, [pc, #100]	; (8000b70 <MX_TIM4_Init+0x98>)
 8000b0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b0e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b10:	4b17      	ldr	r3, [pc, #92]	; (8000b70 <MX_TIM4_Init+0x98>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b16:	4b16      	ldr	r3, [pc, #88]	; (8000b70 <MX_TIM4_Init+0x98>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000b1c:	4814      	ldr	r0, [pc, #80]	; (8000b70 <MX_TIM4_Init+0x98>)
 8000b1e:	f001 f9f5 	bl	8001f0c <HAL_TIM_Base_Init>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8000b28:	f000 f8da 	bl	8000ce0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000b30:	2300      	movs	r3, #0
 8000b32:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8000b34:	f107 030c 	add.w	r3, r7, #12
 8000b38:	4619      	mov	r1, r3
 8000b3a:	480d      	ldr	r0, [pc, #52]	; (8000b70 <MX_TIM4_Init+0x98>)
 8000b3c:	f001 fa9e 	bl	800207c <HAL_TIM_SlaveConfigSynchro>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8000b46:	f000 f8cb 	bl	8000ce0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000b52:	1d3b      	adds	r3, r7, #4
 8000b54:	4619      	mov	r1, r3
 8000b56:	4806      	ldr	r0, [pc, #24]	; (8000b70 <MX_TIM4_Init+0x98>)
 8000b58:	f001 fc82 	bl	8002460 <HAL_TIMEx_MasterConfigSynchronization>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8000b62:	f000 f8bd 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000b66:	bf00      	nop
 8000b68:	3720      	adds	r7, #32
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	2000008c 	.word	0x2000008c
 8000b74:	40000800 	.word	0x40000800

08000b78 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b7c:	4b11      	ldr	r3, [pc, #68]	; (8000bc4 <MX_USART1_UART_Init+0x4c>)
 8000b7e:	4a12      	ldr	r2, [pc, #72]	; (8000bc8 <MX_USART1_UART_Init+0x50>)
 8000b80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b82:	4b10      	ldr	r3, [pc, #64]	; (8000bc4 <MX_USART1_UART_Init+0x4c>)
 8000b84:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b8a:	4b0e      	ldr	r3, [pc, #56]	; (8000bc4 <MX_USART1_UART_Init+0x4c>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b90:	4b0c      	ldr	r3, [pc, #48]	; (8000bc4 <MX_USART1_UART_Init+0x4c>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b96:	4b0b      	ldr	r3, [pc, #44]	; (8000bc4 <MX_USART1_UART_Init+0x4c>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b9c:	4b09      	ldr	r3, [pc, #36]	; (8000bc4 <MX_USART1_UART_Init+0x4c>)
 8000b9e:	220c      	movs	r2, #12
 8000ba0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ba2:	4b08      	ldr	r3, [pc, #32]	; (8000bc4 <MX_USART1_UART_Init+0x4c>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <MX_USART1_UART_Init+0x4c>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bae:	4805      	ldr	r0, [pc, #20]	; (8000bc4 <MX_USART1_UART_Init+0x4c>)
 8000bb0:	f001 fcd2 	bl	8002558 <HAL_UART_Init>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000bba:	f000 f891 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	200000d4 	.word	0x200000d4
 8000bc8:	40011000 	.word	0x40011000

08000bcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08a      	sub	sp, #40	; 0x28
 8000bd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd2:	f107 0314 	add.w	r3, r7, #20
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	605a      	str	r2, [r3, #4]
 8000bdc:	609a      	str	r2, [r3, #8]
 8000bde:	60da      	str	r2, [r3, #12]
 8000be0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	613b      	str	r3, [r7, #16]
 8000be6:	4b3a      	ldr	r3, [pc, #232]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	4a39      	ldr	r2, [pc, #228]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000bec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf2:	4b37      	ldr	r3, [pc, #220]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bfa:	613b      	str	r3, [r7, #16]
 8000bfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	4b33      	ldr	r3, [pc, #204]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	4a32      	ldr	r2, [pc, #200]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000c08:	f043 0301 	orr.w	r3, r3, #1
 8000c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0e:	4b30      	ldr	r3, [pc, #192]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	60bb      	str	r3, [r7, #8]
 8000c1e:	4b2c      	ldr	r3, [pc, #176]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	4a2b      	ldr	r2, [pc, #172]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000c24:	f043 0308 	orr.w	r3, r3, #8
 8000c28:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2a:	4b29      	ldr	r3, [pc, #164]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	f003 0308 	and.w	r3, r3, #8
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	607b      	str	r3, [r7, #4]
 8000c3a:	4b25      	ldr	r3, [pc, #148]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	4a24      	ldr	r2, [pc, #144]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000c40:	f043 0302 	orr.w	r3, r3, #2
 8000c44:	6313      	str	r3, [r2, #48]	; 0x30
 8000c46:	4b22      	ldr	r3, [pc, #136]	; (8000cd0 <MX_GPIO_Init+0x104>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	f003 0302 	and.w	r3, r3, #2
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000c52:	2200      	movs	r2, #0
 8000c54:	2102      	movs	r1, #2
 8000c56:	481f      	ldr	r0, [pc, #124]	; (8000cd4 <MX_GPIO_Init+0x108>)
 8000c58:	f000 fca6 	bl	80015a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c62:	481d      	ldr	r0, [pc, #116]	; (8000cd8 <MX_GPIO_Init+0x10c>)
 8000c64:	f000 fca0 	bl	80015a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2140      	movs	r1, #64	; 0x40
 8000c6c:	481b      	ldr	r0, [pc, #108]	; (8000cdc <MX_GPIO_Init+0x110>)
 8000c6e:	f000 fc9b 	bl	80015a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c72:	2302      	movs	r3, #2
 8000c74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c76:	2301      	movs	r3, #1
 8000c78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c82:	f107 0314 	add.w	r3, r7, #20
 8000c86:	4619      	mov	r1, r3
 8000c88:	4812      	ldr	r0, [pc, #72]	; (8000cd4 <MX_GPIO_Init+0x108>)
 8000c8a:	f000 fad9 	bl	8001240 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000c8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c94:	2301      	movs	r3, #1
 8000c96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	480c      	ldr	r0, [pc, #48]	; (8000cd8 <MX_GPIO_Init+0x10c>)
 8000ca8:	f000 faca 	bl	8001240 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8000cac:	2340      	movs	r3, #64	; 0x40
 8000cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8000cbc:	f107 0314 	add.w	r3, r7, #20
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4806      	ldr	r0, [pc, #24]	; (8000cdc <MX_GPIO_Init+0x110>)
 8000cc4:	f000 fabc 	bl	8001240 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cc8:	bf00      	nop
 8000cca:	3728      	adds	r7, #40	; 0x28
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40020000 	.word	0x40020000
 8000cd8:	40020c00 	.word	0x40020c00
 8000cdc:	40020400 	.word	0x40020400

08000ce0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce4:	b672      	cpsid	i
}
 8000ce6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ce8:	e7fe      	b.n	8000ce8 <Error_Handler+0x8>
	...

08000cec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	607b      	str	r3, [r7, #4]
 8000cf6:	4b10      	ldr	r3, [pc, #64]	; (8000d38 <HAL_MspInit+0x4c>)
 8000cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cfa:	4a0f      	ldr	r2, [pc, #60]	; (8000d38 <HAL_MspInit+0x4c>)
 8000cfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d00:	6453      	str	r3, [r2, #68]	; 0x44
 8000d02:	4b0d      	ldr	r3, [pc, #52]	; (8000d38 <HAL_MspInit+0x4c>)
 8000d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	603b      	str	r3, [r7, #0]
 8000d12:	4b09      	ldr	r3, [pc, #36]	; (8000d38 <HAL_MspInit+0x4c>)
 8000d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d16:	4a08      	ldr	r2, [pc, #32]	; (8000d38 <HAL_MspInit+0x4c>)
 8000d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d1e:	4b06      	ldr	r3, [pc, #24]	; (8000d38 <HAL_MspInit+0x4c>)
 8000d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d26:	603b      	str	r3, [r7, #0]
 8000d28:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d2a:	2007      	movs	r0, #7
 8000d2c:	f000 fa54 	bl	80011d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d30:	bf00      	nop
 8000d32:	3708      	adds	r7, #8
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40023800 	.word	0x40023800

08000d3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a0b      	ldr	r2, [pc, #44]	; (8000d78 <HAL_TIM_Base_MspInit+0x3c>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d10d      	bne.n	8000d6a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60fb      	str	r3, [r7, #12]
 8000d52:	4b0a      	ldr	r3, [pc, #40]	; (8000d7c <HAL_TIM_Base_MspInit+0x40>)
 8000d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d56:	4a09      	ldr	r2, [pc, #36]	; (8000d7c <HAL_TIM_Base_MspInit+0x40>)
 8000d58:	f043 0304 	orr.w	r3, r3, #4
 8000d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d5e:	4b07      	ldr	r3, [pc, #28]	; (8000d7c <HAL_TIM_Base_MspInit+0x40>)
 8000d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d62:	f003 0304 	and.w	r3, r3, #4
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000d6a:	bf00      	nop
 8000d6c:	3714      	adds	r7, #20
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	40000800 	.word	0x40000800
 8000d7c:	40023800 	.word	0x40023800

08000d80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08a      	sub	sp, #40	; 0x28
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d88:	f107 0314 	add.w	r3, r7, #20
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a19      	ldr	r2, [pc, #100]	; (8000e04 <HAL_UART_MspInit+0x84>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d12c      	bne.n	8000dfc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	613b      	str	r3, [r7, #16]
 8000da6:	4b18      	ldr	r3, [pc, #96]	; (8000e08 <HAL_UART_MspInit+0x88>)
 8000da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000daa:	4a17      	ldr	r2, [pc, #92]	; (8000e08 <HAL_UART_MspInit+0x88>)
 8000dac:	f043 0310 	orr.w	r3, r3, #16
 8000db0:	6453      	str	r3, [r2, #68]	; 0x44
 8000db2:	4b15      	ldr	r3, [pc, #84]	; (8000e08 <HAL_UART_MspInit+0x88>)
 8000db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000db6:	f003 0310 	and.w	r3, r3, #16
 8000dba:	613b      	str	r3, [r7, #16]
 8000dbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	4b11      	ldr	r3, [pc, #68]	; (8000e08 <HAL_UART_MspInit+0x88>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc6:	4a10      	ldr	r2, [pc, #64]	; (8000e08 <HAL_UART_MspInit+0x88>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dce:	4b0e      	ldr	r3, [pc, #56]	; (8000e08 <HAL_UART_MspInit+0x88>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000dda:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000dde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de0:	2302      	movs	r3, #2
 8000de2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de8:	2303      	movs	r3, #3
 8000dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dec:	2307      	movs	r3, #7
 8000dee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df0:	f107 0314 	add.w	r3, r7, #20
 8000df4:	4619      	mov	r1, r3
 8000df6:	4805      	ldr	r0, [pc, #20]	; (8000e0c <HAL_UART_MspInit+0x8c>)
 8000df8:	f000 fa22 	bl	8001240 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000dfc:	bf00      	nop
 8000dfe:	3728      	adds	r7, #40	; 0x28
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40011000 	.word	0x40011000
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	40020000 	.word	0x40020000

08000e10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e14:	e7fe      	b.n	8000e14 <NMI_Handler+0x4>

08000e16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e16:	b480      	push	{r7}
 8000e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e1a:	e7fe      	b.n	8000e1a <HardFault_Handler+0x4>

08000e1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e20:	e7fe      	b.n	8000e20 <MemManage_Handler+0x4>

08000e22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e22:	b480      	push	{r7}
 8000e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e26:	e7fe      	b.n	8000e26 <BusFault_Handler+0x4>

08000e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e2c:	e7fe      	b.n	8000e2c <UsageFault_Handler+0x4>

08000e2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e5c:	f000 f8c6 	bl	8000fec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e60:	bf00      	nop
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b086      	sub	sp, #24
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e6c:	4a14      	ldr	r2, [pc, #80]	; (8000ec0 <_sbrk+0x5c>)
 8000e6e:	4b15      	ldr	r3, [pc, #84]	; (8000ec4 <_sbrk+0x60>)
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e78:	4b13      	ldr	r3, [pc, #76]	; (8000ec8 <_sbrk+0x64>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d102      	bne.n	8000e86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e80:	4b11      	ldr	r3, [pc, #68]	; (8000ec8 <_sbrk+0x64>)
 8000e82:	4a12      	ldr	r2, [pc, #72]	; (8000ecc <_sbrk+0x68>)
 8000e84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e86:	4b10      	ldr	r3, [pc, #64]	; (8000ec8 <_sbrk+0x64>)
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d207      	bcs.n	8000ea4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e94:	f001 ff22 	bl	8002cdc <__errno>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	220c      	movs	r2, #12
 8000e9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea2:	e009      	b.n	8000eb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ea4:	4b08      	ldr	r3, [pc, #32]	; (8000ec8 <_sbrk+0x64>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eaa:	4b07      	ldr	r3, [pc, #28]	; (8000ec8 <_sbrk+0x64>)
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	4a05      	ldr	r2, [pc, #20]	; (8000ec8 <_sbrk+0x64>)
 8000eb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	3718      	adds	r7, #24
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	20020000 	.word	0x20020000
 8000ec4:	00000400 	.word	0x00000400
 8000ec8:	200001a0 	.word	0x200001a0
 8000ecc:	200001b8 	.word	0x200001b8

08000ed0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ed4:	4b06      	ldr	r3, [pc, #24]	; (8000ef0 <SystemInit+0x20>)
 8000ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000eda:	4a05      	ldr	r2, [pc, #20]	; (8000ef0 <SystemInit+0x20>)
 8000edc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ee0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ee4:	bf00      	nop
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ef4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ef8:	480d      	ldr	r0, [pc, #52]	; (8000f30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000efa:	490e      	ldr	r1, [pc, #56]	; (8000f34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000efc:	4a0e      	ldr	r2, [pc, #56]	; (8000f38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000efe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f00:	e002      	b.n	8000f08 <LoopCopyDataInit>

08000f02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f06:	3304      	adds	r3, #4

08000f08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f0c:	d3f9      	bcc.n	8000f02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f0e:	4a0b      	ldr	r2, [pc, #44]	; (8000f3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f10:	4c0b      	ldr	r4, [pc, #44]	; (8000f40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f14:	e001      	b.n	8000f1a <LoopFillZerobss>

08000f16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f18:	3204      	adds	r2, #4

08000f1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f1c:	d3fb      	bcc.n	8000f16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f1e:	f7ff ffd7 	bl	8000ed0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f22:	f001 fee1 	bl	8002ce8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f26:	f7ff fcad 	bl	8000884 <main>
  bx  lr    
 8000f2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f34:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000f38:	08003760 	.word	0x08003760
  ldr r2, =_sbss
 8000f3c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000f40:	200001b8 	.word	0x200001b8

08000f44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f44:	e7fe      	b.n	8000f44 <ADC_IRQHandler>
	...

08000f48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f4c:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <HAL_Init+0x40>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a0d      	ldr	r2, [pc, #52]	; (8000f88 <HAL_Init+0x40>)
 8000f52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f58:	4b0b      	ldr	r3, [pc, #44]	; (8000f88 <HAL_Init+0x40>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <HAL_Init+0x40>)
 8000f5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f64:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <HAL_Init+0x40>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a07      	ldr	r2, [pc, #28]	; (8000f88 <HAL_Init+0x40>)
 8000f6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f70:	2003      	movs	r0, #3
 8000f72:	f000 f931 	bl	80011d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f000 f808 	bl	8000f8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f7c:	f7ff feb6 	bl	8000cec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40023c00 	.word	0x40023c00

08000f8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f94:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <HAL_InitTick+0x54>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <HAL_InitTick+0x58>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 f93b 	bl	8001226 <HAL_SYSTICK_Config>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e00e      	b.n	8000fd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2b0f      	cmp	r3, #15
 8000fbe:	d80a      	bhi.n	8000fd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	6879      	ldr	r1, [r7, #4]
 8000fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc8:	f000 f911 	bl	80011ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fcc:	4a06      	ldr	r2, [pc, #24]	; (8000fe8 <HAL_InitTick+0x5c>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	e000      	b.n	8000fd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000000 	.word	0x20000000
 8000fe4:	20000008 	.word	0x20000008
 8000fe8:	20000004 	.word	0x20000004

08000fec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <HAL_IncTick+0x20>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b06      	ldr	r3, [pc, #24]	; (8001010 <HAL_IncTick+0x24>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	4a04      	ldr	r2, [pc, #16]	; (8001010 <HAL_IncTick+0x24>)
 8000ffe:	6013      	str	r3, [r2, #0]
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	20000008 	.word	0x20000008
 8001010:	200001a4 	.word	0x200001a4

08001014 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  return uwTick;
 8001018:	4b03      	ldr	r3, [pc, #12]	; (8001028 <HAL_GetTick+0x14>)
 800101a:	681b      	ldr	r3, [r3, #0]
}
 800101c:	4618      	mov	r0, r3
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	200001a4 	.word	0x200001a4

0800102c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001034:	f7ff ffee 	bl	8001014 <HAL_GetTick>
 8001038:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001044:	d005      	beq.n	8001052 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001046:	4b0a      	ldr	r3, [pc, #40]	; (8001070 <HAL_Delay+0x44>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	461a      	mov	r2, r3
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4413      	add	r3, r2
 8001050:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001052:	bf00      	nop
 8001054:	f7ff ffde 	bl	8001014 <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	68fa      	ldr	r2, [r7, #12]
 8001060:	429a      	cmp	r2, r3
 8001062:	d8f7      	bhi.n	8001054 <HAL_Delay+0x28>
  {
  }
}
 8001064:	bf00      	nop
 8001066:	bf00      	nop
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000008 	.word	0x20000008

08001074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800108a:	68ba      	ldr	r2, [r7, #8]
 800108c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001090:	4013      	ands	r3, r2
 8001092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800109c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010a6:	4a04      	ldr	r2, [pc, #16]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	60d3      	str	r3, [r2, #12]
}
 80010ac:	bf00      	nop
 80010ae:	3714      	adds	r7, #20
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c0:	4b04      	ldr	r3, [pc, #16]	; (80010d4 <__NVIC_GetPriorityGrouping+0x18>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	0a1b      	lsrs	r3, r3, #8
 80010c6:	f003 0307 	and.w	r3, r3, #7
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	6039      	str	r1, [r7, #0]
 80010e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	db0a      	blt.n	8001102 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	490c      	ldr	r1, [pc, #48]	; (8001124 <__NVIC_SetPriority+0x4c>)
 80010f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f6:	0112      	lsls	r2, r2, #4
 80010f8:	b2d2      	uxtb	r2, r2
 80010fa:	440b      	add	r3, r1
 80010fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001100:	e00a      	b.n	8001118 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	b2da      	uxtb	r2, r3
 8001106:	4908      	ldr	r1, [pc, #32]	; (8001128 <__NVIC_SetPriority+0x50>)
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	f003 030f 	and.w	r3, r3, #15
 800110e:	3b04      	subs	r3, #4
 8001110:	0112      	lsls	r2, r2, #4
 8001112:	b2d2      	uxtb	r2, r2
 8001114:	440b      	add	r3, r1
 8001116:	761a      	strb	r2, [r3, #24]
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	e000e100 	.word	0xe000e100
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800112c:	b480      	push	{r7}
 800112e:	b089      	sub	sp, #36	; 0x24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f003 0307 	and.w	r3, r3, #7
 800113e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	f1c3 0307 	rsb	r3, r3, #7
 8001146:	2b04      	cmp	r3, #4
 8001148:	bf28      	it	cs
 800114a:	2304      	movcs	r3, #4
 800114c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	3304      	adds	r3, #4
 8001152:	2b06      	cmp	r3, #6
 8001154:	d902      	bls.n	800115c <NVIC_EncodePriority+0x30>
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3b03      	subs	r3, #3
 800115a:	e000      	b.n	800115e <NVIC_EncodePriority+0x32>
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001160:	f04f 32ff 	mov.w	r2, #4294967295
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	43da      	mvns	r2, r3
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	401a      	ands	r2, r3
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001174:	f04f 31ff 	mov.w	r1, #4294967295
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	fa01 f303 	lsl.w	r3, r1, r3
 800117e:	43d9      	mvns	r1, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001184:	4313      	orrs	r3, r2
         );
}
 8001186:	4618      	mov	r0, r3
 8001188:	3724      	adds	r7, #36	; 0x24
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
	...

08001194 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	3b01      	subs	r3, #1
 80011a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011a4:	d301      	bcc.n	80011aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011a6:	2301      	movs	r3, #1
 80011a8:	e00f      	b.n	80011ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011aa:	4a0a      	ldr	r2, [pc, #40]	; (80011d4 <SysTick_Config+0x40>)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	3b01      	subs	r3, #1
 80011b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011b2:	210f      	movs	r1, #15
 80011b4:	f04f 30ff 	mov.w	r0, #4294967295
 80011b8:	f7ff ff8e 	bl	80010d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011bc:	4b05      	ldr	r3, [pc, #20]	; (80011d4 <SysTick_Config+0x40>)
 80011be:	2200      	movs	r2, #0
 80011c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011c2:	4b04      	ldr	r3, [pc, #16]	; (80011d4 <SysTick_Config+0x40>)
 80011c4:	2207      	movs	r2, #7
 80011c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	e000e010 	.word	0xe000e010

080011d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f7ff ff47 	bl	8001074 <__NVIC_SetPriorityGrouping>
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b086      	sub	sp, #24
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	4603      	mov	r3, r0
 80011f6:	60b9      	str	r1, [r7, #8]
 80011f8:	607a      	str	r2, [r7, #4]
 80011fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001200:	f7ff ff5c 	bl	80010bc <__NVIC_GetPriorityGrouping>
 8001204:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	68b9      	ldr	r1, [r7, #8]
 800120a:	6978      	ldr	r0, [r7, #20]
 800120c:	f7ff ff8e 	bl	800112c <NVIC_EncodePriority>
 8001210:	4602      	mov	r2, r0
 8001212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001216:	4611      	mov	r1, r2
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff ff5d 	bl	80010d8 <__NVIC_SetPriority>
}
 800121e:	bf00      	nop
 8001220:	3718      	adds	r7, #24
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}

08001226 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	b082      	sub	sp, #8
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f7ff ffb0 	bl	8001194 <SysTick_Config>
 8001234:	4603      	mov	r3, r0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001240:	b480      	push	{r7}
 8001242:	b089      	sub	sp, #36	; 0x24
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800124e:	2300      	movs	r3, #0
 8001250:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001252:	2300      	movs	r3, #0
 8001254:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001256:	2300      	movs	r3, #0
 8001258:	61fb      	str	r3, [r7, #28]
 800125a:	e16b      	b.n	8001534 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800125c:	2201      	movs	r2, #1
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	4013      	ands	r3, r2
 800126e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	429a      	cmp	r2, r3
 8001276:	f040 815a 	bne.w	800152e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f003 0303 	and.w	r3, r3, #3
 8001282:	2b01      	cmp	r3, #1
 8001284:	d005      	beq.n	8001292 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800128e:	2b02      	cmp	r3, #2
 8001290:	d130      	bne.n	80012f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	2203      	movs	r2, #3
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43db      	mvns	r3, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4013      	ands	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	68da      	ldr	r2, [r3, #12]
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012c8:	2201      	movs	r2, #1
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	fa02 f303 	lsl.w	r3, r2, r3
 80012d0:	43db      	mvns	r3, r3
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	4013      	ands	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	091b      	lsrs	r3, r3, #4
 80012de:	f003 0201 	and.w	r2, r3, #1
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	fa02 f303 	lsl.w	r3, r2, r3
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	4313      	orrs	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f003 0303 	and.w	r3, r3, #3
 80012fc:	2b03      	cmp	r3, #3
 80012fe:	d017      	beq.n	8001330 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	2203      	movs	r2, #3
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	689a      	ldr	r2, [r3, #8]
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	fa02 f303 	lsl.w	r3, r2, r3
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	4313      	orrs	r3, r2
 8001328:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f003 0303 	and.w	r3, r3, #3
 8001338:	2b02      	cmp	r3, #2
 800133a:	d123      	bne.n	8001384 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	08da      	lsrs	r2, r3, #3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3208      	adds	r2, #8
 8001344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001348:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	f003 0307 	and.w	r3, r3, #7
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	220f      	movs	r2, #15
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	43db      	mvns	r3, r3
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4013      	ands	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	691a      	ldr	r2, [r3, #16]
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	f003 0307 	and.w	r3, r3, #7
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4313      	orrs	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	08da      	lsrs	r2, r3, #3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	3208      	adds	r2, #8
 800137e:	69b9      	ldr	r1, [r7, #24]
 8001380:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	2203      	movs	r2, #3
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	43db      	mvns	r3, r3
 8001396:	69ba      	ldr	r2, [r7, #24]
 8001398:	4013      	ands	r3, r2
 800139a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f003 0203 	and.w	r2, r3, #3
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	f000 80b4 	beq.w	800152e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	4b60      	ldr	r3, [pc, #384]	; (800154c <HAL_GPIO_Init+0x30c>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ce:	4a5f      	ldr	r2, [pc, #380]	; (800154c <HAL_GPIO_Init+0x30c>)
 80013d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013d4:	6453      	str	r3, [r2, #68]	; 0x44
 80013d6:	4b5d      	ldr	r3, [pc, #372]	; (800154c <HAL_GPIO_Init+0x30c>)
 80013d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013e2:	4a5b      	ldr	r2, [pc, #364]	; (8001550 <HAL_GPIO_Init+0x310>)
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	089b      	lsrs	r3, r3, #2
 80013e8:	3302      	adds	r3, #2
 80013ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	f003 0303 	and.w	r3, r3, #3
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	220f      	movs	r2, #15
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	43db      	mvns	r3, r3
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	4013      	ands	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a52      	ldr	r2, [pc, #328]	; (8001554 <HAL_GPIO_Init+0x314>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d02b      	beq.n	8001466 <HAL_GPIO_Init+0x226>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4a51      	ldr	r2, [pc, #324]	; (8001558 <HAL_GPIO_Init+0x318>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d025      	beq.n	8001462 <HAL_GPIO_Init+0x222>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a50      	ldr	r2, [pc, #320]	; (800155c <HAL_GPIO_Init+0x31c>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d01f      	beq.n	800145e <HAL_GPIO_Init+0x21e>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a4f      	ldr	r2, [pc, #316]	; (8001560 <HAL_GPIO_Init+0x320>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d019      	beq.n	800145a <HAL_GPIO_Init+0x21a>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a4e      	ldr	r2, [pc, #312]	; (8001564 <HAL_GPIO_Init+0x324>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d013      	beq.n	8001456 <HAL_GPIO_Init+0x216>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a4d      	ldr	r2, [pc, #308]	; (8001568 <HAL_GPIO_Init+0x328>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d00d      	beq.n	8001452 <HAL_GPIO_Init+0x212>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4a4c      	ldr	r2, [pc, #304]	; (800156c <HAL_GPIO_Init+0x32c>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d007      	beq.n	800144e <HAL_GPIO_Init+0x20e>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a4b      	ldr	r2, [pc, #300]	; (8001570 <HAL_GPIO_Init+0x330>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d101      	bne.n	800144a <HAL_GPIO_Init+0x20a>
 8001446:	2307      	movs	r3, #7
 8001448:	e00e      	b.n	8001468 <HAL_GPIO_Init+0x228>
 800144a:	2308      	movs	r3, #8
 800144c:	e00c      	b.n	8001468 <HAL_GPIO_Init+0x228>
 800144e:	2306      	movs	r3, #6
 8001450:	e00a      	b.n	8001468 <HAL_GPIO_Init+0x228>
 8001452:	2305      	movs	r3, #5
 8001454:	e008      	b.n	8001468 <HAL_GPIO_Init+0x228>
 8001456:	2304      	movs	r3, #4
 8001458:	e006      	b.n	8001468 <HAL_GPIO_Init+0x228>
 800145a:	2303      	movs	r3, #3
 800145c:	e004      	b.n	8001468 <HAL_GPIO_Init+0x228>
 800145e:	2302      	movs	r3, #2
 8001460:	e002      	b.n	8001468 <HAL_GPIO_Init+0x228>
 8001462:	2301      	movs	r3, #1
 8001464:	e000      	b.n	8001468 <HAL_GPIO_Init+0x228>
 8001466:	2300      	movs	r3, #0
 8001468:	69fa      	ldr	r2, [r7, #28]
 800146a:	f002 0203 	and.w	r2, r2, #3
 800146e:	0092      	lsls	r2, r2, #2
 8001470:	4093      	lsls	r3, r2
 8001472:	69ba      	ldr	r2, [r7, #24]
 8001474:	4313      	orrs	r3, r2
 8001476:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001478:	4935      	ldr	r1, [pc, #212]	; (8001550 <HAL_GPIO_Init+0x310>)
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	089b      	lsrs	r3, r3, #2
 800147e:	3302      	adds	r3, #2
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001486:	4b3b      	ldr	r3, [pc, #236]	; (8001574 <HAL_GPIO_Init+0x334>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	43db      	mvns	r3, r3
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	4013      	ands	r3, r2
 8001494:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d003      	beq.n	80014aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014aa:	4a32      	ldr	r2, [pc, #200]	; (8001574 <HAL_GPIO_Init+0x334>)
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014b0:	4b30      	ldr	r3, [pc, #192]	; (8001574 <HAL_GPIO_Init+0x334>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	43db      	mvns	r3, r3
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	4013      	ands	r3, r2
 80014be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d003      	beq.n	80014d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014d4:	4a27      	ldr	r2, [pc, #156]	; (8001574 <HAL_GPIO_Init+0x334>)
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014da:	4b26      	ldr	r3, [pc, #152]	; (8001574 <HAL_GPIO_Init+0x334>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	43db      	mvns	r3, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4013      	ands	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d003      	beq.n	80014fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80014f6:	69ba      	ldr	r2, [r7, #24]
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	4313      	orrs	r3, r2
 80014fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014fe:	4a1d      	ldr	r2, [pc, #116]	; (8001574 <HAL_GPIO_Init+0x334>)
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001504:	4b1b      	ldr	r3, [pc, #108]	; (8001574 <HAL_GPIO_Init+0x334>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	43db      	mvns	r3, r3
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4013      	ands	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800151c:	2b00      	cmp	r3, #0
 800151e:	d003      	beq.n	8001528 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	4313      	orrs	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001528:	4a12      	ldr	r2, [pc, #72]	; (8001574 <HAL_GPIO_Init+0x334>)
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	3301      	adds	r3, #1
 8001532:	61fb      	str	r3, [r7, #28]
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	2b0f      	cmp	r3, #15
 8001538:	f67f ae90 	bls.w	800125c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800153c:	bf00      	nop
 800153e:	bf00      	nop
 8001540:	3724      	adds	r7, #36	; 0x24
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	40023800 	.word	0x40023800
 8001550:	40013800 	.word	0x40013800
 8001554:	40020000 	.word	0x40020000
 8001558:	40020400 	.word	0x40020400
 800155c:	40020800 	.word	0x40020800
 8001560:	40020c00 	.word	0x40020c00
 8001564:	40021000 	.word	0x40021000
 8001568:	40021400 	.word	0x40021400
 800156c:	40021800 	.word	0x40021800
 8001570:	40021c00 	.word	0x40021c00
 8001574:	40013c00 	.word	0x40013c00

08001578 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	460b      	mov	r3, r1
 8001582:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	691a      	ldr	r2, [r3, #16]
 8001588:	887b      	ldrh	r3, [r7, #2]
 800158a:	4013      	ands	r3, r2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d002      	beq.n	8001596 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001590:	2301      	movs	r3, #1
 8001592:	73fb      	strb	r3, [r7, #15]
 8001594:	e001      	b.n	800159a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001596:	2300      	movs	r3, #0
 8001598:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800159a:	7bfb      	ldrb	r3, [r7, #15]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3714      	adds	r7, #20
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	460b      	mov	r3, r1
 80015b2:	807b      	strh	r3, [r7, #2]
 80015b4:	4613      	mov	r3, r2
 80015b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015b8:	787b      	ldrb	r3, [r7, #1]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d003      	beq.n	80015c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015be:	887a      	ldrh	r2, [r7, #2]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015c4:	e003      	b.n	80015ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015c6:	887b      	ldrh	r3, [r7, #2]
 80015c8:	041a      	lsls	r2, r3, #16
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	619a      	str	r2, [r3, #24]
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
	...

080015dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d101      	bne.n	80015ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e267      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d075      	beq.n	80016e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015fa:	4b88      	ldr	r3, [pc, #544]	; (800181c <HAL_RCC_OscConfig+0x240>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f003 030c 	and.w	r3, r3, #12
 8001602:	2b04      	cmp	r3, #4
 8001604:	d00c      	beq.n	8001620 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001606:	4b85      	ldr	r3, [pc, #532]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800160e:	2b08      	cmp	r3, #8
 8001610:	d112      	bne.n	8001638 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001612:	4b82      	ldr	r3, [pc, #520]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800161a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800161e:	d10b      	bne.n	8001638 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001620:	4b7e      	ldr	r3, [pc, #504]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d05b      	beq.n	80016e4 <HAL_RCC_OscConfig+0x108>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d157      	bne.n	80016e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e242      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001640:	d106      	bne.n	8001650 <HAL_RCC_OscConfig+0x74>
 8001642:	4b76      	ldr	r3, [pc, #472]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a75      	ldr	r2, [pc, #468]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800164c:	6013      	str	r3, [r2, #0]
 800164e:	e01d      	b.n	800168c <HAL_RCC_OscConfig+0xb0>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001658:	d10c      	bne.n	8001674 <HAL_RCC_OscConfig+0x98>
 800165a:	4b70      	ldr	r3, [pc, #448]	; (800181c <HAL_RCC_OscConfig+0x240>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a6f      	ldr	r2, [pc, #444]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001660:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001664:	6013      	str	r3, [r2, #0]
 8001666:	4b6d      	ldr	r3, [pc, #436]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a6c      	ldr	r2, [pc, #432]	; (800181c <HAL_RCC_OscConfig+0x240>)
 800166c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001670:	6013      	str	r3, [r2, #0]
 8001672:	e00b      	b.n	800168c <HAL_RCC_OscConfig+0xb0>
 8001674:	4b69      	ldr	r3, [pc, #420]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a68      	ldr	r2, [pc, #416]	; (800181c <HAL_RCC_OscConfig+0x240>)
 800167a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800167e:	6013      	str	r3, [r2, #0]
 8001680:	4b66      	ldr	r3, [pc, #408]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a65      	ldr	r2, [pc, #404]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001686:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800168a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d013      	beq.n	80016bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001694:	f7ff fcbe 	bl	8001014 <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800169a:	e008      	b.n	80016ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800169c:	f7ff fcba 	bl	8001014 <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b64      	cmp	r3, #100	; 0x64
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e207      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ae:	4b5b      	ldr	r3, [pc, #364]	; (800181c <HAL_RCC_OscConfig+0x240>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d0f0      	beq.n	800169c <HAL_RCC_OscConfig+0xc0>
 80016ba:	e014      	b.n	80016e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016bc:	f7ff fcaa 	bl	8001014 <HAL_GetTick>
 80016c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016c2:	e008      	b.n	80016d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016c4:	f7ff fca6 	bl	8001014 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b64      	cmp	r3, #100	; 0x64
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e1f3      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016d6:	4b51      	ldr	r3, [pc, #324]	; (800181c <HAL_RCC_OscConfig+0x240>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1f0      	bne.n	80016c4 <HAL_RCC_OscConfig+0xe8>
 80016e2:	e000      	b.n	80016e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d063      	beq.n	80017ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016f2:	4b4a      	ldr	r3, [pc, #296]	; (800181c <HAL_RCC_OscConfig+0x240>)
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f003 030c 	and.w	r3, r3, #12
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d00b      	beq.n	8001716 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016fe:	4b47      	ldr	r3, [pc, #284]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001706:	2b08      	cmp	r3, #8
 8001708:	d11c      	bne.n	8001744 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800170a:	4b44      	ldr	r3, [pc, #272]	; (800181c <HAL_RCC_OscConfig+0x240>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d116      	bne.n	8001744 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001716:	4b41      	ldr	r3, [pc, #260]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	2b00      	cmp	r3, #0
 8001720:	d005      	beq.n	800172e <HAL_RCC_OscConfig+0x152>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d001      	beq.n	800172e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e1c7      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800172e:	4b3b      	ldr	r3, [pc, #236]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	691b      	ldr	r3, [r3, #16]
 800173a:	00db      	lsls	r3, r3, #3
 800173c:	4937      	ldr	r1, [pc, #220]	; (800181c <HAL_RCC_OscConfig+0x240>)
 800173e:	4313      	orrs	r3, r2
 8001740:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001742:	e03a      	b.n	80017ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d020      	beq.n	800178e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800174c:	4b34      	ldr	r3, [pc, #208]	; (8001820 <HAL_RCC_OscConfig+0x244>)
 800174e:	2201      	movs	r2, #1
 8001750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001752:	f7ff fc5f 	bl	8001014 <HAL_GetTick>
 8001756:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001758:	e008      	b.n	800176c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800175a:	f7ff fc5b 	bl	8001014 <HAL_GetTick>
 800175e:	4602      	mov	r2, r0
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	2b02      	cmp	r3, #2
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e1a8      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800176c:	4b2b      	ldr	r3, [pc, #172]	; (800181c <HAL_RCC_OscConfig+0x240>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0302 	and.w	r3, r3, #2
 8001774:	2b00      	cmp	r3, #0
 8001776:	d0f0      	beq.n	800175a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001778:	4b28      	ldr	r3, [pc, #160]	; (800181c <HAL_RCC_OscConfig+0x240>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	691b      	ldr	r3, [r3, #16]
 8001784:	00db      	lsls	r3, r3, #3
 8001786:	4925      	ldr	r1, [pc, #148]	; (800181c <HAL_RCC_OscConfig+0x240>)
 8001788:	4313      	orrs	r3, r2
 800178a:	600b      	str	r3, [r1, #0]
 800178c:	e015      	b.n	80017ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800178e:	4b24      	ldr	r3, [pc, #144]	; (8001820 <HAL_RCC_OscConfig+0x244>)
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001794:	f7ff fc3e 	bl	8001014 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800179c:	f7ff fc3a 	bl	8001014 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e187      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ae:	4b1b      	ldr	r3, [pc, #108]	; (800181c <HAL_RCC_OscConfig+0x240>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f0      	bne.n	800179c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0308 	and.w	r3, r3, #8
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d036      	beq.n	8001834 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	695b      	ldr	r3, [r3, #20]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d016      	beq.n	80017fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017ce:	4b15      	ldr	r3, [pc, #84]	; (8001824 <HAL_RCC_OscConfig+0x248>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d4:	f7ff fc1e 	bl	8001014 <HAL_GetTick>
 80017d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017dc:	f7ff fc1a 	bl	8001014 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e167      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ee:	4b0b      	ldr	r3, [pc, #44]	; (800181c <HAL_RCC_OscConfig+0x240>)
 80017f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d0f0      	beq.n	80017dc <HAL_RCC_OscConfig+0x200>
 80017fa:	e01b      	b.n	8001834 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017fc:	4b09      	ldr	r3, [pc, #36]	; (8001824 <HAL_RCC_OscConfig+0x248>)
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001802:	f7ff fc07 	bl	8001014 <HAL_GetTick>
 8001806:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001808:	e00e      	b.n	8001828 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800180a:	f7ff fc03 	bl	8001014 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	2b02      	cmp	r3, #2
 8001816:	d907      	bls.n	8001828 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	e150      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
 800181c:	40023800 	.word	0x40023800
 8001820:	42470000 	.word	0x42470000
 8001824:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001828:	4b88      	ldr	r3, [pc, #544]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 800182a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800182c:	f003 0302 	and.w	r3, r3, #2
 8001830:	2b00      	cmp	r3, #0
 8001832:	d1ea      	bne.n	800180a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0304 	and.w	r3, r3, #4
 800183c:	2b00      	cmp	r3, #0
 800183e:	f000 8097 	beq.w	8001970 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001842:	2300      	movs	r3, #0
 8001844:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001846:	4b81      	ldr	r3, [pc, #516]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d10f      	bne.n	8001872 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	60bb      	str	r3, [r7, #8]
 8001856:	4b7d      	ldr	r3, [pc, #500]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185a:	4a7c      	ldr	r2, [pc, #496]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 800185c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001860:	6413      	str	r3, [r2, #64]	; 0x40
 8001862:	4b7a      	ldr	r3, [pc, #488]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800186a:	60bb      	str	r3, [r7, #8]
 800186c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800186e:	2301      	movs	r3, #1
 8001870:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001872:	4b77      	ldr	r3, [pc, #476]	; (8001a50 <HAL_RCC_OscConfig+0x474>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800187a:	2b00      	cmp	r3, #0
 800187c:	d118      	bne.n	80018b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800187e:	4b74      	ldr	r3, [pc, #464]	; (8001a50 <HAL_RCC_OscConfig+0x474>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a73      	ldr	r2, [pc, #460]	; (8001a50 <HAL_RCC_OscConfig+0x474>)
 8001884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001888:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800188a:	f7ff fbc3 	bl	8001014 <HAL_GetTick>
 800188e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001890:	e008      	b.n	80018a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001892:	f7ff fbbf 	bl	8001014 <HAL_GetTick>
 8001896:	4602      	mov	r2, r0
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	2b02      	cmp	r3, #2
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e10c      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018a4:	4b6a      	ldr	r3, [pc, #424]	; (8001a50 <HAL_RCC_OscConfig+0x474>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d0f0      	beq.n	8001892 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d106      	bne.n	80018c6 <HAL_RCC_OscConfig+0x2ea>
 80018b8:	4b64      	ldr	r3, [pc, #400]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80018ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018bc:	4a63      	ldr	r2, [pc, #396]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80018be:	f043 0301 	orr.w	r3, r3, #1
 80018c2:	6713      	str	r3, [r2, #112]	; 0x70
 80018c4:	e01c      	b.n	8001900 <HAL_RCC_OscConfig+0x324>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	2b05      	cmp	r3, #5
 80018cc:	d10c      	bne.n	80018e8 <HAL_RCC_OscConfig+0x30c>
 80018ce:	4b5f      	ldr	r3, [pc, #380]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80018d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018d2:	4a5e      	ldr	r2, [pc, #376]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80018d4:	f043 0304 	orr.w	r3, r3, #4
 80018d8:	6713      	str	r3, [r2, #112]	; 0x70
 80018da:	4b5c      	ldr	r3, [pc, #368]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80018dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018de:	4a5b      	ldr	r2, [pc, #364]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	6713      	str	r3, [r2, #112]	; 0x70
 80018e6:	e00b      	b.n	8001900 <HAL_RCC_OscConfig+0x324>
 80018e8:	4b58      	ldr	r3, [pc, #352]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80018ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ec:	4a57      	ldr	r2, [pc, #348]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80018ee:	f023 0301 	bic.w	r3, r3, #1
 80018f2:	6713      	str	r3, [r2, #112]	; 0x70
 80018f4:	4b55      	ldr	r3, [pc, #340]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80018f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018f8:	4a54      	ldr	r2, [pc, #336]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80018fa:	f023 0304 	bic.w	r3, r3, #4
 80018fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d015      	beq.n	8001934 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001908:	f7ff fb84 	bl	8001014 <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800190e:	e00a      	b.n	8001926 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001910:	f7ff fb80 	bl	8001014 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	f241 3288 	movw	r2, #5000	; 0x1388
 800191e:	4293      	cmp	r3, r2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e0cb      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001926:	4b49      	ldr	r3, [pc, #292]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 8001928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d0ee      	beq.n	8001910 <HAL_RCC_OscConfig+0x334>
 8001932:	e014      	b.n	800195e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001934:	f7ff fb6e 	bl	8001014 <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800193a:	e00a      	b.n	8001952 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800193c:	f7ff fb6a 	bl	8001014 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	f241 3288 	movw	r2, #5000	; 0x1388
 800194a:	4293      	cmp	r3, r2
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e0b5      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001952:	4b3e      	ldr	r3, [pc, #248]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 8001954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	2b00      	cmp	r3, #0
 800195c:	d1ee      	bne.n	800193c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800195e:	7dfb      	ldrb	r3, [r7, #23]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d105      	bne.n	8001970 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001964:	4b39      	ldr	r3, [pc, #228]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 8001966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001968:	4a38      	ldr	r2, [pc, #224]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 800196a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800196e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	2b00      	cmp	r3, #0
 8001976:	f000 80a1 	beq.w	8001abc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800197a:	4b34      	ldr	r3, [pc, #208]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	f003 030c 	and.w	r3, r3, #12
 8001982:	2b08      	cmp	r3, #8
 8001984:	d05c      	beq.n	8001a40 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	2b02      	cmp	r3, #2
 800198c:	d141      	bne.n	8001a12 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800198e:	4b31      	ldr	r3, [pc, #196]	; (8001a54 <HAL_RCC_OscConfig+0x478>)
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001994:	f7ff fb3e 	bl	8001014 <HAL_GetTick>
 8001998:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800199a:	e008      	b.n	80019ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800199c:	f7ff fb3a 	bl	8001014 <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e087      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019ae:	4b27      	ldr	r3, [pc, #156]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d1f0      	bne.n	800199c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	69da      	ldr	r2, [r3, #28]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a1b      	ldr	r3, [r3, #32]
 80019c2:	431a      	orrs	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c8:	019b      	lsls	r3, r3, #6
 80019ca:	431a      	orrs	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d0:	085b      	lsrs	r3, r3, #1
 80019d2:	3b01      	subs	r3, #1
 80019d4:	041b      	lsls	r3, r3, #16
 80019d6:	431a      	orrs	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019dc:	061b      	lsls	r3, r3, #24
 80019de:	491b      	ldr	r1, [pc, #108]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 80019e0:	4313      	orrs	r3, r2
 80019e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019e4:	4b1b      	ldr	r3, [pc, #108]	; (8001a54 <HAL_RCC_OscConfig+0x478>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ea:	f7ff fb13 	bl	8001014 <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019f2:	f7ff fb0f 	bl	8001014 <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e05c      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a04:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0f0      	beq.n	80019f2 <HAL_RCC_OscConfig+0x416>
 8001a10:	e054      	b.n	8001abc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <HAL_RCC_OscConfig+0x478>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a18:	f7ff fafc 	bl	8001014 <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a20:	f7ff faf8 	bl	8001014 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e045      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a32:	4b06      	ldr	r3, [pc, #24]	; (8001a4c <HAL_RCC_OscConfig+0x470>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f0      	bne.n	8001a20 <HAL_RCC_OscConfig+0x444>
 8001a3e:	e03d      	b.n	8001abc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d107      	bne.n	8001a58 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e038      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40007000 	.word	0x40007000
 8001a54:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a58:	4b1b      	ldr	r3, [pc, #108]	; (8001ac8 <HAL_RCC_OscConfig+0x4ec>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	699b      	ldr	r3, [r3, #24]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d028      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d121      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d11a      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a88:	4013      	ands	r3, r2
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a8e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d111      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a9e:	085b      	lsrs	r3, r3, #1
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d107      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d001      	beq.n	8001abc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e000      	b.n	8001abe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40023800 	.word	0x40023800

08001acc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d101      	bne.n	8001ae0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e0cc      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae0:	4b68      	ldr	r3, [pc, #416]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0307 	and.w	r3, r3, #7
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d90c      	bls.n	8001b08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aee:	4b65      	ldr	r3, [pc, #404]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	b2d2      	uxtb	r2, r2
 8001af4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001af6:	4b63      	ldr	r3, [pc, #396]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0307 	and.w	r3, r3, #7
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d001      	beq.n	8001b08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e0b8      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d020      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0304 	and.w	r3, r3, #4
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d005      	beq.n	8001b2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b20:	4b59      	ldr	r3, [pc, #356]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	4a58      	ldr	r2, [pc, #352]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b2a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0308 	and.w	r3, r3, #8
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d005      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b38:	4b53      	ldr	r3, [pc, #332]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	4a52      	ldr	r2, [pc, #328]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b44:	4b50      	ldr	r3, [pc, #320]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	494d      	ldr	r1, [pc, #308]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d044      	beq.n	8001bec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d107      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b6a:	4b47      	ldr	r3, [pc, #284]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d119      	bne.n	8001baa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e07f      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d003      	beq.n	8001b8a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b86:	2b03      	cmp	r3, #3
 8001b88:	d107      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b8a:	4b3f      	ldr	r3, [pc, #252]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d109      	bne.n	8001baa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e06f      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b9a:	4b3b      	ldr	r3, [pc, #236]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e067      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001baa:	4b37      	ldr	r3, [pc, #220]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f023 0203 	bic.w	r2, r3, #3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	4934      	ldr	r1, [pc, #208]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bbc:	f7ff fa2a 	bl	8001014 <HAL_GetTick>
 8001bc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bc2:	e00a      	b.n	8001bda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bc4:	f7ff fa26 	bl	8001014 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e04f      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bda:	4b2b      	ldr	r3, [pc, #172]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f003 020c 	and.w	r2, r3, #12
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d1eb      	bne.n	8001bc4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bec:	4b25      	ldr	r3, [pc, #148]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	683a      	ldr	r2, [r7, #0]
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d20c      	bcs.n	8001c14 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bfa:	4b22      	ldr	r3, [pc, #136]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	b2d2      	uxtb	r2, r2
 8001c00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c02:	4b20      	ldr	r3, [pc, #128]	; (8001c84 <HAL_RCC_ClockConfig+0x1b8>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d001      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e032      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d008      	beq.n	8001c32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c20:	4b19      	ldr	r3, [pc, #100]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	4916      	ldr	r1, [pc, #88]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0308 	and.w	r3, r3, #8
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d009      	beq.n	8001c52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c3e:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	490e      	ldr	r1, [pc, #56]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c52:	f000 f821 	bl	8001c98 <HAL_RCC_GetSysClockFreq>
 8001c56:	4602      	mov	r2, r0
 8001c58:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	091b      	lsrs	r3, r3, #4
 8001c5e:	f003 030f 	and.w	r3, r3, #15
 8001c62:	490a      	ldr	r1, [pc, #40]	; (8001c8c <HAL_RCC_ClockConfig+0x1c0>)
 8001c64:	5ccb      	ldrb	r3, [r1, r3]
 8001c66:	fa22 f303 	lsr.w	r3, r2, r3
 8001c6a:	4a09      	ldr	r2, [pc, #36]	; (8001c90 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c6e:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <HAL_RCC_ClockConfig+0x1c8>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff f98a 	bl	8000f8c <HAL_InitTick>

  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40023c00 	.word	0x40023c00
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	08003704 	.word	0x08003704
 8001c90:	20000000 	.word	0x20000000
 8001c94:	20000004 	.word	0x20000004

08001c98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c9c:	b094      	sub	sp, #80	; 0x50
 8001c9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	647b      	str	r3, [r7, #68]	; 0x44
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ca8:	2300      	movs	r3, #0
 8001caa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001cac:	2300      	movs	r3, #0
 8001cae:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cb0:	4b79      	ldr	r3, [pc, #484]	; (8001e98 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f003 030c 	and.w	r3, r3, #12
 8001cb8:	2b08      	cmp	r3, #8
 8001cba:	d00d      	beq.n	8001cd8 <HAL_RCC_GetSysClockFreq+0x40>
 8001cbc:	2b08      	cmp	r3, #8
 8001cbe:	f200 80e1 	bhi.w	8001e84 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d002      	beq.n	8001ccc <HAL_RCC_GetSysClockFreq+0x34>
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	d003      	beq.n	8001cd2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001cca:	e0db      	b.n	8001e84 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ccc:	4b73      	ldr	r3, [pc, #460]	; (8001e9c <HAL_RCC_GetSysClockFreq+0x204>)
 8001cce:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001cd0:	e0db      	b.n	8001e8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cd2:	4b73      	ldr	r3, [pc, #460]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0x208>)
 8001cd4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cd6:	e0d8      	b.n	8001e8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cd8:	4b6f      	ldr	r3, [pc, #444]	; (8001e98 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ce0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ce2:	4b6d      	ldr	r3, [pc, #436]	; (8001e98 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d063      	beq.n	8001db6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cee:	4b6a      	ldr	r3, [pc, #424]	; (8001e98 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	099b      	lsrs	r3, r3, #6
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	63bb      	str	r3, [r7, #56]	; 0x38
 8001cf8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d00:	633b      	str	r3, [r7, #48]	; 0x30
 8001d02:	2300      	movs	r3, #0
 8001d04:	637b      	str	r3, [r7, #52]	; 0x34
 8001d06:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001d0a:	4622      	mov	r2, r4
 8001d0c:	462b      	mov	r3, r5
 8001d0e:	f04f 0000 	mov.w	r0, #0
 8001d12:	f04f 0100 	mov.w	r1, #0
 8001d16:	0159      	lsls	r1, r3, #5
 8001d18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d1c:	0150      	lsls	r0, r2, #5
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	4621      	mov	r1, r4
 8001d24:	1a51      	subs	r1, r2, r1
 8001d26:	6139      	str	r1, [r7, #16]
 8001d28:	4629      	mov	r1, r5
 8001d2a:	eb63 0301 	sbc.w	r3, r3, r1
 8001d2e:	617b      	str	r3, [r7, #20]
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001d3c:	4659      	mov	r1, fp
 8001d3e:	018b      	lsls	r3, r1, #6
 8001d40:	4651      	mov	r1, sl
 8001d42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d46:	4651      	mov	r1, sl
 8001d48:	018a      	lsls	r2, r1, #6
 8001d4a:	4651      	mov	r1, sl
 8001d4c:	ebb2 0801 	subs.w	r8, r2, r1
 8001d50:	4659      	mov	r1, fp
 8001d52:	eb63 0901 	sbc.w	r9, r3, r1
 8001d56:	f04f 0200 	mov.w	r2, #0
 8001d5a:	f04f 0300 	mov.w	r3, #0
 8001d5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d6a:	4690      	mov	r8, r2
 8001d6c:	4699      	mov	r9, r3
 8001d6e:	4623      	mov	r3, r4
 8001d70:	eb18 0303 	adds.w	r3, r8, r3
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	462b      	mov	r3, r5
 8001d78:	eb49 0303 	adc.w	r3, r9, r3
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	f04f 0200 	mov.w	r2, #0
 8001d82:	f04f 0300 	mov.w	r3, #0
 8001d86:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001d8a:	4629      	mov	r1, r5
 8001d8c:	024b      	lsls	r3, r1, #9
 8001d8e:	4621      	mov	r1, r4
 8001d90:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d94:	4621      	mov	r1, r4
 8001d96:	024a      	lsls	r2, r1, #9
 8001d98:	4610      	mov	r0, r2
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d9e:	2200      	movs	r2, #0
 8001da0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001da2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001da4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001da8:	f7fe fa62 	bl	8000270 <__aeabi_uldivmod>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4613      	mov	r3, r2
 8001db2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001db4:	e058      	b.n	8001e68 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001db6:	4b38      	ldr	r3, [pc, #224]	; (8001e98 <HAL_RCC_GetSysClockFreq+0x200>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	099b      	lsrs	r3, r3, #6
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	4611      	mov	r1, r2
 8001dc2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001dc6:	623b      	str	r3, [r7, #32]
 8001dc8:	2300      	movs	r3, #0
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24
 8001dcc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001dd0:	4642      	mov	r2, r8
 8001dd2:	464b      	mov	r3, r9
 8001dd4:	f04f 0000 	mov.w	r0, #0
 8001dd8:	f04f 0100 	mov.w	r1, #0
 8001ddc:	0159      	lsls	r1, r3, #5
 8001dde:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001de2:	0150      	lsls	r0, r2, #5
 8001de4:	4602      	mov	r2, r0
 8001de6:	460b      	mov	r3, r1
 8001de8:	4641      	mov	r1, r8
 8001dea:	ebb2 0a01 	subs.w	sl, r2, r1
 8001dee:	4649      	mov	r1, r9
 8001df0:	eb63 0b01 	sbc.w	fp, r3, r1
 8001df4:	f04f 0200 	mov.w	r2, #0
 8001df8:	f04f 0300 	mov.w	r3, #0
 8001dfc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001e00:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001e04:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001e08:	ebb2 040a 	subs.w	r4, r2, sl
 8001e0c:	eb63 050b 	sbc.w	r5, r3, fp
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	f04f 0300 	mov.w	r3, #0
 8001e18:	00eb      	lsls	r3, r5, #3
 8001e1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e1e:	00e2      	lsls	r2, r4, #3
 8001e20:	4614      	mov	r4, r2
 8001e22:	461d      	mov	r5, r3
 8001e24:	4643      	mov	r3, r8
 8001e26:	18e3      	adds	r3, r4, r3
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	464b      	mov	r3, r9
 8001e2c:	eb45 0303 	adc.w	r3, r5, r3
 8001e30:	607b      	str	r3, [r7, #4]
 8001e32:	f04f 0200 	mov.w	r2, #0
 8001e36:	f04f 0300 	mov.w	r3, #0
 8001e3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e3e:	4629      	mov	r1, r5
 8001e40:	028b      	lsls	r3, r1, #10
 8001e42:	4621      	mov	r1, r4
 8001e44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e48:	4621      	mov	r1, r4
 8001e4a:	028a      	lsls	r2, r1, #10
 8001e4c:	4610      	mov	r0, r2
 8001e4e:	4619      	mov	r1, r3
 8001e50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e52:	2200      	movs	r2, #0
 8001e54:	61bb      	str	r3, [r7, #24]
 8001e56:	61fa      	str	r2, [r7, #28]
 8001e58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e5c:	f7fe fa08 	bl	8000270 <__aeabi_uldivmod>
 8001e60:	4602      	mov	r2, r0
 8001e62:	460b      	mov	r3, r1
 8001e64:	4613      	mov	r3, r2
 8001e66:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e68:	4b0b      	ldr	r3, [pc, #44]	; (8001e98 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	0c1b      	lsrs	r3, r3, #16
 8001e6e:	f003 0303 	and.w	r3, r3, #3
 8001e72:	3301      	adds	r3, #1
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001e78:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001e7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e80:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001e82:	e002      	b.n	8001e8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e84:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <HAL_RCC_GetSysClockFreq+0x204>)
 8001e86:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001e88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3750      	adds	r7, #80	; 0x50
 8001e90:	46bd      	mov	sp, r7
 8001e92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e96:	bf00      	nop
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	00f42400 	.word	0x00f42400
 8001ea0:	007a1200 	.word	0x007a1200

08001ea4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ea8:	4b03      	ldr	r3, [pc, #12]	; (8001eb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	20000000 	.word	0x20000000

08001ebc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ec0:	f7ff fff0 	bl	8001ea4 <HAL_RCC_GetHCLKFreq>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	4b05      	ldr	r3, [pc, #20]	; (8001edc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	0a9b      	lsrs	r3, r3, #10
 8001ecc:	f003 0307 	and.w	r3, r3, #7
 8001ed0:	4903      	ldr	r1, [pc, #12]	; (8001ee0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ed2:	5ccb      	ldrb	r3, [r1, r3]
 8001ed4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	08003714 	.word	0x08003714

08001ee4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ee8:	f7ff ffdc 	bl	8001ea4 <HAL_RCC_GetHCLKFreq>
 8001eec:	4602      	mov	r2, r0
 8001eee:	4b05      	ldr	r3, [pc, #20]	; (8001f04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	0b5b      	lsrs	r3, r3, #13
 8001ef4:	f003 0307 	and.w	r3, r3, #7
 8001ef8:	4903      	ldr	r1, [pc, #12]	; (8001f08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001efa:	5ccb      	ldrb	r3, [r1, r3]
 8001efc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40023800 	.word	0x40023800
 8001f08:	08003714 	.word	0x08003714

08001f0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e041      	b.n	8001fa2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d106      	bne.n	8001f38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7fe ff02 	bl	8000d3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3304      	adds	r3, #4
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4610      	mov	r0, r2
 8001f4c:	f000 f8d8 	bl	8002100 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
	...

08001fac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d001      	beq.n	8001fc4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e046      	b.n	8002052 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a23      	ldr	r2, [pc, #140]	; (8002060 <HAL_TIM_Base_Start+0xb4>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d022      	beq.n	800201c <HAL_TIM_Base_Start+0x70>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fde:	d01d      	beq.n	800201c <HAL_TIM_Base_Start+0x70>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a1f      	ldr	r2, [pc, #124]	; (8002064 <HAL_TIM_Base_Start+0xb8>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d018      	beq.n	800201c <HAL_TIM_Base_Start+0x70>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a1e      	ldr	r2, [pc, #120]	; (8002068 <HAL_TIM_Base_Start+0xbc>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d013      	beq.n	800201c <HAL_TIM_Base_Start+0x70>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a1c      	ldr	r2, [pc, #112]	; (800206c <HAL_TIM_Base_Start+0xc0>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d00e      	beq.n	800201c <HAL_TIM_Base_Start+0x70>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a1b      	ldr	r2, [pc, #108]	; (8002070 <HAL_TIM_Base_Start+0xc4>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d009      	beq.n	800201c <HAL_TIM_Base_Start+0x70>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a19      	ldr	r2, [pc, #100]	; (8002074 <HAL_TIM_Base_Start+0xc8>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d004      	beq.n	800201c <HAL_TIM_Base_Start+0x70>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a18      	ldr	r2, [pc, #96]	; (8002078 <HAL_TIM_Base_Start+0xcc>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d111      	bne.n	8002040 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	2b06      	cmp	r3, #6
 800202c:	d010      	beq.n	8002050 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f042 0201 	orr.w	r2, r2, #1
 800203c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800203e:	e007      	b.n	8002050 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f042 0201 	orr.w	r2, r2, #1
 800204e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002050:	2300      	movs	r3, #0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3714      	adds	r7, #20
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	40010000 	.word	0x40010000
 8002064:	40000400 	.word	0x40000400
 8002068:	40000800 	.word	0x40000800
 800206c:	40000c00 	.word	0x40000c00
 8002070:	40010400 	.word	0x40010400
 8002074:	40014000 	.word	0x40014000
 8002078:	40001800 	.word	0x40001800

0800207c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800208c:	2b01      	cmp	r3, #1
 800208e:	d101      	bne.n	8002094 <HAL_TIM_SlaveConfigSynchro+0x18>
 8002090:	2302      	movs	r3, #2
 8002092:	e031      	b.n	80020f8 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2202      	movs	r2, #2
 80020a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80020a4:	6839      	ldr	r1, [r7, #0]
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f8ca 	bl	8002240 <TIM_SlaveTimer_SetConfig>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d009      	beq.n	80020c6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e018      	b.n	80020f8 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68da      	ldr	r2, [r3, #12]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80020d4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68da      	ldr	r2, [r3, #12]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80020e4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a40      	ldr	r2, [pc, #256]	; (8002214 <TIM_Base_SetConfig+0x114>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d013      	beq.n	8002140 <TIM_Base_SetConfig+0x40>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800211e:	d00f      	beq.n	8002140 <TIM_Base_SetConfig+0x40>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4a3d      	ldr	r2, [pc, #244]	; (8002218 <TIM_Base_SetConfig+0x118>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d00b      	beq.n	8002140 <TIM_Base_SetConfig+0x40>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a3c      	ldr	r2, [pc, #240]	; (800221c <TIM_Base_SetConfig+0x11c>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d007      	beq.n	8002140 <TIM_Base_SetConfig+0x40>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a3b      	ldr	r2, [pc, #236]	; (8002220 <TIM_Base_SetConfig+0x120>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d003      	beq.n	8002140 <TIM_Base_SetConfig+0x40>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a3a      	ldr	r2, [pc, #232]	; (8002224 <TIM_Base_SetConfig+0x124>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d108      	bne.n	8002152 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002146:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	4313      	orrs	r3, r2
 8002150:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a2f      	ldr	r2, [pc, #188]	; (8002214 <TIM_Base_SetConfig+0x114>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d02b      	beq.n	80021b2 <TIM_Base_SetConfig+0xb2>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002160:	d027      	beq.n	80021b2 <TIM_Base_SetConfig+0xb2>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a2c      	ldr	r2, [pc, #176]	; (8002218 <TIM_Base_SetConfig+0x118>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d023      	beq.n	80021b2 <TIM_Base_SetConfig+0xb2>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a2b      	ldr	r2, [pc, #172]	; (800221c <TIM_Base_SetConfig+0x11c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d01f      	beq.n	80021b2 <TIM_Base_SetConfig+0xb2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a2a      	ldr	r2, [pc, #168]	; (8002220 <TIM_Base_SetConfig+0x120>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d01b      	beq.n	80021b2 <TIM_Base_SetConfig+0xb2>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a29      	ldr	r2, [pc, #164]	; (8002224 <TIM_Base_SetConfig+0x124>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d017      	beq.n	80021b2 <TIM_Base_SetConfig+0xb2>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a28      	ldr	r2, [pc, #160]	; (8002228 <TIM_Base_SetConfig+0x128>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d013      	beq.n	80021b2 <TIM_Base_SetConfig+0xb2>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a27      	ldr	r2, [pc, #156]	; (800222c <TIM_Base_SetConfig+0x12c>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d00f      	beq.n	80021b2 <TIM_Base_SetConfig+0xb2>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a26      	ldr	r2, [pc, #152]	; (8002230 <TIM_Base_SetConfig+0x130>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d00b      	beq.n	80021b2 <TIM_Base_SetConfig+0xb2>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a25      	ldr	r2, [pc, #148]	; (8002234 <TIM_Base_SetConfig+0x134>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d007      	beq.n	80021b2 <TIM_Base_SetConfig+0xb2>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a24      	ldr	r2, [pc, #144]	; (8002238 <TIM_Base_SetConfig+0x138>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d003      	beq.n	80021b2 <TIM_Base_SetConfig+0xb2>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a23      	ldr	r2, [pc, #140]	; (800223c <TIM_Base_SetConfig+0x13c>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d108      	bne.n	80021c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	695b      	ldr	r3, [r3, #20]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	68fa      	ldr	r2, [r7, #12]
 80021d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4a0a      	ldr	r2, [pc, #40]	; (8002214 <TIM_Base_SetConfig+0x114>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d003      	beq.n	80021f8 <TIM_Base_SetConfig+0xf8>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a0c      	ldr	r2, [pc, #48]	; (8002224 <TIM_Base_SetConfig+0x124>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d103      	bne.n	8002200 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	691a      	ldr	r2, [r3, #16]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	615a      	str	r2, [r3, #20]
}
 8002206:	bf00      	nop
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	40010000 	.word	0x40010000
 8002218:	40000400 	.word	0x40000400
 800221c:	40000800 	.word	0x40000800
 8002220:	40000c00 	.word	0x40000c00
 8002224:	40010400 	.word	0x40010400
 8002228:	40014000 	.word	0x40014000
 800222c:	40014400 	.word	0x40014400
 8002230:	40014800 	.word	0x40014800
 8002234:	40001800 	.word	0x40001800
 8002238:	40001c00 	.word	0x40001c00
 800223c:	40002000 	.word	0x40002000

08002240 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800224a:	2300      	movs	r3, #0
 800224c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800225c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	f023 0307 	bic.w	r3, r3, #7
 800226e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	4313      	orrs	r3, r2
 8002278:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	2b70      	cmp	r3, #112	; 0x70
 8002288:	d01a      	beq.n	80022c0 <TIM_SlaveTimer_SetConfig+0x80>
 800228a:	2b70      	cmp	r3, #112	; 0x70
 800228c:	d860      	bhi.n	8002350 <TIM_SlaveTimer_SetConfig+0x110>
 800228e:	2b60      	cmp	r3, #96	; 0x60
 8002290:	d054      	beq.n	800233c <TIM_SlaveTimer_SetConfig+0xfc>
 8002292:	2b60      	cmp	r3, #96	; 0x60
 8002294:	d85c      	bhi.n	8002350 <TIM_SlaveTimer_SetConfig+0x110>
 8002296:	2b50      	cmp	r3, #80	; 0x50
 8002298:	d046      	beq.n	8002328 <TIM_SlaveTimer_SetConfig+0xe8>
 800229a:	2b50      	cmp	r3, #80	; 0x50
 800229c:	d858      	bhi.n	8002350 <TIM_SlaveTimer_SetConfig+0x110>
 800229e:	2b40      	cmp	r3, #64	; 0x40
 80022a0:	d019      	beq.n	80022d6 <TIM_SlaveTimer_SetConfig+0x96>
 80022a2:	2b40      	cmp	r3, #64	; 0x40
 80022a4:	d854      	bhi.n	8002350 <TIM_SlaveTimer_SetConfig+0x110>
 80022a6:	2b30      	cmp	r3, #48	; 0x30
 80022a8:	d055      	beq.n	8002356 <TIM_SlaveTimer_SetConfig+0x116>
 80022aa:	2b30      	cmp	r3, #48	; 0x30
 80022ac:	d850      	bhi.n	8002350 <TIM_SlaveTimer_SetConfig+0x110>
 80022ae:	2b20      	cmp	r3, #32
 80022b0:	d051      	beq.n	8002356 <TIM_SlaveTimer_SetConfig+0x116>
 80022b2:	2b20      	cmp	r3, #32
 80022b4:	d84c      	bhi.n	8002350 <TIM_SlaveTimer_SetConfig+0x110>
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d04d      	beq.n	8002356 <TIM_SlaveTimer_SetConfig+0x116>
 80022ba:	2b10      	cmp	r3, #16
 80022bc:	d04b      	beq.n	8002356 <TIM_SlaveTimer_SetConfig+0x116>
 80022be:	e047      	b.n	8002350 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6818      	ldr	r0, [r3, #0]
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	68d9      	ldr	r1, [r3, #12]
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	f000 f8a6 	bl	8002420 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80022d4:	e040      	b.n	8002358 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2b05      	cmp	r3, #5
 80022dc:	d101      	bne.n	80022e2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e03b      	b.n	800235a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6a1b      	ldr	r3, [r3, #32]
 80022e8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	6a1a      	ldr	r2, [r3, #32]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 0201 	bic.w	r2, r2, #1
 80022f8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002308:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	011b      	lsls	r3, r3, #4
 8002310:	68ba      	ldr	r2, [r7, #8]
 8002312:	4313      	orrs	r3, r2
 8002314:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68ba      	ldr	r2, [r7, #8]
 800231c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	621a      	str	r2, [r3, #32]
      break;
 8002326:	e017      	b.n	8002358 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6818      	ldr	r0, [r3, #0]
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	6899      	ldr	r1, [r3, #8]
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	691b      	ldr	r3, [r3, #16]
 8002334:	461a      	mov	r2, r3
 8002336:	f000 f814 	bl	8002362 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800233a:	e00d      	b.n	8002358 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6818      	ldr	r0, [r3, #0]
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	6899      	ldr	r1, [r3, #8]
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	461a      	mov	r2, r3
 800234a:	f000 f839 	bl	80023c0 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800234e:	e003      	b.n	8002358 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	75fb      	strb	r3, [r7, #23]
      break;
 8002354:	e000      	b.n	8002358 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8002356:	bf00      	nop
  }

  return status;
 8002358:	7dfb      	ldrb	r3, [r7, #23]
}
 800235a:	4618      	mov	r0, r3
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002362:	b480      	push	{r7}
 8002364:	b087      	sub	sp, #28
 8002366:	af00      	add	r7, sp, #0
 8002368:	60f8      	str	r0, [r7, #12]
 800236a:	60b9      	str	r1, [r7, #8]
 800236c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	f023 0201 	bic.w	r2, r3, #1
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800238c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	011b      	lsls	r3, r3, #4
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	4313      	orrs	r3, r2
 8002396:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	f023 030a 	bic.w	r3, r3, #10
 800239e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	621a      	str	r2, [r3, #32]
}
 80023b4:	bf00      	nop
 80023b6:	371c      	adds	r7, #28
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b087      	sub	sp, #28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6a1b      	ldr	r3, [r3, #32]
 80023d0:	f023 0210 	bic.w	r2, r3, #16
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6a1b      	ldr	r3, [r3, #32]
 80023e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80023ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	031b      	lsls	r3, r3, #12
 80023f0:	697a      	ldr	r2, [r7, #20]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80023fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	4313      	orrs	r3, r2
 8002406:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	621a      	str	r2, [r3, #32]
}
 8002414:	bf00      	nop
 8002416:	371c      	adds	r7, #28
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002420:	b480      	push	{r7}
 8002422:	b087      	sub	sp, #28
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
 800242c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800243a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	021a      	lsls	r2, r3, #8
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	431a      	orrs	r2, r3
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	4313      	orrs	r3, r2
 8002448:	697a      	ldr	r2, [r7, #20]
 800244a:	4313      	orrs	r3, r2
 800244c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	697a      	ldr	r2, [r7, #20]
 8002452:	609a      	str	r2, [r3, #8]
}
 8002454:	bf00      	nop
 8002456:	371c      	adds	r7, #28
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002470:	2b01      	cmp	r3, #1
 8002472:	d101      	bne.n	8002478 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002474:	2302      	movs	r3, #2
 8002476:	e05a      	b.n	800252e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2202      	movs	r2, #2
 8002484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800249e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a21      	ldr	r2, [pc, #132]	; (800253c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d022      	beq.n	8002502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024c4:	d01d      	beq.n	8002502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a1d      	ldr	r2, [pc, #116]	; (8002540 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d018      	beq.n	8002502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a1b      	ldr	r2, [pc, #108]	; (8002544 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d013      	beq.n	8002502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a1a      	ldr	r2, [pc, #104]	; (8002548 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d00e      	beq.n	8002502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a18      	ldr	r2, [pc, #96]	; (800254c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d009      	beq.n	8002502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a17      	ldr	r2, [pc, #92]	; (8002550 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d004      	beq.n	8002502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a15      	ldr	r2, [pc, #84]	; (8002554 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d10c      	bne.n	800251c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002508:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	68ba      	ldr	r2, [r7, #8]
 8002510:	4313      	orrs	r3, r2
 8002512:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	68ba      	ldr	r2, [r7, #8]
 800251a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3714      	adds	r7, #20
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	40010000 	.word	0x40010000
 8002540:	40000400 	.word	0x40000400
 8002544:	40000800 	.word	0x40000800
 8002548:	40000c00 	.word	0x40000c00
 800254c:	40010400 	.word	0x40010400
 8002550:	40014000 	.word	0x40014000
 8002554:	40001800 	.word	0x40001800

08002558 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d101      	bne.n	800256a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e03f      	b.n	80025ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d106      	bne.n	8002584 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f7fe fbfe 	bl	8000d80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2224      	movs	r2, #36	; 0x24
 8002588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800259a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f000 f929 	bl	80027f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	691a      	ldr	r2, [r3, #16]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	695a      	ldr	r2, [r3, #20]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	68da      	ldr	r2, [r3, #12]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2220      	movs	r2, #32
 80025dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2220      	movs	r2, #32
 80025e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b08a      	sub	sp, #40	; 0x28
 80025f6:	af02      	add	r7, sp, #8
 80025f8:	60f8      	str	r0, [r7, #12]
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	603b      	str	r3, [r7, #0]
 80025fe:	4613      	mov	r3, r2
 8002600:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002602:	2300      	movs	r3, #0
 8002604:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b20      	cmp	r3, #32
 8002610:	d17c      	bne.n	800270c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d002      	beq.n	800261e <HAL_UART_Transmit+0x2c>
 8002618:	88fb      	ldrh	r3, [r7, #6]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e075      	b.n	800270e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002628:	2b01      	cmp	r3, #1
 800262a:	d101      	bne.n	8002630 <HAL_UART_Transmit+0x3e>
 800262c:	2302      	movs	r3, #2
 800262e:	e06e      	b.n	800270e <HAL_UART_Transmit+0x11c>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2200      	movs	r2, #0
 800263c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2221      	movs	r2, #33	; 0x21
 8002642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002646:	f7fe fce5 	bl	8001014 <HAL_GetTick>
 800264a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	88fa      	ldrh	r2, [r7, #6]
 8002650:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	88fa      	ldrh	r2, [r7, #6]
 8002656:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002660:	d108      	bne.n	8002674 <HAL_UART_Transmit+0x82>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d104      	bne.n	8002674 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800266a:	2300      	movs	r3, #0
 800266c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	61bb      	str	r3, [r7, #24]
 8002672:	e003      	b.n	800267c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002678:	2300      	movs	r3, #0
 800267a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002684:	e02a      	b.n	80026dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	2200      	movs	r2, #0
 800268e:	2180      	movs	r1, #128	; 0x80
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f000 f840 	bl	8002716 <UART_WaitOnFlagUntilTimeout>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e036      	b.n	800270e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10b      	bne.n	80026be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	461a      	mov	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	3302      	adds	r3, #2
 80026ba:	61bb      	str	r3, [r7, #24]
 80026bc:	e007      	b.n	80026ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	781a      	ldrb	r2, [r3, #0]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	3301      	adds	r3, #1
 80026cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	3b01      	subs	r3, #1
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1cf      	bne.n	8002686 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	2200      	movs	r2, #0
 80026ee:	2140      	movs	r1, #64	; 0x40
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	f000 f810 	bl	8002716 <UART_WaitOnFlagUntilTimeout>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e006      	b.n	800270e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2220      	movs	r2, #32
 8002704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002708:	2300      	movs	r3, #0
 800270a:	e000      	b.n	800270e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800270c:	2302      	movs	r3, #2
  }
}
 800270e:	4618      	mov	r0, r3
 8002710:	3720      	adds	r7, #32
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b090      	sub	sp, #64	; 0x40
 800271a:	af00      	add	r7, sp, #0
 800271c:	60f8      	str	r0, [r7, #12]
 800271e:	60b9      	str	r1, [r7, #8]
 8002720:	603b      	str	r3, [r7, #0]
 8002722:	4613      	mov	r3, r2
 8002724:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002726:	e050      	b.n	80027ca <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002728:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800272a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800272e:	d04c      	beq.n	80027ca <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002730:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002732:	2b00      	cmp	r3, #0
 8002734:	d007      	beq.n	8002746 <UART_WaitOnFlagUntilTimeout+0x30>
 8002736:	f7fe fc6d 	bl	8001014 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002742:	429a      	cmp	r2, r3
 8002744:	d241      	bcs.n	80027ca <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	330c      	adds	r3, #12
 800274c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800274e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002750:	e853 3f00 	ldrex	r3, [r3]
 8002754:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002758:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800275c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	330c      	adds	r3, #12
 8002764:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002766:	637a      	str	r2, [r7, #52]	; 0x34
 8002768:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800276a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800276c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800276e:	e841 2300 	strex	r3, r2, [r1]
 8002772:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1e5      	bne.n	8002746 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	3314      	adds	r3, #20
 8002780:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	e853 3f00 	ldrex	r3, [r3]
 8002788:	613b      	str	r3, [r7, #16]
   return(result);
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	f023 0301 	bic.w	r3, r3, #1
 8002790:	63bb      	str	r3, [r7, #56]	; 0x38
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	3314      	adds	r3, #20
 8002798:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800279a:	623a      	str	r2, [r7, #32]
 800279c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800279e:	69f9      	ldr	r1, [r7, #28]
 80027a0:	6a3a      	ldr	r2, [r7, #32]
 80027a2:	e841 2300 	strex	r3, r2, [r1]
 80027a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1e5      	bne.n	800277a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2220      	movs	r2, #32
 80027b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2220      	movs	r2, #32
 80027ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e00f      	b.n	80027ea <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	4013      	ands	r3, r2
 80027d4:	68ba      	ldr	r2, [r7, #8]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	bf0c      	ite	eq
 80027da:	2301      	moveq	r3, #1
 80027dc:	2300      	movne	r3, #0
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	461a      	mov	r2, r3
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d09f      	beq.n	8002728 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3740      	adds	r7, #64	; 0x40
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
	...

080027f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027f8:	b0c0      	sub	sp, #256	; 0x100
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800280c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002810:	68d9      	ldr	r1, [r3, #12]
 8002812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	ea40 0301 	orr.w	r3, r0, r1
 800281c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800281e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	431a      	orrs	r2, r3
 800282c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002830:	695b      	ldr	r3, [r3, #20]
 8002832:	431a      	orrs	r2, r3
 8002834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	4313      	orrs	r3, r2
 800283c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800284c:	f021 010c 	bic.w	r1, r1, #12
 8002850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800285a:	430b      	orrs	r3, r1
 800285c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800285e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800286a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800286e:	6999      	ldr	r1, [r3, #24]
 8002870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	ea40 0301 	orr.w	r3, r0, r1
 800287a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800287c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	4b8f      	ldr	r3, [pc, #572]	; (8002ac0 <UART_SetConfig+0x2cc>)
 8002884:	429a      	cmp	r2, r3
 8002886:	d005      	beq.n	8002894 <UART_SetConfig+0xa0>
 8002888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	4b8d      	ldr	r3, [pc, #564]	; (8002ac4 <UART_SetConfig+0x2d0>)
 8002890:	429a      	cmp	r2, r3
 8002892:	d104      	bne.n	800289e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002894:	f7ff fb26 	bl	8001ee4 <HAL_RCC_GetPCLK2Freq>
 8002898:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800289c:	e003      	b.n	80028a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800289e:	f7ff fb0d 	bl	8001ebc <HAL_RCC_GetPCLK1Freq>
 80028a2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028aa:	69db      	ldr	r3, [r3, #28]
 80028ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028b0:	f040 810c 	bne.w	8002acc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028b8:	2200      	movs	r2, #0
 80028ba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80028be:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80028c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80028c6:	4622      	mov	r2, r4
 80028c8:	462b      	mov	r3, r5
 80028ca:	1891      	adds	r1, r2, r2
 80028cc:	65b9      	str	r1, [r7, #88]	; 0x58
 80028ce:	415b      	adcs	r3, r3
 80028d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80028d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80028d6:	4621      	mov	r1, r4
 80028d8:	eb12 0801 	adds.w	r8, r2, r1
 80028dc:	4629      	mov	r1, r5
 80028de:	eb43 0901 	adc.w	r9, r3, r1
 80028e2:	f04f 0200 	mov.w	r2, #0
 80028e6:	f04f 0300 	mov.w	r3, #0
 80028ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028f6:	4690      	mov	r8, r2
 80028f8:	4699      	mov	r9, r3
 80028fa:	4623      	mov	r3, r4
 80028fc:	eb18 0303 	adds.w	r3, r8, r3
 8002900:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002904:	462b      	mov	r3, r5
 8002906:	eb49 0303 	adc.w	r3, r9, r3
 800290a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800290e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800291a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800291e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002922:	460b      	mov	r3, r1
 8002924:	18db      	adds	r3, r3, r3
 8002926:	653b      	str	r3, [r7, #80]	; 0x50
 8002928:	4613      	mov	r3, r2
 800292a:	eb42 0303 	adc.w	r3, r2, r3
 800292e:	657b      	str	r3, [r7, #84]	; 0x54
 8002930:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002934:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002938:	f7fd fc9a 	bl	8000270 <__aeabi_uldivmod>
 800293c:	4602      	mov	r2, r0
 800293e:	460b      	mov	r3, r1
 8002940:	4b61      	ldr	r3, [pc, #388]	; (8002ac8 <UART_SetConfig+0x2d4>)
 8002942:	fba3 2302 	umull	r2, r3, r3, r2
 8002946:	095b      	lsrs	r3, r3, #5
 8002948:	011c      	lsls	r4, r3, #4
 800294a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800294e:	2200      	movs	r2, #0
 8002950:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002954:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002958:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800295c:	4642      	mov	r2, r8
 800295e:	464b      	mov	r3, r9
 8002960:	1891      	adds	r1, r2, r2
 8002962:	64b9      	str	r1, [r7, #72]	; 0x48
 8002964:	415b      	adcs	r3, r3
 8002966:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002968:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800296c:	4641      	mov	r1, r8
 800296e:	eb12 0a01 	adds.w	sl, r2, r1
 8002972:	4649      	mov	r1, r9
 8002974:	eb43 0b01 	adc.w	fp, r3, r1
 8002978:	f04f 0200 	mov.w	r2, #0
 800297c:	f04f 0300 	mov.w	r3, #0
 8002980:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002984:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002988:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800298c:	4692      	mov	sl, r2
 800298e:	469b      	mov	fp, r3
 8002990:	4643      	mov	r3, r8
 8002992:	eb1a 0303 	adds.w	r3, sl, r3
 8002996:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800299a:	464b      	mov	r3, r9
 800299c:	eb4b 0303 	adc.w	r3, fp, r3
 80029a0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80029a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80029b0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80029b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80029b8:	460b      	mov	r3, r1
 80029ba:	18db      	adds	r3, r3, r3
 80029bc:	643b      	str	r3, [r7, #64]	; 0x40
 80029be:	4613      	mov	r3, r2
 80029c0:	eb42 0303 	adc.w	r3, r2, r3
 80029c4:	647b      	str	r3, [r7, #68]	; 0x44
 80029c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80029ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80029ce:	f7fd fc4f 	bl	8000270 <__aeabi_uldivmod>
 80029d2:	4602      	mov	r2, r0
 80029d4:	460b      	mov	r3, r1
 80029d6:	4611      	mov	r1, r2
 80029d8:	4b3b      	ldr	r3, [pc, #236]	; (8002ac8 <UART_SetConfig+0x2d4>)
 80029da:	fba3 2301 	umull	r2, r3, r3, r1
 80029de:	095b      	lsrs	r3, r3, #5
 80029e0:	2264      	movs	r2, #100	; 0x64
 80029e2:	fb02 f303 	mul.w	r3, r2, r3
 80029e6:	1acb      	subs	r3, r1, r3
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80029ee:	4b36      	ldr	r3, [pc, #216]	; (8002ac8 <UART_SetConfig+0x2d4>)
 80029f0:	fba3 2302 	umull	r2, r3, r3, r2
 80029f4:	095b      	lsrs	r3, r3, #5
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80029fc:	441c      	add	r4, r3
 80029fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a02:	2200      	movs	r2, #0
 8002a04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002a08:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002a0c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002a10:	4642      	mov	r2, r8
 8002a12:	464b      	mov	r3, r9
 8002a14:	1891      	adds	r1, r2, r2
 8002a16:	63b9      	str	r1, [r7, #56]	; 0x38
 8002a18:	415b      	adcs	r3, r3
 8002a1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002a20:	4641      	mov	r1, r8
 8002a22:	1851      	adds	r1, r2, r1
 8002a24:	6339      	str	r1, [r7, #48]	; 0x30
 8002a26:	4649      	mov	r1, r9
 8002a28:	414b      	adcs	r3, r1
 8002a2a:	637b      	str	r3, [r7, #52]	; 0x34
 8002a2c:	f04f 0200 	mov.w	r2, #0
 8002a30:	f04f 0300 	mov.w	r3, #0
 8002a34:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002a38:	4659      	mov	r1, fp
 8002a3a:	00cb      	lsls	r3, r1, #3
 8002a3c:	4651      	mov	r1, sl
 8002a3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a42:	4651      	mov	r1, sl
 8002a44:	00ca      	lsls	r2, r1, #3
 8002a46:	4610      	mov	r0, r2
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	4642      	mov	r2, r8
 8002a4e:	189b      	adds	r3, r3, r2
 8002a50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a54:	464b      	mov	r3, r9
 8002a56:	460a      	mov	r2, r1
 8002a58:	eb42 0303 	adc.w	r3, r2, r3
 8002a5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002a6c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002a70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002a74:	460b      	mov	r3, r1
 8002a76:	18db      	adds	r3, r3, r3
 8002a78:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	eb42 0303 	adc.w	r3, r2, r3
 8002a80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002a86:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002a8a:	f7fd fbf1 	bl	8000270 <__aeabi_uldivmod>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	4b0d      	ldr	r3, [pc, #52]	; (8002ac8 <UART_SetConfig+0x2d4>)
 8002a94:	fba3 1302 	umull	r1, r3, r3, r2
 8002a98:	095b      	lsrs	r3, r3, #5
 8002a9a:	2164      	movs	r1, #100	; 0x64
 8002a9c:	fb01 f303 	mul.w	r3, r1, r3
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	00db      	lsls	r3, r3, #3
 8002aa4:	3332      	adds	r3, #50	; 0x32
 8002aa6:	4a08      	ldr	r2, [pc, #32]	; (8002ac8 <UART_SetConfig+0x2d4>)
 8002aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002aac:	095b      	lsrs	r3, r3, #5
 8002aae:	f003 0207 	and.w	r2, r3, #7
 8002ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4422      	add	r2, r4
 8002aba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002abc:	e105      	b.n	8002cca <UART_SetConfig+0x4d6>
 8002abe:	bf00      	nop
 8002ac0:	40011000 	.word	0x40011000
 8002ac4:	40011400 	.word	0x40011400
 8002ac8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002acc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002ad6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002ada:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002ade:	4642      	mov	r2, r8
 8002ae0:	464b      	mov	r3, r9
 8002ae2:	1891      	adds	r1, r2, r2
 8002ae4:	6239      	str	r1, [r7, #32]
 8002ae6:	415b      	adcs	r3, r3
 8002ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8002aea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002aee:	4641      	mov	r1, r8
 8002af0:	1854      	adds	r4, r2, r1
 8002af2:	4649      	mov	r1, r9
 8002af4:	eb43 0501 	adc.w	r5, r3, r1
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	f04f 0300 	mov.w	r3, #0
 8002b00:	00eb      	lsls	r3, r5, #3
 8002b02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b06:	00e2      	lsls	r2, r4, #3
 8002b08:	4614      	mov	r4, r2
 8002b0a:	461d      	mov	r5, r3
 8002b0c:	4643      	mov	r3, r8
 8002b0e:	18e3      	adds	r3, r4, r3
 8002b10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002b14:	464b      	mov	r3, r9
 8002b16:	eb45 0303 	adc.w	r3, r5, r3
 8002b1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002b2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002b2e:	f04f 0200 	mov.w	r2, #0
 8002b32:	f04f 0300 	mov.w	r3, #0
 8002b36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002b3a:	4629      	mov	r1, r5
 8002b3c:	008b      	lsls	r3, r1, #2
 8002b3e:	4621      	mov	r1, r4
 8002b40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b44:	4621      	mov	r1, r4
 8002b46:	008a      	lsls	r2, r1, #2
 8002b48:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002b4c:	f7fd fb90 	bl	8000270 <__aeabi_uldivmod>
 8002b50:	4602      	mov	r2, r0
 8002b52:	460b      	mov	r3, r1
 8002b54:	4b60      	ldr	r3, [pc, #384]	; (8002cd8 <UART_SetConfig+0x4e4>)
 8002b56:	fba3 2302 	umull	r2, r3, r3, r2
 8002b5a:	095b      	lsrs	r3, r3, #5
 8002b5c:	011c      	lsls	r4, r3, #4
 8002b5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b62:	2200      	movs	r2, #0
 8002b64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002b68:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002b6c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002b70:	4642      	mov	r2, r8
 8002b72:	464b      	mov	r3, r9
 8002b74:	1891      	adds	r1, r2, r2
 8002b76:	61b9      	str	r1, [r7, #24]
 8002b78:	415b      	adcs	r3, r3
 8002b7a:	61fb      	str	r3, [r7, #28]
 8002b7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b80:	4641      	mov	r1, r8
 8002b82:	1851      	adds	r1, r2, r1
 8002b84:	6139      	str	r1, [r7, #16]
 8002b86:	4649      	mov	r1, r9
 8002b88:	414b      	adcs	r3, r1
 8002b8a:	617b      	str	r3, [r7, #20]
 8002b8c:	f04f 0200 	mov.w	r2, #0
 8002b90:	f04f 0300 	mov.w	r3, #0
 8002b94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b98:	4659      	mov	r1, fp
 8002b9a:	00cb      	lsls	r3, r1, #3
 8002b9c:	4651      	mov	r1, sl
 8002b9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ba2:	4651      	mov	r1, sl
 8002ba4:	00ca      	lsls	r2, r1, #3
 8002ba6:	4610      	mov	r0, r2
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4603      	mov	r3, r0
 8002bac:	4642      	mov	r2, r8
 8002bae:	189b      	adds	r3, r3, r2
 8002bb0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002bb4:	464b      	mov	r3, r9
 8002bb6:	460a      	mov	r2, r1
 8002bb8:	eb42 0303 	adc.w	r3, r2, r3
 8002bbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	67bb      	str	r3, [r7, #120]	; 0x78
 8002bca:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002bcc:	f04f 0200 	mov.w	r2, #0
 8002bd0:	f04f 0300 	mov.w	r3, #0
 8002bd4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002bd8:	4649      	mov	r1, r9
 8002bda:	008b      	lsls	r3, r1, #2
 8002bdc:	4641      	mov	r1, r8
 8002bde:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002be2:	4641      	mov	r1, r8
 8002be4:	008a      	lsls	r2, r1, #2
 8002be6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002bea:	f7fd fb41 	bl	8000270 <__aeabi_uldivmod>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	4b39      	ldr	r3, [pc, #228]	; (8002cd8 <UART_SetConfig+0x4e4>)
 8002bf4:	fba3 1302 	umull	r1, r3, r3, r2
 8002bf8:	095b      	lsrs	r3, r3, #5
 8002bfa:	2164      	movs	r1, #100	; 0x64
 8002bfc:	fb01 f303 	mul.w	r3, r1, r3
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	011b      	lsls	r3, r3, #4
 8002c04:	3332      	adds	r3, #50	; 0x32
 8002c06:	4a34      	ldr	r2, [pc, #208]	; (8002cd8 <UART_SetConfig+0x4e4>)
 8002c08:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0c:	095b      	lsrs	r3, r3, #5
 8002c0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c12:	441c      	add	r4, r3
 8002c14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c18:	2200      	movs	r2, #0
 8002c1a:	673b      	str	r3, [r7, #112]	; 0x70
 8002c1c:	677a      	str	r2, [r7, #116]	; 0x74
 8002c1e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002c22:	4642      	mov	r2, r8
 8002c24:	464b      	mov	r3, r9
 8002c26:	1891      	adds	r1, r2, r2
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	415b      	adcs	r3, r3
 8002c2c:	60fb      	str	r3, [r7, #12]
 8002c2e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c32:	4641      	mov	r1, r8
 8002c34:	1851      	adds	r1, r2, r1
 8002c36:	6039      	str	r1, [r7, #0]
 8002c38:	4649      	mov	r1, r9
 8002c3a:	414b      	adcs	r3, r1
 8002c3c:	607b      	str	r3, [r7, #4]
 8002c3e:	f04f 0200 	mov.w	r2, #0
 8002c42:	f04f 0300 	mov.w	r3, #0
 8002c46:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c4a:	4659      	mov	r1, fp
 8002c4c:	00cb      	lsls	r3, r1, #3
 8002c4e:	4651      	mov	r1, sl
 8002c50:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c54:	4651      	mov	r1, sl
 8002c56:	00ca      	lsls	r2, r1, #3
 8002c58:	4610      	mov	r0, r2
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	4642      	mov	r2, r8
 8002c60:	189b      	adds	r3, r3, r2
 8002c62:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c64:	464b      	mov	r3, r9
 8002c66:	460a      	mov	r2, r1
 8002c68:	eb42 0303 	adc.w	r3, r2, r3
 8002c6c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	663b      	str	r3, [r7, #96]	; 0x60
 8002c78:	667a      	str	r2, [r7, #100]	; 0x64
 8002c7a:	f04f 0200 	mov.w	r2, #0
 8002c7e:	f04f 0300 	mov.w	r3, #0
 8002c82:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002c86:	4649      	mov	r1, r9
 8002c88:	008b      	lsls	r3, r1, #2
 8002c8a:	4641      	mov	r1, r8
 8002c8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c90:	4641      	mov	r1, r8
 8002c92:	008a      	lsls	r2, r1, #2
 8002c94:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002c98:	f7fd faea 	bl	8000270 <__aeabi_uldivmod>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	4b0d      	ldr	r3, [pc, #52]	; (8002cd8 <UART_SetConfig+0x4e4>)
 8002ca2:	fba3 1302 	umull	r1, r3, r3, r2
 8002ca6:	095b      	lsrs	r3, r3, #5
 8002ca8:	2164      	movs	r1, #100	; 0x64
 8002caa:	fb01 f303 	mul.w	r3, r1, r3
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	3332      	adds	r3, #50	; 0x32
 8002cb4:	4a08      	ldr	r2, [pc, #32]	; (8002cd8 <UART_SetConfig+0x4e4>)
 8002cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cba:	095b      	lsrs	r3, r3, #5
 8002cbc:	f003 020f 	and.w	r2, r3, #15
 8002cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4422      	add	r2, r4
 8002cc8:	609a      	str	r2, [r3, #8]
}
 8002cca:	bf00      	nop
 8002ccc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cd6:	bf00      	nop
 8002cd8:	51eb851f 	.word	0x51eb851f

08002cdc <__errno>:
 8002cdc:	4b01      	ldr	r3, [pc, #4]	; (8002ce4 <__errno+0x8>)
 8002cde:	6818      	ldr	r0, [r3, #0]
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	2000000c 	.word	0x2000000c

08002ce8 <__libc_init_array>:
 8002ce8:	b570      	push	{r4, r5, r6, lr}
 8002cea:	4d0d      	ldr	r5, [pc, #52]	; (8002d20 <__libc_init_array+0x38>)
 8002cec:	4c0d      	ldr	r4, [pc, #52]	; (8002d24 <__libc_init_array+0x3c>)
 8002cee:	1b64      	subs	r4, r4, r5
 8002cf0:	10a4      	asrs	r4, r4, #2
 8002cf2:	2600      	movs	r6, #0
 8002cf4:	42a6      	cmp	r6, r4
 8002cf6:	d109      	bne.n	8002d0c <__libc_init_array+0x24>
 8002cf8:	4d0b      	ldr	r5, [pc, #44]	; (8002d28 <__libc_init_array+0x40>)
 8002cfa:	4c0c      	ldr	r4, [pc, #48]	; (8002d2c <__libc_init_array+0x44>)
 8002cfc:	f000 fc8e 	bl	800361c <_init>
 8002d00:	1b64      	subs	r4, r4, r5
 8002d02:	10a4      	asrs	r4, r4, #2
 8002d04:	2600      	movs	r6, #0
 8002d06:	42a6      	cmp	r6, r4
 8002d08:	d105      	bne.n	8002d16 <__libc_init_array+0x2e>
 8002d0a:	bd70      	pop	{r4, r5, r6, pc}
 8002d0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d10:	4798      	blx	r3
 8002d12:	3601      	adds	r6, #1
 8002d14:	e7ee      	b.n	8002cf4 <__libc_init_array+0xc>
 8002d16:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d1a:	4798      	blx	r3
 8002d1c:	3601      	adds	r6, #1
 8002d1e:	e7f2      	b.n	8002d06 <__libc_init_array+0x1e>
 8002d20:	08003758 	.word	0x08003758
 8002d24:	08003758 	.word	0x08003758
 8002d28:	08003758 	.word	0x08003758
 8002d2c:	0800375c 	.word	0x0800375c

08002d30 <memset>:
 8002d30:	4402      	add	r2, r0
 8002d32:	4603      	mov	r3, r0
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d100      	bne.n	8002d3a <memset+0xa>
 8002d38:	4770      	bx	lr
 8002d3a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d3e:	e7f9      	b.n	8002d34 <memset+0x4>

08002d40 <siprintf>:
 8002d40:	b40e      	push	{r1, r2, r3}
 8002d42:	b500      	push	{lr}
 8002d44:	b09c      	sub	sp, #112	; 0x70
 8002d46:	ab1d      	add	r3, sp, #116	; 0x74
 8002d48:	9002      	str	r0, [sp, #8]
 8002d4a:	9006      	str	r0, [sp, #24]
 8002d4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002d50:	4809      	ldr	r0, [pc, #36]	; (8002d78 <siprintf+0x38>)
 8002d52:	9107      	str	r1, [sp, #28]
 8002d54:	9104      	str	r1, [sp, #16]
 8002d56:	4909      	ldr	r1, [pc, #36]	; (8002d7c <siprintf+0x3c>)
 8002d58:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d5c:	9105      	str	r1, [sp, #20]
 8002d5e:	6800      	ldr	r0, [r0, #0]
 8002d60:	9301      	str	r3, [sp, #4]
 8002d62:	a902      	add	r1, sp, #8
 8002d64:	f000 f868 	bl	8002e38 <_svfiprintf_r>
 8002d68:	9b02      	ldr	r3, [sp, #8]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	701a      	strb	r2, [r3, #0]
 8002d6e:	b01c      	add	sp, #112	; 0x70
 8002d70:	f85d eb04 	ldr.w	lr, [sp], #4
 8002d74:	b003      	add	sp, #12
 8002d76:	4770      	bx	lr
 8002d78:	2000000c 	.word	0x2000000c
 8002d7c:	ffff0208 	.word	0xffff0208

08002d80 <__ssputs_r>:
 8002d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d84:	688e      	ldr	r6, [r1, #8]
 8002d86:	429e      	cmp	r6, r3
 8002d88:	4682      	mov	sl, r0
 8002d8a:	460c      	mov	r4, r1
 8002d8c:	4690      	mov	r8, r2
 8002d8e:	461f      	mov	r7, r3
 8002d90:	d838      	bhi.n	8002e04 <__ssputs_r+0x84>
 8002d92:	898a      	ldrh	r2, [r1, #12]
 8002d94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002d98:	d032      	beq.n	8002e00 <__ssputs_r+0x80>
 8002d9a:	6825      	ldr	r5, [r4, #0]
 8002d9c:	6909      	ldr	r1, [r1, #16]
 8002d9e:	eba5 0901 	sub.w	r9, r5, r1
 8002da2:	6965      	ldr	r5, [r4, #20]
 8002da4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002da8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002dac:	3301      	adds	r3, #1
 8002dae:	444b      	add	r3, r9
 8002db0:	106d      	asrs	r5, r5, #1
 8002db2:	429d      	cmp	r5, r3
 8002db4:	bf38      	it	cc
 8002db6:	461d      	movcc	r5, r3
 8002db8:	0553      	lsls	r3, r2, #21
 8002dba:	d531      	bpl.n	8002e20 <__ssputs_r+0xa0>
 8002dbc:	4629      	mov	r1, r5
 8002dbe:	f000 fb63 	bl	8003488 <_malloc_r>
 8002dc2:	4606      	mov	r6, r0
 8002dc4:	b950      	cbnz	r0, 8002ddc <__ssputs_r+0x5c>
 8002dc6:	230c      	movs	r3, #12
 8002dc8:	f8ca 3000 	str.w	r3, [sl]
 8002dcc:	89a3      	ldrh	r3, [r4, #12]
 8002dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dd2:	81a3      	strh	r3, [r4, #12]
 8002dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ddc:	6921      	ldr	r1, [r4, #16]
 8002dde:	464a      	mov	r2, r9
 8002de0:	f000 fabe 	bl	8003360 <memcpy>
 8002de4:	89a3      	ldrh	r3, [r4, #12]
 8002de6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002dea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dee:	81a3      	strh	r3, [r4, #12]
 8002df0:	6126      	str	r6, [r4, #16]
 8002df2:	6165      	str	r5, [r4, #20]
 8002df4:	444e      	add	r6, r9
 8002df6:	eba5 0509 	sub.w	r5, r5, r9
 8002dfa:	6026      	str	r6, [r4, #0]
 8002dfc:	60a5      	str	r5, [r4, #8]
 8002dfe:	463e      	mov	r6, r7
 8002e00:	42be      	cmp	r6, r7
 8002e02:	d900      	bls.n	8002e06 <__ssputs_r+0x86>
 8002e04:	463e      	mov	r6, r7
 8002e06:	6820      	ldr	r0, [r4, #0]
 8002e08:	4632      	mov	r2, r6
 8002e0a:	4641      	mov	r1, r8
 8002e0c:	f000 fab6 	bl	800337c <memmove>
 8002e10:	68a3      	ldr	r3, [r4, #8]
 8002e12:	1b9b      	subs	r3, r3, r6
 8002e14:	60a3      	str	r3, [r4, #8]
 8002e16:	6823      	ldr	r3, [r4, #0]
 8002e18:	4433      	add	r3, r6
 8002e1a:	6023      	str	r3, [r4, #0]
 8002e1c:	2000      	movs	r0, #0
 8002e1e:	e7db      	b.n	8002dd8 <__ssputs_r+0x58>
 8002e20:	462a      	mov	r2, r5
 8002e22:	f000 fba5 	bl	8003570 <_realloc_r>
 8002e26:	4606      	mov	r6, r0
 8002e28:	2800      	cmp	r0, #0
 8002e2a:	d1e1      	bne.n	8002df0 <__ssputs_r+0x70>
 8002e2c:	6921      	ldr	r1, [r4, #16]
 8002e2e:	4650      	mov	r0, sl
 8002e30:	f000 fabe 	bl	80033b0 <_free_r>
 8002e34:	e7c7      	b.n	8002dc6 <__ssputs_r+0x46>
	...

08002e38 <_svfiprintf_r>:
 8002e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e3c:	4698      	mov	r8, r3
 8002e3e:	898b      	ldrh	r3, [r1, #12]
 8002e40:	061b      	lsls	r3, r3, #24
 8002e42:	b09d      	sub	sp, #116	; 0x74
 8002e44:	4607      	mov	r7, r0
 8002e46:	460d      	mov	r5, r1
 8002e48:	4614      	mov	r4, r2
 8002e4a:	d50e      	bpl.n	8002e6a <_svfiprintf_r+0x32>
 8002e4c:	690b      	ldr	r3, [r1, #16]
 8002e4e:	b963      	cbnz	r3, 8002e6a <_svfiprintf_r+0x32>
 8002e50:	2140      	movs	r1, #64	; 0x40
 8002e52:	f000 fb19 	bl	8003488 <_malloc_r>
 8002e56:	6028      	str	r0, [r5, #0]
 8002e58:	6128      	str	r0, [r5, #16]
 8002e5a:	b920      	cbnz	r0, 8002e66 <_svfiprintf_r+0x2e>
 8002e5c:	230c      	movs	r3, #12
 8002e5e:	603b      	str	r3, [r7, #0]
 8002e60:	f04f 30ff 	mov.w	r0, #4294967295
 8002e64:	e0d1      	b.n	800300a <_svfiprintf_r+0x1d2>
 8002e66:	2340      	movs	r3, #64	; 0x40
 8002e68:	616b      	str	r3, [r5, #20]
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8002e6e:	2320      	movs	r3, #32
 8002e70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e74:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e78:	2330      	movs	r3, #48	; 0x30
 8002e7a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003024 <_svfiprintf_r+0x1ec>
 8002e7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e82:	f04f 0901 	mov.w	r9, #1
 8002e86:	4623      	mov	r3, r4
 8002e88:	469a      	mov	sl, r3
 8002e8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e8e:	b10a      	cbz	r2, 8002e94 <_svfiprintf_r+0x5c>
 8002e90:	2a25      	cmp	r2, #37	; 0x25
 8002e92:	d1f9      	bne.n	8002e88 <_svfiprintf_r+0x50>
 8002e94:	ebba 0b04 	subs.w	fp, sl, r4
 8002e98:	d00b      	beq.n	8002eb2 <_svfiprintf_r+0x7a>
 8002e9a:	465b      	mov	r3, fp
 8002e9c:	4622      	mov	r2, r4
 8002e9e:	4629      	mov	r1, r5
 8002ea0:	4638      	mov	r0, r7
 8002ea2:	f7ff ff6d 	bl	8002d80 <__ssputs_r>
 8002ea6:	3001      	adds	r0, #1
 8002ea8:	f000 80aa 	beq.w	8003000 <_svfiprintf_r+0x1c8>
 8002eac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002eae:	445a      	add	r2, fp
 8002eb0:	9209      	str	r2, [sp, #36]	; 0x24
 8002eb2:	f89a 3000 	ldrb.w	r3, [sl]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f000 80a2 	beq.w	8003000 <_svfiprintf_r+0x1c8>
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8002ec2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ec6:	f10a 0a01 	add.w	sl, sl, #1
 8002eca:	9304      	str	r3, [sp, #16]
 8002ecc:	9307      	str	r3, [sp, #28]
 8002ece:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ed2:	931a      	str	r3, [sp, #104]	; 0x68
 8002ed4:	4654      	mov	r4, sl
 8002ed6:	2205      	movs	r2, #5
 8002ed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002edc:	4851      	ldr	r0, [pc, #324]	; (8003024 <_svfiprintf_r+0x1ec>)
 8002ede:	f7fd f977 	bl	80001d0 <memchr>
 8002ee2:	9a04      	ldr	r2, [sp, #16]
 8002ee4:	b9d8      	cbnz	r0, 8002f1e <_svfiprintf_r+0xe6>
 8002ee6:	06d0      	lsls	r0, r2, #27
 8002ee8:	bf44      	itt	mi
 8002eea:	2320      	movmi	r3, #32
 8002eec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ef0:	0711      	lsls	r1, r2, #28
 8002ef2:	bf44      	itt	mi
 8002ef4:	232b      	movmi	r3, #43	; 0x2b
 8002ef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002efa:	f89a 3000 	ldrb.w	r3, [sl]
 8002efe:	2b2a      	cmp	r3, #42	; 0x2a
 8002f00:	d015      	beq.n	8002f2e <_svfiprintf_r+0xf6>
 8002f02:	9a07      	ldr	r2, [sp, #28]
 8002f04:	4654      	mov	r4, sl
 8002f06:	2000      	movs	r0, #0
 8002f08:	f04f 0c0a 	mov.w	ip, #10
 8002f0c:	4621      	mov	r1, r4
 8002f0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f12:	3b30      	subs	r3, #48	; 0x30
 8002f14:	2b09      	cmp	r3, #9
 8002f16:	d94e      	bls.n	8002fb6 <_svfiprintf_r+0x17e>
 8002f18:	b1b0      	cbz	r0, 8002f48 <_svfiprintf_r+0x110>
 8002f1a:	9207      	str	r2, [sp, #28]
 8002f1c:	e014      	b.n	8002f48 <_svfiprintf_r+0x110>
 8002f1e:	eba0 0308 	sub.w	r3, r0, r8
 8002f22:	fa09 f303 	lsl.w	r3, r9, r3
 8002f26:	4313      	orrs	r3, r2
 8002f28:	9304      	str	r3, [sp, #16]
 8002f2a:	46a2      	mov	sl, r4
 8002f2c:	e7d2      	b.n	8002ed4 <_svfiprintf_r+0x9c>
 8002f2e:	9b03      	ldr	r3, [sp, #12]
 8002f30:	1d19      	adds	r1, r3, #4
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	9103      	str	r1, [sp, #12]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	bfbb      	ittet	lt
 8002f3a:	425b      	neglt	r3, r3
 8002f3c:	f042 0202 	orrlt.w	r2, r2, #2
 8002f40:	9307      	strge	r3, [sp, #28]
 8002f42:	9307      	strlt	r3, [sp, #28]
 8002f44:	bfb8      	it	lt
 8002f46:	9204      	strlt	r2, [sp, #16]
 8002f48:	7823      	ldrb	r3, [r4, #0]
 8002f4a:	2b2e      	cmp	r3, #46	; 0x2e
 8002f4c:	d10c      	bne.n	8002f68 <_svfiprintf_r+0x130>
 8002f4e:	7863      	ldrb	r3, [r4, #1]
 8002f50:	2b2a      	cmp	r3, #42	; 0x2a
 8002f52:	d135      	bne.n	8002fc0 <_svfiprintf_r+0x188>
 8002f54:	9b03      	ldr	r3, [sp, #12]
 8002f56:	1d1a      	adds	r2, r3, #4
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	9203      	str	r2, [sp, #12]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	bfb8      	it	lt
 8002f60:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f64:	3402      	adds	r4, #2
 8002f66:	9305      	str	r3, [sp, #20]
 8002f68:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003034 <_svfiprintf_r+0x1fc>
 8002f6c:	7821      	ldrb	r1, [r4, #0]
 8002f6e:	2203      	movs	r2, #3
 8002f70:	4650      	mov	r0, sl
 8002f72:	f7fd f92d 	bl	80001d0 <memchr>
 8002f76:	b140      	cbz	r0, 8002f8a <_svfiprintf_r+0x152>
 8002f78:	2340      	movs	r3, #64	; 0x40
 8002f7a:	eba0 000a 	sub.w	r0, r0, sl
 8002f7e:	fa03 f000 	lsl.w	r0, r3, r0
 8002f82:	9b04      	ldr	r3, [sp, #16]
 8002f84:	4303      	orrs	r3, r0
 8002f86:	3401      	adds	r4, #1
 8002f88:	9304      	str	r3, [sp, #16]
 8002f8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f8e:	4826      	ldr	r0, [pc, #152]	; (8003028 <_svfiprintf_r+0x1f0>)
 8002f90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f94:	2206      	movs	r2, #6
 8002f96:	f7fd f91b 	bl	80001d0 <memchr>
 8002f9a:	2800      	cmp	r0, #0
 8002f9c:	d038      	beq.n	8003010 <_svfiprintf_r+0x1d8>
 8002f9e:	4b23      	ldr	r3, [pc, #140]	; (800302c <_svfiprintf_r+0x1f4>)
 8002fa0:	bb1b      	cbnz	r3, 8002fea <_svfiprintf_r+0x1b2>
 8002fa2:	9b03      	ldr	r3, [sp, #12]
 8002fa4:	3307      	adds	r3, #7
 8002fa6:	f023 0307 	bic.w	r3, r3, #7
 8002faa:	3308      	adds	r3, #8
 8002fac:	9303      	str	r3, [sp, #12]
 8002fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002fb0:	4433      	add	r3, r6
 8002fb2:	9309      	str	r3, [sp, #36]	; 0x24
 8002fb4:	e767      	b.n	8002e86 <_svfiprintf_r+0x4e>
 8002fb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8002fba:	460c      	mov	r4, r1
 8002fbc:	2001      	movs	r0, #1
 8002fbe:	e7a5      	b.n	8002f0c <_svfiprintf_r+0xd4>
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	3401      	adds	r4, #1
 8002fc4:	9305      	str	r3, [sp, #20]
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	f04f 0c0a 	mov.w	ip, #10
 8002fcc:	4620      	mov	r0, r4
 8002fce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002fd2:	3a30      	subs	r2, #48	; 0x30
 8002fd4:	2a09      	cmp	r2, #9
 8002fd6:	d903      	bls.n	8002fe0 <_svfiprintf_r+0x1a8>
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0c5      	beq.n	8002f68 <_svfiprintf_r+0x130>
 8002fdc:	9105      	str	r1, [sp, #20]
 8002fde:	e7c3      	b.n	8002f68 <_svfiprintf_r+0x130>
 8002fe0:	fb0c 2101 	mla	r1, ip, r1, r2
 8002fe4:	4604      	mov	r4, r0
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e7f0      	b.n	8002fcc <_svfiprintf_r+0x194>
 8002fea:	ab03      	add	r3, sp, #12
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	462a      	mov	r2, r5
 8002ff0:	4b0f      	ldr	r3, [pc, #60]	; (8003030 <_svfiprintf_r+0x1f8>)
 8002ff2:	a904      	add	r1, sp, #16
 8002ff4:	4638      	mov	r0, r7
 8002ff6:	f3af 8000 	nop.w
 8002ffa:	1c42      	adds	r2, r0, #1
 8002ffc:	4606      	mov	r6, r0
 8002ffe:	d1d6      	bne.n	8002fae <_svfiprintf_r+0x176>
 8003000:	89ab      	ldrh	r3, [r5, #12]
 8003002:	065b      	lsls	r3, r3, #25
 8003004:	f53f af2c 	bmi.w	8002e60 <_svfiprintf_r+0x28>
 8003008:	9809      	ldr	r0, [sp, #36]	; 0x24
 800300a:	b01d      	add	sp, #116	; 0x74
 800300c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003010:	ab03      	add	r3, sp, #12
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	462a      	mov	r2, r5
 8003016:	4b06      	ldr	r3, [pc, #24]	; (8003030 <_svfiprintf_r+0x1f8>)
 8003018:	a904      	add	r1, sp, #16
 800301a:	4638      	mov	r0, r7
 800301c:	f000 f87a 	bl	8003114 <_printf_i>
 8003020:	e7eb      	b.n	8002ffa <_svfiprintf_r+0x1c2>
 8003022:	bf00      	nop
 8003024:	0800371c 	.word	0x0800371c
 8003028:	08003726 	.word	0x08003726
 800302c:	00000000 	.word	0x00000000
 8003030:	08002d81 	.word	0x08002d81
 8003034:	08003722 	.word	0x08003722

08003038 <_printf_common>:
 8003038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800303c:	4616      	mov	r6, r2
 800303e:	4699      	mov	r9, r3
 8003040:	688a      	ldr	r2, [r1, #8]
 8003042:	690b      	ldr	r3, [r1, #16]
 8003044:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003048:	4293      	cmp	r3, r2
 800304a:	bfb8      	it	lt
 800304c:	4613      	movlt	r3, r2
 800304e:	6033      	str	r3, [r6, #0]
 8003050:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003054:	4607      	mov	r7, r0
 8003056:	460c      	mov	r4, r1
 8003058:	b10a      	cbz	r2, 800305e <_printf_common+0x26>
 800305a:	3301      	adds	r3, #1
 800305c:	6033      	str	r3, [r6, #0]
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	0699      	lsls	r1, r3, #26
 8003062:	bf42      	ittt	mi
 8003064:	6833      	ldrmi	r3, [r6, #0]
 8003066:	3302      	addmi	r3, #2
 8003068:	6033      	strmi	r3, [r6, #0]
 800306a:	6825      	ldr	r5, [r4, #0]
 800306c:	f015 0506 	ands.w	r5, r5, #6
 8003070:	d106      	bne.n	8003080 <_printf_common+0x48>
 8003072:	f104 0a19 	add.w	sl, r4, #25
 8003076:	68e3      	ldr	r3, [r4, #12]
 8003078:	6832      	ldr	r2, [r6, #0]
 800307a:	1a9b      	subs	r3, r3, r2
 800307c:	42ab      	cmp	r3, r5
 800307e:	dc26      	bgt.n	80030ce <_printf_common+0x96>
 8003080:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003084:	1e13      	subs	r3, r2, #0
 8003086:	6822      	ldr	r2, [r4, #0]
 8003088:	bf18      	it	ne
 800308a:	2301      	movne	r3, #1
 800308c:	0692      	lsls	r2, r2, #26
 800308e:	d42b      	bmi.n	80030e8 <_printf_common+0xb0>
 8003090:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003094:	4649      	mov	r1, r9
 8003096:	4638      	mov	r0, r7
 8003098:	47c0      	blx	r8
 800309a:	3001      	adds	r0, #1
 800309c:	d01e      	beq.n	80030dc <_printf_common+0xa4>
 800309e:	6823      	ldr	r3, [r4, #0]
 80030a0:	68e5      	ldr	r5, [r4, #12]
 80030a2:	6832      	ldr	r2, [r6, #0]
 80030a4:	f003 0306 	and.w	r3, r3, #6
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	bf08      	it	eq
 80030ac:	1aad      	subeq	r5, r5, r2
 80030ae:	68a3      	ldr	r3, [r4, #8]
 80030b0:	6922      	ldr	r2, [r4, #16]
 80030b2:	bf0c      	ite	eq
 80030b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030b8:	2500      	movne	r5, #0
 80030ba:	4293      	cmp	r3, r2
 80030bc:	bfc4      	itt	gt
 80030be:	1a9b      	subgt	r3, r3, r2
 80030c0:	18ed      	addgt	r5, r5, r3
 80030c2:	2600      	movs	r6, #0
 80030c4:	341a      	adds	r4, #26
 80030c6:	42b5      	cmp	r5, r6
 80030c8:	d11a      	bne.n	8003100 <_printf_common+0xc8>
 80030ca:	2000      	movs	r0, #0
 80030cc:	e008      	b.n	80030e0 <_printf_common+0xa8>
 80030ce:	2301      	movs	r3, #1
 80030d0:	4652      	mov	r2, sl
 80030d2:	4649      	mov	r1, r9
 80030d4:	4638      	mov	r0, r7
 80030d6:	47c0      	blx	r8
 80030d8:	3001      	adds	r0, #1
 80030da:	d103      	bne.n	80030e4 <_printf_common+0xac>
 80030dc:	f04f 30ff 	mov.w	r0, #4294967295
 80030e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030e4:	3501      	adds	r5, #1
 80030e6:	e7c6      	b.n	8003076 <_printf_common+0x3e>
 80030e8:	18e1      	adds	r1, r4, r3
 80030ea:	1c5a      	adds	r2, r3, #1
 80030ec:	2030      	movs	r0, #48	; 0x30
 80030ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80030f2:	4422      	add	r2, r4
 80030f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80030f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80030fc:	3302      	adds	r3, #2
 80030fe:	e7c7      	b.n	8003090 <_printf_common+0x58>
 8003100:	2301      	movs	r3, #1
 8003102:	4622      	mov	r2, r4
 8003104:	4649      	mov	r1, r9
 8003106:	4638      	mov	r0, r7
 8003108:	47c0      	blx	r8
 800310a:	3001      	adds	r0, #1
 800310c:	d0e6      	beq.n	80030dc <_printf_common+0xa4>
 800310e:	3601      	adds	r6, #1
 8003110:	e7d9      	b.n	80030c6 <_printf_common+0x8e>
	...

08003114 <_printf_i>:
 8003114:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003118:	7e0f      	ldrb	r7, [r1, #24]
 800311a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800311c:	2f78      	cmp	r7, #120	; 0x78
 800311e:	4691      	mov	r9, r2
 8003120:	4680      	mov	r8, r0
 8003122:	460c      	mov	r4, r1
 8003124:	469a      	mov	sl, r3
 8003126:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800312a:	d807      	bhi.n	800313c <_printf_i+0x28>
 800312c:	2f62      	cmp	r7, #98	; 0x62
 800312e:	d80a      	bhi.n	8003146 <_printf_i+0x32>
 8003130:	2f00      	cmp	r7, #0
 8003132:	f000 80d8 	beq.w	80032e6 <_printf_i+0x1d2>
 8003136:	2f58      	cmp	r7, #88	; 0x58
 8003138:	f000 80a3 	beq.w	8003282 <_printf_i+0x16e>
 800313c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003140:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003144:	e03a      	b.n	80031bc <_printf_i+0xa8>
 8003146:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800314a:	2b15      	cmp	r3, #21
 800314c:	d8f6      	bhi.n	800313c <_printf_i+0x28>
 800314e:	a101      	add	r1, pc, #4	; (adr r1, 8003154 <_printf_i+0x40>)
 8003150:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003154:	080031ad 	.word	0x080031ad
 8003158:	080031c1 	.word	0x080031c1
 800315c:	0800313d 	.word	0x0800313d
 8003160:	0800313d 	.word	0x0800313d
 8003164:	0800313d 	.word	0x0800313d
 8003168:	0800313d 	.word	0x0800313d
 800316c:	080031c1 	.word	0x080031c1
 8003170:	0800313d 	.word	0x0800313d
 8003174:	0800313d 	.word	0x0800313d
 8003178:	0800313d 	.word	0x0800313d
 800317c:	0800313d 	.word	0x0800313d
 8003180:	080032cd 	.word	0x080032cd
 8003184:	080031f1 	.word	0x080031f1
 8003188:	080032af 	.word	0x080032af
 800318c:	0800313d 	.word	0x0800313d
 8003190:	0800313d 	.word	0x0800313d
 8003194:	080032ef 	.word	0x080032ef
 8003198:	0800313d 	.word	0x0800313d
 800319c:	080031f1 	.word	0x080031f1
 80031a0:	0800313d 	.word	0x0800313d
 80031a4:	0800313d 	.word	0x0800313d
 80031a8:	080032b7 	.word	0x080032b7
 80031ac:	682b      	ldr	r3, [r5, #0]
 80031ae:	1d1a      	adds	r2, r3, #4
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	602a      	str	r2, [r5, #0]
 80031b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031bc:	2301      	movs	r3, #1
 80031be:	e0a3      	b.n	8003308 <_printf_i+0x1f4>
 80031c0:	6820      	ldr	r0, [r4, #0]
 80031c2:	6829      	ldr	r1, [r5, #0]
 80031c4:	0606      	lsls	r6, r0, #24
 80031c6:	f101 0304 	add.w	r3, r1, #4
 80031ca:	d50a      	bpl.n	80031e2 <_printf_i+0xce>
 80031cc:	680e      	ldr	r6, [r1, #0]
 80031ce:	602b      	str	r3, [r5, #0]
 80031d0:	2e00      	cmp	r6, #0
 80031d2:	da03      	bge.n	80031dc <_printf_i+0xc8>
 80031d4:	232d      	movs	r3, #45	; 0x2d
 80031d6:	4276      	negs	r6, r6
 80031d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031dc:	485e      	ldr	r0, [pc, #376]	; (8003358 <_printf_i+0x244>)
 80031de:	230a      	movs	r3, #10
 80031e0:	e019      	b.n	8003216 <_printf_i+0x102>
 80031e2:	680e      	ldr	r6, [r1, #0]
 80031e4:	602b      	str	r3, [r5, #0]
 80031e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80031ea:	bf18      	it	ne
 80031ec:	b236      	sxthne	r6, r6
 80031ee:	e7ef      	b.n	80031d0 <_printf_i+0xbc>
 80031f0:	682b      	ldr	r3, [r5, #0]
 80031f2:	6820      	ldr	r0, [r4, #0]
 80031f4:	1d19      	adds	r1, r3, #4
 80031f6:	6029      	str	r1, [r5, #0]
 80031f8:	0601      	lsls	r1, r0, #24
 80031fa:	d501      	bpl.n	8003200 <_printf_i+0xec>
 80031fc:	681e      	ldr	r6, [r3, #0]
 80031fe:	e002      	b.n	8003206 <_printf_i+0xf2>
 8003200:	0646      	lsls	r6, r0, #25
 8003202:	d5fb      	bpl.n	80031fc <_printf_i+0xe8>
 8003204:	881e      	ldrh	r6, [r3, #0]
 8003206:	4854      	ldr	r0, [pc, #336]	; (8003358 <_printf_i+0x244>)
 8003208:	2f6f      	cmp	r7, #111	; 0x6f
 800320a:	bf0c      	ite	eq
 800320c:	2308      	moveq	r3, #8
 800320e:	230a      	movne	r3, #10
 8003210:	2100      	movs	r1, #0
 8003212:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003216:	6865      	ldr	r5, [r4, #4]
 8003218:	60a5      	str	r5, [r4, #8]
 800321a:	2d00      	cmp	r5, #0
 800321c:	bfa2      	ittt	ge
 800321e:	6821      	ldrge	r1, [r4, #0]
 8003220:	f021 0104 	bicge.w	r1, r1, #4
 8003224:	6021      	strge	r1, [r4, #0]
 8003226:	b90e      	cbnz	r6, 800322c <_printf_i+0x118>
 8003228:	2d00      	cmp	r5, #0
 800322a:	d04d      	beq.n	80032c8 <_printf_i+0x1b4>
 800322c:	4615      	mov	r5, r2
 800322e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003232:	fb03 6711 	mls	r7, r3, r1, r6
 8003236:	5dc7      	ldrb	r7, [r0, r7]
 8003238:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800323c:	4637      	mov	r7, r6
 800323e:	42bb      	cmp	r3, r7
 8003240:	460e      	mov	r6, r1
 8003242:	d9f4      	bls.n	800322e <_printf_i+0x11a>
 8003244:	2b08      	cmp	r3, #8
 8003246:	d10b      	bne.n	8003260 <_printf_i+0x14c>
 8003248:	6823      	ldr	r3, [r4, #0]
 800324a:	07de      	lsls	r6, r3, #31
 800324c:	d508      	bpl.n	8003260 <_printf_i+0x14c>
 800324e:	6923      	ldr	r3, [r4, #16]
 8003250:	6861      	ldr	r1, [r4, #4]
 8003252:	4299      	cmp	r1, r3
 8003254:	bfde      	ittt	le
 8003256:	2330      	movle	r3, #48	; 0x30
 8003258:	f805 3c01 	strble.w	r3, [r5, #-1]
 800325c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003260:	1b52      	subs	r2, r2, r5
 8003262:	6122      	str	r2, [r4, #16]
 8003264:	f8cd a000 	str.w	sl, [sp]
 8003268:	464b      	mov	r3, r9
 800326a:	aa03      	add	r2, sp, #12
 800326c:	4621      	mov	r1, r4
 800326e:	4640      	mov	r0, r8
 8003270:	f7ff fee2 	bl	8003038 <_printf_common>
 8003274:	3001      	adds	r0, #1
 8003276:	d14c      	bne.n	8003312 <_printf_i+0x1fe>
 8003278:	f04f 30ff 	mov.w	r0, #4294967295
 800327c:	b004      	add	sp, #16
 800327e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003282:	4835      	ldr	r0, [pc, #212]	; (8003358 <_printf_i+0x244>)
 8003284:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003288:	6829      	ldr	r1, [r5, #0]
 800328a:	6823      	ldr	r3, [r4, #0]
 800328c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003290:	6029      	str	r1, [r5, #0]
 8003292:	061d      	lsls	r5, r3, #24
 8003294:	d514      	bpl.n	80032c0 <_printf_i+0x1ac>
 8003296:	07df      	lsls	r7, r3, #31
 8003298:	bf44      	itt	mi
 800329a:	f043 0320 	orrmi.w	r3, r3, #32
 800329e:	6023      	strmi	r3, [r4, #0]
 80032a0:	b91e      	cbnz	r6, 80032aa <_printf_i+0x196>
 80032a2:	6823      	ldr	r3, [r4, #0]
 80032a4:	f023 0320 	bic.w	r3, r3, #32
 80032a8:	6023      	str	r3, [r4, #0]
 80032aa:	2310      	movs	r3, #16
 80032ac:	e7b0      	b.n	8003210 <_printf_i+0xfc>
 80032ae:	6823      	ldr	r3, [r4, #0]
 80032b0:	f043 0320 	orr.w	r3, r3, #32
 80032b4:	6023      	str	r3, [r4, #0]
 80032b6:	2378      	movs	r3, #120	; 0x78
 80032b8:	4828      	ldr	r0, [pc, #160]	; (800335c <_printf_i+0x248>)
 80032ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80032be:	e7e3      	b.n	8003288 <_printf_i+0x174>
 80032c0:	0659      	lsls	r1, r3, #25
 80032c2:	bf48      	it	mi
 80032c4:	b2b6      	uxthmi	r6, r6
 80032c6:	e7e6      	b.n	8003296 <_printf_i+0x182>
 80032c8:	4615      	mov	r5, r2
 80032ca:	e7bb      	b.n	8003244 <_printf_i+0x130>
 80032cc:	682b      	ldr	r3, [r5, #0]
 80032ce:	6826      	ldr	r6, [r4, #0]
 80032d0:	6961      	ldr	r1, [r4, #20]
 80032d2:	1d18      	adds	r0, r3, #4
 80032d4:	6028      	str	r0, [r5, #0]
 80032d6:	0635      	lsls	r5, r6, #24
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	d501      	bpl.n	80032e0 <_printf_i+0x1cc>
 80032dc:	6019      	str	r1, [r3, #0]
 80032de:	e002      	b.n	80032e6 <_printf_i+0x1d2>
 80032e0:	0670      	lsls	r0, r6, #25
 80032e2:	d5fb      	bpl.n	80032dc <_printf_i+0x1c8>
 80032e4:	8019      	strh	r1, [r3, #0]
 80032e6:	2300      	movs	r3, #0
 80032e8:	6123      	str	r3, [r4, #16]
 80032ea:	4615      	mov	r5, r2
 80032ec:	e7ba      	b.n	8003264 <_printf_i+0x150>
 80032ee:	682b      	ldr	r3, [r5, #0]
 80032f0:	1d1a      	adds	r2, r3, #4
 80032f2:	602a      	str	r2, [r5, #0]
 80032f4:	681d      	ldr	r5, [r3, #0]
 80032f6:	6862      	ldr	r2, [r4, #4]
 80032f8:	2100      	movs	r1, #0
 80032fa:	4628      	mov	r0, r5
 80032fc:	f7fc ff68 	bl	80001d0 <memchr>
 8003300:	b108      	cbz	r0, 8003306 <_printf_i+0x1f2>
 8003302:	1b40      	subs	r0, r0, r5
 8003304:	6060      	str	r0, [r4, #4]
 8003306:	6863      	ldr	r3, [r4, #4]
 8003308:	6123      	str	r3, [r4, #16]
 800330a:	2300      	movs	r3, #0
 800330c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003310:	e7a8      	b.n	8003264 <_printf_i+0x150>
 8003312:	6923      	ldr	r3, [r4, #16]
 8003314:	462a      	mov	r2, r5
 8003316:	4649      	mov	r1, r9
 8003318:	4640      	mov	r0, r8
 800331a:	47d0      	blx	sl
 800331c:	3001      	adds	r0, #1
 800331e:	d0ab      	beq.n	8003278 <_printf_i+0x164>
 8003320:	6823      	ldr	r3, [r4, #0]
 8003322:	079b      	lsls	r3, r3, #30
 8003324:	d413      	bmi.n	800334e <_printf_i+0x23a>
 8003326:	68e0      	ldr	r0, [r4, #12]
 8003328:	9b03      	ldr	r3, [sp, #12]
 800332a:	4298      	cmp	r0, r3
 800332c:	bfb8      	it	lt
 800332e:	4618      	movlt	r0, r3
 8003330:	e7a4      	b.n	800327c <_printf_i+0x168>
 8003332:	2301      	movs	r3, #1
 8003334:	4632      	mov	r2, r6
 8003336:	4649      	mov	r1, r9
 8003338:	4640      	mov	r0, r8
 800333a:	47d0      	blx	sl
 800333c:	3001      	adds	r0, #1
 800333e:	d09b      	beq.n	8003278 <_printf_i+0x164>
 8003340:	3501      	adds	r5, #1
 8003342:	68e3      	ldr	r3, [r4, #12]
 8003344:	9903      	ldr	r1, [sp, #12]
 8003346:	1a5b      	subs	r3, r3, r1
 8003348:	42ab      	cmp	r3, r5
 800334a:	dcf2      	bgt.n	8003332 <_printf_i+0x21e>
 800334c:	e7eb      	b.n	8003326 <_printf_i+0x212>
 800334e:	2500      	movs	r5, #0
 8003350:	f104 0619 	add.w	r6, r4, #25
 8003354:	e7f5      	b.n	8003342 <_printf_i+0x22e>
 8003356:	bf00      	nop
 8003358:	0800372d 	.word	0x0800372d
 800335c:	0800373e 	.word	0x0800373e

08003360 <memcpy>:
 8003360:	440a      	add	r2, r1
 8003362:	4291      	cmp	r1, r2
 8003364:	f100 33ff 	add.w	r3, r0, #4294967295
 8003368:	d100      	bne.n	800336c <memcpy+0xc>
 800336a:	4770      	bx	lr
 800336c:	b510      	push	{r4, lr}
 800336e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003372:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003376:	4291      	cmp	r1, r2
 8003378:	d1f9      	bne.n	800336e <memcpy+0xe>
 800337a:	bd10      	pop	{r4, pc}

0800337c <memmove>:
 800337c:	4288      	cmp	r0, r1
 800337e:	b510      	push	{r4, lr}
 8003380:	eb01 0402 	add.w	r4, r1, r2
 8003384:	d902      	bls.n	800338c <memmove+0x10>
 8003386:	4284      	cmp	r4, r0
 8003388:	4623      	mov	r3, r4
 800338a:	d807      	bhi.n	800339c <memmove+0x20>
 800338c:	1e43      	subs	r3, r0, #1
 800338e:	42a1      	cmp	r1, r4
 8003390:	d008      	beq.n	80033a4 <memmove+0x28>
 8003392:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003396:	f803 2f01 	strb.w	r2, [r3, #1]!
 800339a:	e7f8      	b.n	800338e <memmove+0x12>
 800339c:	4402      	add	r2, r0
 800339e:	4601      	mov	r1, r0
 80033a0:	428a      	cmp	r2, r1
 80033a2:	d100      	bne.n	80033a6 <memmove+0x2a>
 80033a4:	bd10      	pop	{r4, pc}
 80033a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80033aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80033ae:	e7f7      	b.n	80033a0 <memmove+0x24>

080033b0 <_free_r>:
 80033b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80033b2:	2900      	cmp	r1, #0
 80033b4:	d044      	beq.n	8003440 <_free_r+0x90>
 80033b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033ba:	9001      	str	r0, [sp, #4]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	f1a1 0404 	sub.w	r4, r1, #4
 80033c2:	bfb8      	it	lt
 80033c4:	18e4      	addlt	r4, r4, r3
 80033c6:	f000 f913 	bl	80035f0 <__malloc_lock>
 80033ca:	4a1e      	ldr	r2, [pc, #120]	; (8003444 <_free_r+0x94>)
 80033cc:	9801      	ldr	r0, [sp, #4]
 80033ce:	6813      	ldr	r3, [r2, #0]
 80033d0:	b933      	cbnz	r3, 80033e0 <_free_r+0x30>
 80033d2:	6063      	str	r3, [r4, #4]
 80033d4:	6014      	str	r4, [r2, #0]
 80033d6:	b003      	add	sp, #12
 80033d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80033dc:	f000 b90e 	b.w	80035fc <__malloc_unlock>
 80033e0:	42a3      	cmp	r3, r4
 80033e2:	d908      	bls.n	80033f6 <_free_r+0x46>
 80033e4:	6825      	ldr	r5, [r4, #0]
 80033e6:	1961      	adds	r1, r4, r5
 80033e8:	428b      	cmp	r3, r1
 80033ea:	bf01      	itttt	eq
 80033ec:	6819      	ldreq	r1, [r3, #0]
 80033ee:	685b      	ldreq	r3, [r3, #4]
 80033f0:	1949      	addeq	r1, r1, r5
 80033f2:	6021      	streq	r1, [r4, #0]
 80033f4:	e7ed      	b.n	80033d2 <_free_r+0x22>
 80033f6:	461a      	mov	r2, r3
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	b10b      	cbz	r3, 8003400 <_free_r+0x50>
 80033fc:	42a3      	cmp	r3, r4
 80033fe:	d9fa      	bls.n	80033f6 <_free_r+0x46>
 8003400:	6811      	ldr	r1, [r2, #0]
 8003402:	1855      	adds	r5, r2, r1
 8003404:	42a5      	cmp	r5, r4
 8003406:	d10b      	bne.n	8003420 <_free_r+0x70>
 8003408:	6824      	ldr	r4, [r4, #0]
 800340a:	4421      	add	r1, r4
 800340c:	1854      	adds	r4, r2, r1
 800340e:	42a3      	cmp	r3, r4
 8003410:	6011      	str	r1, [r2, #0]
 8003412:	d1e0      	bne.n	80033d6 <_free_r+0x26>
 8003414:	681c      	ldr	r4, [r3, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	6053      	str	r3, [r2, #4]
 800341a:	4421      	add	r1, r4
 800341c:	6011      	str	r1, [r2, #0]
 800341e:	e7da      	b.n	80033d6 <_free_r+0x26>
 8003420:	d902      	bls.n	8003428 <_free_r+0x78>
 8003422:	230c      	movs	r3, #12
 8003424:	6003      	str	r3, [r0, #0]
 8003426:	e7d6      	b.n	80033d6 <_free_r+0x26>
 8003428:	6825      	ldr	r5, [r4, #0]
 800342a:	1961      	adds	r1, r4, r5
 800342c:	428b      	cmp	r3, r1
 800342e:	bf04      	itt	eq
 8003430:	6819      	ldreq	r1, [r3, #0]
 8003432:	685b      	ldreq	r3, [r3, #4]
 8003434:	6063      	str	r3, [r4, #4]
 8003436:	bf04      	itt	eq
 8003438:	1949      	addeq	r1, r1, r5
 800343a:	6021      	streq	r1, [r4, #0]
 800343c:	6054      	str	r4, [r2, #4]
 800343e:	e7ca      	b.n	80033d6 <_free_r+0x26>
 8003440:	b003      	add	sp, #12
 8003442:	bd30      	pop	{r4, r5, pc}
 8003444:	200001a8 	.word	0x200001a8

08003448 <sbrk_aligned>:
 8003448:	b570      	push	{r4, r5, r6, lr}
 800344a:	4e0e      	ldr	r6, [pc, #56]	; (8003484 <sbrk_aligned+0x3c>)
 800344c:	460c      	mov	r4, r1
 800344e:	6831      	ldr	r1, [r6, #0]
 8003450:	4605      	mov	r5, r0
 8003452:	b911      	cbnz	r1, 800345a <sbrk_aligned+0x12>
 8003454:	f000 f8bc 	bl	80035d0 <_sbrk_r>
 8003458:	6030      	str	r0, [r6, #0]
 800345a:	4621      	mov	r1, r4
 800345c:	4628      	mov	r0, r5
 800345e:	f000 f8b7 	bl	80035d0 <_sbrk_r>
 8003462:	1c43      	adds	r3, r0, #1
 8003464:	d00a      	beq.n	800347c <sbrk_aligned+0x34>
 8003466:	1cc4      	adds	r4, r0, #3
 8003468:	f024 0403 	bic.w	r4, r4, #3
 800346c:	42a0      	cmp	r0, r4
 800346e:	d007      	beq.n	8003480 <sbrk_aligned+0x38>
 8003470:	1a21      	subs	r1, r4, r0
 8003472:	4628      	mov	r0, r5
 8003474:	f000 f8ac 	bl	80035d0 <_sbrk_r>
 8003478:	3001      	adds	r0, #1
 800347a:	d101      	bne.n	8003480 <sbrk_aligned+0x38>
 800347c:	f04f 34ff 	mov.w	r4, #4294967295
 8003480:	4620      	mov	r0, r4
 8003482:	bd70      	pop	{r4, r5, r6, pc}
 8003484:	200001ac 	.word	0x200001ac

08003488 <_malloc_r>:
 8003488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800348c:	1ccd      	adds	r5, r1, #3
 800348e:	f025 0503 	bic.w	r5, r5, #3
 8003492:	3508      	adds	r5, #8
 8003494:	2d0c      	cmp	r5, #12
 8003496:	bf38      	it	cc
 8003498:	250c      	movcc	r5, #12
 800349a:	2d00      	cmp	r5, #0
 800349c:	4607      	mov	r7, r0
 800349e:	db01      	blt.n	80034a4 <_malloc_r+0x1c>
 80034a0:	42a9      	cmp	r1, r5
 80034a2:	d905      	bls.n	80034b0 <_malloc_r+0x28>
 80034a4:	230c      	movs	r3, #12
 80034a6:	603b      	str	r3, [r7, #0]
 80034a8:	2600      	movs	r6, #0
 80034aa:	4630      	mov	r0, r6
 80034ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80034b0:	4e2e      	ldr	r6, [pc, #184]	; (800356c <_malloc_r+0xe4>)
 80034b2:	f000 f89d 	bl	80035f0 <__malloc_lock>
 80034b6:	6833      	ldr	r3, [r6, #0]
 80034b8:	461c      	mov	r4, r3
 80034ba:	bb34      	cbnz	r4, 800350a <_malloc_r+0x82>
 80034bc:	4629      	mov	r1, r5
 80034be:	4638      	mov	r0, r7
 80034c0:	f7ff ffc2 	bl	8003448 <sbrk_aligned>
 80034c4:	1c43      	adds	r3, r0, #1
 80034c6:	4604      	mov	r4, r0
 80034c8:	d14d      	bne.n	8003566 <_malloc_r+0xde>
 80034ca:	6834      	ldr	r4, [r6, #0]
 80034cc:	4626      	mov	r6, r4
 80034ce:	2e00      	cmp	r6, #0
 80034d0:	d140      	bne.n	8003554 <_malloc_r+0xcc>
 80034d2:	6823      	ldr	r3, [r4, #0]
 80034d4:	4631      	mov	r1, r6
 80034d6:	4638      	mov	r0, r7
 80034d8:	eb04 0803 	add.w	r8, r4, r3
 80034dc:	f000 f878 	bl	80035d0 <_sbrk_r>
 80034e0:	4580      	cmp	r8, r0
 80034e2:	d13a      	bne.n	800355a <_malloc_r+0xd2>
 80034e4:	6821      	ldr	r1, [r4, #0]
 80034e6:	3503      	adds	r5, #3
 80034e8:	1a6d      	subs	r5, r5, r1
 80034ea:	f025 0503 	bic.w	r5, r5, #3
 80034ee:	3508      	adds	r5, #8
 80034f0:	2d0c      	cmp	r5, #12
 80034f2:	bf38      	it	cc
 80034f4:	250c      	movcc	r5, #12
 80034f6:	4629      	mov	r1, r5
 80034f8:	4638      	mov	r0, r7
 80034fa:	f7ff ffa5 	bl	8003448 <sbrk_aligned>
 80034fe:	3001      	adds	r0, #1
 8003500:	d02b      	beq.n	800355a <_malloc_r+0xd2>
 8003502:	6823      	ldr	r3, [r4, #0]
 8003504:	442b      	add	r3, r5
 8003506:	6023      	str	r3, [r4, #0]
 8003508:	e00e      	b.n	8003528 <_malloc_r+0xa0>
 800350a:	6822      	ldr	r2, [r4, #0]
 800350c:	1b52      	subs	r2, r2, r5
 800350e:	d41e      	bmi.n	800354e <_malloc_r+0xc6>
 8003510:	2a0b      	cmp	r2, #11
 8003512:	d916      	bls.n	8003542 <_malloc_r+0xba>
 8003514:	1961      	adds	r1, r4, r5
 8003516:	42a3      	cmp	r3, r4
 8003518:	6025      	str	r5, [r4, #0]
 800351a:	bf18      	it	ne
 800351c:	6059      	strne	r1, [r3, #4]
 800351e:	6863      	ldr	r3, [r4, #4]
 8003520:	bf08      	it	eq
 8003522:	6031      	streq	r1, [r6, #0]
 8003524:	5162      	str	r2, [r4, r5]
 8003526:	604b      	str	r3, [r1, #4]
 8003528:	4638      	mov	r0, r7
 800352a:	f104 060b 	add.w	r6, r4, #11
 800352e:	f000 f865 	bl	80035fc <__malloc_unlock>
 8003532:	f026 0607 	bic.w	r6, r6, #7
 8003536:	1d23      	adds	r3, r4, #4
 8003538:	1af2      	subs	r2, r6, r3
 800353a:	d0b6      	beq.n	80034aa <_malloc_r+0x22>
 800353c:	1b9b      	subs	r3, r3, r6
 800353e:	50a3      	str	r3, [r4, r2]
 8003540:	e7b3      	b.n	80034aa <_malloc_r+0x22>
 8003542:	6862      	ldr	r2, [r4, #4]
 8003544:	42a3      	cmp	r3, r4
 8003546:	bf0c      	ite	eq
 8003548:	6032      	streq	r2, [r6, #0]
 800354a:	605a      	strne	r2, [r3, #4]
 800354c:	e7ec      	b.n	8003528 <_malloc_r+0xa0>
 800354e:	4623      	mov	r3, r4
 8003550:	6864      	ldr	r4, [r4, #4]
 8003552:	e7b2      	b.n	80034ba <_malloc_r+0x32>
 8003554:	4634      	mov	r4, r6
 8003556:	6876      	ldr	r6, [r6, #4]
 8003558:	e7b9      	b.n	80034ce <_malloc_r+0x46>
 800355a:	230c      	movs	r3, #12
 800355c:	603b      	str	r3, [r7, #0]
 800355e:	4638      	mov	r0, r7
 8003560:	f000 f84c 	bl	80035fc <__malloc_unlock>
 8003564:	e7a1      	b.n	80034aa <_malloc_r+0x22>
 8003566:	6025      	str	r5, [r4, #0]
 8003568:	e7de      	b.n	8003528 <_malloc_r+0xa0>
 800356a:	bf00      	nop
 800356c:	200001a8 	.word	0x200001a8

08003570 <_realloc_r>:
 8003570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003574:	4680      	mov	r8, r0
 8003576:	4614      	mov	r4, r2
 8003578:	460e      	mov	r6, r1
 800357a:	b921      	cbnz	r1, 8003586 <_realloc_r+0x16>
 800357c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003580:	4611      	mov	r1, r2
 8003582:	f7ff bf81 	b.w	8003488 <_malloc_r>
 8003586:	b92a      	cbnz	r2, 8003594 <_realloc_r+0x24>
 8003588:	f7ff ff12 	bl	80033b0 <_free_r>
 800358c:	4625      	mov	r5, r4
 800358e:	4628      	mov	r0, r5
 8003590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003594:	f000 f838 	bl	8003608 <_malloc_usable_size_r>
 8003598:	4284      	cmp	r4, r0
 800359a:	4607      	mov	r7, r0
 800359c:	d802      	bhi.n	80035a4 <_realloc_r+0x34>
 800359e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80035a2:	d812      	bhi.n	80035ca <_realloc_r+0x5a>
 80035a4:	4621      	mov	r1, r4
 80035a6:	4640      	mov	r0, r8
 80035a8:	f7ff ff6e 	bl	8003488 <_malloc_r>
 80035ac:	4605      	mov	r5, r0
 80035ae:	2800      	cmp	r0, #0
 80035b0:	d0ed      	beq.n	800358e <_realloc_r+0x1e>
 80035b2:	42bc      	cmp	r4, r7
 80035b4:	4622      	mov	r2, r4
 80035b6:	4631      	mov	r1, r6
 80035b8:	bf28      	it	cs
 80035ba:	463a      	movcs	r2, r7
 80035bc:	f7ff fed0 	bl	8003360 <memcpy>
 80035c0:	4631      	mov	r1, r6
 80035c2:	4640      	mov	r0, r8
 80035c4:	f7ff fef4 	bl	80033b0 <_free_r>
 80035c8:	e7e1      	b.n	800358e <_realloc_r+0x1e>
 80035ca:	4635      	mov	r5, r6
 80035cc:	e7df      	b.n	800358e <_realloc_r+0x1e>
	...

080035d0 <_sbrk_r>:
 80035d0:	b538      	push	{r3, r4, r5, lr}
 80035d2:	4d06      	ldr	r5, [pc, #24]	; (80035ec <_sbrk_r+0x1c>)
 80035d4:	2300      	movs	r3, #0
 80035d6:	4604      	mov	r4, r0
 80035d8:	4608      	mov	r0, r1
 80035da:	602b      	str	r3, [r5, #0]
 80035dc:	f7fd fc42 	bl	8000e64 <_sbrk>
 80035e0:	1c43      	adds	r3, r0, #1
 80035e2:	d102      	bne.n	80035ea <_sbrk_r+0x1a>
 80035e4:	682b      	ldr	r3, [r5, #0]
 80035e6:	b103      	cbz	r3, 80035ea <_sbrk_r+0x1a>
 80035e8:	6023      	str	r3, [r4, #0]
 80035ea:	bd38      	pop	{r3, r4, r5, pc}
 80035ec:	200001b0 	.word	0x200001b0

080035f0 <__malloc_lock>:
 80035f0:	4801      	ldr	r0, [pc, #4]	; (80035f8 <__malloc_lock+0x8>)
 80035f2:	f000 b811 	b.w	8003618 <__retarget_lock_acquire_recursive>
 80035f6:	bf00      	nop
 80035f8:	200001b4 	.word	0x200001b4

080035fc <__malloc_unlock>:
 80035fc:	4801      	ldr	r0, [pc, #4]	; (8003604 <__malloc_unlock+0x8>)
 80035fe:	f000 b80c 	b.w	800361a <__retarget_lock_release_recursive>
 8003602:	bf00      	nop
 8003604:	200001b4 	.word	0x200001b4

08003608 <_malloc_usable_size_r>:
 8003608:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800360c:	1f18      	subs	r0, r3, #4
 800360e:	2b00      	cmp	r3, #0
 8003610:	bfbc      	itt	lt
 8003612:	580b      	ldrlt	r3, [r1, r0]
 8003614:	18c0      	addlt	r0, r0, r3
 8003616:	4770      	bx	lr

08003618 <__retarget_lock_acquire_recursive>:
 8003618:	4770      	bx	lr

0800361a <__retarget_lock_release_recursive>:
 800361a:	4770      	bx	lr

0800361c <_init>:
 800361c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800361e:	bf00      	nop
 8003620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003622:	bc08      	pop	{r3}
 8003624:	469e      	mov	lr, r3
 8003626:	4770      	bx	lr

08003628 <_fini>:
 8003628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800362a:	bf00      	nop
 800362c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800362e:	bc08      	pop	{r3}
 8003630:	469e      	mov	lr, r3
 8003632:	4770      	bx	lr
