/*
 * File Name:         hdl_prj\ipcore\uz_pu_con_ip_v1_0\include\uz_pu_con_ip_addr.h
 * Description:       C Header File
 * Created:           2022-08-09 14:09:09
*/

#ifndef UZ_PU_CON_IP_H_
#define UZ_PU_CON_IP_H_

#define  IPCore_Reset_uz_pu_con_ip            0x0  //write 0x1 to bit 0 to reset IP core
#define  IPCore_Timestamp_uz_pu_con_ip        0x8  //contains unique IP timestamp (yymmddHHMM): 2208091409
#define  AXI_pu_conv_in0_Data_uz_pu_con_ip    0x100  //data register for Inport AXI_pu_conv_in0
#define  AXI_pu_conv_in1_Data_uz_pu_con_ip    0x104  //data register for Inport AXI_pu_conv_in1
#define  AXI_pu_conv_in2_Data_uz_pu_con_ip    0x108  //data register for Inport AXI_pu_conv_in2
#define  AXI_pu_conv_in3_Data_uz_pu_con_ip    0x10C  //data register for Inport AXI_pu_conv_in3
#define  AXI_pu_conv_in4_Data_uz_pu_con_ip    0x110  //data register for Inport AXI_pu_conv_in4
#define  AXI_pu_conv_in5_Data_uz_pu_con_ip    0x114  //data register for Inport AXI_pu_conv_in5
#define  AXI_pu_conv_in6_Data_uz_pu_con_ip    0x118  //data register for Inport AXI_pu_conv_in6
#define  AXI_pu_conv_in7_Data_uz_pu_con_ip    0x11C  //data register for Inport AXI_pu_conv_in7
#define  AXI_pu_conv_in8_Data_uz_pu_con_ip    0x120  //data register for Inport AXI_pu_conv_in8
#define  AXI_pu_conv_in9_Data_uz_pu_con_ip    0x124  //data register for Inport AXI_pu_conv_in9
#define  AXI_pu_conv_in10_Data_uz_pu_con_ip   0x128  //data register for Inport AXI_pu_conv_in10
#define  AXI_pu_conv_in11_Data_uz_pu_con_ip   0x12C  //data register for Inport AXI_pu_conv_in11
#define  AXI_pu_conv_in12_Data_uz_pu_con_ip   0x130  //data register for Inport AXI_pu_conv_in12
#define  AXI_pu_conv_in13_Data_uz_pu_con_ip   0x134  //data register for Inport AXI_pu_conv_in13
#define  AXI_pu_conv_in14_Data_uz_pu_con_ip   0x138  //data register for Inport AXI_pu_conv_in14
#define  AXI_pu_conv_in15_Data_uz_pu_con_ip   0x13C  //data register for Inport AXI_pu_conv_in15
#define  AXI_pu_conv_in16_Data_uz_pu_con_ip   0x140  //data register for Inport AXI_pu_conv_in16
#define  AXI_pu_conv_in17_Data_uz_pu_con_ip   0x144  //data register for Inport AXI_pu_conv_in17
#define  AXI_pu_conv_in18_Data_uz_pu_con_ip   0x148  //data register for Inport AXI_pu_conv_in18
#define  AXI_pu_conv_in19_Data_uz_pu_con_ip   0x14C  //data register for Inport AXI_pu_conv_in19
#define  AXI_pu_conv_in20_Data_uz_pu_con_ip   0x150  //data register for Inport AXI_pu_conv_in20
#define  AXI_pu_conv_in21_Data_uz_pu_con_ip   0x154  //data register for Inport AXI_pu_conv_in21
#define  AXI_pu_conv_in22_Data_uz_pu_con_ip   0x158  //data register for Inport AXI_pu_conv_in22
#define  AXI_pu_conv_in23_Data_uz_pu_con_ip   0x15C  //data register for Inport AXI_pu_conv_in23
#define  AXI_pu_conv_in24_Data_uz_pu_con_ip   0x160  //data register for Inport AXI_pu_conv_in24
#define  AXI_pu_conv_in25_Data_uz_pu_con_ip   0x164  //data register for Inport AXI_pu_conv_in25
#define  AXI_pu_conv_in26_Data_uz_pu_con_ip   0x168  //data register for Inport AXI_pu_conv_in26
#define  AXI_pu_conv_in27_Data_uz_pu_con_ip   0x16C  //data register for Inport AXI_pu_conv_in27
#define  AXI_pu_conv_in28_Data_uz_pu_con_ip   0x170  //data register for Inport AXI_pu_conv_in28
#define  AXI_pu_conv_in29_Data_uz_pu_con_ip   0x174  //data register for Inport AXI_pu_conv_in29
#define  AXI_pu_conv_in30_Data_uz_pu_con_ip   0x178  //data register for Inport AXI_pu_conv_in30
#define  AXI_pu_conv_in31_Data_uz_pu_con_ip   0x17C  //data register for Inport AXI_pu_conv_in31
#define  out0_AXI_Data_uz_pu_con_ip           0x180  //data register for Outport out0_AXI
#define  out1_AXI_Data_uz_pu_con_ip           0x184  //data register for Outport out1_AXI
#define  out2_AXI_Data_uz_pu_con_ip           0x188  //data register for Outport out2_AXI
#define  out3_AXI_Data_uz_pu_con_ip           0x18C  //data register for Outport out3_AXI
#define  out4_AXI_Data_uz_pu_con_ip           0x190  //data register for Outport out4_AXI
#define  out5_AXI_Data_uz_pu_con_ip           0x194  //data register for Outport out5_AXI
#define  out6_AXI_Data_uz_pu_con_ip           0x198  //data register for Outport out6_AXI
#define  out7_AXI_Data_uz_pu_con_ip           0x19C  //data register for Outport out7_AXI
#define  out8_AXI_Data_uz_pu_con_ip           0x1A0  //data register for Outport out8_AXI
#define  out9_AXI_Data_uz_pu_con_ip           0x1A4  //data register for Outport out9_AXI
#define  out10_AXI_Data_uz_pu_con_ip          0x1A8  //data register for Outport out10_AXI
#define  out11_AXI_Data_uz_pu_con_ip          0x1AC  //data register for Outport out11_AXI
#define  out12_AXI_Data_uz_pu_con_ip          0x1B0  //data register for Outport out12_AXI
#define  out13_AXI_Data_uz_pu_con_ip          0x1B4  //data register for Outport out13_AXI
#define  out14_AXI_Data_uz_pu_con_ip          0x1B8  //data register for Outport out14_AXI
#define  out16_AXI_Data_uz_pu_con_ip          0x1BC  //data register for Outport out16_AXI
#define  out15_AXI_Data_uz_pu_con_ip          0x1C0  //data register for Outport out15_AXI
#define  out17_AXI_Data_uz_pu_con_ip          0x1C4  //data register for Outport out17_AXI
#define  out18_AXI_Data_uz_pu_con_ip          0x1C8  //data register for Outport out18_AXI
#define  out19_AXI_Data_uz_pu_con_ip          0x1CC  //data register for Outport out19_AXI
#define  out20_AXI_Data_uz_pu_con_ip          0x1D0  //data register for Outport out20_AXI
#define  out21_AXI_Data_uz_pu_con_ip          0x1D4  //data register for Outport out21_AXI
#define  out22_AXI_Data_uz_pu_con_ip          0x1D8  //data register for Outport out22_AXI
#define  out23_AXI_Data_uz_pu_con_ip          0x1DC  //data register for Outport out23_AXI
#define  out24_AXI_Data_uz_pu_con_ip          0x1E0  //data register for Outport out24_AXI
#define  out25_AXI_Data_uz_pu_con_ip          0x1E4  //data register for Outport out25_AXI
#define  out26_AXI_Data_uz_pu_con_ip          0x1E8  //data register for Outport out26_AXI
#define  out27_AXI_Data_uz_pu_con_ip          0x1EC  //data register for Outport out27_AXI
#define  out28_AXI_Data_uz_pu_con_ip          0x1F0  //data register for Outport out28_AXI
#define  out29_AXI_Data_uz_pu_con_ip          0x1F4  //data register for Outport out29_AXI
#define  out30_AXI_Data_uz_pu_con_ip          0x1F8  //data register for Outport out30_AXI
#define  out31_AXI_Data_uz_pu_con_ip          0x1FC  //data register for Outport out31_AXI

#endif /* UZ_PU_CON_IP_H_ */
