# my_adder
Designing a 1-bit Full Adder with verilog  

A full adder is an adder with carry-in and carry-out ports
