# ADAU1701 registers

> List of important registers and how to use them. All data presented here is extracted from the [ADAU1701's datasheet](https://www.analog.com/media/en/technical-documentation/data-sheets/adau1701.pdf), refer to it for further information about the codec.

## DSP Core Control Register (0x081C)

### Table 45: DSP Core Control Register Bit Map

| D15  | D14  | D13 | D12 | D11  | D10  | D9   | D8   |
| ---- | ---- | --- | --- | ---- | ---- | ---- | ---- |
| RSVD | RSVD | GD1 | GD0 | RSVD | RSVD | RSVD | AACW |

| D7   | D6   | D5  | D4  | D3  | D2  | D1  | D0  |
| ---- | ---- | --- | --- | --- | --- | --- | --- |
| GPCW | IFCW | IST | ADM | DAM | CR  | SR1 | SR0 |

| Default |
| ------- |
| 0x0000  |

### Table 46: DSP Core Control Register Bits

- **GD[1:0]** - **GPIO Debounce Control**  
  Sets debounce time of multipurpose pins set as GPIO inputs.

  - `00`: 20 ms
  - `01`: 40 ms
  - `10`: 10 ms
  - `11`: 5 ms

- **AACW** - **Auxiliary ADC Data Registers Control Port Write Mode**  
  Enables writing data directly to auxiliary ADC data registers (2057 to 2060) from the control port, ignoring multipurpose pin settings.

- **GPCW** - **GPIO Pin Setting Register Control Port Write Mode**  
  Allows direct writing to the GPIO pin setting register (2056) from the control port, ignoring multipurpose pin inputs.

- **IFCW** - **Interface Registers Control Port Write Mode**  
  Allows direct writing to interface registers (2048 to 2055) from the control port, bypassing SigmaDSP program updates.

- **IST** - **Initiate Safeload Transfer**  
  Setting this bit initiates a safeload transfer to the parameter RAM. The bit clears automatically when the transfer is complete.

- **ADM** - **Mute ADCs**  
  Mutes the output of the ADCs. The bit is active low, so it must be set to `1` to allow audio signals from the ADCs.

- **DAM** - **Mute DACs**  
  Mutes the output of the DACs. The bit is active low and must be set to `1` to allow audio output from the DACs.

- **CR** - **Clear Internal Registers to 0**  
  This bit clears internal registers when set to `0`. It must be set to `1` for signal processing to occur in the SigmaDSP core.

- **SR[1:0]** - **Sample Rate**  
  Sets the sample rate and the number of DSP instructions per sample.
  - `00`: 1× (1024 instructions, used for 48 kHz or 44.1 kHz)
  - `01`: 2× (512 instructions, for 96 kHz)
  - `10`: 4× (256 instructions, for 192 kHz)
  - `11`: Reserved

## Safeload registers

### Table 38: Safeload Address and Data Register Mapping

| Safeload Register | Safeload Address Register | Safeload Data Register |
| ----------------- | ------------------------- | ---------------------- |
| 0                 | 2069                      | 2064                   |
| 1                 | 2070                      | 2065                   |
| 2                 | 2071                      | 2066                   |
| 3                 | 2072                      | 2067                   |
| 4                 | 2073                      | 2068                   |

---

### Table 39: Safeload Registers Bit Map

| D39         | D38  | D37  | D36  | D35  | D34  | D33  | D32  |          |
| ----------- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | -------- |
| SD39        | SD38 | SD37 | SD36 | SD35 | SD34 | SD33 | SD32 |          |
| **Default** |      |      |      |      |      |      |      | **0x00** |

| D31         | D30  | D29  | D28  | D27  | D26  | D25  | D24  |
| ----------- | ---- | ---- | ---- | ---- | ---- | ---- | ---- |
| SD31        | SD30 | SD29 | SD28 | SD27 | SD26 | SD25 | SD24 |
| **Default** |      |      |      |      |      |      |      |

| D23  | D22  | D21  | D20  | D19  | D18  | D17  | D16        |
| ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---------- |
| SD23 | SD22 | SD21 | SD20 | SD19 | SD18 | SD17 | SD16       |
|      |      |      |      |      |      |      | **0x0000** |

| D15         | D14  | D13  | D12  | D11  | D10  | D9   | D8   |
| ----------- | ---- | ---- | ---- | ---- | ---- | ---- | ---- |
| SD15        | SD14 | SD13 | SD12 | SD11 | SD10 | SD09 | SD08 |
| **Default** |      |      |      |      |      |      |      |

| D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0         |
| ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---------- |
| SD07 | SD06 | SD05 | SD04 | SD03 | SD02 | SD01 | SD00       |
|      |      |      |      |      |      |      | **0x0000** |

---

### Table 40: Safeload Data

| Bit Name     | Description                                                                                           |
| ------------ | ----------------------------------------------------------------------------------------------------- |
| **SD[39:0]** | Safeload Data. Data (program, parameters, register contents) to be loaded into the RAMs or registers. |

---

### Table 41: Safeload Address Registers Bit Map

| D15         | D14 | D13 | D12 | D11  | D10  | D9   | D8   |
| ----------- | --- | --- | --- | ---- | ---- | ---- | ---- |
| 0           | 0   | 0   | 0   | SA11 | SA10 | SA09 | SA08 |
| **Default** |     |     |     |      |      |      |      |

| D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0         |
| ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---------- |
| SA07 | SA06 | SA05 | SA04 | SA03 | SA02 | SA01 | SA00       |
|      |      |      |      |      |      |      | **0x0000** |

---

### Table 42: Safeload Address Description

| Bit Name     | Description                                                                        |
| ------------ | ---------------------------------------------------------------------------------- |
| **SA[11:0]** | Safeload Address. Address of data that is to be loaded into the RAMs or registers. |
