<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
		<target="v01150">
				<table width="600" cellpadding="10">
			<tr>
				<td width="400">Tasks and functions are declared within modules. The declaration may occur anywhere within the module, but they may not be nested within procedural blocks. The declaration does not have to precede the task or function invocation.
					<p>Tasks may only be used in procedural blocks. A task invocation, or task enable as it is called in Verilog, is a statement by itself. It may not be used as an operand in an expression.</p>
				</td>
				<td width="200"><img src="images/v0142g1.gif" height="159" width="179"></td>
			</tr>
		</table>
	</body>

</html>