<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml VPX_BRD_SP3AN_CTRL.twx VPX_BRD_SP3AN_CTRL.ncd -o
VPX_BRD_SP3AN_CTRL.twr VPX_BRD_SP3AN_CTRL.pcf -ucf VPX_BRD_SP3AN_CTRL.ucf

</twCmdLine><twDesign>VPX_BRD_SP3AN_CTRL.ncd</twDesign><twDesignPath>VPX_BRD_SP3AN_CTRL.ncd</twDesignPath><twPCF>VPX_BRD_SP3AN_CTRL.pcf</twPCF><twPcfPath>VPX_BRD_SP3AN_CTRL.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="fgg400"><twDevName>xc3s400an</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y59.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.080</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.424</twDel><twSUTime>0.656</twSUTime><twTotPathDel>5.080</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y60.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y56.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y59.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y59.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.322</twLogDel><twRouteDel>1.758</twRouteDel><twTotDel>5.080</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y60.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.419</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.139</twDel><twSUTime>0.280</twSUTime><twTotPathDel>2.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y60.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>0.927</twRouteDel><twTotDel>2.419</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X44Y61.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.728</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.057</twDel><twSUTime>0.671</twSUTime><twTotPathDel>1.728</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y60.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>0.461</twRouteDel><twTotDel>1.728</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>73.3</twPctLog><twPctRoute>26.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X44Y61.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.296</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.846</twDel><twSUTime>-0.450</twSUTime><twTotPathDel>1.296</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y60.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y61.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.369</twRouteDel><twTotDel>1.296</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y60.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>1.849</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.712</twDel><twSUTime>-0.137</twSUTime><twTotPathDel>1.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y60.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.742</twRouteDel><twTotDel>1.849</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y59.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMinDelay" ><twTotDel>3.978</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.540</twDel><twSUTime>-0.438</twSUTime><twTotPathDel>3.978</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y60.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y56.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y59.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y59.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>2.571</twLogDel><twRouteDel>1.407</twRouteDel><twTotDel>3.978</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="22" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X45Y60.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.763</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.763</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y73.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y73.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>2.935</twRouteDel><twTotDel>4.763</twTotDel><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.169</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.169</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y70.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y71.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>4.169</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.161</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.161</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>2.333</twRouteDel><twTotDel>4.161</twTotDel><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="29" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.336</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y78.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathFromToDelay"><twSlack>13.664</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.336</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.876</twLogDel><twRouteDel>0.460</twRouteDel><twTotDel>1.336</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>65.6</twPctLog><twPctRoute>34.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y78.BY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="32"><twSlack>0.982</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>0.982</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_SP3AN_GCLK = PERIOD &quot;SP3AN_GCLK&quot; 10 ns HIGH 50%;" ScopeName="">TS_SP3AN_GCLK = PERIOD TIMEGRP &quot;SP3AN_GCLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.800</twMinPer></twConstHead><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_SP3AN_GCLK = PERIOD TIMEGRP &quot;SP3AN_GCLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/U1_CLKIN_IBUFG_OUT"/><twPinLimit anchorID="36" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/U1_CLKIN_IBUFG_OUT"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tdcmpc" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/U1_CLKIN_IBUFG_OUT"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_SP3AN_GCLK = PERIOD &quot;SP3AN_GCLK&quot; 10 ns HIGH 50%;" ScopeName="">TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF = PERIOD TIMEGRP         &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF&quot; TS_SP3AN_GCLK * 2         HIGH 50%;</twConstName><twItemCnt>26053</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2234</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.464</twMinPer></twConstHead><twPathRptBanner iPaths="159" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_23 (SLICE_X8Y10.G3), 159 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.536</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_23</twDest><twTotPathDel>11.359</twTotPathDel><twClkSkew dest = "0.543" src = "0.648">0.105</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_23</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y57.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.006</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>dspb_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_porz_o_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_porz_o_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>dspa_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspa_porz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>dspa_porz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157_F</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;22&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;2</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_23</twBEL></twPathDel><twLogDel>4.359</twLogDel><twRouteDel>7.000</twRouteDel><twTotDel>11.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.575</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_23</twDest><twTotPathDel>11.320</twTotPathDel><twClkSkew dest = "0.543" src = "0.648">0.105</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_23</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y57.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.006</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>dspb_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_porz_o_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_porz_o_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>dspa_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspa_porz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>dspa_porz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157_G</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;22&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;2</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_23</twBEL></twPathDel><twLogDel>4.359</twLogDel><twRouteDel>6.961</twRouteDel><twTotDel>11.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.687</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd3</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_23</twDest><twTotPathDel>11.201</twTotPathDel><twClkSkew dest = "0.543" src = "0.655">0.112</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_23</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X31Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>ila0_trig0&lt;159&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.G2</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>ila0_trig0&lt;159&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>dspb_resetfullz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_resetz_o_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_resetz_o_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N14</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspa_resetz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>dspa_resetz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157_F</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;22&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;2</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_23</twBEL></twPathDel><twLogDel>4.429</twLogDel><twRouteDel>6.772</twRouteDel><twTotDel>11.201</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="159" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_22 (SLICE_X8Y10.F3), 159 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.552</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_22</twDest><twTotPathDel>11.343</twTotPathDel><twClkSkew dest = "0.543" src = "0.648">0.105</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y57.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.006</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>dspb_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_porz_o_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_porz_o_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>dspa_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspa_porz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>dspa_porz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157_F</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;22&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;1&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_22</twBEL></twPathDel><twLogDel>4.344</twLogDel><twRouteDel>6.999</twRouteDel><twTotDel>11.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.591</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_22</twDest><twTotPathDel>11.304</twTotPathDel><twClkSkew dest = "0.543" src = "0.648">0.105</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y57.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.006</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>dspb_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_porz_o_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_porz_o_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>dspa_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspa_porz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>dspa_porz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157_G</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;22&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;1&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_22</twBEL></twPathDel><twLogDel>4.344</twLogDel><twRouteDel>6.960</twRouteDel><twTotDel>11.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.703</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd3</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_22</twDest><twTotPathDel>11.185</twTotPathDel><twClkSkew dest = "0.543" src = "0.655">0.112</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X31Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>ila0_trig0&lt;159&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.G2</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>ila0_trig0&lt;159&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>dspb_resetfullz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_resetz_o_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_resetz_o_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N14</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspa_resetz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>dspa_resetz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157_F</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;22&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;1&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_22</twBEL></twPathDel><twLogDel>4.414</twLogDel><twRouteDel>6.771</twRouteDel><twTotDel>11.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="159" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_20 (SLICE_X9Y10.F3), 159 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.771</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_20</twDest><twTotPathDel>11.124</twTotPathDel><twClkSkew dest = "0.543" src = "0.648">0.105</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y57.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.006</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>dspb_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_porz_o_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_porz_o_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>dspa_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspa_porz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>dspa_porz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157_F</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;20&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;3&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_20</twBEL></twPathDel><twLogDel>4.290</twLogDel><twRouteDel>6.834</twRouteDel><twTotDel>11.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.810</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_20</twDest><twTotPathDel>11.085</twTotPathDel><twClkSkew dest = "0.543" src = "0.648">0.105</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y57.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">3.006</twDelInfo><twComp>ila0_trig0&lt;160&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>dspb_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_porz_o_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_porz_o_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>dspa_porz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspa_porz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>dspa_porz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157_G</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;20&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;3&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_20</twBEL></twPathDel><twLogDel>4.290</twLogDel><twRouteDel>6.795</twRouteDel><twTotDel>11.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.922</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd3</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_20</twDest><twTotPathDel>10.966</twTotPathDel><twClkSkew dest = "0.543" src = "0.655">0.112</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X31Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>ila0_trig0&lt;159&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.G2</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>ila0_trig0&lt;159&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>dspb_resetfullz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_resetz_o_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y27.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_resetz_o_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N14</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspa_resetz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>dspa_resetz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157_F</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter&lt;20&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_mux0000&lt;3&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_a/delay_timing_counter_20</twBEL></twPathDel><twLogDel>4.360</twLogDel><twRouteDel>6.606</twRouteDel><twTotDel>10.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF = PERIOD TIMEGRP
        &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF&quot; TS_SP3AN_GCLK * 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X2Y45.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.551</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[55].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.600</twTotPathDel><twClkSkew dest = "0.282" src = "0.233">-0.049</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[55].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;55&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[55].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;55&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y45.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.130</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;55&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.289</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X4Y42.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.556</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[129].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.613</twTotPathDel><twClkSkew dest = "0.315" src = "0.258">-0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[129].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y43.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;129&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[129].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;129&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y42.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.130</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;129&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.287</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X10Y23.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.602</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.630</twTotPathDel><twClkSkew dest = "0.237" src = "0.209">-0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;32&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;32&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.130</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;32&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.289</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">ila0_clk</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF = PERIOD TIMEGRP
        &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF&quot; TS_SP3AN_GCLK * 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLKIN" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="ila0_clk"/><twPinLimit anchorID="65" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLKIN" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="ila0_clk"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tdcmpc" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLKIN" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="ila0_clk"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF_0 = PERIOD TIMEGRP         &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF_0&quot;         TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF * 5 HIGH 50%;</twConstName><twItemCnt>2311</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>436</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>34.340</twMinPer></twConstHead><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_1 (SLICE_X10Y68.F3), 33 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.132</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/set_ad9516</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_1</twDest><twTotPathDel>6.777</twTotPathDel><twClkSkew dest = "0.813" src = "0.904">0.091</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/set_ad9516</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/set_ad9516</twComp><twBEL>Inst_vpx_brd_ctrl_core/set_ad9516</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.G3</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.360</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/set_ad9516</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;21&gt;57_2</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y72.G2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;29</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;292</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;29_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;29</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;36</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_1</twBEL></twPathDel><twLogDel>2.620</twLogDel><twRouteDel>4.157</twRouteDel><twTotDel>6.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.168</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/set_ad9516</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_1</twDest><twTotPathDel>6.741</twTotPathDel><twClkSkew dest = "0.813" src = "0.904">0.091</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/set_ad9516</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/set_ad9516</twComp><twBEL>Inst_vpx_brd_ctrl_core/set_ad9516</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.G3</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.360</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/set_ad9516</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;21&gt;57_2</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y72.F2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;29</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;291</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;29_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;29</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;36</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_1</twBEL></twPathDel><twLogDel>2.620</twLogDel><twRouteDel>4.121</twRouteDel><twTotDel>6.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.759</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/cnt_reg_2</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_1</twDest><twTotPathDel>7.218</twTotPathDel><twClkSkew dest = "0.220" src = "0.243">0.023</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/cnt_reg_2</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X8Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/cnt_reg&lt;2&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/cnt_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.258</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/cnt_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/Mrom__varindex00019</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/Mrom__varindex00018</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/Mrom__varindex00018</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y77.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/Mrom__varindex0001112_5_f5</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/Mrom__varindex0001112_6</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/Mrom__varindex0001112_5_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y72.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/Mrom__varindex0001112_5_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y72.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;29</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;292</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;29_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;29</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;22&gt;36</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_1</twBEL></twPathDel><twLogDel>3.444</twLogDel><twRouteDel>3.774</twRouteDel><twTotDel>7.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_9 (SLICE_X10Y68.G1), 29 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.415</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/set_ad9516</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_9</twDest><twTotPathDel>6.494</twTotPathDel><twClkSkew dest = "0.813" src = "0.904">0.091</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/set_ad9516</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/set_ad9516</twComp><twBEL>Inst_vpx_brd_ctrl_core/set_ad9516</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.G3</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.360</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/set_ad9516</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;21&gt;57_2</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;29</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;292</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;29_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;29</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;36</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_9</twBEL></twPathDel><twLogDel>2.573</twLogDel><twRouteDel>3.921</twRouteDel><twTotDel>6.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.438</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/set_ad9516</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_9</twDest><twTotPathDel>6.471</twTotPathDel><twClkSkew dest = "0.813" src = "0.904">0.091</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/set_ad9516</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/set_ad9516</twComp><twBEL>Inst_vpx_brd_ctrl_core/set_ad9516</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.G3</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.360</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/set_ad9516</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;21&gt;57_2</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;29</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;291</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;29_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;29</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;36</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_9</twBEL></twPathDel><twLogDel>2.573</twLogDel><twRouteDel>3.898</twRouteDel><twTotDel>6.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>93.782</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/state_1</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_9</twDest><twTotPathDel>6.149</twTotPathDel><twClkSkew dest = "0.422" src = "0.491">0.069</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/state_1</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X17Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>ila0_trig0&lt;177&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>ila0_trig0&lt;177&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;21&gt;57_2</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y73.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/N61</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y73.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;29</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;292</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;29_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;29</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_mux0000&lt;14&gt;36</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/data_temp_9</twBEL></twPathDel><twLogDel>2.573</twLogDel><twRouteDel>3.576</twRouteDel><twTotDel>6.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/debug_led_cnt_25 (SLICE_X11Y72.CIN), 49 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.724</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/all_power</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/debug_led_cnt_25</twDest><twTotPathDel>6.159</twTotPathDel><twClkSkew dest = "0.793" src = "0.910">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/all_power</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/debug_led_cnt_25</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X27Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y67.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>DSPA_PACLKSEL_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/all_power</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y60.BX</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">2.768</twDelInfo><twComp>DSPA_PACLKSEL_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y60.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/debug_led_cnt&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;0&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/debug_led_cnt&lt;2&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;2&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/debug_led_cnt&lt;4&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;4&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/debug_led_cnt&lt;6&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;6&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/debug_led_cnt&lt;8&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;8&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/debug_led_cnt&lt;10&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;10&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/debug_led_cnt&lt;12&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;12&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/debug_led_cnt&lt;14&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;14&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/debug_led_cnt&lt;16&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;16&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP3AN_DEBUG_LED_0_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;18&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP3AN_DEBUG_LED_2_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;20&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP3AN_DEBUG_LED_4_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;22&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y72.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>SP3AN_DEBUG_LED_6_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;24&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_xor&lt;25&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/debug_led_cnt_25</twBEL></twPathDel><twLogDel>3.391</twLogDel><twRouteDel>2.768</twRouteDel><twTotDel>6.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.836</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/all_power</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/debug_led_cnt_25</twDest><twTotPathDel>6.047</twTotPathDel><twClkSkew dest = "0.793" src = "0.910">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/all_power</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/debug_led_cnt_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y67.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>DSPA_PACLKSEL_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/all_power</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">3.692</twDelInfo><twComp>DSPA_PACLKSEL_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y70.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>SP3AN_DEBUG_LED_2_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_lut&lt;20&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;20&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP3AN_DEBUG_LED_4_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;22&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y72.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>SP3AN_DEBUG_LED_6_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;24&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_xor&lt;25&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/debug_led_cnt_25</twBEL></twPathDel><twLogDel>2.355</twLogDel><twRouteDel>3.692</twRouteDel><twTotDel>6.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.866</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/all_power</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/debug_led_cnt_25</twDest><twTotPathDel>6.017</twTotPathDel><twClkSkew dest = "0.793" src = "0.910">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/all_power</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/debug_led_cnt_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y67.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>DSPA_PACLKSEL_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/all_power</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y70.G2</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">3.679</twDelInfo><twComp>DSPA_PACLKSEL_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y70.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>SP3AN_DEBUG_LED_2_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_lut&lt;21&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP3AN_DEBUG_LED_4_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;22&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y72.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>SP3AN_DEBUG_LED_6_OBUF</twComp><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_cy&lt;24&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Mcount_debug_led_cnt_xor&lt;25&gt;</twBEL><twBEL>Inst_vpx_brd_ctrl_core/debug_led_cnt_25</twBEL></twPathDel><twLogDel>2.338</twLogDel><twRouteDel>3.679</twRouteDel><twTotDel>6.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF_0 = PERIOD TIMEGRP
        &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF_0&quot;
        TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF * 5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/Inst_ad9516_a/AD9516_LD_2 (SLICE_X26Y37.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.974</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_a/AD9516_LD_1</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_a/AD9516_LD_2</twDest><twTotPathDel>1.016</twTotPathDel><twClkSkew dest = "0.267" src = "0.225">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_a/AD9516_LD_1</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_a/AD9516_LD_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X28Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>ila0_trig0&lt;162&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_a/AD9516_LD_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.402</twDelInfo><twComp>ila0_trig0&lt;162&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>ila0_trig0&lt;163&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_a/AD9516_LD_2</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>0.402</twRouteDel><twTotDel>1.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_2 (SLICE_X34Y41.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.016</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_1</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_2</twDest><twTotPathDel>1.119</twTotPathDel><twClkSkew dest = "0.649" src = "0.546">-0.103</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_1</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X37Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>ila0_trig0&lt;169&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y41.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.563</twDelInfo><twComp>ila0_trig0&lt;169&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>ila0_trig0&lt;170&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_2</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>1.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_1 (SLICE_X37Y39.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.050</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_0</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_1</twDest><twTotPathDel>1.067</twTotPathDel><twClkSkew dest = "0.245" src = "0.228">-0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_0</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twSrcClk><twPathDel><twSite>SLICE_X33Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>ila0_trig0&lt;168&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y39.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.526</twDelInfo><twComp>ila0_trig0&lt;168&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.122</twDelInfo><twComp>ila0_trig0&lt;169&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_ad9516_b/AD9516_LD_1</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.526</twRouteDel><twTotDel>1.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Inst_vpx_brd_ctrl_core/clk_10mhz</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF_0 = PERIOD TIMEGRP
        &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF_0&quot;
        TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF * 5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINLOWPULSE" name="Trpw" slack="97.344" period="100.000" constraintValue="50.000" deviceLimit="1.328" physResource="AD9516_1_CS_OBUF/SR" logResource="Inst_vpx_brd_ctrl_core/Inst_ad9516_a/sen/SR" locationPin="SLICE_X24Y52.SR" clockNet="Inst_vpx_brd_ctrl_core/fpga_ireset_n"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Trpw" slack="97.344" period="100.000" constraintValue="50.000" deviceLimit="1.328" physResource="AD9516_1_CS_OBUF/SR" logResource="Inst_vpx_brd_ctrl_core/Inst_ad9516_a/sen/SR" locationPin="SLICE_X24Y52.SR" clockNet="Inst_vpx_brd_ctrl_core/fpga_ireset_n"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Trpw" slack="97.344" period="100.000" constraintValue="50.000" deviceLimit="1.328" physResource="ila0_trig0&lt;167&gt;/SR" logResource="Inst_vpx_brd_ctrl_core/Inst_ad9516_a/state_2/SR" locationPin="SLICE_X26Y60.SR" clockNet="Inst_vpx_brd_ctrl_core/fpga_ireset_n"/></twPinLimitRpt></twConst><twConstRollupTable uID="6" anchorID="96"><twConstRollup name="TS_SP3AN_GCLK" fullName="TS_SP3AN_GCLK = PERIOD TIMEGRP &quot;SP3AN_GCLK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.800" actualRollup="5.732" errors="0" errorRollup="0" items="0" itemsRollup="28364"/><twConstRollup name="TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF" fullName="TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF = PERIOD TIMEGRP         &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF&quot; TS_SP3AN_GCLK * 2         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="11.464" actualRollup="6.868" errors="0" errorRollup="0" items="26053" itemsRollup="2311"/><twConstRollup name="TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF_0" fullName="TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF_0 = PERIOD TIMEGRP         &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF_0&quot;         TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF * 5 HIGH 50%;" type="child" depth="2" requirement="100.000" prefType="period" actual="34.340" actualRollup="N/A" errors="0" errorRollup="0" items="2311" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="10"><twDest>SP3AN_GCLK</twDest><twClk2SU><twSrc>SP3AN_GCLK</twSrc><twRiseRise>11.464</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>28379</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>6218</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>34.340</twMinPer><twFootnote number="1" /><twMaxFreq>29.121</twMaxFreq><twMaxFromToDel>1.336</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Jul 05 15:56:37 2015 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 230 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
