Time resolution is 1 ps
$finish called at time : 150 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/delay_buf_4cycles/delay_buf_4cycles.srcs/sim_1/new/delay_buf_4cycles_tb.v" Line 45
