m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE
Ecarry_select
Z0 w1569874786
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT
Z4 8C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/CARRY_SELECT.vhd
Z5 FC:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/CARRY_SELECT.vhd
l0
L5
V0IW18ci;lA3V^ao^iKZ6[1
!s100 gUh`@[@ND7In12N?iGJc82
Z6 OV;C;10.6d;65
32
Z7 !s110 1569876657
!i10b 1
Z8 !s108 1569876656.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/CARRY_SELECT.vhd|
Z10 !s107 C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/CARRY_SELECT.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Abehavior
R1
R2
DEx4 work 12 carry_select 0 22 0IW18ci;lA3V^ao^iKZ6[1
l27
L14
V0ZXikB^GzlbnWE5;7CCGd1
!s100 45zCc<P03YkGTX^M46c_b3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ecarry_select_vhd_tst
Z13 w1569873105
Z14 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z16 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R1
R2
R3
Z17 8C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/Testbench/CARRY_SELECT.vht
Z18 FC:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/Testbench/CARRY_SELECT.vht
l0
L6
VC>;h9bDSlEjT1f`<YA;H23
!s100 zW:Rl^hV@2^`Q@UBDTVok0
R6
32
R7
!i10b 1
Z19 !s108 1569876657.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/Testbench/CARRY_SELECT.vht|
!s107 C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/Testbench/CARRY_SELECT.vht|
!i113 1
R11
R12
Acarry_select_arch
R14
R15
R16
R1
R2
DEx4 work 20 carry_select_vhd_tst 0 22 C>;h9bDSlEjT1f`<YA;H23
l29
L9
V]2VXBi:d0Mz2>LdSQ79mI3
!s100 fYzQiJGE]DI1?X=`m>:RR2
R6
32
R7
!i10b 1
R19
R20
Z21 !s107 C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/Testbench/CARRY_SELECT.vht|
!i113 1
R11
R12
Efull_adder
Z22 w1569874756
R1
R2
R3
Z23 8C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/FULL_ADDER.vhd
Z24 FC:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/FULL_ADDER.vhd
l0
L4
VDQNmWWN?XRIdQ_zDKY?3A2
!s100 XQK0MgjM4@2zUlJBQo0lk0
R6
32
R7
!i10b 1
R19
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/FULL_ADDER.vhd|
Z26 !s107 C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/FULL_ADDER.vhd|
!i113 1
R11
R12
Abehavior
R1
R2
DEx4 work 10 full_adder 0 22 DQNmWWN?XRIdQ_zDKY?3A2
l12
L11
V197CXO;zO]]DRgdA?6JhN2
!s100 il>7QC8;aIZnE@0TiT5Z81
R6
32
R7
!i10b 1
R19
R25
R26
!i113 1
R11
R12
Eset_adders
Z27 w1569874770
R1
R2
R3
Z28 8C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/SET_ADDERS.vhd
Z29 FC:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/SET_ADDERS.vhd
l0
L4
VKIMzW4:?LAzJjYOMB6I7D1
!s100 ETTl:`ZO29O[UZn<6lFz?2
R6
32
R7
!i10b 1
R19
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/SET_ADDERS.vhd|
Z31 !s107 C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/SELECT/VHDLs/SET_ADDERS.vhd|
!i113 1
R11
R12
Abehavior
R1
R2
DEx4 work 10 set_adders 0 22 KIMzW4:?LAzJjYOMB6I7D1
l24
L13
VA?IgZM[o4K>=NEUC0[]5W0
!s100 P8l7d14kT3WCd4cLRi4kA2
R6
32
R7
!i10b 1
R19
R30
R31
!i113 1
R11
R12
