##Data Import Section

read_file -type verilog /home/user16/work/klngan/hdl_labs/lab2/design/mux3to1.v
#BackRefFile:/home/user16/work/klngan/hdl_labs/lab2/scripts/run_lint.tcl #LineNumber:12
read_file -type verilog /home/user16/work/klngan/hdl_labs/lab2/design/mux3to1_tb.v
#BackRefFile:/home/user16/work/klngan/hdl_labs/lab2/scripts/run_lint.tcl #LineNumber:12

##Common Options Section

set_option projectwdir /home/user16/work/klngan/hdl_labs/lab2/lint/sg_both
set_option language_mode mixed
set_option designread_enable_synthesis no
set_option designread_disable_flatten no
set_option top mux3to1
set_option auto_save yes
set_option enableSV yes
set_option active_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff


##Goal Setup Section

current_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff

