FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CLK100_N";
2"CLK100_P";
3"GND\G";
4"TUB_CLK_IN";
%"TESTPOINT_L"
"1","(-1075,3375)","0","misc","I1";
;
$LOCATION"TP60"
CDS_LOCATION"TP60"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"2;
%"TESTPOINT_L"
"1","(-1075,3275)","0","misc","I2";
;
$LOCATION"TP61"
CDS_LOCATION"TP61"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"1;
%"TESTPOINT_L"
"1","(-1075,3100)","2","misc","I3";
;
$LOCATION"TP62"
CDS_LOCATION"TP62"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"4;
%"TESTPOINT_L"
"1","(-1075,3000)","2","misc","I4";
;
$LOCATION"TP63"
CDS_LOCATION"TP63"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"3;
%"OUTPORT"
"1","(-75,3100)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"INPORT"
"1","(-2025,3375)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"INPORT"
"1","(-2025,3275)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
END.
