#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep 26 16:11:38 2019
# Process ID: 12892
# Current directory: D:/xilinx_projects/pca_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15084 D:\xilinx_projects\pca_test\ov5640_single.xpr
# Log file: D:/xilinx_projects/pca_test/vivado.log
# Journal file: D:/xilinx_projects/pca_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinx_projects/pca_test/ov5640_single.xpr
INFO: [Project 1-313] Project file moved from 'D:/xilinx_projects/16_ov5640_single' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/pca_test/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/xilinx_projects/pca_test/repo/ip'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 940.883 ; gain = 324.617
update_compile_order -fileset sources_1
open_bd_design {D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/system.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:hls:hls_core_1:1.0 - hls_core_1_0
Adding cell -- xilinx.com:hls:small_pic:1.0 - small_pic_0
Adding cell -- xilinx.com:hls:conv1:1.0 - conv1_0
Adding cell -- xilinx.com:hls:conv2:1.0 - conv2_0
Adding cell -- xilinx.com:hls:conv3:1.0 - conv3_0
Adding cell -- xilinx.com:hls:conv4:1.0 - conv4_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Successfully read diagram <system> from BD file <D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/system.bd>
delete_bd_objs [get_bd_nets conv4_0_interrupt] [get_bd_intf_nets processing_system7_0_axi_periph_M10_AXI] [get_bd_intf_nets conv4_0_m_axi_gmem] [get_bd_cells conv4_0]
delete_bd_objs [get_bd_nets conv3_0_interrupt] [get_bd_intf_nets processing_system7_0_axi_periph_M09_AXI] [get_bd_intf_nets conv3_0_m_axi_gmem] [get_bd_cells conv3_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository 'd:/xilinx_projects/pca_test/repo'.
File in use: d:/xilinx_projects/pca_test/repo/if/tmds_v1_0/tmds.xml
File ignored: d:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/if/tmds_v1_0/tmds.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository 'd:/xilinx_projects/pca_test/repo'.
File in use: d:/xilinx_projects/pca_test/repo/if/tmds_v1_0/tmds_rtl.xml
File ignored: d:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/if/tmds_v1_0/tmds_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/pca_test/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/xilinx_projects/pca_test/repo/ip'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'alinx.com.cn:user:i2c_extender:1.1'. The one found in IP location 'd:/xilinx_projects/pca_test/repo/alinx/i2c_extender' will take precedence over the same IP in location d:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/alinx/i2c_extender
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'www.alinx.com.cn:user:alinx_ov5640:5.4'. The one found in IP location 'd:/xilinx_projects/pca_test/repo/alinx/ov5640_ip' will take precedence over the same IP in location d:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/alinx/ov5640_ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:axi_dynclk:1.0'. The one found in IP location 'd:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/ip/axi_dynclk_v1_0' will take precedence over the same IP in location d:/xilinx_projects/pca_test/repo/ip/axi_dynclk_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.3'. The one found in IP location 'd:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/ip/rgb2dvi_v1_3' will take precedence over the same IP in location d:/xilinx_projects/pca_test/repo/ip/rgb2dvi_v1_3
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:conv1:1.0'. The one found in IP location 'd:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/ip/xilinx_com_hls_conv1_1_0' will take precedence over the same IP in location d:/xilinx_projects/pca_test/repo/ip/xilinx_com_hls_conv1_1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:conv2:1.0'. The one found in IP location 'd:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/ip/xilinx_com_hls_conv2_1_0' will take precedence over the same IP in location d:/xilinx_projects/pca_test/repo/ip/xilinx_com_hls_conv2_1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:conv3:1.0'. The one found in IP location 'd:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/ip/xilinx_com_hls_conv3_1_0' will take precedence over the same IP in location d:/xilinx_projects/pca_test/repo/ip/xilinx_com_hls_conv3_1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:conv4:1.0'. The one found in IP location 'd:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/ip/xilinx_com_hls_conv4_1_0' will take precedence over the same IP in location d:/xilinx_projects/pca_test/repo/ip/xilinx_com_hls_conv4_1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:hls_core_1:1.0'. The one found in IP location 'd:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/ip/xilinx_com_hls_hls_core_1_1_0' will take precedence over the same IP in location d:/xilinx_projects/pca_test/repo/ip/xilinx_com_hls_hls_core_1_1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:small_pic:1.0'. The one found in IP location 'd:/xilinx_projects/pca_test/repo/ip/16_ov5640_single/repo/ip/xilinx_com_hls_small_pic_1_0' will take precedence over the same IP in location d:/xilinx_projects/pca_test/repo/ip/xilinx_com_hls_small_pic_1_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pca_step1:1.0 pca_step1_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pca_step2:1.0 pca_step2_0
endgroup
set_property location {3 1666 1585} [get_bd_cells pca_step2_0]
set_property location {3 1733 1726} [get_bd_cells pca_step1_0]
connect_bd_intf_net [get_bd_intf_pins pca_step2_0/s_axi_AXILiteS] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M09_AXI]
connect_bd_intf_net [get_bd_intf_pins pca_step1_0/s_axi_AXILiteS] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M10_AXI]
connect_bd_intf_net [get_bd_intf_pins pca_step2_0/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S06_AXI]
connect_bd_intf_net [get_bd_intf_pins pca_step1_0/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S07_AXI]
connect_bd_net [get_bd_pins pca_step2_0/interrupt] [get_bd_pins xlconcat_0/In6]
connect_bd_net [get_bd_pins pca_step1_0/interrupt] [get_bd_pins xlconcat_0/In7]
connect_bd_net [get_bd_pins pca_step2_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins pca_step1_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins pca_step2_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins pca_step1_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </pca_step1_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </pca_step2_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </pca_step1_0/Data_m_axi_gmem>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </pca_step2_0/Data_m_axi_gmem>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-1356] Address block </pca_step1_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </pca_step2_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </pca_step1_0/Data_m_axi_gmem>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </pca_step2_0/Data_m_axi_gmem>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /hls_core_1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /small_pic_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /conv1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /conv2_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /pca_step1_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /pca_step2_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1919.156 ; gain = 54.727
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/xilinx_projects/pca_test/ov5640_single.sdk -hwspec D:/xilinx_projects/pca_test/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinx_projects/pca_test/ov5640_single.sdk -hwspec D:/xilinx_projects/pca_test/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
save_bd_design
Wrote  : <D:\xilinx_projects\pca_test\ov5640_single.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
generate_target all [get_files  D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Address block </pca_step1_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </pca_step2_0/s_axi_AXILiteS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </pca_step1_0/Data_m_axi_gmem>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </pca_step2_0/Data_m_axi_gmem>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to net 's03_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to net 's03_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to net 's04_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to net 's04_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to net 's05_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to net 's05_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s06_mmu/s_axi_arlock'(1) to net 'S06_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s06_mmu/s_axi_awlock'(1) to net 'S06_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s07_mmu/s_axi_arlock'(1) to net 'S07_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s07_mmu/s_axi_awlock'(1) to net 'S07_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(3) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to net 's02_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to net 's02_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to net 's03_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to net 's03_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to net 's04_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to net 's04_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to net 's05_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to net 's05_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s06_mmu/s_axi_arlock'(1) to net 'S06_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s06_mmu/s_axi_awlock'(1) to net 'S06_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s07_mmu/s_axi_arlock'(1) to net 'S07_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s07_mmu/s_axi_awlock'(1) to net 'S07_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(3) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for system_xbar_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_core_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block small_pic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv2_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_0.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_1.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_2.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_2.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_2.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_3.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_3.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_3.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_4.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_4.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_4.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_us_5.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_couplers/auto_us .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(SI_CLK)' for system_auto_cc_5.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(MI_CLK)' for system_auto_cc_5.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_couplers/auto_cc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.42857e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_s06_mmu_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_mmu .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_s07_mmu_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_mmu .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_s00_mmu_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-519] IP 'system_pca_step1_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block pca_step1_0 .
WARNING: [IP_Flow 19-519] IP 'system_pca_step2_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block pca_step2_0 .
Exporting to file D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1919.156 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_xbar_1_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_us_1_synth_1 system_auto_cc_1_synth_1 system_auto_us_2_synth_1 system_auto_cc_2_synth_1 system_auto_us_3_synth_1 system_auto_cc_3_synth_1 system_auto_us_4_synth_1 system_auto_cc_4_synth_1 system_auto_us_5_synth_1 system_auto_cc_5_synth_1 system_auto_pc_0_synth_1 system_s06_mmu_0_synth_1 system_s07_mmu_0_synth_1 system_auto_pc_1_synth_1 system_s00_mmu_0_synth_1 system_pca_step1_0_0_synth_1 system_pca_step2_0_0_synth_1}
[Thu Sep 26 16:21:54 2019] Launched system_xbar_1_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_us_1_synth_1, system_auto_cc_1_synth_1, system_auto_us_2_synth_1, system_auto_cc_2_synth_1, system_auto_us_3_synth_1, system_auto_cc_3_synth_1, system_auto_us_4_synth_1, system_auto_cc_4_synth_1, system_auto_us_5_synth_1, system_auto_cc_5_synth_1, system_auto_pc_0_synth_1, system_s06_mmu_0_synth_1, system_s07_mmu_0_synth_1, system_auto_pc_1_synth_1, system_s00_mmu_0_synth_1, system_pca_step1_0_0_synth_1, system_pca_step2_0_0_synth_1...
Run output will be captured here:
system_xbar_1_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_xbar_1_synth_1/runme.log
system_auto_us_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_cc_0_synth_1/runme.log
system_auto_us_1_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_1_synth_1/runme.log
system_auto_cc_1_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_cc_1_synth_1/runme.log
system_auto_us_2_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_2_synth_1/runme.log
system_auto_cc_2_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_cc_2_synth_1/runme.log
system_auto_us_3_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_3_synth_1/runme.log
system_auto_cc_3_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_cc_3_synth_1/runme.log
system_auto_us_4_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_4_synth_1/runme.log
system_auto_cc_4_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_cc_4_synth_1/runme.log
system_auto_us_5_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_5_synth_1/runme.log
system_auto_cc_5_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_cc_5_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_s06_mmu_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_s06_mmu_0_synth_1/runme.log
system_s07_mmu_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_s07_mmu_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
system_s00_mmu_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_s00_mmu_0_synth_1/runme.log
system_pca_step1_0_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_pca_step1_0_0_synth_1/runme.log
system_pca_step2_0_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_pca_step2_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/pca_test/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/pca_test/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/pca_test/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/pca_test/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/pca_test/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/pca_test/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/pca_test/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_projects/pca_test/ov5640_single.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 26 16:24:10 2019] Launched system_auto_us_0_synth_1, system_auto_us_1_synth_1, system_auto_us_2_synth_1, system_auto_us_3_synth_1, system_auto_us_4_synth_1, system_auto_us_5_synth_1, system_auto_cc_5_synth_1, system_auto_pc_0_synth_1, system_s06_mmu_0_synth_1, system_s07_mmu_0_synth_1, system_auto_pc_1_synth_1, system_s00_mmu_0_synth_1, system_pca_step1_0_0_synth_1, system_pca_step2_0_0_synth_1, synth_1...
Run output will be captured here:
system_auto_us_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_0_synth_1/runme.log
system_auto_us_1_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_1_synth_1/runme.log
system_auto_us_2_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_2_synth_1/runme.log
system_auto_us_3_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_3_synth_1/runme.log
system_auto_us_4_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_4_synth_1/runme.log
system_auto_us_5_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_5_synth_1/runme.log
system_auto_cc_5_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_cc_5_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_s06_mmu_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_s06_mmu_0_synth_1/runme.log
system_s07_mmu_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_s07_mmu_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
system_s00_mmu_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_s00_mmu_0_synth_1/runme.log
system_pca_step1_0_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_pca_step1_0_0_synth_1/runme.log
system_pca_step2_0_0_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_pca_step2_0_0_synth_1/runme.log
synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/synth_1/runme.log
[Thu Sep 26 16:24:11 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/pca_test/ov5640_single.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1919.156 ; gain = 0.000
reset_run synth_1
reset_run system_auto_us_5_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Sep 26 16:46:30 2019] Launched system_auto_us_5_synth_1, synth_1...
Run output will be captured here:
system_auto_us_5_synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/system_auto_us_5_synth_1/runme.log
synth_1: D:/xilinx_projects/pca_test/ov5640_single.runs/synth_1/runme.log
[Thu Sep 26 16:46:30 2019] Launched impl_1...
Run output will be captured here: D:/xilinx_projects/pca_test/ov5640_single.runs/impl_1/runme.log
file copy -force D:/xilinx_projects/pca_test/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/pca_test/ov5640_single.sdk/system_wrapper.hdf

