//-----------------------------------------------------------------
// System Generator version 2020.1 Verilog source file.
//
// Copyright(C) 2020 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2020 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------

`include "conv_pkg.v"
module matlab_fir_out_axi_lite_interface_verilog#(parameter C_S_AXI_DATA_WIDTH = 32, C_S_AXI_ADDR_WIDTH = 1, C_S_NUM_OFFSETS = 1)(
  input wire[31:0] gateway_out1,
  output wire clk,
  input wire matlab_fir_out_aclk,
  input wire matlab_fir_out_aresetn,
  input  wire matlab_fir_out_s_axi_awaddr,
  input  wire matlab_fir_out_s_axi_awvalid,
  output wire matlab_fir_out_s_axi_awready,
  input  wire [C_S_AXI_DATA_WIDTH-1:0] matlab_fir_out_s_axi_wdata,
  input  wire [C_S_AXI_DATA_WIDTH/8-1:0] matlab_fir_out_s_axi_wstrb,
  input  wire matlab_fir_out_s_axi_wvalid,
  output wire matlab_fir_out_s_axi_wready,
  output wire [1:0] matlab_fir_out_s_axi_bresp,
  output wire matlab_fir_out_s_axi_bvalid,
  input  wire matlab_fir_out_s_axi_bready,
  input  wire matlab_fir_out_s_axi_araddr,
  input  wire matlab_fir_out_s_axi_arvalid,
  output wire matlab_fir_out_s_axi_arready,
  output wire [C_S_AXI_DATA_WIDTH-1:0] matlab_fir_out_s_axi_rdata,
  output wire [1:0] matlab_fir_out_s_axi_rresp,
  output wire matlab_fir_out_s_axi_rvalid,
  input  wire matlab_fir_out_s_axi_rready
);
function integer clogb2 (input integer bit_depth);
begin
  for(clogb2=0; bit_depth>0; clogb2=clogb2+1)
    bit_depth = bit_depth >> 1;
  end
endfunction
localparam integer ADDR_LSB = clogb2(C_S_AXI_DATA_WIDTH/8);
localparam integer ADDR_MSB = C_S_AXI_ADDR_WIDTH;
localparam integer DEC_SIZE = clogb2(C_S_NUM_OFFSETS);
reg [1 :0] axi_rresp;
reg [1 :0] axi_bresp;
reg axi_awready;
reg axi_wready;
reg axi_bvalid;
reg axi_rvalid;
reg [ADDR_MSB-1:0] axi_awaddr;
reg [ADDR_MSB-1:0] axi_araddr;
reg [C_S_AXI_DATA_WIDTH-1:0] axi_rdata;
reg axi_arready;
wire [C_S_AXI_DATA_WIDTH-1:0] slv_wire_array [0:C_S_NUM_OFFSETS-1];
reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg_array [0:C_S_NUM_OFFSETS-1];
wire slv_reg_rden;
wire slv_reg_wren;
reg [DEC_SIZE-1:0] dec_w;
reg [DEC_SIZE-1:0] dec_r;
reg [C_S_AXI_DATA_WIDTH-1:0] reg_data_out;
integer byte_index;
integer offset_index;
assign matlab_fir_out_s_axi_awready = axi_awready;
assign matlab_fir_out_s_axi_wready  = axi_wready;
assign matlab_fir_out_s_axi_bresp  = axi_bresp;
assign matlab_fir_out_s_axi_bvalid = axi_bvalid;
assign matlab_fir_out_s_axi_arready = axi_arready;
assign matlab_fir_out_s_axi_rdata  = axi_rdata;
assign matlab_fir_out_s_axi_rvalid = axi_rvalid;
assign matlab_fir_out_s_axi_rresp  = axi_rresp;
// map output 0
assign slv_wire_array[0] = gateway_out1[31:0];
  initial
  begin
  end
  always @(axi_awaddr)
  begin
    case(axi_awaddr)
      1'd0 : dec_w = 0;
      default : dec_w = 0;
    endcase
  end
  always @(axi_araddr)
  begin
    case(axi_araddr)
      1'd0 : dec_r = 0;
      default : dec_r = 0;
    endcase
  end
  always @( posedge matlab_fir_out_aclk )
  begin
    if ( matlab_fir_out_aresetn == 1'b0 )
      begin
        axi_awready <= 1'b0;
        axi_awaddr <= 0;
      end
    else
      begin
        if (~axi_awready && matlab_fir_out_s_axi_awvalid && matlab_fir_out_s_axi_wvalid)
          begin
            axi_awready <= 1'b1;
            axi_awaddr <= matlab_fir_out_s_axi_awaddr;
          end
        else
          begin
            axi_awready <= 1'b0;
          end
      end
  end
  always @( posedge matlab_fir_out_aclk )
  begin
    if ( matlab_fir_out_aresetn == 1'b0 )
      begin
        axi_wready <= 1'b0;
      end
    else
      begin
        if (~axi_wready && matlab_fir_out_s_axi_wvalid && matlab_fir_out_s_axi_awvalid)
          begin
            axi_wready <= 1'b1;
          end
        else
          begin
            axi_wready <= 1'b0;
          end
      end
  end
  assign slv_reg_wren = axi_wready && matlab_fir_out_s_axi_wvalid && axi_awready && matlab_fir_out_s_axi_awvalid;
  always @( posedge matlab_fir_out_aclk )
  begin
    if ( matlab_fir_out_aresetn == 1'b0 )
      begin
      end
    else begin
      if (slv_reg_wren)
        begin
          for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
            if ( matlab_fir_out_s_axi_wstrb[byte_index] == 1 ) begin
              slv_reg_array[dec_w][(byte_index*8) +: 8] <= matlab_fir_out_s_axi_wdata[(byte_index*8) +: 8];
            end
        end
    end
  end
  always @( posedge matlab_fir_out_aclk )
  begin
    if ( matlab_fir_out_aresetn == 1'b0 )
      begin
        axi_bvalid  <= 0;
        axi_bresp   <= 2'b0;
      end
    else
      begin
        if (axi_awready && matlab_fir_out_s_axi_awvalid && ~axi_bvalid && axi_wready && matlab_fir_out_s_axi_wvalid)
          begin
            axi_bvalid <= 1'b1;
            axi_bresp  <= 2'b0; 
          end
        else
          begin
            if (matlab_fir_out_s_axi_bready && axi_bvalid)
              begin
                axi_bvalid <= 1'b0;
              end
          end
      end
  end
  always @( posedge matlab_fir_out_aclk )
  begin
    if ( matlab_fir_out_aresetn == 1'b0 )
      begin
        axi_arready <= 1'b0;
        axi_araddr  <= {ADDR_MSB{1'b0}};
      end
    else
      begin
        if (~axi_arready && matlab_fir_out_s_axi_arvalid)
          begin
            axi_arready <= 1'b1;
            axi_araddr  <= matlab_fir_out_s_axi_araddr;
          end
        else
          begin
            axi_arready <= 1'b0;
          end
      end
  end

  // AXI read response (inferred flops)
  always @( posedge matlab_fir_out_aclk )
  begin
    if ( matlab_fir_out_aresetn == 1'b0 )
      begin
        axi_rvalid <= 1'b0;
        axi_rresp  <= 2'b0;
      end
    else
      begin
        if (slv_reg_rden)
          begin
            axi_rvalid <= 1'b1;
            axi_rresp  <= 2'b0; 
          end
        else if (axi_rvalid && matlab_fir_out_s_axi_rready)
          begin
            axi_rvalid <= 1'b0;
            axi_rresp  <= 2'b0; 
          end
      end
  end
  assign slv_reg_rden = axi_arready & matlab_fir_out_s_axi_arvalid & ~axi_rvalid;
  always @(matlab_fir_out_aresetn, slv_reg_rden, axi_araddr, slv_wire_array, dec_r)
  begin
    if ( matlab_fir_out_aresetn == 1'b0 )
      begin
        reg_data_out <= {C_S_AXI_DATA_WIDTH{1'b0}};
      end
    else
      begin
     reg_data_out <= slv_wire_array[dec_r];
      end
  end
  // flop for AXI read data
  always @( posedge matlab_fir_out_aclk )
  begin
    if ( matlab_fir_out_aresetn == 1'b0 )
      begin
        axi_rdata  <= 0;
      end
    else
      begin
        if (slv_reg_rden)
          begin
            axi_rdata <= reg_data_out;
          end
      end
  end

  assign clk = matlab_fir_out_aclk;

endmodule

