Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 19 20:21:59 2025
| Host         : DESKTOP-M6U87QL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SPI_TOP_control_sets_placed.rpt
| Design       : SPI_TOP
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           12 |
|      8 |            2 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |              60 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                             |                  |                1 |              2 |
|  clk_IBUF_BUFG | spi/MISO_i_1_n_0            | spi/SR[0]        |                1 |              2 |
|  clk_IBUF_BUFG | spi/rx_data_temp[6]_i_1_n_0 |                  |                1 |              2 |
|  clk_IBUF_BUFG | spi/rx_data_temp[8]_i_1_n_0 |                  |                1 |              2 |
|  clk_IBUF_BUFG | spi/rx_data_temp[1]_i_1_n_0 |                  |                1 |              2 |
|  clk_IBUF_BUFG | spi/rx_data_temp[3]_i_1_n_0 |                  |                1 |              2 |
|  clk_IBUF_BUFG | spi/rx_data_temp[5]_i_1_n_0 |                  |                1 |              2 |
|  clk_IBUF_BUFG | spi/rx_data_temp[4]_i_1_n_0 |                  |                1 |              2 |
|  clk_IBUF_BUFG | spi/rx_data_temp[9]_i_1_n_0 |                  |                1 |              2 |
|  clk_IBUF_BUFG | spi/rx_data_temp[0]_i_1_n_0 |                  |                1 |              2 |
|  clk_IBUF_BUFG | spi/rx_data_temp[2]_i_1_n_0 |                  |                1 |              2 |
|  clk_IBUF_BUFG | spi/rx_data_temp[7]_i_1_n_0 |                  |                1 |              2 |
|  clk_IBUF_BUFG | spi/c_2[3]_i_1_n_0          |                  |                1 |              8 |
|  clk_IBUF_BUFG | spi/c_1                     | spi/SR[0]        |                1 |              8 |
|  clk_IBUF_BUFG |                             | spi/SR[0]        |                3 |             12 |
|  clk_IBUF_BUFG | spi/tx_data_temp[7]_i_1_n_0 |                  |                1 |             16 |
|  clk_IBUF_BUFG | spi/E[0]                    |                  |                1 |             16 |
|  clk_IBUF_BUFG | spi/rx_data[9]_i_1_n_0      | spi/SR[0]        |                2 |             20 |
+----------------+-----------------------------+------------------+------------------+----------------+


