{
  "design": {
    "design_info": {
      "boundary_crc": "0x3E7F1B4C99D5E8E9",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../dds.gen/sources_1/bd/dds",
      "name": "dds",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "dds_compiler_0": ""
    },
    "ports": {
      "s_axis_phase_tdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "s_axis_phase_tvalid": {
        "direction": "I"
      },
      "m_axis_data_tdata": {
        "direction": "O",
        "left": "47",
        "right": "0"
      },
      "aclk": {
        "direction": "I"
      }
    },
    "components": {
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "25",
        "xci_name": "dds_dds_compiler_0_0",
        "xci_path": "ip\\dds_dds_compiler_0_0\\dds_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "7"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Taylor_Series_Corrected"
          },
          "OUTPUT_FORM": {
            "value": "Twos_Complement"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "20"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "PartsPresent": {
            "value": "SIN_COS_LUT_only"
          },
          "Phase_Width": {
            "value": "25"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      }
    },
    "nets": {
      "aclk_1": {
        "ports": [
          "aclk",
          "dds_compiler_0/aclk"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "m_axis_data_tdata"
        ]
      },
      "s_axis_phase_tdata_1": {
        "ports": [
          "s_axis_phase_tdata",
          "dds_compiler_0/s_axis_phase_tdata"
        ]
      },
      "s_axis_phase_tvalid_1": {
        "ports": [
          "s_axis_phase_tvalid",
          "dds_compiler_0/s_axis_phase_tvalid"
        ]
      }
    }
  }
}