# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_ma.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n_12.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/calc_n_23.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal3i2.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScal8jQ.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalbvn.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScalcGz.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldAI.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldeE.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldiF.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaldjF.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/HLSLdpcLogDecScaledMin.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_12_bot.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_12_top.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_all.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/load_pest_all_23.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxbkb.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxcud.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxdEe.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxeOg.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxfYi.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxg8j.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxhbi.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxibs.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxjbC.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_12_varinxkbM.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxAem.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxBew.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxCeG.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxlbW.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxmb6.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxncg.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxocq.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxpcA.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxqcK.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxrcU.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxsc4.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxtde.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxudo.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxvdy.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxwdI.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxxdS.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxyd2.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_23_varinxzec.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AEe0.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AFfa.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AGfk.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AHfu.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AIfE.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AJfO.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18ARg6.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AShg.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AThq.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AUhA.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AVhK.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18AWhU.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B0iy.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B1iI.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18B2iS.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BKfY.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BLf8.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BMgi.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BNgs.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BOgC.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BPgM.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BXh4.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BYie.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx18BZio.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_1DeQ.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcAA_varinx3_4QgW.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcB.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcC.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcD.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcE.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcF.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/mcalcG.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc_12.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/setup_calc_23.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_hat_all.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_lam_all.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_lam_all_12.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/update_lam_all_23.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result_12.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/32b0/hdl/verilog/write_result_23.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_HLSLdpcLogDecScaledMin_0_0/sim/design_2_HLSLdpcLogDecScaledMin_0_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/ecf4/hdl/verilog/setupLDPC.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_setupLDPC_0_0/sim/design_2_setupLDPC_0_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_blk_mem_gen_0_3/sim/design_2_blk_mem_gen_0_3.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_0_0/sim/design_2_raw_data_0_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_blk_mem_gen_0_4/sim/design_2_blk_mem_gen_0_4.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_0_0/sim/design_2_decode_data_0_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/ipshared/0673/hdl/verilog/LDPC_CTRL.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_LDPC_CTRL_0_0/sim/design_2_LDPC_CTRL_0_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ipshared/e147/xlconstant.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_xlconstant_1_0/sim/design_2_xlconstant_1_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/hdl/design_2.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_xlconstant_2_0/sim/design_2_xlconstant_2_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/bd/design_2/ipshared/189a/hdl/verilog/LDPC_Out.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_LDPC_Out_0_0/sim/design_2_LDPC_Out_0_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/bd/design_2/ipshared/0a8b/hdl/verilog/LDPC_buff.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/bd/design_2/ipshared/0a8b/hdl/verilog/write_raw_data.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_LDPC_buff_0_0/sim/design_2_LDPC_buff_0_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_a_0/sim/design_2_raw_data_a_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_b_0/sim/design_2_raw_data_b_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_a1_0/sim/design_2_raw_data_a1_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_b1_0/sim/design_2_raw_data_b1_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_a2_0/sim/design_2_raw_data_a2_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_b2_0/sim/design_2_raw_data_b2_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_a3_0/sim/design_2_raw_data_a3_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_b3_0/sim/design_2_raw_data_b3_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_a4_0/sim/design_2_raw_data_a4_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_b4_0/sim/design_2_raw_data_b4_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_a5_0/sim/design_2_raw_data_a5_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_b5_0/sim/design_2_raw_data_b5_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_a6_0/sim/design_2_raw_data_a6_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_b6_0/sim/design_2_raw_data_b6_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_a7_0/sim/design_2_raw_data_a7_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_b7_0/sim/design_2_raw_data_b7_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_a8_0/sim/design_2_raw_data_a8_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_raw_data_b8_0/sim/design_2_raw_data_b8_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_1/sim/design_2_xlconstant_0_1.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/bd/design_2/ipshared/4430/hdl/verilog/LDPC_Div.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_LDPC_Div_0_0/sim/design_2_LDPC_Div_0_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_a_0_0/sim/design_2_decode_data_a_0_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_b_0_0/sim/design_2_decode_data_b_0_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_b_1_0/sim/design_2_decode_data_b_1_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_a_1_0/sim/design_2_decode_data_a_1_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_b_2_0/sim/design_2_decode_data_b_2_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_a_2_0/sim/design_2_decode_data_a_2_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_b_3_0/sim/design_2_decode_data_b_3_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_a_3_0/sim/design_2_decode_data_a_3_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_b_4_0/sim/design_2_decode_data_b_4_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_a_4_0/sim/design_2_decode_data_a_4_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_b_5_0/sim/design_2_decode_data_b_5_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_a_5_0/sim/design_2_decode_data_a_5_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_b_6_0/sim/design_2_decode_data_b_6_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_decode_data_a_6_0/sim/design_2_decode_data_a_6_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_HLSLdpcLogDecScaledMin_0_1/sim/design_2_HLSLdpcLogDecScaledMin_0_1.v"
verilog xil_defaultlib  "../../../ldpc_dual.ip_user_files/bd/design_2/ip/design_2_xlconstant_3_0/sim/design_2_xlconstant_3_0.v"
verilog xil_defaultlib  "../../../ldpc_dual.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
