{
  "module_name": "hardwaremanager.h",
  "hash_id": "c4492f3239c3e9fa5fdf59b30ef2a97cf56c278eddc102c428be6c3c5d53ed2d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/hardwaremanager.h",
  "human_readable_source": " \n#ifndef _HARDWARE_MANAGER_H_\n#define _HARDWARE_MANAGER_H_\n\n\n\nstruct pp_hwmgr;\nstruct pp_hw_power_state;\nstruct pp_power_state;\nenum amd_dpm_forced_level;\nstruct PP_TemperatureRange;\n\n\nstruct phm_fan_speed_info {\n\tuint32_t min_percent;\n\tuint32_t max_percent;\n\tuint32_t min_rpm;\n\tuint32_t max_rpm;\n\tbool supports_percent_read;\n\tbool supports_percent_write;\n\tbool supports_rpm_read;\n\tbool supports_rpm_write;\n};\n\n \nenum PHM_AutoThrottleSource {\n    PHM_AutoThrottleSource_Thermal,\n    PHM_AutoThrottleSource_External\n};\n\ntypedef enum PHM_AutoThrottleSource PHM_AutoThrottleSource;\n\nenum phm_platform_caps {\n\tPHM_PlatformCaps_AtomBiosPpV1 = 0,\n\tPHM_PlatformCaps_PowerPlaySupport,\n\tPHM_PlatformCaps_ACOverdriveSupport,\n\tPHM_PlatformCaps_BacklightSupport,\n\tPHM_PlatformCaps_ThermalController,\n\tPHM_PlatformCaps_BiosPowerSourceControl,\n\tPHM_PlatformCaps_DisableVoltageTransition,\n\tPHM_PlatformCaps_DisableEngineTransition,\n\tPHM_PlatformCaps_DisableMemoryTransition,\n\tPHM_PlatformCaps_DynamicPowerManagement,\n\tPHM_PlatformCaps_EnableASPML0s,\n\tPHM_PlatformCaps_EnableASPML1,\n\tPHM_PlatformCaps_OD5inACSupport,\n\tPHM_PlatformCaps_OD5inDCSupport,\n\tPHM_PlatformCaps_SoftStateOD5,\n\tPHM_PlatformCaps_NoOD5Support,\n\tPHM_PlatformCaps_ContinuousHardwarePerformanceRange,\n\tPHM_PlatformCaps_ActivityReporting,\n\tPHM_PlatformCaps_EnableBackbias,\n\tPHM_PlatformCaps_OverdriveDisabledByPowerBudget,\n\tPHM_PlatformCaps_ShowPowerBudgetWarning,\n\tPHM_PlatformCaps_PowerBudgetWaiverAvailable,\n\tPHM_PlatformCaps_GFXClockGatingSupport,\n\tPHM_PlatformCaps_MMClockGatingSupport,\n\tPHM_PlatformCaps_AutomaticDCTransition,\n\tPHM_PlatformCaps_GeminiPrimary,\n\tPHM_PlatformCaps_MemorySpreadSpectrumSupport,\n\tPHM_PlatformCaps_EngineSpreadSpectrumSupport,\n\tPHM_PlatformCaps_StepVddc,\n\tPHM_PlatformCaps_DynamicPCIEGen2Support,\n\tPHM_PlatformCaps_SMC,\n\tPHM_PlatformCaps_FaultyInternalThermalReading,           \n\tPHM_PlatformCaps_EnableVoltageControl,                   \n\tPHM_PlatformCaps_EnableSideportControl,                  \n\tPHM_PlatformCaps_VideoPlaybackEEUNotification,           \n\tPHM_PlatformCaps_TurnOffPll_ASPML1,                      \n\tPHM_PlatformCaps_EnableHTLinkControl,                    \n\tPHM_PlatformCaps_PerformanceStateOnly,                   \n\tPHM_PlatformCaps_ExclusiveModeAlwaysHigh,                \n\tPHM_PlatformCaps_DisableMGClockGating,                   \n\tPHM_PlatformCaps_DisableMGCGTSSM,                        \n\tPHM_PlatformCaps_UVDAlwaysHigh,                          \n\tPHM_PlatformCaps_DisablePowerGating,                     \n\tPHM_PlatformCaps_CustomThermalPolicy,                    \n\tPHM_PlatformCaps_StayInBootState,                        \n\tPHM_PlatformCaps_SMCAllowSeparateSWThermalState,         \n\tPHM_PlatformCaps_MultiUVDStateSupport,                   \n\tPHM_PlatformCaps_EnableSCLKDeepSleepForUVD,              \n\tPHM_PlatformCaps_EnableMCUHTLinkControl,                 \n\tPHM_PlatformCaps_ABM,                                    \n\tPHM_PlatformCaps_KongThermalPolicy,                      \n\tPHM_PlatformCaps_SwitchVDDNB,                            \n\tPHM_PlatformCaps_ULPS,                                   \n\tPHM_PlatformCaps_NativeULPS,                             \n\tPHM_PlatformCaps_EnableMVDDControl,                      \n\tPHM_PlatformCaps_ControlVDDCI,                           \n\tPHM_PlatformCaps_DisableDCODT,                           \n\tPHM_PlatformCaps_DynamicACTiming,                        \n\tPHM_PlatformCaps_EnableThermalIntByGPIO,                 \n\tPHM_PlatformCaps_BootStateOnAlert,                       \n\tPHM_PlatformCaps_DontWaitForVBlankOnAlert,               \n\tPHM_PlatformCaps_Force3DClockSupport,                    \n\tPHM_PlatformCaps_MicrocodeFanControl,                    \n\tPHM_PlatformCaps_AdjustUVDPriorityForSP,\n\tPHM_PlatformCaps_DisableLightSleep,                      \n\tPHM_PlatformCaps_DisableMCLS,                            \n\tPHM_PlatformCaps_RegulatorHot,                           \n\tPHM_PlatformCaps_BACO,                                   \n\tPHM_PlatformCaps_DisableDPM,                             \n\tPHM_PlatformCaps_DynamicM3Arbiter,                       \n\tPHM_PlatformCaps_SclkDeepSleep,                          \n\tPHM_PlatformCaps_DynamicPatchPowerState,                 \n\tPHM_PlatformCaps_ThermalAutoThrottling,                  \n\tPHM_PlatformCaps_SumoThermalPolicy,                      \n\tPHM_PlatformCaps_PCIEPerformanceRequest,                 \n\tPHM_PlatformCaps_BLControlledByGPU,                      \n\tPHM_PlatformCaps_PowerContainment,                       \n\tPHM_PlatformCaps_SQRamping,                              \n\tPHM_PlatformCaps_CAC,                                    \n\tPHM_PlatformCaps_NIChipsets,                             \n\tPHM_PlatformCaps_TrinityChipsets,                        \n\tPHM_PlatformCaps_EvergreenChipsets,                      \n\tPHM_PlatformCaps_PowerControl,                           \n\tPHM_PlatformCaps_DisableLSClockGating,                   \n\tPHM_PlatformCaps_BoostState,                             \n\tPHM_PlatformCaps_UserMaxClockForMultiDisplays,           \n\tPHM_PlatformCaps_RegWriteDelay,                          \n\tPHM_PlatformCaps_NonABMSupportInPPLib,                   \n\tPHM_PlatformCaps_GFXDynamicMGPowerGating,                \n\tPHM_PlatformCaps_DisableSMUUVDHandshake,                 \n\tPHM_PlatformCaps_DTE,                                    \n\tPHM_PlatformCaps_W5100Specifc_SmuSkipMsgDTE,             \n\tPHM_PlatformCaps_UVDPowerGating,                         \n\tPHM_PlatformCaps_UVDDynamicPowerGating,                  \n\tPHM_PlatformCaps_VCEPowerGating,                         \n\tPHM_PlatformCaps_SamuPowerGating,                        \n\tPHM_PlatformCaps_UVDDPM,                                 \n\tPHM_PlatformCaps_VCEDPM,                                 \n\tPHM_PlatformCaps_SamuDPM,                                \n\tPHM_PlatformCaps_AcpDPM,                                 \n\tPHM_PlatformCaps_SclkDeepSleepAboveLow,                  \n\tPHM_PlatformCaps_DynamicUVDState,                        \n\tPHM_PlatformCaps_WantSAMClkWithDummyBackEnd,             \n\tPHM_PlatformCaps_WantUVDClkWithDummyBackEnd,             \n\tPHM_PlatformCaps_WantVCEClkWithDummyBackEnd,             \n\tPHM_PlatformCaps_WantACPClkWithDummyBackEnd,             \n\tPHM_PlatformCaps_OD6inACSupport,                         \n\tPHM_PlatformCaps_OD6inDCSupport,                         \n\tPHM_PlatformCaps_EnablePlatformPowerManagement,          \n\tPHM_PlatformCaps_SurpriseRemoval,                        \n\tPHM_PlatformCaps_NewCACVoltage,                          \n\tPHM_PlatformCaps_DiDtSupport,                            \n\tPHM_PlatformCaps_DBRamping,                              \n\tPHM_PlatformCaps_TDRamping,                              \n\tPHM_PlatformCaps_TCPRamping,                             \n\tPHM_PlatformCaps_DBRRamping,                             \n\tPHM_PlatformCaps_DiDtEDCEnable,                          \n\tPHM_PlatformCaps_GCEDC,                                  \n\tPHM_PlatformCaps_PSM,                                    \n\tPHM_PlatformCaps_EnableSMU7ThermalManagement,            \n\tPHM_PlatformCaps_FPS,                                    \n\tPHM_PlatformCaps_ACP,                                    \n\tPHM_PlatformCaps_SclkThrottleLowNotification,            \n\tPHM_PlatformCaps_XDMAEnabled,                            \n\tPHM_PlatformCaps_UseDummyBackEnd,                        \n\tPHM_PlatformCaps_EnableDFSBypass,                        \n\tPHM_PlatformCaps_VddNBDirectRequest,\n\tPHM_PlatformCaps_PauseMMSessions,\n\tPHM_PlatformCaps_UnTabledHardwareInterface,              \n\tPHM_PlatformCaps_SMU7,                                   \n\tPHM_PlatformCaps_RevertGPIO5Polarity,                    \n\tPHM_PlatformCaps_Thermal2GPIO17,                         \n\tPHM_PlatformCaps_ThermalOutGPIO,                         \n\tPHM_PlatformCaps_DisableMclkSwitchingForFrameLock,       \n\tPHM_PlatformCaps_ForceMclkHigh,                          \n\tPHM_PlatformCaps_VRHotGPIOConfigurable,                  \n\tPHM_PlatformCaps_TempInversion,                          \n\tPHM_PlatformCaps_IOIC3,\n\tPHM_PlatformCaps_ConnectedStandby,\n\tPHM_PlatformCaps_EVV,\n\tPHM_PlatformCaps_EnableLongIdleBACOSupport,\n\tPHM_PlatformCaps_CombinePCCWithThermalSignal,\n\tPHM_PlatformCaps_DisableUsingActualTemperatureForPowerCalc,\n\tPHM_PlatformCaps_StablePState,\n\tPHM_PlatformCaps_OD6PlusinACSupport,\n\tPHM_PlatformCaps_OD6PlusinDCSupport,\n\tPHM_PlatformCaps_ODThermalLimitUnlock,\n\tPHM_PlatformCaps_ReducePowerLimit,\n\tPHM_PlatformCaps_ODFuzzyFanControlSupport,\n\tPHM_PlatformCaps_GeminiRegulatorFanControlSupport,\n\tPHM_PlatformCaps_ControlVDDGFX,\n\tPHM_PlatformCaps_BBBSupported,\n\tPHM_PlatformCaps_DisableVoltageIsland,\n\tPHM_PlatformCaps_FanSpeedInTableIsRPM,\n\tPHM_PlatformCaps_GFXClockGatingManagedInCAIL,\n\tPHM_PlatformCaps_IcelandULPSSWWorkAround,\n\tPHM_PlatformCaps_FPSEnhancement,\n\tPHM_PlatformCaps_LoadPostProductionFirmware,\n\tPHM_PlatformCaps_VpuRecoveryInProgress,\n\tPHM_PlatformCaps_Falcon_QuickTransition,\n\tPHM_PlatformCaps_AVFS,\n\tPHM_PlatformCaps_ClockStretcher,\n\tPHM_PlatformCaps_TablelessHardwareInterface,\n\tPHM_PlatformCaps_EnableDriverEVV,\n\tPHM_PlatformCaps_SPLLShutdownSupport,\n\tPHM_PlatformCaps_VirtualBatteryState,\n\tPHM_PlatformCaps_IgnoreForceHighClockRequestsInAPUs,\n\tPHM_PlatformCaps_DisableMclkSwitchForVR,\n\tPHM_PlatformCaps_SMU8,\n\tPHM_PlatformCaps_VRHotPolarityHigh,\n\tPHM_PlatformCaps_IPS_UlpsExclusive,\n\tPHM_PlatformCaps_SMCtoPPLIBAcdcGpioScheme,\n\tPHM_PlatformCaps_GeminiAsymmetricPower,\n\tPHM_PlatformCaps_OCLPowerOptimization,\n\tPHM_PlatformCaps_MaxPCIEBandWidth,\n\tPHM_PlatformCaps_PerfPerWattOptimizationSupport,\n\tPHM_PlatformCaps_UVDClientMCTuning,\n\tPHM_PlatformCaps_ODNinACSupport,\n\tPHM_PlatformCaps_ODNinDCSupport,\n\tPHM_PlatformCaps_OD8inACSupport,\n\tPHM_PlatformCaps_OD8inDCSupport,\n\tPHM_PlatformCaps_UMDPState,\n\tPHM_PlatformCaps_AutoWattmanSupport,\n\tPHM_PlatformCaps_AutoWattmanEnable_CCCState,\n\tPHM_PlatformCaps_FreeSyncActive,\n\tPHM_PlatformCaps_EnableShadowPstate,\n\tPHM_PlatformCaps_customThermalManagement,\n\tPHM_PlatformCaps_staticFanControl,\n\tPHM_PlatformCaps_Virtual_System,\n\tPHM_PlatformCaps_LowestUclkReservedForUlv,\n\tPHM_PlatformCaps_EnableBoostState,\n\tPHM_PlatformCaps_AVFSSupport,\n\tPHM_PlatformCaps_ThermalPolicyDelay,\n\tPHM_PlatformCaps_CustomFanControlSupport,\n\tPHM_PlatformCaps_BAMACO,\n\tPHM_PlatformCaps_Max\n};\n\n#define PHM_MAX_NUM_CAPS_BITS_PER_FIELD (sizeof(uint32_t)*8)\n\n \n#define PHM_MAX_NUM_CAPS_ULONG_ENTRIES \\\n\t((PHM_PlatformCaps_Max + ((PHM_MAX_NUM_CAPS_BITS_PER_FIELD) - 1)) / (PHM_MAX_NUM_CAPS_BITS_PER_FIELD))\n\nstruct pp_hw_descriptor {\n\tuint32_t hw_caps[PHM_MAX_NUM_CAPS_ULONG_ENTRIES];\n};\n\nenum PHM_PerformanceLevelDesignation {\n\tPHM_PerformanceLevelDesignation_Activity,\n\tPHM_PerformanceLevelDesignation_PowerContainment\n};\n\ntypedef enum PHM_PerformanceLevelDesignation PHM_PerformanceLevelDesignation;\n\nstruct PHM_PerformanceLevel {\n    uint32_t    coreClock;\n    uint32_t    memory_clock;\n    uint32_t  vddc;\n    uint32_t  vddci;\n    uint32_t    nonLocalMemoryFreq;\n    uint32_t nonLocalMemoryWidth;\n};\n\ntypedef struct PHM_PerformanceLevel PHM_PerformanceLevel;\n\n \nstatic inline void phm_cap_set(uint32_t *caps,\n\t\t\tenum phm_platform_caps c)\n{\n\tcaps[c / PHM_MAX_NUM_CAPS_BITS_PER_FIELD] |= (1UL <<\n\t\t\t     (c & (PHM_MAX_NUM_CAPS_BITS_PER_FIELD - 1)));\n}\n\nstatic inline void phm_cap_unset(uint32_t *caps,\n\t\t\tenum phm_platform_caps c)\n{\n\tcaps[c / PHM_MAX_NUM_CAPS_BITS_PER_FIELD] &= ~(1UL << (c & (PHM_MAX_NUM_CAPS_BITS_PER_FIELD - 1)));\n}\n\nstatic inline bool phm_cap_enabled(const uint32_t *caps, enum phm_platform_caps c)\n{\n\treturn (0 != (caps[c / PHM_MAX_NUM_CAPS_BITS_PER_FIELD] &\n\t\t  (1UL << (c & (PHM_MAX_NUM_CAPS_BITS_PER_FIELD - 1)))));\n}\n\n#define PP_CAP(c) phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, (c))\n\n#define PP_PCIEGenInvalid  0xffff\nenum PP_PCIEGen {\n    PP_PCIEGen1 = 0,                 \n    PP_PCIEGen2,                     \n    PP_PCIEGen3                      \n};\n\ntypedef enum PP_PCIEGen PP_PCIEGen;\n\n#define PP_Min_PCIEGen     PP_PCIEGen1\n#define PP_Max_PCIEGen     PP_PCIEGen3\n#define PP_Min_PCIELane    1\n#define PP_Max_PCIELane    16\n\nenum phm_clock_Type {\n\tPHM_DispClock = 1,\n\tPHM_SClock,\n\tPHM_MemClock\n};\n\n#define MAX_NUM_CLOCKS 16\n\nstruct PP_Clocks {\n\tuint32_t engineClock;\n\tuint32_t memoryClock;\n\tuint32_t BusBandwidth;\n\tuint32_t engineClockInSR;\n\tuint32_t dcefClock;\n\tuint32_t dcefClockInSR;\n};\n\nstruct pp_clock_info {\n\tuint32_t min_mem_clk;\n\tuint32_t max_mem_clk;\n\tuint32_t min_eng_clk;\n\tuint32_t max_eng_clk;\n\tuint32_t min_bus_bandwidth;\n\tuint32_t max_bus_bandwidth;\n};\n\nstruct phm_platform_descriptor {\n\tuint32_t platformCaps[PHM_MAX_NUM_CAPS_ULONG_ENTRIES];\n\tuint32_t vbiosInterruptId;\n\tstruct PP_Clocks overdriveLimit;\n\tstruct PP_Clocks clockStep;\n\tuint32_t hardwareActivityPerformanceLevels;\n\tuint32_t minimumClocksReductionPercentage;\n\tuint32_t minOverdriveVDDC;\n\tuint32_t maxOverdriveVDDC;\n\tuint32_t overdriveVDDCStep;\n\tuint32_t hardwarePerformanceLevels;\n\tuint16_t powerBudget;\n\tuint32_t TDPLimit;\n\tuint32_t nearTDPLimit;\n\tuint32_t nearTDPLimitAdjusted;\n\tuint32_t SQRampingThreshold;\n\tuint32_t CACLeakage;\n\tuint16_t TDPODLimit;\n\tuint32_t TDPAdjustment;\n\tbool TDPAdjustmentPolarity;\n\tuint16_t LoadLineSlope;\n\tuint32_t  VidMinLimit;\n\tuint32_t  VidMaxLimit;\n\tuint32_t  VidStep;\n\tuint32_t  VidAdjustment;\n\tbool VidAdjustmentPolarity;\n};\n\nstruct phm_clocks {\n\tuint32_t num_of_entries;\n\tuint32_t clock[MAX_NUM_CLOCKS];\n};\n\n#define DPMTABLE_OD_UPDATE_SCLK     0x00000001\n#define DPMTABLE_OD_UPDATE_MCLK     0x00000002\n#define DPMTABLE_UPDATE_SCLK        0x00000004\n#define DPMTABLE_UPDATE_MCLK        0x00000008\n#define DPMTABLE_OD_UPDATE_VDDC     0x00000010\n#define DPMTABLE_UPDATE_SOCCLK      0x00000020\n\nstruct phm_odn_performance_level {\n\tuint32_t clock;\n\tuint32_t vddc;\n\tbool enabled;\n};\n\nstruct phm_odn_clock_levels {\n\tuint32_t size;\n\tuint32_t options;\n\tuint32_t flags;\n\tuint32_t num_of_pl;\n\t \n\tstruct phm_odn_performance_level entries[8];\n};\n\nextern int phm_disable_clock_power_gatings(struct pp_hwmgr *hwmgr);\nextern int phm_powerdown_uvd(struct pp_hwmgr *hwmgr);\nextern int phm_setup_asic(struct pp_hwmgr *hwmgr);\nextern int phm_enable_dynamic_state_management(struct pp_hwmgr *hwmgr);\nextern int phm_disable_dynamic_state_management(struct pp_hwmgr *hwmgr);\nextern int phm_set_power_state(struct pp_hwmgr *hwmgr,\n\t\t    const struct pp_hw_power_state *pcurrent_state,\n\t\t const struct pp_hw_power_state *pnew_power_state);\n\nextern int phm_apply_state_adjust_rules(struct pp_hwmgr *hwmgr,\n\t\t\t\t   struct pp_power_state *adjusted_ps,\n\t\t\t     const struct pp_power_state *current_ps);\n\nextern int phm_apply_clock_adjust_rules(struct pp_hwmgr *hwmgr);\n\nextern int phm_force_dpm_levels(struct pp_hwmgr *hwmgr, enum amd_dpm_forced_level level);\nextern int phm_pre_display_configuration_changed(struct pp_hwmgr *hwmgr);\nextern int phm_display_configuration_changed(struct pp_hwmgr *hwmgr);\nextern int phm_notify_smc_display_config_after_ps_adjustment(struct pp_hwmgr *hwmgr);\nextern int phm_register_irq_handlers(struct pp_hwmgr *hwmgr);\nextern int phm_start_thermal_controller(struct pp_hwmgr *hwmgr);\nextern int phm_stop_thermal_controller(struct pp_hwmgr *hwmgr);\nextern bool phm_check_smc_update_required_for_display_configuration(struct pp_hwmgr *hwmgr);\n\nextern int phm_check_states_equal(struct pp_hwmgr *hwmgr,\n\t\t\t\t const struct pp_hw_power_state *pstate1,\n\t\t\t\t const struct pp_hw_power_state *pstate2,\n\t\t\t\t bool *equal);\n\nextern int phm_store_dal_configuration_data(struct pp_hwmgr *hwmgr,\n\t\tconst struct amd_pp_display_configuration *display_config);\n\nextern int phm_get_dal_power_level(struct pp_hwmgr *hwmgr,\n\t\tstruct amd_pp_simple_clock_info *info);\n\nextern int phm_set_cpu_power_state(struct pp_hwmgr *hwmgr);\n\nextern int phm_power_down_asic(struct pp_hwmgr *hwmgr);\n\nextern int phm_get_performance_level(struct pp_hwmgr *hwmgr, const struct pp_hw_power_state *state,\n\t\t\t\tPHM_PerformanceLevelDesignation designation, uint32_t index,\n\t\t\t\tPHM_PerformanceLevel *level);\n\nextern int phm_get_clock_info(struct pp_hwmgr *hwmgr, const struct pp_hw_power_state *state,\n\t\t\tstruct pp_clock_info *pclock_info,\n\t\t\tPHM_PerformanceLevelDesignation designation);\n\nextern int phm_get_current_shallow_sleep_clocks(struct pp_hwmgr *hwmgr, const struct pp_hw_power_state *state, struct pp_clock_info *clock_info);\n\nextern int phm_get_clock_by_type(struct pp_hwmgr *hwmgr, enum amd_pp_clock_type type, struct amd_pp_clocks *clocks);\n\nextern int phm_get_clock_by_type_with_latency(struct pp_hwmgr *hwmgr,\n\t\tenum amd_pp_clock_type type,\n\t\tstruct pp_clock_levels_with_latency *clocks);\nextern int phm_get_clock_by_type_with_voltage(struct pp_hwmgr *hwmgr,\n\t\tenum amd_pp_clock_type type,\n\t\tstruct pp_clock_levels_with_voltage *clocks);\nextern int phm_set_watermarks_for_clocks_ranges(struct pp_hwmgr *hwmgr,\n\t\t\t\t\t\tvoid *clock_ranges);\nextern int phm_display_clock_voltage_request(struct pp_hwmgr *hwmgr,\n\t\tstruct pp_display_clock_request *clock);\n\nextern int phm_get_max_high_clocks(struct pp_hwmgr *hwmgr, struct amd_pp_simple_clock_info *clocks);\nextern int phm_disable_smc_firmware_ctf(struct pp_hwmgr *hwmgr);\n\nextern int phm_set_active_display_count(struct pp_hwmgr *hwmgr, uint32_t count);\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}