<div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Feature</th><th class="confluenceTh">1.0 (MRD)</th><th colspan="1" class="confluenceTh">Engineering 1.0 (PRD)</th><th class="confluenceTh">1.X</th><th class="confluenceTh">2.0</th><th colspan="1" class="confluenceTh">Comment</th></tr><tr><td colspan="1" class="confluenceTd">SW GUI/ command line/ part of conductor</td><td colspan="1" class="confluenceTd">GUI based on Conductor</td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-red2">Command line with config file</span></p><p><span class="legacy-color-text-red2">(stretch GUI based on Maestro)</span></p></td><td colspan="1" class="confluenceTd">Maestro</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">This is with two separate modes. Not a lot of interdependence between parameters, if we have to use CLI.</td></tr><tr><td colspan="1" class="confluenceTd">Master Interface</td><td colspan="1" class="confluenceTd">AXI4</td><td colspan="1" class="confluenceTd">AXI4</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">ATP/AXI4</td><td colspan="1" class="confluenceTd">ACECHI/ACE-Lite support? Possible L2 cache feature with ACE interface</td></tr><tr><td colspan="1" class="confluenceTd">Slave Interface</td><td colspan="1" class="confluenceTd">AXI4</td><td colspan="1" class="confluenceTd">AXI4</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">ATP/AXI4</td><td colspan="1" class="confluenceTd"><span>ACE/CHI/ACE-Lite support? <span>Possible L2 cache feature with ACE interface</span></span></td></tr><tr><td colspan="1" class="confluenceTd">CSR Interface</td><td colspan="1" class="confluenceTd">APB</td><td colspan="1" class="confluenceTd">APB</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td class="confluenceTd">Frequency</td><td class="confluenceTd">1.2GHz (16FF SS RVT)</td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-orange2">1.2GHz (4 to 5 cycle latency)</span></p><p><span class="legacy-color-text-orange2">400MHz (3 to 4 cycle latency)</span></p></td><td class="confluenceTd">1.6 (16FF SS 10% LVT)</td><td class="confluenceTd">2.0 (16 FF SS LVT) Symphony</td><td colspan="1" class="confluenceTd"><p>400MHz - (2 cycle latency) to 1.2GHz (4 cycle latency). from <a class="confluence-userlink user-mention" data-account-id="6137c753e2a0d60069b8eff7" href="https://arterisip.atlassian.net/wiki/people/6137c753e2a0d60069b8eff7?ref=confluence" target="_blank" data-linked-resource-id="327726" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">JeanPhilippe Loison</a></p><p>Latency is limited by memory and way we handle transactions going to cache.</p><p>Would like to say, &quot;Yes, we can do that. But your power consumption will go up.&quot; (see &quot;Concurrent Tag and Data read&quot; below)</p></td></tr><tr><td colspan="1" class="confluenceTd">Data Width</td><td colspan="1" class="confluenceTd">128, 256, 512</td><td colspan="1" class="confluenceTd">128, 256, 512</td><td colspan="1" class="confluenceTd">+64</td><td colspan="1" class="confluenceTd">+1024</td><td colspan="1" class="confluenceTd">Multi beat narrow mode not supported</td></tr><tr><td colspan="1" class="confluenceTd">Address Width</td><td colspan="1" class="confluenceTd">12 to 48</td><td colspan="1" class="confluenceTd">12 to 48</td><td colspan="1" class="confluenceTd">12 to 54</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"><span>security bit support</span></td></tr><tr><td colspan="1" class="confluenceTd">User and prot bit support</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">pass through from slave to master on miss or non allocate + security bit support + register for eviction values for user bits.</td></tr><tr><td colspan="1" class="confluenceTd">Cache line size</td><td colspan="1" class="confluenceTd">64 Bytes</td><td colspan="1" class="confluenceTd"><span>64 Bytes</span></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">128, 256</td><td colspan="1" class="confluenceTd">Market feedback needed for 1K</td></tr><tr><td colspan="1" class="confluenceTd">Max request size</td><td colspan="1" class="confluenceTd">64 Bytes</td><td colspan="1" class="confluenceTd"><span>64 Bytes</span></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">128, 256</td><td colspan="1" class="confluenceTd">No multi line support</td></tr><tr><td colspan="1" class="confluenceTd">Min request size</td><td colspan="1" class="confluenceTd">1 Byte</td><td colspan="1" class="confluenceTd">1 Byte</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Burst type</td><td colspan="1" class="confluenceTd">Inc / Wrap</td><td colspan="1" class="confluenceTd">Inc / Wrap</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td class="confluenceTd">Replacement policy</td><td class="confluenceTd">NRU / Random</td><td colspan="1" class="confluenceTd">NRU /Random</td><td class="confluenceTd">-</td><td class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td class="confluenceTd">Allocation</td><td class="confluenceTd">Reads and writes based on AxCache overwrite support via registers</td><td colspan="1" class="confluenceTd"><span>Reads and writes based on AxCache </span>overwrite support via registers</td><td class="confluenceTd">-</td><td class="confluenceTd">-</td><td colspan="1" class="confluenceTd"><strong><span class="legacy-color-text-red2">Add a CSR for write allocation and read allocation </span></strong></td></tr><tr><td colspan="1" class="confluenceTd">Cache disable (look up enable)</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"><span>Current Ncore CSR based </span></td></tr><tr><td colspan="1" class="confluenceTd">Debug capabilities (flush, HW debug, etc)</td><td colspan="1" class="confluenceTd">Current Ncore based</td><td colspan="1" class="confluenceTd">Current Ncore based</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"><span>Current Ncore CSR based </span></td></tr><tr><td colspan="1" class="confluenceTd">core sight support</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd">Need to define the use case / customer feedback</td></tr><tr><td colspan="1" class="confluenceTd">error interrupts</td><td colspan="1" class="confluenceTd">Current Ncore based</td><td colspan="1" class="confluenceTd">Current Ncore based</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Address range flush support</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">CSR based flush using low and hi address</td></tr><tr><td class="confluenceTd">Read response interleaving support</td><td class="confluenceTd">No</td><td colspan="1" class="confluenceTd">No</td><td class="confluenceTd">-</td><td class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">Will have to add read data buffer, will this be required considering this is a memory interface.</td></tr><tr><td colspan="1" class="confluenceTd">Max Cache size</td><td colspan="1" class="confluenceTd">64MB</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange2">multiple upto 8MB per port (Target 800MHz for 8MB port). </span></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">requirement is to support upto 64MB. Need to figure out how we support this.</td></tr><tr><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">Multi ported support (Address packing??)</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">yes</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">No (Yes if FlexNoc is used)</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">?</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">?</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">In line cache with address packing and multiple address space mapping.Non power of two ports?</span></td></tr><tr><td colspan="1" class="confluenceTd"><span class="legacy-color-text-green4"><em><strong>Memory scheduler and LLC as one design </strong></em></span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-green4"><em><strong>?</strong></em></span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-green4"><em><strong>?</strong></em></span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-green4"><em><strong>?</strong></em></span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-green4"><em><strong>?</strong></em></span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-green4"><em><strong>Future discussion topic </strong></em></span></td></tr><tr><td class="confluenceTd">Sets</td><td class="confluenceTd">4 to 64K</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange2">4 to 8K. </span></td><td class="confluenceTd">-</td><td class="confluenceTd">-</td><td colspan="1" class="confluenceTd">Matches what we have in CCP</td></tr><tr><td colspan="1" class="confluenceTd">Ways</td><td colspan="1" class="confluenceTd">1 to 32</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange2">1 to 16</span></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Data Banks</td><td colspan="1" class="confluenceTd">1 to 4</td><td colspan="1" class="confluenceTd">1 to 4</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Tag Banks</td><td colspan="1" class="confluenceTd">1 to 2</td><td colspan="1" class="confluenceTd">1 to 2</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Set Way Lock</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange2">No. </span></td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">This is done per line. <span class="legacy-color-text-orange2">What is the use case for this? Ask </span><span class="legacy-color-text-orange2"> </span><a class="confluence-userlink user-mention" data-account-id="6137c753e2a0d60069b8eff7" href="https://arterisip.atlassian.net/wiki/people/6137c753e2a0d60069b8eff7?ref=confluence" target="_blank" data-linked-resource-id="327726" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">JeanPhilippe Loison</a></td></tr><tr><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">Way Partitioning</span></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-default">yes</span></p></td><td colspan="1" class="confluenceTd"><p><s><span class="legacy-color-text-default">yes</span></s></p></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">Yes</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">-</span></td><td colspan="1" class="confluenceTd">CSR definition required per source ?</td></tr><tr><td colspan="1" class="confluenceTd">Same AxID support</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">will be linked list based.</td></tr><tr><td colspan="1" class="confluenceTd">Throughput</td><td colspan="1" class="confluenceTd">19.2GB/s @1.2GHz (128bits) theoretical BW</td><td colspan="1" class="confluenceTd"><span>19.2GB/s @1.2GHz (128bits) theoretical BW</span></td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd">read and write hit</td></tr><tr><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2"><strong>Hit Latency</strong></span></td><td colspan="1" class="confluenceTd"><span>400MHz - (2 cycle latency) to 1.2GHz (4 cycle latency)</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange2">400MHz - (3 to 4 cycle latency) to 1.2GHz (4 to 5 cycle latency)</span></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Concurrent Tag and Data read</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"><p>This will improve hit latency but at the expense of power. Need market feedback</p><p>possible L2$ feature</p></td></tr><tr><td colspan="1" class="confluenceTd">Max partial burst throughput</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Partial Write Allocate</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Yes (internal PRD)</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">Internal PRD will be a CSR cfg mode, Prefetch in case of miss. (possible candidate for Scope reduction)</td></tr><tr><td colspan="1" class="confluenceTd">Transaction Table</td><td colspan="1" class="confluenceTd">4 to 128</td><td colspan="1" class="confluenceTd">4 to 64</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">WTT and RTT</td></tr><tr><td colspan="1" class="confluenceTd"><strong><span class="legacy-color-text-red2">Performance Metrics</span></strong></td><td colspan="1" class="confluenceTd">Baseline</td><td colspan="1" class="confluenceTd"><s>Baseline (hit and Miss count)</s></td><td colspan="1" class="confluenceTd">Expand</td><td colspan="1" class="confluenceTd">Expand</td><td colspan="1" class="confluenceTd">Hit Miss rate (1.0+ eviction, fill)</td></tr><tr><td colspan="1" class="confluenceTd">Three level clock gating</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">Two level clock gating</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"><p>Level one at the block</p><p>Level three done by synthesis tool (98%) with exceptions 95%</p></td></tr><tr><td colspan="1" class="confluenceTd">Q channel support</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><s><span class="legacy-color-text-orange2">Yes</span></s></td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">P channel support</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">Memory sleep support</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">yes</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">No</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">?</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">-</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">possible scope reduction candidate.</span></td></tr><tr><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">Partial Cache power down</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">No</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">No</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">?</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">?</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">New requirement.</span></td></tr><tr><td colspan="1" class="confluenceTd">Half clock rate data memory</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Exclusive access support</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">No (Handled by flexnoc)</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd">Do we need this without ATU</td></tr><tr><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2"><strong>Scratch pad memory</strong> </span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">Yes</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">Yes </span></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">Configurable by way</td></tr><tr><td colspan="1" class="confluenceTd">CDC</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">No <span>(Handled by flexnoc)</span></td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd">both interfaces are expected to be on same interface</td></tr><tr><td colspan="1" class="confluenceTd">Protection for memory</td><td colspan="1" class="confluenceTd">ECC / Parity</td><td colspan="1" class="confluenceTd">ECC / Parity</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">User bit storage (end to end data protection storage)</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd">MobiEye requirment?</td></tr><tr><td colspan="1" class="confluenceTd">Resiliency (unit duplication)</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">duplication and interface protection</td></tr><tr><td colspan="1" class="confluenceTd">Set selection logic</td><td colspan="1" class="confluenceTd">Based of Ncore 2.0</td><td colspan="1" class="confluenceTd">Based of Ncore 2.0</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">IO constraints</td><td colspan="1" class="confluenceTd">90 /10 with optional register slice</td><td colspan="1" class="confluenceTd"><span>90 /10 with optional register slice</span></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"><span>Need to make a call on this, so that it is same for all Arteris IPs</span></td></tr><tr><td colspan="1" class="confluenceTd">collateral</td><td colspan="1" class="confluenceTd">UG, RM, IG</td><td colspan="1" class="confluenceTd"><span>UG, RM, IG (FlexNoc integration?)</span></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">IPxact</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">performance model</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><s><span class="legacy-color-text-orange2">Yes</span></s></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">TLM 2.0 AT (approximately timed) model. Verilated CA model requires mapping pin-signal I/F but could work (do this first, then improve?)</td></tr><tr><td colspan="1" class="confluenceTd">customer TB</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange2">No. </span></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">synthesis scripts</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><strong><span class="legacy-color-text-red2">Area</span></strong></td><td colspan="1" class="confluenceTd">10K FF and &lt;100K gates (4MB 512bit data, 32 bit address)</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange3">TBD</span></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Release Date</td><td colspan="1" class="confluenceTd">Q4 2017</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-orange2">Q1 2018 </span></td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Early Evaluation and Demonstration</td><td colspan="1" class="confluenceTd"><span>Q4 2017</span></td><td colspan="1" class="confluenceTd"><span>Q4 2017</span></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">To be able to make available to Denso.</td></tr></tbody></table></div>