/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(in_data[124] ? celloutsig_1_1z[2] : in_data[185]);
  assign celloutsig_1_8z = !(celloutsig_1_6z[0] ? celloutsig_1_5z : celloutsig_1_5z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[5] | in_data[85]);
  assign celloutsig_0_18z = ~(celloutsig_0_11z[9] | celloutsig_0_9z);
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_4z[7]);
  assign celloutsig_0_9z = ~((in_data[36] | celloutsig_0_4z[4]) & celloutsig_0_7z);
  assign celloutsig_0_10z = celloutsig_0_0z[6] | ~(celloutsig_0_7z);
  assign celloutsig_0_8z = celloutsig_0_5z | celloutsig_0_0z[8];
  assign celloutsig_1_4z = in_data[97] | in_data[173];
  reg [6:0] _09_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _09_ <= 7'h00;
    else _09_ <= in_data[15:9];
  assign out_data[6:0] = _09_;
  assign celloutsig_0_11z = { in_data[31:26], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z } / { 1'h1, celloutsig_0_0z[6:1], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, in_data[132:126], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_7z = { in_data[33:16], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } == { in_data[84:64], celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_12z } == { celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_2z = { celloutsig_0_0z[8:6], celloutsig_0_0z } == { celloutsig_0_0z[9:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >= { in_data[130:121], celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[148:142], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } >= { in_data[117:111], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_0z[9:8], celloutsig_0_1z } > { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, in_data[20:14] };
  assign celloutsig_1_1z = in_data[107:103] % { 1'h1, in_data[161:160], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } | { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_13z = | { celloutsig_1_6z[8:1], celloutsig_1_1z };
  assign celloutsig_1_14z = | { celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_1_10z = | { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_16z[3:1], celloutsig_1_6z };
  assign celloutsig_0_5z = ~^ celloutsig_0_0z[7:5];
  assign celloutsig_0_20z = ~^ { celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_0z = ~^ in_data[180:178];
  assign celloutsig_1_12z = celloutsig_1_6z[5:3] >> celloutsig_1_1z[4:2];
  assign celloutsig_0_0z = in_data[40:30] >> in_data[73:63];
  assign celloutsig_1_16z = celloutsig_1_1z[4:1] >> celloutsig_1_6z[7:4];
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z } >> { celloutsig_1_6z[9:2], celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_11z[9:2], celloutsig_0_5z } >> { in_data[56:49], celloutsig_0_7z };
  assign { out_data[128], out_data[111:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z };
endmodule
