5 18 101 24 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (always13.vcd) 2 -o (always13.cdd) 2 -v (always13.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 always13.v 1 19 1
2 1 0 5 90009 1 1008 0 0 32 48 5 0
2 2 2c 5 7000a 2f 900a 1 0 32 18 0 ffffffff 0 0 0 0
2 3 1 5 200022 15 101c 0 0 1 1 clk
2 4 1b 5 1f001f 15 102c 3 0 1 18 0 1 1 1 0 0
2 5 0 5 18001b 1 21004 0 0 1 16 0 0
2 6 1a 5 12001b 17 10ec 4 5 1 18 0 1 1 1 0 0
2 7 1 5 120014 2 100c 0 0 1 1 rst
2 8 19 5 120022 17 102c 6 7 1 18 0 1 1 1 0 0
2 9 1 5 c000e 0 1410 0 0 1 1 clk
2 10 37 5 c0022 17 3e 8 9
1 rst 1 3 70004 1 0 0 0 1 17 0 1 0 0 1 0
1 clk 2 3 1070009 1 0 0 0 1 17 0 1 0 1 1 0
4 2 5 7 1 10 0 2
4 10 5 12 6 2 2 2
3 1 main.$u0 "main.$u0" 0 always13.v 0 17 1
