/// Auto-generated bit field definitions for USB
/// Device: ATSAMD21J18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::atsamd21j18a::usb {

using namespace alloy::hal::bitfields;

// ============================================================================
// USB Bit Field Definitions
// ============================================================================

/// CTRLA - Control A
namespace ctrla {
    /// Software Reset
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Run in Standby Mode
    /// Position: 2, Width: 1
    using RUNSTDBY = BitField<2, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 2;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Operating Mode
    /// Position: 7, Width: 1
    using MODE = BitField<7, 1>;
    constexpr uint32_t MODE_Pos = 7;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t DEVICE = 0;
        constexpr uint32_t HOST = 1;
    }

}  // namespace ctrla

/// CTRLA - Control A
namespace ctrla {
    /// Software Reset
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Run in Standby Mode
    /// Position: 2, Width: 1
    using RUNSTDBY = BitField<2, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 2;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Operating Mode
    /// Position: 7, Width: 1
    using MODE = BitField<7, 1>;
    constexpr uint32_t MODE_Pos = 7;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t DEVICE = 0;
        constexpr uint32_t HOST = 1;
    }

}  // namespace ctrla

/// SYNCBUSY - Synchronization Busy
namespace syncbusy {
    /// Software Reset Synchronization Busy
    /// Position: 0, Width: 1
    /// Access: read-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable Synchronization Busy
    /// Position: 1, Width: 1
    /// Access: read-only
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

}  // namespace syncbusy

/// SYNCBUSY - Synchronization Busy
namespace syncbusy {
    /// Software Reset Synchronization Busy
    /// Position: 0, Width: 1
    /// Access: read-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable Synchronization Busy
    /// Position: 1, Width: 1
    /// Access: read-only
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

}  // namespace syncbusy

/// QOSCTRL - USB Quality Of Service
namespace qosctrl {
    /// Configuration Quality of Service
    /// Position: 0, Width: 2
    using CQOS = BitField<0, 2>;
    constexpr uint32_t CQOS_Pos = 0;
    constexpr uint32_t CQOS_Msk = CQOS::mask;
    /// Enumerated values for CQOS
    namespace cqos {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t LOW = 1;
        constexpr uint32_t MEDIUM = 2;
        constexpr uint32_t HIGH = 3;
    }

    /// Data Quality of Service
    /// Position: 2, Width: 2
    using DQOS = BitField<2, 2>;
    constexpr uint32_t DQOS_Pos = 2;
    constexpr uint32_t DQOS_Msk = DQOS::mask;
    /// Enumerated values for DQOS
    namespace dqos {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t LOW = 1;
        constexpr uint32_t MEDIUM = 2;
        constexpr uint32_t HIGH = 3;
    }

}  // namespace qosctrl

/// QOSCTRL - USB Quality Of Service
namespace qosctrl {
    /// Configuration Quality of Service
    /// Position: 0, Width: 2
    using CQOS = BitField<0, 2>;
    constexpr uint32_t CQOS_Pos = 0;
    constexpr uint32_t CQOS_Msk = CQOS::mask;
    /// Enumerated values for CQOS
    namespace cqos {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t LOW = 1;
        constexpr uint32_t MEDIUM = 2;
        constexpr uint32_t HIGH = 3;
    }

    /// Data Quality of Service
    /// Position: 2, Width: 2
    using DQOS = BitField<2, 2>;
    constexpr uint32_t DQOS_Pos = 2;
    constexpr uint32_t DQOS_Msk = DQOS::mask;
    /// Enumerated values for DQOS
    namespace dqos {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t LOW = 1;
        constexpr uint32_t MEDIUM = 2;
        constexpr uint32_t HIGH = 3;
    }

}  // namespace qosctrl

/// CTRLB - DEVICE Control B
namespace ctrlb {
    /// Detach
    /// Position: 0, Width: 1
    using DETACH = BitField<0, 1>;
    constexpr uint32_t DETACH_Pos = 0;
    constexpr uint32_t DETACH_Msk = DETACH::mask;

    /// Upstream Resume
    /// Position: 1, Width: 1
    using UPRSM = BitField<1, 1>;
    constexpr uint32_t UPRSM_Pos = 1;
    constexpr uint32_t UPRSM_Msk = UPRSM::mask;

    /// Speed Configuration
    /// Position: 2, Width: 2
    using SPDCONF = BitField<2, 2>;
    constexpr uint32_t SPDCONF_Pos = 2;
    constexpr uint32_t SPDCONF_Msk = SPDCONF::mask;
    /// Enumerated values for SPDCONF
    namespace spdconf {
        constexpr uint32_t FS = 0;
        constexpr uint32_t LS = 1;
        constexpr uint32_t HS = 2;
        constexpr uint32_t HSTM = 3;
    }

    /// No Reply
    /// Position: 4, Width: 1
    using NREPLY = BitField<4, 1>;
    constexpr uint32_t NREPLY_Pos = 4;
    constexpr uint32_t NREPLY_Msk = NREPLY::mask;

    /// Test mode J
    /// Position: 5, Width: 1
    using TSTJ = BitField<5, 1>;
    constexpr uint32_t TSTJ_Pos = 5;
    constexpr uint32_t TSTJ_Msk = TSTJ::mask;

    /// Test mode K
    /// Position: 6, Width: 1
    using TSTK = BitField<6, 1>;
    constexpr uint32_t TSTK_Pos = 6;
    constexpr uint32_t TSTK_Msk = TSTK::mask;

    /// Test packet mode
    /// Position: 7, Width: 1
    using TSTPCKT = BitField<7, 1>;
    constexpr uint32_t TSTPCKT_Pos = 7;
    constexpr uint32_t TSTPCKT_Msk = TSTPCKT::mask;

    /// Specific Operational Mode
    /// Position: 8, Width: 1
    using OPMODE2 = BitField<8, 1>;
    constexpr uint32_t OPMODE2_Pos = 8;
    constexpr uint32_t OPMODE2_Msk = OPMODE2::mask;

    /// Global NAK
    /// Position: 9, Width: 1
    using GNAK = BitField<9, 1>;
    constexpr uint32_t GNAK_Pos = 9;
    constexpr uint32_t GNAK_Msk = GNAK::mask;

    /// Link Power Management Handshake
    /// Position: 10, Width: 2
    using LPMHDSK = BitField<10, 2>;
    constexpr uint32_t LPMHDSK_Pos = 10;
    constexpr uint32_t LPMHDSK_Msk = LPMHDSK::mask;
    /// Enumerated values for LPMHDSK
    namespace lpmhdsk {
        constexpr uint32_t NO = 0;
        constexpr uint32_t ACK = 1;
        constexpr uint32_t NYET = 2;
        constexpr uint32_t STALL = 3;
    }

}  // namespace ctrlb

/// CTRLB - HOST Control B
namespace ctrlb {
    /// Send USB Resume
    /// Position: 1, Width: 1
    using RESUME = BitField<1, 1>;
    constexpr uint32_t RESUME_Pos = 1;
    constexpr uint32_t RESUME_Msk = RESUME::mask;

    /// Speed Configuration for Host
    /// Position: 2, Width: 2
    using SPDCONF = BitField<2, 2>;
    constexpr uint32_t SPDCONF_Pos = 2;
    constexpr uint32_t SPDCONF_Msk = SPDCONF::mask;
    /// Enumerated values for SPDCONF
    namespace spdconf {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t FS = 3;
    }

    /// Test mode J
    /// Position: 5, Width: 1
    using TSTJ = BitField<5, 1>;
    constexpr uint32_t TSTJ_Pos = 5;
    constexpr uint32_t TSTJ_Msk = TSTJ::mask;

    /// Test mode K
    /// Position: 6, Width: 1
    using TSTK = BitField<6, 1>;
    constexpr uint32_t TSTK_Pos = 6;
    constexpr uint32_t TSTK_Msk = TSTK::mask;

    /// Start of Frame Generation Enable
    /// Position: 8, Width: 1
    using SOFE = BitField<8, 1>;
    constexpr uint32_t SOFE_Pos = 8;
    constexpr uint32_t SOFE_Msk = SOFE::mask;

    /// Send USB Reset
    /// Position: 9, Width: 1
    using BUSRESET = BitField<9, 1>;
    constexpr uint32_t BUSRESET_Pos = 9;
    constexpr uint32_t BUSRESET_Msk = BUSRESET::mask;

    /// VBUS is OK
    /// Position: 10, Width: 1
    using VBUSOK = BitField<10, 1>;
    constexpr uint32_t VBUSOK_Pos = 10;
    constexpr uint32_t VBUSOK_Msk = VBUSOK::mask;

    /// Send L1 Resume
    /// Position: 11, Width: 1
    using L1RESUME = BitField<11, 1>;
    constexpr uint32_t L1RESUME_Pos = 11;
    constexpr uint32_t L1RESUME_Msk = L1RESUME::mask;

}  // namespace ctrlb

/// DADD - DEVICE Device Address
namespace dadd {
    /// Device Address
    /// Position: 0, Width: 7
    using DADD = BitField<0, 7>;
    constexpr uint32_t DADD_Pos = 0;
    constexpr uint32_t DADD_Msk = DADD::mask;

    /// Device Address Enable
    /// Position: 7, Width: 1
    using ADDEN = BitField<7, 1>;
    constexpr uint32_t ADDEN_Pos = 7;
    constexpr uint32_t ADDEN_Msk = ADDEN::mask;

}  // namespace dadd

/// HSOFC - HOST Host Start Of Frame Control
namespace hsofc {
    /// Frame Length Control
    /// Position: 0, Width: 4
    using FLENC = BitField<0, 4>;
    constexpr uint32_t FLENC_Pos = 0;
    constexpr uint32_t FLENC_Msk = FLENC::mask;

    /// Frame Length Control Enable
    /// Position: 7, Width: 1
    using FLENCE = BitField<7, 1>;
    constexpr uint32_t FLENCE_Pos = 7;
    constexpr uint32_t FLENCE_Msk = FLENCE::mask;

}  // namespace hsofc

/// STATUS - DEVICE Status
namespace status {
    /// Speed Status
    /// Position: 2, Width: 2
    /// Access: read-only
    using SPEED = BitField<2, 2>;
    constexpr uint32_t SPEED_Pos = 2;
    constexpr uint32_t SPEED_Msk = SPEED::mask;
    /// Enumerated values for SPEED
    namespace speed {
        constexpr uint32_t FS = 0;
        constexpr uint32_t HS = 1;
        constexpr uint32_t LS = 2;
    }

    /// USB Line State Status
    /// Position: 6, Width: 2
    /// Access: read-only
    using LINESTATE = BitField<6, 2>;
    constexpr uint32_t LINESTATE_Pos = 6;
    constexpr uint32_t LINESTATE_Msk = LINESTATE::mask;
    /// Enumerated values for LINESTATE
    namespace linestate {
        constexpr uint32_t 0 = 0;
        constexpr uint32_t 1 = 1;
        constexpr uint32_t 2 = 2;
    }

}  // namespace status

/// STATUS - HOST Status
namespace status {
    /// Speed Status
    /// Position: 2, Width: 2
    using SPEED = BitField<2, 2>;
    constexpr uint32_t SPEED_Pos = 2;
    constexpr uint32_t SPEED_Msk = SPEED::mask;

    /// USB Line State Status
    /// Position: 6, Width: 2
    /// Access: read-only
    using LINESTATE = BitField<6, 2>;
    constexpr uint32_t LINESTATE_Pos = 6;
    constexpr uint32_t LINESTATE_Msk = LINESTATE::mask;

}  // namespace status

/// FSMSTATUS - Finite State Machine Status
namespace fsmstatus {
    /// Fine State Machine Status
    /// Position: 0, Width: 7
    /// Access: read-only
    using FSMSTATE = BitField<0, 7>;
    constexpr uint32_t FSMSTATE_Pos = 0;
    constexpr uint32_t FSMSTATE_Msk = FSMSTATE::mask;
    /// Enumerated values for FSMSTATE
    namespace fsmstate {
        constexpr uint32_t OFF = 1;
        constexpr uint32_t ON = 2;
        constexpr uint32_t SUSPEND = 4;
        constexpr uint32_t SLEEP = 8;
        constexpr uint32_t DNRESUME = 16;
        constexpr uint32_t UPRESUME = 32;
        constexpr uint32_t RESET = 64;
    }

}  // namespace fsmstatus

/// FSMSTATUS - Finite State Machine Status
namespace fsmstatus {
    /// Fine State Machine Status
    /// Position: 0, Width: 7
    /// Access: read-only
    using FSMSTATE = BitField<0, 7>;
    constexpr uint32_t FSMSTATE_Pos = 0;
    constexpr uint32_t FSMSTATE_Msk = FSMSTATE::mask;
    /// Enumerated values for FSMSTATE
    namespace fsmstate {
        constexpr uint32_t OFF = 1;
        constexpr uint32_t ON = 2;
        constexpr uint32_t SUSPEND = 4;
        constexpr uint32_t SLEEP = 8;
        constexpr uint32_t DNRESUME = 16;
        constexpr uint32_t UPRESUME = 32;
        constexpr uint32_t RESET = 64;
    }

}  // namespace fsmstatus

/// FNUM - DEVICE Device Frame Number
namespace fnum {
    /// Micro Frame Number
    /// Position: 0, Width: 3
    /// Access: read-only
    using MFNUM = BitField<0, 3>;
    constexpr uint32_t MFNUM_Pos = 0;
    constexpr uint32_t MFNUM_Msk = MFNUM::mask;

    /// Frame Number
    /// Position: 3, Width: 11
    /// Access: read-only
    using FNUM = BitField<3, 11>;
    constexpr uint32_t FNUM_Pos = 3;
    constexpr uint32_t FNUM_Msk = FNUM::mask;

    /// Frame Number CRC Error
    /// Position: 15, Width: 1
    /// Access: read-only
    using FNCERR = BitField<15, 1>;
    constexpr uint32_t FNCERR_Pos = 15;
    constexpr uint32_t FNCERR_Msk = FNCERR::mask;

}  // namespace fnum

/// FNUM - HOST Host Frame Number
namespace fnum {
    /// Micro Frame Number
    /// Position: 0, Width: 3
    using MFNUM = BitField<0, 3>;
    constexpr uint32_t MFNUM_Pos = 0;
    constexpr uint32_t MFNUM_Msk = MFNUM::mask;

    /// Frame Number
    /// Position: 3, Width: 11
    using FNUM = BitField<3, 11>;
    constexpr uint32_t FNUM_Pos = 3;
    constexpr uint32_t FNUM_Msk = FNUM::mask;

}  // namespace fnum

/// FLENHIGH - HOST Host Frame Length
namespace flenhigh {
    /// Frame Length
    /// Position: 0, Width: 8
    /// Access: read-only
    using FLENHIGH = BitField<0, 8>;
    constexpr uint32_t FLENHIGH_Pos = 0;
    constexpr uint32_t FLENHIGH_Msk = FLENHIGH::mask;

}  // namespace flenhigh

/// INTENCLR - DEVICE Device Interrupt Enable Clear
namespace intenclr {
    /// Suspend Interrupt Enable
    /// Position: 0, Width: 1
    using SUSPEND = BitField<0, 1>;
    constexpr uint32_t SUSPEND_Pos = 0;
    constexpr uint32_t SUSPEND_Msk = SUSPEND::mask;

    /// Micro Start of Frame Interrupt Enable in High Speed Mode
    /// Position: 1, Width: 1
    using MSOF = BitField<1, 1>;
    constexpr uint32_t MSOF_Pos = 1;
    constexpr uint32_t MSOF_Msk = MSOF::mask;

    /// Start Of Frame Interrupt Enable
    /// Position: 2, Width: 1
    using SOF = BitField<2, 1>;
    constexpr uint32_t SOF_Pos = 2;
    constexpr uint32_t SOF_Msk = SOF::mask;

    /// End of Reset Interrupt Enable
    /// Position: 3, Width: 1
    using EORST = BitField<3, 1>;
    constexpr uint32_t EORST_Pos = 3;
    constexpr uint32_t EORST_Msk = EORST::mask;

    /// Wake Up Interrupt Enable
    /// Position: 4, Width: 1
    using WAKEUP = BitField<4, 1>;
    constexpr uint32_t WAKEUP_Pos = 4;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// End Of Resume Interrupt Enable
    /// Position: 5, Width: 1
    using EORSM = BitField<5, 1>;
    constexpr uint32_t EORSM_Pos = 5;
    constexpr uint32_t EORSM_Msk = EORSM::mask;

    /// Upstream Resume Interrupt Enable
    /// Position: 6, Width: 1
    using UPRSM = BitField<6, 1>;
    constexpr uint32_t UPRSM_Pos = 6;
    constexpr uint32_t UPRSM_Msk = UPRSM::mask;

    /// Ram Access Interrupt Enable
    /// Position: 7, Width: 1
    using RAMACER = BitField<7, 1>;
    constexpr uint32_t RAMACER_Pos = 7;
    constexpr uint32_t RAMACER_Msk = RAMACER::mask;

    /// Link Power Management Not Yet Interrupt Enable
    /// Position: 8, Width: 1
    using LPMNYET = BitField<8, 1>;
    constexpr uint32_t LPMNYET_Pos = 8;
    constexpr uint32_t LPMNYET_Msk = LPMNYET::mask;

    /// Link Power Management Suspend Interrupt Enable
    /// Position: 9, Width: 1
    using LPMSUSP = BitField<9, 1>;
    constexpr uint32_t LPMSUSP_Pos = 9;
    constexpr uint32_t LPMSUSP_Msk = LPMSUSP::mask;

}  // namespace intenclr

/// INTENCLR - HOST Host Interrupt Enable Clear
namespace intenclr {
    /// Host Start Of Frame Interrupt Disable
    /// Position: 2, Width: 1
    using HSOF = BitField<2, 1>;
    constexpr uint32_t HSOF_Pos = 2;
    constexpr uint32_t HSOF_Msk = HSOF::mask;

    /// BUS Reset Interrupt Disable
    /// Position: 3, Width: 1
    using RST = BitField<3, 1>;
    constexpr uint32_t RST_Pos = 3;
    constexpr uint32_t RST_Msk = RST::mask;

    /// Wake Up Interrupt Disable
    /// Position: 4, Width: 1
    using WAKEUP = BitField<4, 1>;
    constexpr uint32_t WAKEUP_Pos = 4;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// DownStream to Device Interrupt Disable
    /// Position: 5, Width: 1
    using DNRSM = BitField<5, 1>;
    constexpr uint32_t DNRSM_Pos = 5;
    constexpr uint32_t DNRSM_Msk = DNRSM::mask;

    /// Upstream Resume from Device Interrupt Disable
    /// Position: 6, Width: 1
    using UPRSM = BitField<6, 1>;
    constexpr uint32_t UPRSM_Pos = 6;
    constexpr uint32_t UPRSM_Msk = UPRSM::mask;

    /// Ram Access Interrupt Disable
    /// Position: 7, Width: 1
    using RAMACER = BitField<7, 1>;
    constexpr uint32_t RAMACER_Pos = 7;
    constexpr uint32_t RAMACER_Msk = RAMACER::mask;

    /// Device Connection Interrupt Disable
    /// Position: 8, Width: 1
    using DCONN = BitField<8, 1>;
    constexpr uint32_t DCONN_Pos = 8;
    constexpr uint32_t DCONN_Msk = DCONN::mask;

    /// Device Disconnection Interrupt Disable
    /// Position: 9, Width: 1
    using DDISC = BitField<9, 1>;
    constexpr uint32_t DDISC_Pos = 9;
    constexpr uint32_t DDISC_Msk = DDISC::mask;

}  // namespace intenclr

/// INTENSET - DEVICE Device Interrupt Enable Set
namespace intenset {
    /// Suspend Interrupt Enable
    /// Position: 0, Width: 1
    using SUSPEND = BitField<0, 1>;
    constexpr uint32_t SUSPEND_Pos = 0;
    constexpr uint32_t SUSPEND_Msk = SUSPEND::mask;

    /// Micro Start of Frame Interrupt Enable in High Speed Mode
    /// Position: 1, Width: 1
    using MSOF = BitField<1, 1>;
    constexpr uint32_t MSOF_Pos = 1;
    constexpr uint32_t MSOF_Msk = MSOF::mask;

    /// Start Of Frame Interrupt Enable
    /// Position: 2, Width: 1
    using SOF = BitField<2, 1>;
    constexpr uint32_t SOF_Pos = 2;
    constexpr uint32_t SOF_Msk = SOF::mask;

    /// End of Reset Interrupt Enable
    /// Position: 3, Width: 1
    using EORST = BitField<3, 1>;
    constexpr uint32_t EORST_Pos = 3;
    constexpr uint32_t EORST_Msk = EORST::mask;

    /// Wake Up Interrupt Enable
    /// Position: 4, Width: 1
    using WAKEUP = BitField<4, 1>;
    constexpr uint32_t WAKEUP_Pos = 4;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// End Of Resume Interrupt Enable
    /// Position: 5, Width: 1
    using EORSM = BitField<5, 1>;
    constexpr uint32_t EORSM_Pos = 5;
    constexpr uint32_t EORSM_Msk = EORSM::mask;

    /// Upstream Resume Interrupt Enable
    /// Position: 6, Width: 1
    using UPRSM = BitField<6, 1>;
    constexpr uint32_t UPRSM_Pos = 6;
    constexpr uint32_t UPRSM_Msk = UPRSM::mask;

    /// Ram Access Interrupt Enable
    /// Position: 7, Width: 1
    using RAMACER = BitField<7, 1>;
    constexpr uint32_t RAMACER_Pos = 7;
    constexpr uint32_t RAMACER_Msk = RAMACER::mask;

    /// Link Power Management Not Yet Interrupt Enable
    /// Position: 8, Width: 1
    using LPMNYET = BitField<8, 1>;
    constexpr uint32_t LPMNYET_Pos = 8;
    constexpr uint32_t LPMNYET_Msk = LPMNYET::mask;

    /// Link Power Management Suspend Interrupt Enable
    /// Position: 9, Width: 1
    using LPMSUSP = BitField<9, 1>;
    constexpr uint32_t LPMSUSP_Pos = 9;
    constexpr uint32_t LPMSUSP_Msk = LPMSUSP::mask;

}  // namespace intenset

/// INTENSET - HOST Host Interrupt Enable Set
namespace intenset {
    /// Host Start Of Frame Interrupt Enable
    /// Position: 2, Width: 1
    using HSOF = BitField<2, 1>;
    constexpr uint32_t HSOF_Pos = 2;
    constexpr uint32_t HSOF_Msk = HSOF::mask;

    /// Bus Reset Interrupt Enable
    /// Position: 3, Width: 1
    using RST = BitField<3, 1>;
    constexpr uint32_t RST_Pos = 3;
    constexpr uint32_t RST_Msk = RST::mask;

    /// Wake Up Interrupt Enable
    /// Position: 4, Width: 1
    using WAKEUP = BitField<4, 1>;
    constexpr uint32_t WAKEUP_Pos = 4;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// DownStream to the Device Interrupt Enable
    /// Position: 5, Width: 1
    using DNRSM = BitField<5, 1>;
    constexpr uint32_t DNRSM_Pos = 5;
    constexpr uint32_t DNRSM_Msk = DNRSM::mask;

    /// Upstream Resume fromthe device Interrupt Enable
    /// Position: 6, Width: 1
    using UPRSM = BitField<6, 1>;
    constexpr uint32_t UPRSM_Pos = 6;
    constexpr uint32_t UPRSM_Msk = UPRSM::mask;

    /// Ram Access Interrupt Enable
    /// Position: 7, Width: 1
    using RAMACER = BitField<7, 1>;
    constexpr uint32_t RAMACER_Pos = 7;
    constexpr uint32_t RAMACER_Msk = RAMACER::mask;

    /// Link Power Management Interrupt Enable
    /// Position: 8, Width: 1
    using DCONN = BitField<8, 1>;
    constexpr uint32_t DCONN_Pos = 8;
    constexpr uint32_t DCONN_Msk = DCONN::mask;

    /// Device Disconnection Interrupt Enable
    /// Position: 9, Width: 1
    using DDISC = BitField<9, 1>;
    constexpr uint32_t DDISC_Pos = 9;
    constexpr uint32_t DDISC_Msk = DDISC::mask;

}  // namespace intenset

/// INTFLAG - DEVICE Device Interrupt Flag
namespace intflag {
    /// Suspend
    /// Position: 0, Width: 1
    using SUSPEND = BitField<0, 1>;
    constexpr uint32_t SUSPEND_Pos = 0;
    constexpr uint32_t SUSPEND_Msk = SUSPEND::mask;

    /// Micro Start of Frame in High Speed Mode
    /// Position: 1, Width: 1
    using MSOF = BitField<1, 1>;
    constexpr uint32_t MSOF_Pos = 1;
    constexpr uint32_t MSOF_Msk = MSOF::mask;

    /// Start Of Frame
    /// Position: 2, Width: 1
    using SOF = BitField<2, 1>;
    constexpr uint32_t SOF_Pos = 2;
    constexpr uint32_t SOF_Msk = SOF::mask;

    /// End of Reset
    /// Position: 3, Width: 1
    using EORST = BitField<3, 1>;
    constexpr uint32_t EORST_Pos = 3;
    constexpr uint32_t EORST_Msk = EORST::mask;

    /// Wake Up
    /// Position: 4, Width: 1
    using WAKEUP = BitField<4, 1>;
    constexpr uint32_t WAKEUP_Pos = 4;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// End Of Resume
    /// Position: 5, Width: 1
    using EORSM = BitField<5, 1>;
    constexpr uint32_t EORSM_Pos = 5;
    constexpr uint32_t EORSM_Msk = EORSM::mask;

    /// Upstream Resume
    /// Position: 6, Width: 1
    using UPRSM = BitField<6, 1>;
    constexpr uint32_t UPRSM_Pos = 6;
    constexpr uint32_t UPRSM_Msk = UPRSM::mask;

    /// Ram Access
    /// Position: 7, Width: 1
    using RAMACER = BitField<7, 1>;
    constexpr uint32_t RAMACER_Pos = 7;
    constexpr uint32_t RAMACER_Msk = RAMACER::mask;

    /// Link Power Management Not Yet
    /// Position: 8, Width: 1
    using LPMNYET = BitField<8, 1>;
    constexpr uint32_t LPMNYET_Pos = 8;
    constexpr uint32_t LPMNYET_Msk = LPMNYET::mask;

    /// Link Power Management Suspend
    /// Position: 9, Width: 1
    using LPMSUSP = BitField<9, 1>;
    constexpr uint32_t LPMSUSP_Pos = 9;
    constexpr uint32_t LPMSUSP_Msk = LPMSUSP::mask;

}  // namespace intflag

/// INTFLAG - HOST Host Interrupt Flag
namespace intflag {
    /// Host Start Of Frame
    /// Position: 2, Width: 1
    using HSOF = BitField<2, 1>;
    constexpr uint32_t HSOF_Pos = 2;
    constexpr uint32_t HSOF_Msk = HSOF::mask;

    /// Bus Reset
    /// Position: 3, Width: 1
    using RST = BitField<3, 1>;
    constexpr uint32_t RST_Pos = 3;
    constexpr uint32_t RST_Msk = RST::mask;

    /// Wake Up
    /// Position: 4, Width: 1
    using WAKEUP = BitField<4, 1>;
    constexpr uint32_t WAKEUP_Pos = 4;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// Downstream
    /// Position: 5, Width: 1
    using DNRSM = BitField<5, 1>;
    constexpr uint32_t DNRSM_Pos = 5;
    constexpr uint32_t DNRSM_Msk = DNRSM::mask;

    /// Upstream Resume from the Device
    /// Position: 6, Width: 1
    using UPRSM = BitField<6, 1>;
    constexpr uint32_t UPRSM_Pos = 6;
    constexpr uint32_t UPRSM_Msk = UPRSM::mask;

    /// Ram Access
    /// Position: 7, Width: 1
    using RAMACER = BitField<7, 1>;
    constexpr uint32_t RAMACER_Pos = 7;
    constexpr uint32_t RAMACER_Msk = RAMACER::mask;

    /// Device Connection
    /// Position: 8, Width: 1
    using DCONN = BitField<8, 1>;
    constexpr uint32_t DCONN_Pos = 8;
    constexpr uint32_t DCONN_Msk = DCONN::mask;

    /// Device Disconnection
    /// Position: 9, Width: 1
    using DDISC = BitField<9, 1>;
    constexpr uint32_t DDISC_Pos = 9;
    constexpr uint32_t DDISC_Msk = DDISC::mask;

}  // namespace intflag

/// EPINTSMRY - DEVICE End Point Interrupt Summary
namespace epintsmry {
    /// End Point 0 Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using EPINT0 = BitField<0, 1>;
    constexpr uint32_t EPINT0_Pos = 0;
    constexpr uint32_t EPINT0_Msk = EPINT0::mask;

    /// End Point 1 Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using EPINT1 = BitField<1, 1>;
    constexpr uint32_t EPINT1_Pos = 1;
    constexpr uint32_t EPINT1_Msk = EPINT1::mask;

    /// End Point 2 Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using EPINT2 = BitField<2, 1>;
    constexpr uint32_t EPINT2_Pos = 2;
    constexpr uint32_t EPINT2_Msk = EPINT2::mask;

    /// End Point 3 Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using EPINT3 = BitField<3, 1>;
    constexpr uint32_t EPINT3_Pos = 3;
    constexpr uint32_t EPINT3_Msk = EPINT3::mask;

    /// End Point 4 Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using EPINT4 = BitField<4, 1>;
    constexpr uint32_t EPINT4_Pos = 4;
    constexpr uint32_t EPINT4_Msk = EPINT4::mask;

    /// End Point 5 Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using EPINT5 = BitField<5, 1>;
    constexpr uint32_t EPINT5_Pos = 5;
    constexpr uint32_t EPINT5_Msk = EPINT5::mask;

    /// End Point 6 Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using EPINT6 = BitField<6, 1>;
    constexpr uint32_t EPINT6_Pos = 6;
    constexpr uint32_t EPINT6_Msk = EPINT6::mask;

    /// End Point 7 Interrupt
    /// Position: 7, Width: 1
    /// Access: read-only
    using EPINT7 = BitField<7, 1>;
    constexpr uint32_t EPINT7_Pos = 7;
    constexpr uint32_t EPINT7_Msk = EPINT7::mask;

}  // namespace epintsmry

/// PINTSMRY - HOST Pipe Interrupt Summary
namespace pintsmry {
    /// Pipe 0 Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using EPINT0 = BitField<0, 1>;
    constexpr uint32_t EPINT0_Pos = 0;
    constexpr uint32_t EPINT0_Msk = EPINT0::mask;

    /// Pipe 1 Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using EPINT1 = BitField<1, 1>;
    constexpr uint32_t EPINT1_Pos = 1;
    constexpr uint32_t EPINT1_Msk = EPINT1::mask;

    /// Pipe 2 Interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using EPINT2 = BitField<2, 1>;
    constexpr uint32_t EPINT2_Pos = 2;
    constexpr uint32_t EPINT2_Msk = EPINT2::mask;

    /// Pipe 3 Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using EPINT3 = BitField<3, 1>;
    constexpr uint32_t EPINT3_Pos = 3;
    constexpr uint32_t EPINT3_Msk = EPINT3::mask;

    /// Pipe 4 Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using EPINT4 = BitField<4, 1>;
    constexpr uint32_t EPINT4_Pos = 4;
    constexpr uint32_t EPINT4_Msk = EPINT4::mask;

    /// Pipe 5 Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using EPINT5 = BitField<5, 1>;
    constexpr uint32_t EPINT5_Pos = 5;
    constexpr uint32_t EPINT5_Msk = EPINT5::mask;

    /// Pipe 6 Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using EPINT6 = BitField<6, 1>;
    constexpr uint32_t EPINT6_Pos = 6;
    constexpr uint32_t EPINT6_Msk = EPINT6::mask;

    /// Pipe 7 Interrupt
    /// Position: 7, Width: 1
    /// Access: read-only
    using EPINT7 = BitField<7, 1>;
    constexpr uint32_t EPINT7_Pos = 7;
    constexpr uint32_t EPINT7_Msk = EPINT7::mask;

}  // namespace pintsmry

/// DESCADD - Descriptor Address
namespace descadd {
    /// Descriptor Address Value
    /// Position: 0, Width: 32
    using DESCADD = BitField<0, 32>;
    constexpr uint32_t DESCADD_Pos = 0;
    constexpr uint32_t DESCADD_Msk = DESCADD::mask;

}  // namespace descadd

/// DESCADD - Descriptor Address
namespace descadd {
    /// Descriptor Address Value
    /// Position: 0, Width: 32
    using DESCADD = BitField<0, 32>;
    constexpr uint32_t DESCADD_Pos = 0;
    constexpr uint32_t DESCADD_Msk = DESCADD::mask;

}  // namespace descadd

/// PADCAL - USB PAD Calibration
namespace padcal {
    /// USB Pad Transp calibration
    /// Position: 0, Width: 5
    using TRANSP = BitField<0, 5>;
    constexpr uint32_t TRANSP_Pos = 0;
    constexpr uint32_t TRANSP_Msk = TRANSP::mask;

    /// USB Pad Transn calibration
    /// Position: 6, Width: 5
    using TRANSN = BitField<6, 5>;
    constexpr uint32_t TRANSN_Pos = 6;
    constexpr uint32_t TRANSN_Msk = TRANSN::mask;

    /// USB Pad Trim calibration
    /// Position: 12, Width: 3
    using TRIM = BitField<12, 3>;
    constexpr uint32_t TRIM_Pos = 12;
    constexpr uint32_t TRIM_Msk = TRIM::mask;

}  // namespace padcal

/// PADCAL - USB PAD Calibration
namespace padcal {
    /// USB Pad Transp calibration
    /// Position: 0, Width: 5
    using TRANSP = BitField<0, 5>;
    constexpr uint32_t TRANSP_Pos = 0;
    constexpr uint32_t TRANSP_Msk = TRANSP::mask;

    /// USB Pad Transn calibration
    /// Position: 6, Width: 5
    using TRANSN = BitField<6, 5>;
    constexpr uint32_t TRANSN_Pos = 6;
    constexpr uint32_t TRANSN_Msk = TRANSN::mask;

    /// USB Pad Trim calibration
    /// Position: 12, Width: 3
    using TRIM = BitField<12, 3>;
    constexpr uint32_t TRIM_Pos = 12;
    constexpr uint32_t TRIM_Msk = TRIM::mask;

}  // namespace padcal

/// EPCFG[8] - DEVICE End Point Configuration
namespace epcfg[8] {
    /// End Point Type0
    /// Position: 0, Width: 3
    using EPTYPE0 = BitField<0, 3>;
    constexpr uint32_t EPTYPE0_Pos = 0;
    constexpr uint32_t EPTYPE0_Msk = EPTYPE0::mask;

    /// End Point Type1
    /// Position: 4, Width: 3
    using EPTYPE1 = BitField<4, 3>;
    constexpr uint32_t EPTYPE1_Pos = 4;
    constexpr uint32_t EPTYPE1_Msk = EPTYPE1::mask;

    /// NYET Token Disable
    /// Position: 7, Width: 1
    using NYETDIS = BitField<7, 1>;
    constexpr uint32_t NYETDIS_Pos = 7;
    constexpr uint32_t NYETDIS_Msk = NYETDIS::mask;

}  // namespace epcfg[8]

/// PCFG[8] - HOST End Point Configuration
namespace pcfg[8] {
    /// Pipe Token
    /// Position: 0, Width: 2
    using PTOKEN = BitField<0, 2>;
    constexpr uint32_t PTOKEN_Pos = 0;
    constexpr uint32_t PTOKEN_Msk = PTOKEN::mask;

    /// Pipe Bank
    /// Position: 2, Width: 1
    using BK = BitField<2, 1>;
    constexpr uint32_t BK_Pos = 2;
    constexpr uint32_t BK_Msk = BK::mask;

    /// Pipe Type
    /// Position: 3, Width: 3
    using PTYPE = BitField<3, 3>;
    constexpr uint32_t PTYPE_Pos = 3;
    constexpr uint32_t PTYPE_Msk = PTYPE::mask;

}  // namespace pcfg[8]

/// BINTERVAL[8] - HOST Bus Access Period of Pipe
namespace binterval[8] {
    /// Bit Interval
    /// Position: 0, Width: 8
    using BITINTERVAL = BitField<0, 8>;
    constexpr uint32_t BITINTERVAL_Pos = 0;
    constexpr uint32_t BITINTERVAL_Msk = BITINTERVAL::mask;

}  // namespace binterval[8]

/// EPSTATUSCLR[8] - DEVICE End Point Pipe Status Clear
namespace epstatusclr[8] {
    /// Data Toggle OUT Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using DTGLOUT = BitField<0, 1>;
    constexpr uint32_t DTGLOUT_Pos = 0;
    constexpr uint32_t DTGLOUT_Msk = DTGLOUT::mask;

    /// Data Toggle IN Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using DTGLIN = BitField<1, 1>;
    constexpr uint32_t DTGLIN_Pos = 1;
    constexpr uint32_t DTGLIN_Msk = DTGLIN::mask;

    /// Curren Bank Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using CURBK = BitField<2, 1>;
    constexpr uint32_t CURBK_Pos = 2;
    constexpr uint32_t CURBK_Msk = CURBK::mask;

    /// Stall 0 Request Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using STALLRQ0 = BitField<4, 1>;
    constexpr uint32_t STALLRQ0_Pos = 4;
    constexpr uint32_t STALLRQ0_Msk = STALLRQ0::mask;

    /// Stall 1 Request Clear
    /// Position: 5, Width: 1
    /// Access: write-only
    using STALLRQ1 = BitField<5, 1>;
    constexpr uint32_t STALLRQ1_Pos = 5;
    constexpr uint32_t STALLRQ1_Msk = STALLRQ1::mask;

    /// Bank 0 Ready Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using BK0RDY = BitField<6, 1>;
    constexpr uint32_t BK0RDY_Pos = 6;
    constexpr uint32_t BK0RDY_Msk = BK0RDY::mask;

    /// Bank 1 Ready Clear
    /// Position: 7, Width: 1
    /// Access: write-only
    using BK1RDY = BitField<7, 1>;
    constexpr uint32_t BK1RDY_Pos = 7;
    constexpr uint32_t BK1RDY_Msk = BK1RDY::mask;

}  // namespace epstatusclr[8]

/// PSTATUSCLR[8] - HOST End Point Pipe Status Clear
namespace pstatusclr[8] {
    /// Data Toggle clear
    /// Position: 0, Width: 1
    /// Access: read-only
    using DTGL = BitField<0, 1>;
    constexpr uint32_t DTGL_Pos = 0;
    constexpr uint32_t DTGL_Msk = DTGL::mask;

    /// Curren Bank clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using CURBK = BitField<2, 1>;
    constexpr uint32_t CURBK_Pos = 2;
    constexpr uint32_t CURBK_Msk = CURBK::mask;

    /// Pipe Freeze Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using PFREEZE = BitField<4, 1>;
    constexpr uint32_t PFREEZE_Pos = 4;
    constexpr uint32_t PFREEZE_Msk = PFREEZE::mask;

    /// Bank 0 Ready Clear
    /// Position: 6, Width: 1
    /// Access: write-only
    using BK0RDY = BitField<6, 1>;
    constexpr uint32_t BK0RDY_Pos = 6;
    constexpr uint32_t BK0RDY_Msk = BK0RDY::mask;

    /// Bank 1 Ready Clear
    /// Position: 7, Width: 1
    /// Access: write-only
    using BK1RDY = BitField<7, 1>;
    constexpr uint32_t BK1RDY_Pos = 7;
    constexpr uint32_t BK1RDY_Msk = BK1RDY::mask;

}  // namespace pstatusclr[8]

/// EPSTATUSSET[8] - DEVICE End Point Pipe Status Set
namespace epstatusset[8] {
    /// Data Toggle OUT Set
    /// Position: 0, Width: 1
    /// Access: write-only
    using DTGLOUT = BitField<0, 1>;
    constexpr uint32_t DTGLOUT_Pos = 0;
    constexpr uint32_t DTGLOUT_Msk = DTGLOUT::mask;

    /// Data Toggle IN Set
    /// Position: 1, Width: 1
    /// Access: write-only
    using DTGLIN = BitField<1, 1>;
    constexpr uint32_t DTGLIN_Pos = 1;
    constexpr uint32_t DTGLIN_Msk = DTGLIN::mask;

    /// Current Bank Set
    /// Position: 2, Width: 1
    /// Access: write-only
    using CURBK = BitField<2, 1>;
    constexpr uint32_t CURBK_Pos = 2;
    constexpr uint32_t CURBK_Msk = CURBK::mask;

    /// Stall 0 Request Set
    /// Position: 4, Width: 1
    /// Access: write-only
    using STALLRQ0 = BitField<4, 1>;
    constexpr uint32_t STALLRQ0_Pos = 4;
    constexpr uint32_t STALLRQ0_Msk = STALLRQ0::mask;

    /// Stall 1 Request Set
    /// Position: 5, Width: 1
    /// Access: write-only
    using STALLRQ1 = BitField<5, 1>;
    constexpr uint32_t STALLRQ1_Pos = 5;
    constexpr uint32_t STALLRQ1_Msk = STALLRQ1::mask;

    /// Bank 0 Ready Set
    /// Position: 6, Width: 1
    /// Access: write-only
    using BK0RDY = BitField<6, 1>;
    constexpr uint32_t BK0RDY_Pos = 6;
    constexpr uint32_t BK0RDY_Msk = BK0RDY::mask;

    /// Bank 1 Ready Set
    /// Position: 7, Width: 1
    /// Access: write-only
    using BK1RDY = BitField<7, 1>;
    constexpr uint32_t BK1RDY_Pos = 7;
    constexpr uint32_t BK1RDY_Msk = BK1RDY::mask;

}  // namespace epstatusset[8]

/// PSTATUSSET[8] - HOST End Point Pipe Status Set
namespace pstatusset[8] {
    /// Data Toggle Set
    /// Position: 0, Width: 1
    /// Access: write-only
    using DTGL = BitField<0, 1>;
    constexpr uint32_t DTGL_Pos = 0;
    constexpr uint32_t DTGL_Msk = DTGL::mask;

    /// Current Bank Set
    /// Position: 2, Width: 1
    /// Access: write-only
    using CURBK = BitField<2, 1>;
    constexpr uint32_t CURBK_Pos = 2;
    constexpr uint32_t CURBK_Msk = CURBK::mask;

    /// Pipe Freeze Set
    /// Position: 4, Width: 1
    /// Access: write-only
    using PFREEZE = BitField<4, 1>;
    constexpr uint32_t PFREEZE_Pos = 4;
    constexpr uint32_t PFREEZE_Msk = PFREEZE::mask;

    /// Bank 0 Ready Set
    /// Position: 6, Width: 1
    /// Access: write-only
    using BK0RDY = BitField<6, 1>;
    constexpr uint32_t BK0RDY_Pos = 6;
    constexpr uint32_t BK0RDY_Msk = BK0RDY::mask;

    /// Bank 1 Ready Set
    /// Position: 7, Width: 1
    /// Access: write-only
    using BK1RDY = BitField<7, 1>;
    constexpr uint32_t BK1RDY_Pos = 7;
    constexpr uint32_t BK1RDY_Msk = BK1RDY::mask;

}  // namespace pstatusset[8]

/// EPSTATUS[8] - DEVICE End Point Pipe Status
namespace epstatus[8] {
    /// Data Toggle Out
    /// Position: 0, Width: 1
    /// Access: read-only
    using DTGLOUT = BitField<0, 1>;
    constexpr uint32_t DTGLOUT_Pos = 0;
    constexpr uint32_t DTGLOUT_Msk = DTGLOUT::mask;

    /// Data Toggle In
    /// Position: 1, Width: 1
    /// Access: read-only
    using DTGLIN = BitField<1, 1>;
    constexpr uint32_t DTGLIN_Pos = 1;
    constexpr uint32_t DTGLIN_Msk = DTGLIN::mask;

    /// Current Bank
    /// Position: 2, Width: 1
    /// Access: read-only
    using CURBK = BitField<2, 1>;
    constexpr uint32_t CURBK_Pos = 2;
    constexpr uint32_t CURBK_Msk = CURBK::mask;

    /// Stall 0 Request
    /// Position: 4, Width: 1
    /// Access: read-only
    using STALLRQ0 = BitField<4, 1>;
    constexpr uint32_t STALLRQ0_Pos = 4;
    constexpr uint32_t STALLRQ0_Msk = STALLRQ0::mask;

    /// Stall 1 Request
    /// Position: 5, Width: 1
    /// Access: read-only
    using STALLRQ1 = BitField<5, 1>;
    constexpr uint32_t STALLRQ1_Pos = 5;
    constexpr uint32_t STALLRQ1_Msk = STALLRQ1::mask;

    /// Bank 0 ready
    /// Position: 6, Width: 1
    /// Access: read-only
    using BK0RDY = BitField<6, 1>;
    constexpr uint32_t BK0RDY_Pos = 6;
    constexpr uint32_t BK0RDY_Msk = BK0RDY::mask;

    /// Bank 1 ready
    /// Position: 7, Width: 1
    /// Access: read-only
    using BK1RDY = BitField<7, 1>;
    constexpr uint32_t BK1RDY_Pos = 7;
    constexpr uint32_t BK1RDY_Msk = BK1RDY::mask;

}  // namespace epstatus[8]

/// PSTATUS[8] - HOST End Point Pipe Status
namespace pstatus[8] {
    /// Data Toggle
    /// Position: 0, Width: 1
    /// Access: read-only
    using DTGL = BitField<0, 1>;
    constexpr uint32_t DTGL_Pos = 0;
    constexpr uint32_t DTGL_Msk = DTGL::mask;

    /// Current Bank
    /// Position: 2, Width: 1
    /// Access: read-only
    using CURBK = BitField<2, 1>;
    constexpr uint32_t CURBK_Pos = 2;
    constexpr uint32_t CURBK_Msk = CURBK::mask;

    /// Pipe Freeze
    /// Position: 4, Width: 1
    /// Access: read-only
    using PFREEZE = BitField<4, 1>;
    constexpr uint32_t PFREEZE_Pos = 4;
    constexpr uint32_t PFREEZE_Msk = PFREEZE::mask;

    /// Bank 0 ready
    /// Position: 6, Width: 1
    /// Access: read-only
    using BK0RDY = BitField<6, 1>;
    constexpr uint32_t BK0RDY_Pos = 6;
    constexpr uint32_t BK0RDY_Msk = BK0RDY::mask;

    /// Bank 1 ready
    /// Position: 7, Width: 1
    /// Access: read-only
    using BK1RDY = BitField<7, 1>;
    constexpr uint32_t BK1RDY_Pos = 7;
    constexpr uint32_t BK1RDY_Msk = BK1RDY::mask;

}  // namespace pstatus[8]

/// EPINTFLAG[8] - DEVICE End Point Interrupt Flag
namespace epintflag[8] {
    /// Transfer Complete 0
    /// Position: 0, Width: 1
    using TRCPT0 = BitField<0, 1>;
    constexpr uint32_t TRCPT0_Pos = 0;
    constexpr uint32_t TRCPT0_Msk = TRCPT0::mask;

    /// Transfer Complete 1
    /// Position: 1, Width: 1
    using TRCPT1 = BitField<1, 1>;
    constexpr uint32_t TRCPT1_Pos = 1;
    constexpr uint32_t TRCPT1_Msk = TRCPT1::mask;

    /// Error Flow 0
    /// Position: 2, Width: 1
    using TRFAIL0 = BitField<2, 1>;
    constexpr uint32_t TRFAIL0_Pos = 2;
    constexpr uint32_t TRFAIL0_Msk = TRFAIL0::mask;

    /// Error Flow 1
    /// Position: 3, Width: 1
    using TRFAIL1 = BitField<3, 1>;
    constexpr uint32_t TRFAIL1_Pos = 3;
    constexpr uint32_t TRFAIL1_Msk = TRFAIL1::mask;

    /// Received Setup
    /// Position: 4, Width: 1
    using RXSTP = BitField<4, 1>;
    constexpr uint32_t RXSTP_Pos = 4;
    constexpr uint32_t RXSTP_Msk = RXSTP::mask;

    /// Stall 0 In/out
    /// Position: 5, Width: 1
    using STALL0 = BitField<5, 1>;
    constexpr uint32_t STALL0_Pos = 5;
    constexpr uint32_t STALL0_Msk = STALL0::mask;

    /// Stall 1 In/out
    /// Position: 6, Width: 1
    using STALL1 = BitField<6, 1>;
    constexpr uint32_t STALL1_Pos = 6;
    constexpr uint32_t STALL1_Msk = STALL1::mask;

}  // namespace epintflag[8]

/// PINTFLAG[8] - HOST Pipe Interrupt Flag
namespace pintflag[8] {
    /// Transfer Complete 0 Interrupt Flag
    /// Position: 0, Width: 1
    using TRCPT0 = BitField<0, 1>;
    constexpr uint32_t TRCPT0_Pos = 0;
    constexpr uint32_t TRCPT0_Msk = TRCPT0::mask;

    /// Transfer Complete 1 Interrupt Flag
    /// Position: 1, Width: 1
    using TRCPT1 = BitField<1, 1>;
    constexpr uint32_t TRCPT1_Pos = 1;
    constexpr uint32_t TRCPT1_Msk = TRCPT1::mask;

    /// Error Flow Interrupt Flag
    /// Position: 2, Width: 1
    using TRFAIL = BitField<2, 1>;
    constexpr uint32_t TRFAIL_Pos = 2;
    constexpr uint32_t TRFAIL_Msk = TRFAIL::mask;

    /// Pipe Error Interrupt Flag
    /// Position: 3, Width: 1
    using PERR = BitField<3, 1>;
    constexpr uint32_t PERR_Pos = 3;
    constexpr uint32_t PERR_Msk = PERR::mask;

    /// Transmit  Setup Interrupt Flag
    /// Position: 4, Width: 1
    using TXSTP = BitField<4, 1>;
    constexpr uint32_t TXSTP_Pos = 4;
    constexpr uint32_t TXSTP_Msk = TXSTP::mask;

    /// Stall Interrupt Flag
    /// Position: 5, Width: 1
    using STALL = BitField<5, 1>;
    constexpr uint32_t STALL_Pos = 5;
    constexpr uint32_t STALL_Msk = STALL::mask;

}  // namespace pintflag[8]

/// EPINTENCLR[8] - DEVICE End Point Interrupt Clear Flag
namespace epintenclr[8] {
    /// Transfer Complete 0 Interrupt Disable
    /// Position: 0, Width: 1
    using TRCPT0 = BitField<0, 1>;
    constexpr uint32_t TRCPT0_Pos = 0;
    constexpr uint32_t TRCPT0_Msk = TRCPT0::mask;

    /// Transfer Complete 1 Interrupt Disable
    /// Position: 1, Width: 1
    using TRCPT1 = BitField<1, 1>;
    constexpr uint32_t TRCPT1_Pos = 1;
    constexpr uint32_t TRCPT1_Msk = TRCPT1::mask;

    /// Error Flow 0 Interrupt Disable
    /// Position: 2, Width: 1
    using TRFAIL0 = BitField<2, 1>;
    constexpr uint32_t TRFAIL0_Pos = 2;
    constexpr uint32_t TRFAIL0_Msk = TRFAIL0::mask;

    /// Error Flow 1 Interrupt Disable
    /// Position: 3, Width: 1
    using TRFAIL1 = BitField<3, 1>;
    constexpr uint32_t TRFAIL1_Pos = 3;
    constexpr uint32_t TRFAIL1_Msk = TRFAIL1::mask;

    /// Received Setup Interrupt Disable
    /// Position: 4, Width: 1
    using RXSTP = BitField<4, 1>;
    constexpr uint32_t RXSTP_Pos = 4;
    constexpr uint32_t RXSTP_Msk = RXSTP::mask;

    /// Stall 0 In/Out Interrupt Disable
    /// Position: 5, Width: 1
    using STALL0 = BitField<5, 1>;
    constexpr uint32_t STALL0_Pos = 5;
    constexpr uint32_t STALL0_Msk = STALL0::mask;

    /// Stall 1 In/Out Interrupt Disable
    /// Position: 6, Width: 1
    using STALL1 = BitField<6, 1>;
    constexpr uint32_t STALL1_Pos = 6;
    constexpr uint32_t STALL1_Msk = STALL1::mask;

}  // namespace epintenclr[8]

/// PINTENCLR[8] - HOST Pipe Interrupt Flag Clear
namespace pintenclr[8] {
    /// Transfer Complete 0 Disable
    /// Position: 0, Width: 1
    using TRCPT0 = BitField<0, 1>;
    constexpr uint32_t TRCPT0_Pos = 0;
    constexpr uint32_t TRCPT0_Msk = TRCPT0::mask;

    /// Transfer Complete 1 Disable
    /// Position: 1, Width: 1
    using TRCPT1 = BitField<1, 1>;
    constexpr uint32_t TRCPT1_Pos = 1;
    constexpr uint32_t TRCPT1_Msk = TRCPT1::mask;

    /// Error Flow Interrupt Disable
    /// Position: 2, Width: 1
    using TRFAIL = BitField<2, 1>;
    constexpr uint32_t TRFAIL_Pos = 2;
    constexpr uint32_t TRFAIL_Msk = TRFAIL::mask;

    /// Pipe Error Interrupt Disable
    /// Position: 3, Width: 1
    using PERR = BitField<3, 1>;
    constexpr uint32_t PERR_Pos = 3;
    constexpr uint32_t PERR_Msk = PERR::mask;

    /// Transmit  Setup Interrupt Disable
    /// Position: 4, Width: 1
    using TXSTP = BitField<4, 1>;
    constexpr uint32_t TXSTP_Pos = 4;
    constexpr uint32_t TXSTP_Msk = TXSTP::mask;

    /// Stall Inetrrupt Disable
    /// Position: 5, Width: 1
    using STALL = BitField<5, 1>;
    constexpr uint32_t STALL_Pos = 5;
    constexpr uint32_t STALL_Msk = STALL::mask;

}  // namespace pintenclr[8]

/// EPINTENSET[8] - DEVICE End Point Interrupt Set Flag
namespace epintenset[8] {
    /// Transfer Complete 0 Interrupt Enable
    /// Position: 0, Width: 1
    using TRCPT0 = BitField<0, 1>;
    constexpr uint32_t TRCPT0_Pos = 0;
    constexpr uint32_t TRCPT0_Msk = TRCPT0::mask;

    /// Transfer Complete 1 Interrupt Enable
    /// Position: 1, Width: 1
    using TRCPT1 = BitField<1, 1>;
    constexpr uint32_t TRCPT1_Pos = 1;
    constexpr uint32_t TRCPT1_Msk = TRCPT1::mask;

    /// Error Flow 0 Interrupt Enable
    /// Position: 2, Width: 1
    using TRFAIL0 = BitField<2, 1>;
    constexpr uint32_t TRFAIL0_Pos = 2;
    constexpr uint32_t TRFAIL0_Msk = TRFAIL0::mask;

    /// Error Flow 1 Interrupt Enable
    /// Position: 3, Width: 1
    using TRFAIL1 = BitField<3, 1>;
    constexpr uint32_t TRFAIL1_Pos = 3;
    constexpr uint32_t TRFAIL1_Msk = TRFAIL1::mask;

    /// Received Setup Interrupt Enable
    /// Position: 4, Width: 1
    using RXSTP = BitField<4, 1>;
    constexpr uint32_t RXSTP_Pos = 4;
    constexpr uint32_t RXSTP_Msk = RXSTP::mask;

    /// Stall 0 In/out Interrupt enable
    /// Position: 5, Width: 1
    using STALL0 = BitField<5, 1>;
    constexpr uint32_t STALL0_Pos = 5;
    constexpr uint32_t STALL0_Msk = STALL0::mask;

    /// Stall 1 In/out Interrupt enable
    /// Position: 6, Width: 1
    using STALL1 = BitField<6, 1>;
    constexpr uint32_t STALL1_Pos = 6;
    constexpr uint32_t STALL1_Msk = STALL1::mask;

}  // namespace epintenset[8]

/// PINTENSET[8] - HOST Pipe Interrupt Flag Set
namespace pintenset[8] {
    /// Transfer Complete 0 Interrupt Enable
    /// Position: 0, Width: 1
    using TRCPT0 = BitField<0, 1>;
    constexpr uint32_t TRCPT0_Pos = 0;
    constexpr uint32_t TRCPT0_Msk = TRCPT0::mask;

    /// Transfer Complete 1 Interrupt Enable
    /// Position: 1, Width: 1
    using TRCPT1 = BitField<1, 1>;
    constexpr uint32_t TRCPT1_Pos = 1;
    constexpr uint32_t TRCPT1_Msk = TRCPT1::mask;

    /// Error Flow Interrupt Enable
    /// Position: 2, Width: 1
    using TRFAIL = BitField<2, 1>;
    constexpr uint32_t TRFAIL_Pos = 2;
    constexpr uint32_t TRFAIL_Msk = TRFAIL::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    using PERR = BitField<3, 1>;
    constexpr uint32_t PERR_Pos = 3;
    constexpr uint32_t PERR_Msk = PERR::mask;

    /// Transmit  Setup Interrupt Enable
    /// Position: 4, Width: 1
    using TXSTP = BitField<4, 1>;
    constexpr uint32_t TXSTP_Pos = 4;
    constexpr uint32_t TXSTP_Msk = TXSTP::mask;

    /// Stall Interrupt Enable
    /// Position: 5, Width: 1
    using STALL = BitField<5, 1>;
    constexpr uint32_t STALL_Pos = 5;
    constexpr uint32_t STALL_Msk = STALL::mask;

}  // namespace pintenset[8]

}  // namespace alloy::hal::atmel::samd21::atsamd21j18a::usb
