{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:44:59 2013 " "Info: Processing started: Wed Oct 23 15:44:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_noclock:inst\|nIn\[1\]~latch " "Warning: Node \"updown_counter_noclock:inst\|nIn\[1\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_noclock:inst\|nIn\[0\]~latch " "Warning: Node \"updown_counter_noclock:inst\|nIn\[0\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_noclock:inst\|nIn\[2\]~latch " "Warning: Node \"updown_counter_noclock:inst\|nIn\[2\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_noclock:inst\|nIn\[3\]~latch " "Warning: Node \"updown_counter_noclock:inst\|nIn\[3\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[6\] " "Warning: Node \"sevenseg:inst1\|ones\[6\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[5\] " "Warning: Node \"sevenseg:inst1\|ones\[5\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[4\] " "Warning: Node \"sevenseg:inst1\|ones\[4\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[3\] " "Warning: Node \"sevenseg:inst1\|ones\[3\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[2\] " "Warning: Node \"sevenseg:inst1\|ones\[2\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[1\] " "Warning: Node \"sevenseg:inst1\|ones\[1\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[0\] " "Warning: Node \"sevenseg:inst1\|ones\[0\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|nIn\[3\]~head_lut " "Warning: Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|Add0~79 " "Warning: Node \"updown_counter_noclock:inst\|Add0~79\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|nIn\[2\]~head_lut " "Warning: Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|Add0~77 " "Warning: Node \"updown_counter_noclock:inst\|Add0~77\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|nIn\[1\]~head_lut " "Warning: Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|Add0~75 " "Warning: Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_noclock:inst\|nIn\[0\]~head_lut " "Warning: Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "reset " "Info: Assuming node \"reset\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 544 368 536 560 "reset" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "up " "Info: Assuming node \"up\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "down " "Info: Assuming node \"down\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 488 368 536 504 "down" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[3\]~latch " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[3\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[3\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[2\]~latch " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[2\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[2\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[0\]~latch " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[0\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[0\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[1\]~latch " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[1\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[1\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|Mux15~68 " "Info: Detected gated clock \"sevenseg:inst1\|Mux15~68\" as buffer" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|Mux15~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|Add0~78 " "Info: Detected gated clock \"updown_counter_noclock:inst\|Add0~78\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|Add0~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[3\]~_emulated " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[3\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[3\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[3\]~head_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[3\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|Add0~76 " "Info: Detected gated clock \"updown_counter_noclock:inst\|Add0~76\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|Add0~76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[2\]~_emulated " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[2\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[2\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[2\]~head_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[2\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[0\]~_emulated " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[0\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[0\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[0\]~head_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[0\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_noclock:inst\|nIn\[1\]~_emulated " "Info: Detected ripple clock \"updown_counter_noclock:inst\|nIn\[1\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[1\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[3\]~1 " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[3\]~1\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[3\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_noclock:inst\|nIn\[1\]~head_lut " "Info: Detected gated clock \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_noclock:inst\|nIn\[1\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reset register updown_counter_noclock:inst\|nIn\[0\]~_emulated register sevenseg:inst1\|ones\[4\] 150.88 MHz 6.628 ns Internal " "Info: Clock \"reset\" has Internal fmax of 150.88 MHz between source register \"updown_counter_noclock:inst\|nIn\[0\]~_emulated\" and destination register \"sevenseg:inst1\|ones\[4\]\" (period= 6.628 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.384 ns + Longest register register " "Info: + Longest register to register delay is 10.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 1 REG LCFF_X37_Y12_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 2; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 2 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.495 ns) 1.171 ns updown_counter_noclock:inst\|Add0~74 3 COMB LCCOMB_X37_Y12_N8 4 " "Info: 3: + IC(0.318 ns) + CELL(0.495 ns) = 1.171 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.327 ns) 2.498 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X37_Y12_N0 7 " "Info: 4: + IC(0.000 ns) + CELL(1.327 ns) = 2.498 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X37_Y12_N0 " "Info: Loc. = LCCOMB_X37_Y12_N0; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~75 LCCOMB_X37_Y12_N10 " "Info: Loc. = LCCOMB_X37_Y12_N10; Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.495 ns) 3.299 ns updown_counter_noclock:inst\|Add0~76 5 COMB LCCOMB_X37_Y12_N10 4 " "Info: 5: + IC(0.306 ns) + CELL(0.495 ns) = 3.299 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.328 ns) 4.627 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 6 COMB LOOP LCCOMB_X37_Y12_N2 7 " "Info: 6: + IC(0.000 ns) + CELL(1.328 ns) = 4.627 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X37_Y12_N2 " "Info: Loc. = LCCOMB_X37_Y12_N2; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~77 LCCOMB_X37_Y12_N12 " "Info: Loc. = LCCOMB_X37_Y12_N12; Node \"updown_counter_noclock:inst\|Add0~77\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.495 ns) 5.478 ns updown_counter_noclock:inst\|Add0~78 7 COMB LCCOMB_X37_Y12_N12 3 " "Info: 7: + IC(0.356 ns) + CELL(0.495 ns) = 5.478 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst\|Add0~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.101 ns) 6.579 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 8 COMB LOOP LCCOMB_X38_Y12_N6 6 " "Info: 8: + IC(0.000 ns) + CELL(1.101 ns) = 6.579 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X38_Y12_N6 " "Info: Loc. = LCCOMB_X38_Y12_N6; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~79 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"updown_counter_noclock:inst\|Add0~79\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.517 ns) 7.438 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 9 COMB LCCOMB_X38_Y12_N12 1 " "Info: 9: + IC(0.342 ns) + CELL(0.517 ns) = 7.438 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.896 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 10 COMB LCCOMB_X38_Y12_N14 4 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 7.896 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.322 ns) 8.541 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[13\]~75 11 COMB LCCOMB_X38_Y12_N18 7 " "Info: 11: + IC(0.323 ns) + CELL(0.322 ns) = 8.541 ns; Loc. = LCCOMB_X38_Y12_N18; Fanout = 7; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[13\]~75'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~75 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.322 ns) 9.688 ns sevenseg:inst1\|Mux12~34 12 COMB LCCOMB_X37_Y12_N6 1 " "Info: 12: + IC(0.825 ns) + CELL(0.322 ns) = 9.688 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux12~34'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~75 sevenseg:inst1|Mux12~34 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.178 ns) 10.384 ns sevenseg:inst1\|ones\[4\] 13 REG LCCOMB_X36_Y12_N16 1 " "Info: 13: + IC(0.518 ns) + CELL(0.178 ns) = 10.384 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.396 ns ( 71.22 % ) " "Info: Total cell delay = 7.396 ns ( 71.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.988 ns ( 28.78 % ) " "Info: Total interconnect delay = 2.988 ns ( 28.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.384 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~75 sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.384 ns" { updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~75 {} sevenseg:inst1|Mux12~34 {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.323ns 0.825ns 0.518ns } { 0.000ns 0.358ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.322ns 0.322ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.208 ns - Smallest " "Info: - Smallest clock skew is 5.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 8.306 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 8.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 544 368 536 560 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.879 ns) 3.375 ns updown_counter_noclock:inst\|nIn\[1\]~_emulated 2 REG LCFF_X37_Y12_N1 3 " "Info: 2: + IC(1.632 ns) + CELL(0.879 ns) = 3.375 ns; Loc. = LCFF_X37_Y12_N1; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[1\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { reset updown_counter_noclock:inst|nIn[1]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 3.733 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 3 COMB LOOP LCCOMB_X37_Y12_N0 7 " "Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 3.733 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X37_Y12_N0 " "Info: Loc. = LCCOMB_X37_Y12_N0; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~75 LCCOMB_X37_Y12_N10 " "Info: Loc. = LCCOMB_X37_Y12_N10; Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { updown_counter_noclock:inst|nIn[1]~_emulated updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 4.215 ns sevenseg:inst1\|Mux15~67 4 COMB LCCOMB_X37_Y12_N28 1 " "Info: 4: + IC(0.304 ns) + CELL(0.178 ns) = 4.215 ns; Loc. = LCCOMB_X37_Y12_N28; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~67'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { updown_counter_noclock:inst|nIn[1]~head_lut sevenseg:inst1|Mux15~67 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 4.690 ns sevenseg:inst1\|Mux15~69 5 COMB LCCOMB_X37_Y12_N24 1 " "Info: 5: + IC(0.297 ns) + CELL(0.178 ns) = 4.690 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.000 ns) 6.611 ns sevenseg:inst1\|Mux15~69clkctrl 6 COMB CLKCTRL_G7 7 " "Info: 6: + IC(1.921 ns) + CELL(0.000 ns) = 6.611 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.319 ns) 8.306 ns sevenseg:inst1\|ones\[4\] 7 REG LCCOMB_X36_Y12_N16 1 " "Info: 7: + IC(1.376 ns) + CELL(0.319 ns) = 8.306 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 33.42 % ) " "Info: Total cell delay = 2.776 ns ( 33.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.530 ns ( 66.58 % ) " "Info: Total interconnect delay = 5.530 ns ( 66.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.306 ns" { reset updown_counter_noclock:inst|nIn[1]~_emulated updown_counter_noclock:inst|nIn[1]~head_lut sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.306 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[1]~_emulated {} updown_counter_noclock:inst|nIn[1]~head_lut {} sevenseg:inst1|Mux15~67 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.632ns 0.000ns 0.304ns 0.297ns 1.921ns 1.376ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.178ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 3.098 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 3.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 544 368 536 560 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.602 ns) 3.098 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X37_Y12_N5 2 " "Info: 2: + IC(1.632 ns) + CELL(0.602 ns) = 3.098 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 2; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 47.32 % ) " "Info: Total cell delay = 1.466 ns ( 47.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.632 ns ( 52.68 % ) " "Info: Total interconnect delay = 1.632 ns ( 52.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.098 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.632ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.306 ns" { reset updown_counter_noclock:inst|nIn[1]~_emulated updown_counter_noclock:inst|nIn[1]~head_lut sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.306 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[1]~_emulated {} updown_counter_noclock:inst|nIn[1]~head_lut {} sevenseg:inst1|Mux15~67 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.632ns 0.000ns 0.304ns 0.297ns 1.921ns 1.376ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.178ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.098 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.632ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.175 ns + " "Info: + Micro setup delay of destination is 1.175 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.384 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~75 sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.384 ns" { updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~75 {} sevenseg:inst1|Mux12~34 {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.323ns 0.825ns 0.518ns } { 0.000ns 0.358ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.322ns 0.322ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.306 ns" { reset updown_counter_noclock:inst|nIn[1]~_emulated updown_counter_noclock:inst|nIn[1]~head_lut sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.306 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[1]~_emulated {} updown_counter_noclock:inst|nIn[1]~head_lut {} sevenseg:inst1|Mux15~67 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.632ns 0.000ns 0.304ns 0.297ns 1.921ns 1.376ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.178ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.098 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.632ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "up register updown_counter_noclock:inst\|nIn\[0\]~latch register updown_counter_noclock:inst\|nIn\[3\]~latch 129.23 MHz 7.738 ns Internal " "Info: Clock \"up\" has Internal fmax of 129.23 MHz between source register \"updown_counter_noclock:inst\|nIn\[0\]~latch\" and destination register \"updown_counter_noclock:inst\|nIn\[3\]~latch\" (period= 7.738 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.694 ns + Longest register register " "Info: + Longest register to register delay is 6.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X37_Y12_N26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.486 ns) 0.486 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 2 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 2: + IC(0.000 ns) + CELL(0.486 ns) = 0.486 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.495 ns) 1.299 ns updown_counter_noclock:inst\|Add0~74 3 COMB LCCOMB_X37_Y12_N8 4 " "Info: 3: + IC(0.318 ns) + CELL(0.495 ns) = 1.299 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.327 ns) 2.626 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X37_Y12_N0 7 " "Info: 4: + IC(0.000 ns) + CELL(1.327 ns) = 2.626 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X37_Y12_N0 " "Info: Loc. = LCCOMB_X37_Y12_N0; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~75 LCCOMB_X37_Y12_N10 " "Info: Loc. = LCCOMB_X37_Y12_N10; Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.495 ns) 3.427 ns updown_counter_noclock:inst\|Add0~76 5 COMB LCCOMB_X37_Y12_N10 4 " "Info: 5: + IC(0.306 ns) + CELL(0.495 ns) = 3.427 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.328 ns) 4.755 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 6 COMB LOOP LCCOMB_X37_Y12_N2 7 " "Info: 6: + IC(0.000 ns) + CELL(1.328 ns) = 4.755 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X37_Y12_N2 " "Info: Loc. = LCCOMB_X37_Y12_N2; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~77 LCCOMB_X37_Y12_N12 " "Info: Loc. = LCCOMB_X37_Y12_N12; Node \"updown_counter_noclock:inst\|Add0~77\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.495 ns) 5.606 ns updown_counter_noclock:inst\|Add0~78 7 COMB LCCOMB_X37_Y12_N12 3 " "Info: 7: + IC(0.356 ns) + CELL(0.495 ns) = 5.606 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst\|Add0~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.064 ns updown_counter_noclock:inst\|Add0~79 8 COMB LOOP LCCOMB_X37_Y12_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 6.064 ns; Loc. = LCCOMB_X37_Y12_N14; Fanout = 2; COMB LOOP Node = 'updown_counter_noclock:inst\|Add0~79'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X38_Y12_N6 " "Info: Loc. = LCCOMB_X38_Y12_N6; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~79 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"updown_counter_noclock:inst\|Add0~79\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.319 ns) 6.694 ns updown_counter_noclock:inst\|nIn\[3\]~latch 9 REG LCCOMB_X37_Y12_N20 4 " "Info: 9: + IC(0.311 ns) + CELL(0.319 ns) = 6.694 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { updown_counter_noclock:inst|Add0~79 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.403 ns ( 80.71 % ) " "Info: Total cell delay = 5.403 ns ( 80.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.291 ns ( 19.29 % ) " "Info: Total interconnect delay = 1.291 ns ( 19.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|Add0~79 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.694 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|Add0~79 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.311ns } { 0.000ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 0.458ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 3.229 ns + Shortest register " "Info: + Shortest clock path from clock \"up\" to destination register is 3.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 12 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.178 ns) 2.687 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { up updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.178 ns) 3.229 ns updown_counter_noclock:inst\|nIn\[3\]~latch 3 REG LCCOMB_X37_Y12_N20 4 " "Info: 3: + IC(0.364 ns) + CELL(0.178 ns) = 3.229 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.220 ns ( 37.78 % ) " "Info: Total cell delay = 1.220 ns ( 37.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.009 ns ( 62.22 % ) " "Info: Total interconnect delay = 2.009 ns ( 62.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.645ns 0.364ns } { 0.000ns 0.864ns 0.178ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up source 3.231 ns - Longest register " "Info: - Longest clock path from clock \"up\" to source register is 3.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 12 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.178 ns) 2.687 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { up updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 3.231 ns updown_counter_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X37_Y12_N26 3 " "Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.231 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.220 ns ( 37.76 % ) " "Info: Total cell delay = 1.220 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.011 ns ( 62.24 % ) " "Info: Total interconnect delay = 2.011 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.231 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.645ns 0.366ns } { 0.000ns 0.864ns 0.178ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.645ns 0.364ns } { 0.000ns 0.864ns 0.178ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.231 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.645ns 0.366ns } { 0.000ns 0.864ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.042 ns + " "Info: + Micro setup delay of destination is 1.042 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|Add0~79 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.694 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|Add0~79 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.311ns } { 0.000ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 0.458ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.645ns 0.364ns } { 0.000ns 0.864ns 0.178ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.231 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.645ns 0.366ns } { 0.000ns 0.864ns 0.178ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "down register updown_counter_noclock:inst\|nIn\[0\]~latch register updown_counter_noclock:inst\|nIn\[3\]~latch 129.23 MHz 7.738 ns Internal " "Info: Clock \"down\" has Internal fmax of 129.23 MHz between source register \"updown_counter_noclock:inst\|nIn\[0\]~latch\" and destination register \"updown_counter_noclock:inst\|nIn\[3\]~latch\" (period= 7.738 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.694 ns + Longest register register " "Info: + Longest register to register delay is 6.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X37_Y12_N26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.486 ns) 0.486 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 2 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 2: + IC(0.000 ns) + CELL(0.486 ns) = 0.486 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.495 ns) 1.299 ns updown_counter_noclock:inst\|Add0~74 3 COMB LCCOMB_X37_Y12_N8 4 " "Info: 3: + IC(0.318 ns) + CELL(0.495 ns) = 1.299 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.327 ns) 2.626 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X37_Y12_N0 7 " "Info: 4: + IC(0.000 ns) + CELL(1.327 ns) = 2.626 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X37_Y12_N0 " "Info: Loc. = LCCOMB_X37_Y12_N0; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~75 LCCOMB_X37_Y12_N10 " "Info: Loc. = LCCOMB_X37_Y12_N10; Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.495 ns) 3.427 ns updown_counter_noclock:inst\|Add0~76 5 COMB LCCOMB_X37_Y12_N10 4 " "Info: 5: + IC(0.306 ns) + CELL(0.495 ns) = 3.427 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.328 ns) 4.755 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 6 COMB LOOP LCCOMB_X37_Y12_N2 7 " "Info: 6: + IC(0.000 ns) + CELL(1.328 ns) = 4.755 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X37_Y12_N2 " "Info: Loc. = LCCOMB_X37_Y12_N2; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~77 LCCOMB_X37_Y12_N12 " "Info: Loc. = LCCOMB_X37_Y12_N12; Node \"updown_counter_noclock:inst\|Add0~77\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.495 ns) 5.606 ns updown_counter_noclock:inst\|Add0~78 7 COMB LCCOMB_X37_Y12_N12 3 " "Info: 7: + IC(0.356 ns) + CELL(0.495 ns) = 5.606 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst\|Add0~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.064 ns updown_counter_noclock:inst\|Add0~79 8 COMB LOOP LCCOMB_X37_Y12_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 6.064 ns; Loc. = LCCOMB_X37_Y12_N14; Fanout = 2; COMB LOOP Node = 'updown_counter_noclock:inst\|Add0~79'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X38_Y12_N6 " "Info: Loc. = LCCOMB_X38_Y12_N6; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~79 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"updown_counter_noclock:inst\|Add0~79\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.319 ns) 6.694 ns updown_counter_noclock:inst\|nIn\[3\]~latch 9 REG LCCOMB_X37_Y12_N20 4 " "Info: 9: + IC(0.311 ns) + CELL(0.319 ns) = 6.694 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { updown_counter_noclock:inst|Add0~79 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.403 ns ( 80.71 % ) " "Info: Total cell delay = 5.403 ns ( 80.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.291 ns ( 19.29 % ) " "Info: Total interconnect delay = 1.291 ns ( 19.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|Add0~79 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.694 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|Add0~79 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.311ns } { 0.000ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 0.458ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 3.366 ns + Shortest register " "Info: + Shortest clock path from clock \"down\" to destination register is 3.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 488 368 536 504 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.322 ns) 2.824 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { down updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.178 ns) 3.366 ns updown_counter_noclock:inst\|nIn\[3\]~latch 3 REG LCCOMB_X37_Y12_N20 4 " "Info: 3: + IC(0.364 ns) + CELL(0.178 ns) = 3.366 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 40.82 % ) " "Info: Total cell delay = 1.374 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.992 ns ( 59.18 % ) " "Info: Total interconnect delay = 1.992 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.366 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.366 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.628ns 0.364ns } { 0.000ns 0.874ns 0.322ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down source 3.368 ns - Longest register " "Info: - Longest clock path from clock \"down\" to source register is 3.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 488 368 536 504 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.322 ns) 2.824 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { down updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 3.368 ns updown_counter_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X37_Y12_N26 3 " "Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 40.80 % ) " "Info: Total cell delay = 1.374 ns ( 40.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.994 ns ( 59.20 % ) " "Info: Total interconnect delay = 1.994 ns ( 59.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.628ns 0.366ns } { 0.000ns 0.874ns 0.322ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.366 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.366 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.628ns 0.364ns } { 0.000ns 0.874ns 0.322ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.628ns 0.366ns } { 0.000ns 0.874ns 0.322ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.042 ns + " "Info: + Micro setup delay of destination is 1.042 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.694 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|Add0~79 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.694 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|Add0~79 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.311ns } { 0.000ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 0.458ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.366 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.366 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.628ns 0.364ns } { 0.000ns 0.874ns 0.322ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.628ns 0.366ns } { 0.000ns 0.874ns 0.322ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "reset 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"reset\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "updown_counter_noclock:inst\|nIn\[0\]~_emulated sevenseg:inst1\|ones\[4\] reset 10.61 ns " "Info: Found hold time violation between source  pin or register \"updown_counter_noclock:inst\|nIn\[0\]~_emulated\" and destination pin or register \"sevenseg:inst1\|ones\[4\]\" for clock \"reset\" (Hold time is 10.61 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.779 ns + Largest " "Info: + Largest clock skew is 12.779 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 15.877 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 15.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 544 368 536 560 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.879 ns) 3.375 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X37_Y12_N5 2 " "Info: 2: + IC(1.632 ns) + CELL(0.879 ns) = 3.375 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 2; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 3.733 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 3.733 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.495 ns) 4.546 ns updown_counter_noclock:inst\|Add0~74 4 COMB LCCOMB_X37_Y12_N8 4 " "Info: 4: + IC(0.318 ns) + CELL(0.495 ns) = 4.546 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.327 ns) 5.873 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 5 COMB LOOP LCCOMB_X37_Y12_N0 7 " "Info: 5: + IC(0.000 ns) + CELL(1.327 ns) = 5.873 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X37_Y12_N0 " "Info: Loc. = LCCOMB_X37_Y12_N0; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~75 LCCOMB_X37_Y12_N10 " "Info: Loc. = LCCOMB_X37_Y12_N10; Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.495 ns) 6.674 ns updown_counter_noclock:inst\|Add0~76 6 COMB LCCOMB_X37_Y12_N10 4 " "Info: 6: + IC(0.306 ns) + CELL(0.495 ns) = 6.674 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.328 ns) 8.002 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 7 COMB LOOP LCCOMB_X37_Y12_N2 7 " "Info: 7: + IC(0.000 ns) + CELL(1.328 ns) = 8.002 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X37_Y12_N2 " "Info: Loc. = LCCOMB_X37_Y12_N2; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~77 LCCOMB_X37_Y12_N12 " "Info: Loc. = LCCOMB_X37_Y12_N12; Node \"updown_counter_noclock:inst\|Add0~77\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.495 ns) 8.853 ns updown_counter_noclock:inst\|Add0~78 8 COMB LCCOMB_X37_Y12_N12 3 " "Info: 8: + IC(0.356 ns) + CELL(0.495 ns) = 8.853 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst\|Add0~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.101 ns) 9.954 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 9 COMB LOOP LCCOMB_X38_Y12_N6 6 " "Info: 9: + IC(0.000 ns) + CELL(1.101 ns) = 9.954 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X38_Y12_N6 " "Info: Loc. = LCCOMB_X38_Y12_N6; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~79 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"updown_counter_noclock:inst\|Add0~79\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.517 ns) 10.813 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 10 COMB LCCOMB_X38_Y12_N12 1 " "Info: 10: + IC(0.342 ns) + CELL(0.517 ns) = 10.813 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.271 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 11 COMB LCCOMB_X38_Y12_N14 4 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 11.271 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.491 ns) 12.261 ns sevenseg:inst1\|Mux15~69 12 COMB LCCOMB_X37_Y12_N24 1 " "Info: 12: + IC(0.499 ns) + CELL(0.491 ns) = 12.261 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.000 ns) 14.182 ns sevenseg:inst1\|Mux15~69clkctrl 13 COMB CLKCTRL_G7 7 " "Info: 13: + IC(1.921 ns) + CELL(0.000 ns) = 14.182 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.319 ns) 15.877 ns sevenseg:inst1\|ones\[4\] 14 REG LCCOMB_X36_Y12_N16 1 " "Info: 14: + IC(1.376 ns) + CELL(0.319 ns) = 15.877 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.127 ns ( 57.49 % ) " "Info: Total cell delay = 9.127 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.750 ns ( 42.51 % ) " "Info: Total interconnect delay = 6.750 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.877 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.877 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.632ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.376ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 3.098 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to source register is 3.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 544 368 536 560 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.602 ns) 3.098 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X37_Y12_N5 2 " "Info: 2: + IC(1.632 ns) + CELL(0.602 ns) = 3.098 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 2; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 47.32 % ) " "Info: Total cell delay = 1.466 ns ( 47.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.632 ns ( 52.68 % ) " "Info: Total interconnect delay = 1.632 ns ( 52.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.098 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.632ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.877 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.877 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.632ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.376ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.098 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.632ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.892 ns - Shortest register register " "Info: - Shortest register to register delay is 1.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_noclock:inst\|nIn\[0\]~_emulated 1 REG LCFF_X37_Y12_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 2; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 2 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.521 ns) 1.196 ns sevenseg:inst1\|Mux12~34 3 COMB LCCOMB_X37_Y12_N6 1 " "Info: 3: + IC(0.317 ns) + CELL(0.521 ns) = 1.196 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux12~34'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.178 ns) 1.892 ns sevenseg:inst1\|ones\[4\] 4 REG LCCOMB_X36_Y12_N16 1 " "Info: 4: + IC(0.518 ns) + CELL(0.178 ns) = 1.892 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.057 ns ( 55.87 % ) " "Info: Total cell delay = 1.057 ns ( 55.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.835 ns ( 44.13 % ) " "Info: Total interconnect delay = 0.835 ns ( 44.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.892 ns" { updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux12~34 {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 0.317ns 0.518ns } { 0.000ns 0.358ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.877 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.877 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.632ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.376ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { reset updown_counter_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.098 ns" { reset {} reset~combout {} updown_counter_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.632ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { updown_counter_noclock:inst|nIn[0]~_emulated updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.892 ns" { updown_counter_noclock:inst|nIn[0]~_emulated {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux12~34 {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 0.317ns 0.518ns } { 0.000ns 0.358ns 0.521ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "up 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"up\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "updown_counter_noclock:inst\|nIn\[0\]~latch sevenseg:inst1\|ones\[4\] up 10.61 ns " "Info: Found hold time violation between source  pin or register \"updown_counter_noclock:inst\|nIn\[0\]~latch\" and destination pin or register \"sevenseg:inst1\|ones\[4\]\" for clock \"up\" (Hold time is 10.61 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.630 ns + Largest " "Info: + Largest clock skew is 12.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 15.861 ns + Longest register " "Info: + Longest clock path from clock \"up\" to destination register is 15.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 12 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.178 ns) 2.687 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { up updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 3.231 ns updown_counter_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X37_Y12_N26 3 " "Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.231 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.486 ns) 3.717 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 4 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 4: + IC(0.000 ns) + CELL(0.486 ns) = 3.717 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.495 ns) 4.530 ns updown_counter_noclock:inst\|Add0~74 5 COMB LCCOMB_X37_Y12_N8 4 " "Info: 5: + IC(0.318 ns) + CELL(0.495 ns) = 4.530 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.327 ns) 5.857 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X37_Y12_N0 7 " "Info: 6: + IC(0.000 ns) + CELL(1.327 ns) = 5.857 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X37_Y12_N0 " "Info: Loc. = LCCOMB_X37_Y12_N0; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~75 LCCOMB_X37_Y12_N10 " "Info: Loc. = LCCOMB_X37_Y12_N10; Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.495 ns) 6.658 ns updown_counter_noclock:inst\|Add0~76 7 COMB LCCOMB_X37_Y12_N10 4 " "Info: 7: + IC(0.306 ns) + CELL(0.495 ns) = 6.658 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.328 ns) 7.986 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 8 COMB LOOP LCCOMB_X37_Y12_N2 7 " "Info: 8: + IC(0.000 ns) + CELL(1.328 ns) = 7.986 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X37_Y12_N2 " "Info: Loc. = LCCOMB_X37_Y12_N2; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~77 LCCOMB_X37_Y12_N12 " "Info: Loc. = LCCOMB_X37_Y12_N12; Node \"updown_counter_noclock:inst\|Add0~77\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.495 ns) 8.837 ns updown_counter_noclock:inst\|Add0~78 9 COMB LCCOMB_X37_Y12_N12 3 " "Info: 9: + IC(0.356 ns) + CELL(0.495 ns) = 8.837 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst\|Add0~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.101 ns) 9.938 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 10 COMB LOOP LCCOMB_X38_Y12_N6 6 " "Info: 10: + IC(0.000 ns) + CELL(1.101 ns) = 9.938 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X38_Y12_N6 " "Info: Loc. = LCCOMB_X38_Y12_N6; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~79 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"updown_counter_noclock:inst\|Add0~79\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.517 ns) 10.797 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 11 COMB LCCOMB_X38_Y12_N12 1 " "Info: 11: + IC(0.342 ns) + CELL(0.517 ns) = 10.797 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.255 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 12 COMB LCCOMB_X38_Y12_N14 4 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.255 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.491 ns) 12.245 ns sevenseg:inst1\|Mux15~69 13 COMB LCCOMB_X37_Y12_N24 1 " "Info: 13: + IC(0.499 ns) + CELL(0.491 ns) = 12.245 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.000 ns) 14.166 ns sevenseg:inst1\|Mux15~69clkctrl 14 COMB CLKCTRL_G7 7 " "Info: 14: + IC(1.921 ns) + CELL(0.000 ns) = 14.166 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.319 ns) 15.861 ns sevenseg:inst1\|ones\[4\] 15 REG LCCOMB_X36_Y12_N16 1 " "Info: 15: + IC(1.376 ns) + CELL(0.319 ns) = 15.861 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.732 ns ( 55.05 % ) " "Info: Total cell delay = 8.732 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.129 ns ( 44.95 % ) " "Info: Total interconnect delay = 7.129 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.861 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.861 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.645ns 0.366ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.376ns } { 0.000ns 0.864ns 0.178ns 0.178ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up source 3.231 ns - Shortest register " "Info: - Shortest clock path from clock \"up\" to source register is 3.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 12 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.178 ns) 2.687 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { up updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 3.231 ns updown_counter_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X37_Y12_N26 3 " "Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.231 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.220 ns ( 37.76 % ) " "Info: Total cell delay = 1.220 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.011 ns ( 62.24 % ) " "Info: Total interconnect delay = 2.011 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.231 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.645ns 0.366ns } { 0.000ns 0.864ns 0.178ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.861 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.861 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.645ns 0.366ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.376ns } { 0.000ns 0.864ns 0.178ns 0.178ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.231 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.645ns 0.366ns } { 0.000ns 0.864ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.020 ns - Shortest register register " "Info: - Shortest register to register delay is 2.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X37_Y12_N26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.486 ns) 0.486 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 2 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 2: + IC(0.000 ns) + CELL(0.486 ns) = 0.486 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.521 ns) 1.324 ns sevenseg:inst1\|Mux12~34 3 COMB LCCOMB_X37_Y12_N6 1 " "Info: 3: + IC(0.317 ns) + CELL(0.521 ns) = 1.324 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux12~34'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.178 ns) 2.020 ns sevenseg:inst1\|ones\[4\] 4 REG LCCOMB_X36_Y12_N16 1 " "Info: 4: + IC(0.518 ns) + CELL(0.178 ns) = 2.020 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.185 ns ( 58.66 % ) " "Info: Total cell delay = 1.185 ns ( 58.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.835 ns ( 41.34 % ) " "Info: Total interconnect delay = 0.835 ns ( 41.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.020 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux12~34 {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 0.317ns 0.518ns } { 0.000ns 0.486ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.861 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.861 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.645ns 0.366ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.376ns } { 0.000ns 0.864ns 0.178ns 0.178ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.231 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.645ns 0.366ns } { 0.000ns 0.864ns 0.178ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.020 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux12~34 {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 0.317ns 0.518ns } { 0.000ns 0.486ns 0.521ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "down 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"down\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "updown_counter_noclock:inst\|nIn\[0\]~latch sevenseg:inst1\|ones\[4\] down 10.61 ns " "Info: Found hold time violation between source  pin or register \"updown_counter_noclock:inst\|nIn\[0\]~latch\" and destination pin or register \"sevenseg:inst1\|ones\[4\]\" for clock \"down\" (Hold time is 10.61 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.630 ns + Largest " "Info: + Largest clock skew is 12.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 15.998 ns + Longest register " "Info: + Longest clock path from clock \"down\" to destination register is 15.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 488 368 536 504 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.322 ns) 2.824 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { down updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 3.368 ns updown_counter_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X37_Y12_N26 3 " "Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.486 ns) 3.854 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 4 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 4: + IC(0.000 ns) + CELL(0.486 ns) = 3.854 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.495 ns) 4.667 ns updown_counter_noclock:inst\|Add0~74 5 COMB LCCOMB_X37_Y12_N8 4 " "Info: 5: + IC(0.318 ns) + CELL(0.495 ns) = 4.667 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.327 ns) 5.994 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X37_Y12_N0 7 " "Info: 6: + IC(0.000 ns) + CELL(1.327 ns) = 5.994 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X37_Y12_N0 " "Info: Loc. = LCCOMB_X37_Y12_N0; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~75 LCCOMB_X37_Y12_N10 " "Info: Loc. = LCCOMB_X37_Y12_N10; Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.495 ns) 6.795 ns updown_counter_noclock:inst\|Add0~76 7 COMB LCCOMB_X37_Y12_N10 4 " "Info: 7: + IC(0.306 ns) + CELL(0.495 ns) = 6.795 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.328 ns) 8.123 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 8 COMB LOOP LCCOMB_X37_Y12_N2 7 " "Info: 8: + IC(0.000 ns) + CELL(1.328 ns) = 8.123 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X37_Y12_N2 " "Info: Loc. = LCCOMB_X37_Y12_N2; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~77 LCCOMB_X37_Y12_N12 " "Info: Loc. = LCCOMB_X37_Y12_N12; Node \"updown_counter_noclock:inst\|Add0~77\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.495 ns) 8.974 ns updown_counter_noclock:inst\|Add0~78 9 COMB LCCOMB_X37_Y12_N12 3 " "Info: 9: + IC(0.356 ns) + CELL(0.495 ns) = 8.974 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst\|Add0~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.101 ns) 10.075 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 10 COMB LOOP LCCOMB_X38_Y12_N6 6 " "Info: 10: + IC(0.000 ns) + CELL(1.101 ns) = 10.075 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X38_Y12_N6 " "Info: Loc. = LCCOMB_X38_Y12_N6; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~79 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"updown_counter_noclock:inst\|Add0~79\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.517 ns) 10.934 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 11 COMB LCCOMB_X38_Y12_N12 1 " "Info: 11: + IC(0.342 ns) + CELL(0.517 ns) = 10.934 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.392 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 12 COMB LCCOMB_X38_Y12_N14 4 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.392 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.491 ns) 12.382 ns sevenseg:inst1\|Mux15~69 13 COMB LCCOMB_X37_Y12_N24 1 " "Info: 13: + IC(0.499 ns) + CELL(0.491 ns) = 12.382 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.000 ns) 14.303 ns sevenseg:inst1\|Mux15~69clkctrl 14 COMB CLKCTRL_G7 7 " "Info: 14: + IC(1.921 ns) + CELL(0.000 ns) = 14.303 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.319 ns) 15.998 ns sevenseg:inst1\|ones\[4\] 15 REG LCCOMB_X36_Y12_N16 1 " "Info: 15: + IC(1.376 ns) + CELL(0.319 ns) = 15.998 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.886 ns ( 55.54 % ) " "Info: Total cell delay = 8.886 ns ( 55.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.112 ns ( 44.46 % ) " "Info: Total interconnect delay = 7.112 ns ( 44.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.998 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.998 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.628ns 0.366ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.376ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down source 3.368 ns - Shortest register " "Info: - Shortest clock path from clock \"down\" to source register is 3.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 488 368 536 504 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.322 ns) 2.824 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { down updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 3.368 ns updown_counter_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X37_Y12_N26 3 " "Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 40.80 % ) " "Info: Total cell delay = 1.374 ns ( 40.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.994 ns ( 59.20 % ) " "Info: Total interconnect delay = 1.994 ns ( 59.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.628ns 0.366ns } { 0.000ns 0.874ns 0.322ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.998 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.998 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.628ns 0.366ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.376ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.628ns 0.366ns } { 0.000ns 0.874ns 0.322ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.020 ns - Shortest register register " "Info: - Shortest register to register delay is 2.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X37_Y12_N26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.486 ns) 0.486 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 2 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 2: + IC(0.000 ns) + CELL(0.486 ns) = 0.486 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.521 ns) 1.324 ns sevenseg:inst1\|Mux12~34 3 COMB LCCOMB_X37_Y12_N6 1 " "Info: 3: + IC(0.317 ns) + CELL(0.521 ns) = 1.324 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux12~34'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.178 ns) 2.020 ns sevenseg:inst1\|ones\[4\] 4 REG LCCOMB_X36_Y12_N16 1 " "Info: 4: + IC(0.518 ns) + CELL(0.178 ns) = 2.020 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.185 ns ( 58.66 % ) " "Info: Total cell delay = 1.185 ns ( 58.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.835 ns ( 41.34 % ) " "Info: Total interconnect delay = 0.835 ns ( 41.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.020 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux12~34 {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 0.317ns 0.518ns } { 0.000ns 0.486ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.998 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.998 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.628ns 0.366ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.376ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.628ns 0.366ns } { 0.000ns 0.874ns 0.322ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.020 ns" { updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux12~34 {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 0.317ns 0.518ns } { 0.000ns 0.486ns 0.521ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "updown_counter_noclock:inst\|nIn\[3\]~latch down up 7.737 ns register " "Info: tsu for register \"updown_counter_noclock:inst\|nIn\[3\]~latch\" (data pin = \"down\", clock pin = \"up\") is 7.737 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.924 ns + Longest pin register " "Info: + Longest pin to register delay is 9.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 488 368 536 504 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.322 ns) 2.824 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { down updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.892 ns) 3.716 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 3: + IC(0.000 ns) + CELL(0.892 ns) = 3.716 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.495 ns) 4.529 ns updown_counter_noclock:inst\|Add0~74 4 COMB LCCOMB_X37_Y12_N8 4 " "Info: 4: + IC(0.318 ns) + CELL(0.495 ns) = 4.529 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.327 ns) 5.856 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 5 COMB LOOP LCCOMB_X37_Y12_N0 7 " "Info: 5: + IC(0.000 ns) + CELL(1.327 ns) = 5.856 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X37_Y12_N0 " "Info: Loc. = LCCOMB_X37_Y12_N0; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~75 LCCOMB_X37_Y12_N10 " "Info: Loc. = LCCOMB_X37_Y12_N10; Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.495 ns) 6.657 ns updown_counter_noclock:inst\|Add0~76 6 COMB LCCOMB_X37_Y12_N10 4 " "Info: 6: + IC(0.306 ns) + CELL(0.495 ns) = 6.657 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.328 ns) 7.985 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 7 COMB LOOP LCCOMB_X37_Y12_N2 7 " "Info: 7: + IC(0.000 ns) + CELL(1.328 ns) = 7.985 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X37_Y12_N2 " "Info: Loc. = LCCOMB_X37_Y12_N2; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~77 LCCOMB_X37_Y12_N12 " "Info: Loc. = LCCOMB_X37_Y12_N12; Node \"updown_counter_noclock:inst\|Add0~77\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.495 ns) 8.836 ns updown_counter_noclock:inst\|Add0~78 8 COMB LCCOMB_X37_Y12_N12 3 " "Info: 8: + IC(0.356 ns) + CELL(0.495 ns) = 8.836 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst\|Add0~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.294 ns updown_counter_noclock:inst\|Add0~79 9 COMB LOOP LCCOMB_X37_Y12_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 9.294 ns; Loc. = LCCOMB_X37_Y12_N14; Fanout = 2; COMB LOOP Node = 'updown_counter_noclock:inst\|Add0~79'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X38_Y12_N6 " "Info: Loc. = LCCOMB_X38_Y12_N6; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~79 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"updown_counter_noclock:inst\|Add0~79\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.319 ns) 9.924 ns updown_counter_noclock:inst\|nIn\[3\]~latch 10 REG LCCOMB_X37_Y12_N20 4 " "Info: 10: + IC(0.311 ns) + CELL(0.319 ns) = 9.924 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { updown_counter_noclock:inst|Add0~79 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 70.59 % ) " "Info: Total cell delay = 7.005 ns ( 70.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.919 ns ( 29.41 % ) " "Info: Total interconnect delay = 2.919 ns ( 29.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.924 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|Add0~79 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.924 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|Add0~79 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.628ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.311ns } { 0.000ns 0.874ns 0.322ns 0.892ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 0.458ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.042 ns + " "Info: + Micro setup delay of destination is 1.042 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 3.229 ns - Shortest register " "Info: - Shortest clock path from clock \"up\" to destination register is 3.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 12 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.178 ns) 2.687 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { up updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.178 ns) 3.229 ns updown_counter_noclock:inst\|nIn\[3\]~latch 3 REG LCCOMB_X37_Y12_N20 4 " "Info: 3: + IC(0.364 ns) + CELL(0.178 ns) = 3.229 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 4; REG Node = 'updown_counter_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.220 ns ( 37.78 % ) " "Info: Total cell delay = 1.220 ns ( 37.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.009 ns ( 62.22 % ) " "Info: Total interconnect delay = 2.009 ns ( 62.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.645ns 0.364ns } { 0.000ns 0.864ns 0.178ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.924 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|Add0~79 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.924 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|Add0~79 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.628ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.311ns } { 0.000ns 0.874ns 0.322ns 0.892ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 0.458ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.645ns 0.364ns } { 0.000ns 0.864ns 0.178ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "down ssOut1\[6\] sevenseg:inst1\|ones\[6\] 22.930 ns register " "Info: tco from clock \"down\" to destination pin \"ssOut1\[6\]\" through register \"sevenseg:inst1\|ones\[6\]\" is 22.930 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down source 15.885 ns + Longest register " "Info: + Longest clock path from clock \"down\" to source register is 15.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 488 368 536 504 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.322 ns) 2.824 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { down updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 3.368 ns updown_counter_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X37_Y12_N26 3 " "Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.486 ns) 3.854 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 4 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 4: + IC(0.000 ns) + CELL(0.486 ns) = 3.854 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.495 ns) 4.667 ns updown_counter_noclock:inst\|Add0~74 5 COMB LCCOMB_X37_Y12_N8 4 " "Info: 5: + IC(0.318 ns) + CELL(0.495 ns) = 4.667 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.327 ns) 5.994 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X37_Y12_N0 7 " "Info: 6: + IC(0.000 ns) + CELL(1.327 ns) = 5.994 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X37_Y12_N0 " "Info: Loc. = LCCOMB_X37_Y12_N0; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~75 LCCOMB_X37_Y12_N10 " "Info: Loc. = LCCOMB_X37_Y12_N10; Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.495 ns) 6.795 ns updown_counter_noclock:inst\|Add0~76 7 COMB LCCOMB_X37_Y12_N10 4 " "Info: 7: + IC(0.306 ns) + CELL(0.495 ns) = 6.795 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.328 ns) 8.123 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 8 COMB LOOP LCCOMB_X37_Y12_N2 7 " "Info: 8: + IC(0.000 ns) + CELL(1.328 ns) = 8.123 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X37_Y12_N2 " "Info: Loc. = LCCOMB_X37_Y12_N2; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~77 LCCOMB_X37_Y12_N12 " "Info: Loc. = LCCOMB_X37_Y12_N12; Node \"updown_counter_noclock:inst\|Add0~77\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.495 ns) 8.974 ns updown_counter_noclock:inst\|Add0~78 9 COMB LCCOMB_X37_Y12_N12 3 " "Info: 9: + IC(0.356 ns) + CELL(0.495 ns) = 8.974 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst\|Add0~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.101 ns) 10.075 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 10 COMB LOOP LCCOMB_X38_Y12_N6 6 " "Info: 10: + IC(0.000 ns) + CELL(1.101 ns) = 10.075 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X38_Y12_N6 " "Info: Loc. = LCCOMB_X38_Y12_N6; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~79 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"updown_counter_noclock:inst\|Add0~79\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.517 ns) 10.934 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 11 COMB LCCOMB_X38_Y12_N12 1 " "Info: 11: + IC(0.342 ns) + CELL(0.517 ns) = 10.934 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.392 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 12 COMB LCCOMB_X38_Y12_N14 4 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.392 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.491 ns) 12.382 ns sevenseg:inst1\|Mux15~69 13 COMB LCCOMB_X37_Y12_N24 1 " "Info: 13: + IC(0.499 ns) + CELL(0.491 ns) = 12.382 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.000 ns) 14.303 ns sevenseg:inst1\|Mux15~69clkctrl 14 COMB CLKCTRL_G7 7 " "Info: 14: + IC(1.921 ns) + CELL(0.000 ns) = 14.303 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.178 ns) 15.885 ns sevenseg:inst1\|ones\[6\] 15 REG LCCOMB_X38_Y12_N2 1 " "Info: 15: + IC(1.404 ns) + CELL(0.178 ns) = 15.885 ns; Loc. = LCCOMB_X38_Y12_N2; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.745 ns ( 55.05 % ) " "Info: Total cell delay = 8.745 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.140 ns ( 44.95 % ) " "Info: Total interconnect delay = 7.140 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.885 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.885 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 1.628ns 0.366ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.404ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.045 ns + Longest register pin " "Info: + Longest register to pin delay is 7.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sevenseg:inst1\|ones\[6\] 1 REG LCCOMB_X38_Y12_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y12_N2; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.195 ns) + CELL(2.850 ns) 7.045 ns ssOut1\[6\] 2 PIN PIN_E2 0 " "Info: 2: + IC(4.195 ns) + CELL(2.850 ns) = 7.045 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'ssOut1\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.045 ns" { sevenseg:inst1|ones[6] ssOut1[6] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 552 1208 1384 568 "ssOut1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 40.45 % ) " "Info: Total cell delay = 2.850 ns ( 40.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.195 ns ( 59.55 % ) " "Info: Total interconnect delay = 4.195 ns ( 59.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.045 ns" { sevenseg:inst1|ones[6] ssOut1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.045 ns" { sevenseg:inst1|ones[6] {} ssOut1[6] {} } { 0.000ns 4.195ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.885 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.885 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 1.628ns 0.366ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.404ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.045 ns" { sevenseg:inst1|ones[6] ssOut1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.045 ns" { sevenseg:inst1|ones[6] {} ssOut1[6] {} } { 0.000ns 4.195ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "down ssOut2\[5\] 18.937 ns Longest " "Info: Longest tpd from source pin \"down\" to destination pin \"ssOut2\[5\]\" is 18.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 488 368 536 504 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.322 ns) 2.824 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { down updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.892 ns) 3.716 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 3: + IC(0.000 ns) + CELL(0.892 ns) = 3.716 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.495 ns) 4.529 ns updown_counter_noclock:inst\|Add0~74 4 COMB LCCOMB_X37_Y12_N8 4 " "Info: 4: + IC(0.318 ns) + CELL(0.495 ns) = 4.529 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.327 ns) 5.856 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 5 COMB LOOP LCCOMB_X37_Y12_N0 7 " "Info: 5: + IC(0.000 ns) + CELL(1.327 ns) = 5.856 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X37_Y12_N0 " "Info: Loc. = LCCOMB_X37_Y12_N0; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~75 LCCOMB_X37_Y12_N10 " "Info: Loc. = LCCOMB_X37_Y12_N10; Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.495 ns) 6.657 ns updown_counter_noclock:inst\|Add0~76 6 COMB LCCOMB_X37_Y12_N10 4 " "Info: 6: + IC(0.306 ns) + CELL(0.495 ns) = 6.657 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.328 ns) 7.985 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 7 COMB LOOP LCCOMB_X37_Y12_N2 7 " "Info: 7: + IC(0.000 ns) + CELL(1.328 ns) = 7.985 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X37_Y12_N2 " "Info: Loc. = LCCOMB_X37_Y12_N2; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~77 LCCOMB_X37_Y12_N12 " "Info: Loc. = LCCOMB_X37_Y12_N12; Node \"updown_counter_noclock:inst\|Add0~77\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.495 ns) 8.836 ns updown_counter_noclock:inst\|Add0~78 8 COMB LCCOMB_X37_Y12_N12 3 " "Info: 8: + IC(0.356 ns) + CELL(0.495 ns) = 8.836 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst\|Add0~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.101 ns) 9.937 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 9 COMB LOOP LCCOMB_X38_Y12_N6 6 " "Info: 9: + IC(0.000 ns) + CELL(1.101 ns) = 9.937 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X38_Y12_N6 " "Info: Loc. = LCCOMB_X38_Y12_N6; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~79 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"updown_counter_noclock:inst\|Add0~79\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.495 ns) 11.583 ns sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 10 COMB LCCOMB_X37_Y13_N20 1 " "Info: 10: + IC(1.151 ns) + CELL(0.495 ns) = 11.583 ns; Loc. = LCCOMB_X37_Y13_N20; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.041 ns sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 11 COMB LCCOMB_X37_Y13_N22 4 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 12.041 ns; Loc. = LCCOMB_X37_Y13_N22; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.036 ns) + CELL(2.860 ns) 18.937 ns ssOut2\[5\] 12 PIN PIN_D2 0 " "Info: 12: + IC(4.036 ns) + CELL(2.860 ns) = 18.937 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'ssOut2\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.896 ns" { sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 ssOut2[5] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 480 1200 1376 496 "ssOut2\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.142 ns ( 58.84 % ) " "Info: Total cell delay = 11.142 ns ( 58.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.795 ns ( 41.16 % ) " "Info: Total interconnect delay = 7.795 ns ( 41.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.937 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 ssOut2[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.937 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} ssOut2[5] {} } { 0.000ns 0.000ns 1.628ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 1.151ns 0.000ns 4.036ns } { 0.000ns 0.874ns 0.322ns 0.892ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.495ns 0.458ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sevenseg:inst1\|ones\[4\] up down 10.885 ns register " "Info: th for register \"sevenseg:inst1\|ones\[4\]\" (data pin = \"up\", clock pin = \"down\") is 10.885 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 15.998 ns + Longest register " "Info: + Longest clock path from clock \"down\" to destination register is 15.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 488 368 536 504 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.322 ns) 2.824 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.628 ns) + CELL(0.322 ns) = 2.824 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { down updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 3.368 ns updown_counter_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X37_Y12_N26 3 " "Info: 3: + IC(0.366 ns) + CELL(0.178 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y12_N26; Fanout = 3; REG Node = 'updown_counter_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.486 ns) 3.854 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 4 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 4: + IC(0.000 ns) + CELL(0.486 ns) = 3.854 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.495 ns) 4.667 ns updown_counter_noclock:inst\|Add0~74 5 COMB LCCOMB_X37_Y12_N8 4 " "Info: 5: + IC(0.318 ns) + CELL(0.495 ns) = 4.667 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.327 ns) 5.994 ns updown_counter_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X37_Y12_N0 7 " "Info: 6: + IC(0.000 ns) + CELL(1.327 ns) = 5.994 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X37_Y12_N0 " "Info: Loc. = LCCOMB_X37_Y12_N0; Node \"updown_counter_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~75 LCCOMB_X37_Y12_N10 " "Info: Loc. = LCCOMB_X37_Y12_N10; Node \"updown_counter_noclock:inst\|Add0~75\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~75 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.495 ns) 6.795 ns updown_counter_noclock:inst\|Add0~76 7 COMB LCCOMB_X37_Y12_N10 4 " "Info: 7: + IC(0.306 ns) + CELL(0.495 ns) = 6.795 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 4; COMB Node = 'updown_counter_noclock:inst\|Add0~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.328 ns) 8.123 ns updown_counter_noclock:inst\|nIn\[2\]~head_lut 8 COMB LOOP LCCOMB_X37_Y12_N2 7 " "Info: 8: + IC(0.000 ns) + CELL(1.328 ns) = 8.123 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X37_Y12_N2 " "Info: Loc. = LCCOMB_X37_Y12_N2; Node \"updown_counter_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~77 LCCOMB_X37_Y12_N12 " "Info: Loc. = LCCOMB_X37_Y12_N12; Node \"updown_counter_noclock:inst\|Add0~77\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~77 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.495 ns) 8.974 ns updown_counter_noclock:inst\|Add0~78 9 COMB LCCOMB_X37_Y12_N12 3 " "Info: 9: + IC(0.356 ns) + CELL(0.495 ns) = 8.974 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 3; COMB Node = 'updown_counter_noclock:inst\|Add0~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.101 ns) 10.075 ns updown_counter_noclock:inst\|nIn\[3\]~head_lut 10 COMB LOOP LCCOMB_X38_Y12_N6 6 " "Info: 10: + IC(0.000 ns) + CELL(1.101 ns) = 10.075 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 6; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X38_Y12_N6 " "Info: Loc. = LCCOMB_X38_Y12_N6; Node \"updown_counter_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|Add0~79 LCCOMB_X37_Y12_N14 " "Info: Loc. = LCCOMB_X37_Y12_N14; Node \"updown_counter_noclock:inst\|Add0~79\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|Add0~79 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 25 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.517 ns) 10.934 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 11 COMB LCCOMB_X38_Y12_N12 1 " "Info: 11: + IC(0.342 ns) + CELL(0.517 ns) = 10.934 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.392 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 12 COMB LCCOMB_X38_Y12_N14 4 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.392 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.491 ns) 12.382 ns sevenseg:inst1\|Mux15~69 13 COMB LCCOMB_X37_Y12_N24 1 " "Info: 13: + IC(0.499 ns) + CELL(0.491 ns) = 12.382 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.000 ns) 14.303 ns sevenseg:inst1\|Mux15~69clkctrl 14 COMB CLKCTRL_G7 7 " "Info: 14: + IC(1.921 ns) + CELL(0.000 ns) = 14.303 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.319 ns) 15.998 ns sevenseg:inst1\|ones\[4\] 15 REG LCCOMB_X36_Y12_N16 1 " "Info: 15: + IC(1.376 ns) + CELL(0.319 ns) = 15.998 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.886 ns ( 55.54 % ) " "Info: Total cell delay = 8.886 ns ( 55.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.112 ns ( 44.46 % ) " "Info: Total interconnect delay = 7.112 ns ( 44.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.998 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.998 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.628ns 0.366ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.376ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.113 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 12 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 12; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.178 ns) 2.687 ns updown_counter_noclock:inst\|nIn\[3\]~1 2 COMB LCCOMB_X37_Y12_N22 16 " "Info: 2: + IC(1.645 ns) + CELL(0.178 ns) = 2.687 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 16; COMB Node = 'updown_counter_noclock:inst\|nIn\[3\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { up updown_counter_noclock:inst|nIn[3]~1 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.892 ns) 3.579 ns updown_counter_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X37_Y12_N4 10 " "Info: 3: + IC(0.000 ns) + CELL(0.892 ns) = 3.579 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 10; COMB LOOP Node = 'updown_counter_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X37_Y12_N4 " "Info: Loc. = LCCOMB_X37_Y12_N4; Node \"updown_counter_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.521 ns) 4.417 ns sevenseg:inst1\|Mux12~34 4 COMB LCCOMB_X37_Y12_N6 1 " "Info: 4: + IC(0.317 ns) + CELL(0.521 ns) = 4.417 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux12~34'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.178 ns) 5.113 ns sevenseg:inst1\|ones\[4\] 5 REG LCCOMB_X36_Y12_N16 1 " "Info: 5: + IC(0.518 ns) + CELL(0.178 ns) = 5.113 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.633 ns ( 51.50 % ) " "Info: Total cell delay = 2.633 ns ( 51.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.480 ns ( 48.50 % ) " "Info: Total interconnect delay = 2.480 ns ( 48.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.113 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.113 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux12~34 {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.645ns 0.000ns 0.317ns 0.518ns } { 0.000ns 0.864ns 0.178ns 0.892ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.998 ns" { down updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~latch updown_counter_noclock:inst|nIn[0]~head_lut updown_counter_noclock:inst|Add0~74 updown_counter_noclock:inst|nIn[1]~head_lut updown_counter_noclock:inst|Add0~76 updown_counter_noclock:inst|nIn[2]~head_lut updown_counter_noclock:inst|Add0~78 updown_counter_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.998 ns" { down {} down~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~latch {} updown_counter_noclock:inst|nIn[0]~head_lut {} updown_counter_noclock:inst|Add0~74 {} updown_counter_noclock:inst|nIn[1]~head_lut {} updown_counter_noclock:inst|Add0~76 {} updown_counter_noclock:inst|nIn[2]~head_lut {} updown_counter_noclock:inst|Add0~78 {} updown_counter_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.628ns 0.366ns 0.000ns 0.318ns 0.000ns 0.306ns 0.000ns 0.356ns 0.000ns 0.342ns 0.000ns 0.499ns 1.921ns 1.376ns } { 0.000ns 0.874ns 0.322ns 0.178ns 0.486ns 0.495ns 1.327ns 0.495ns 1.328ns 0.495ns 1.101ns 0.517ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.113 ns" { up updown_counter_noclock:inst|nIn[3]~1 updown_counter_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux12~34 sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.113 ns" { up {} up~combout {} updown_counter_noclock:inst|nIn[3]~1 {} updown_counter_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux12~34 {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 1.645ns 0.000ns 0.317ns 0.518ns } { 0.000ns 0.864ns 0.178ns 0.892ns 0.521ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:44:59 2013 " "Info: Processing ended: Wed Oct 23 15:44:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
