

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">clock_stm32.h File Reference</div>  </div>
</div>
<div class="contents">

<p>Low-level clocking driver for Cortex-M3 STM32.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="compiler_8h_source.html">cfg/compiler.h</a>&gt;</code><br/>
</div>
<p><a href="clock__stm32_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa1d3d0ea72132df651c76fc1bdffffc"></a><!-- doxytag: member="clock_stm32.h::CR_OFFSET" ref="afa1d3d0ea72132df651c76fc1bdffffc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#afa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a>&#160;&#160;&#160;(RCC_OFFSET + 0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79f147c8b2f8fe05574f861483be5aa4"></a><!-- doxytag: member="clock_stm32.h::HSION_BITNUMBER" ref="a79f147c8b2f8fe05574f861483be5aa4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a79f147c8b2f8fe05574f861483be5aa4">HSION_BITNUMBER</a>&#160;&#160;&#160;0x00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3290a833c0e35ec17d32c2d494e6133"></a><!-- doxytag: member="clock_stm32.h::CR_HSION_BB" ref="ac3290a833c0e35ec17d32c2d494e6133" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a>&#160;&#160;&#160;((reg32_t *)(PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BITNUMBER * 4)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1360ce96541cc7c323d3ea4b5b885a64"></a><!-- doxytag: member="clock_stm32.h::PLLON_BITNUMBER" ref="a1360ce96541cc7c323d3ea4b5b885a64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a1360ce96541cc7c323d3ea4b5b885a64">PLLON_BITNUMBER</a>&#160;&#160;&#160;0x18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f1fb2589cb8b5ac2f7121aba1135a5f"></a><!-- doxytag: member="clock_stm32.h::CR_PLLON_BB" ref="a3f1fb2589cb8b5ac2f7121aba1135a5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a>&#160;&#160;&#160;((reg32_t *)(PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BITNUMBER * 4)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a993cf17c844a51d912cf099d4117bd70"></a><!-- doxytag: member="clock_stm32.h::CSSON_BITNUMBER" ref="a993cf17c844a51d912cf099d4117bd70" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a993cf17c844a51d912cf099d4117bd70">CSSON_BITNUMBER</a>&#160;&#160;&#160;0x13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca914aed10477ae4090fea0a9639b1ea"></a><!-- doxytag: member="clock_stm32.h::CR_CSSON_BB" ref="aca914aed10477ae4090fea0a9639b1ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a>&#160;&#160;&#160;((reg32_t *)(PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BITNUMBER * 4)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CR Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8682298330c3b9bae1992e4f1a0af985"></a><!-- doxytag: member="clock_stm32.h::CFGR_OFFSET" ref="a8682298330c3b9bae1992e4f1a0af985" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a8682298330c3b9bae1992e4f1a0af985">CFGR_OFFSET</a>&#160;&#160;&#160;(RCC_OFFSET + 0x04)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CFGR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82522a495a292b28cfa48c51de616d54"></a><!-- doxytag: member="clock_stm32.h::USBPRE_BITNUMBER" ref="a82522a495a292b28cfa48c51de616d54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a82522a495a292b28cfa48c51de616d54">USBPRE_BITNUMBER</a>&#160;&#160;&#160;0x16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CFGR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abde4e60349b8412a79611c0aeb27c3a2"></a><!-- doxytag: member="clock_stm32.h::CFGR_USBPRE_BB" ref="abde4e60349b8412a79611c0aeb27c3a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#abde4e60349b8412a79611c0aeb27c3a2">CFGR_USBPRE_BB</a>&#160;&#160;&#160;((reg32_t *)(PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BITNUMBER * 4)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CFGR Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f8a0c3cb5f5c835bf7eef09515138ad"></a><!-- doxytag: member="clock_stm32.h::BDCR_OFFSET" ref="a5f8a0c3cb5f5c835bf7eef09515138ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a>&#160;&#160;&#160;(RCC_OFFSET + 0x20)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">BDCR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58db3c6eeaa150182f32e741e2ad8066"></a><!-- doxytag: member="clock_stm32.h::RTCEN_BITNUMBER" ref="a58db3c6eeaa150182f32e741e2ad8066" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a58db3c6eeaa150182f32e741e2ad8066">RTCEN_BITNUMBER</a>&#160;&#160;&#160;0x0F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">BDCR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af70aaf70b0752ccb3a60307b2fb46038"></a><!-- doxytag: member="clock_stm32.h::BDCR_RTCEN_BB" ref="af70aaf70b0752ccb3a60307b2fb46038" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#af70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a>&#160;&#160;&#160;((reg32_t *)(PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BITNUMBER * 4)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">BDCR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a86677bfcc1259edf9b9a5f85e7e04a"></a><!-- doxytag: member="clock_stm32.h::BDRST_BITNUMBER" ref="a8a86677bfcc1259edf9b9a5f85e7e04a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a8a86677bfcc1259edf9b9a5f85e7e04a">BDRST_BITNUMBER</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">BDCR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a892fdf297b85b85cbaf0723649b31818"></a><!-- doxytag: member="clock_stm32.h::BDCR_BDRST_BB" ref="a892fdf297b85b85cbaf0723649b31818" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a>&#160;&#160;&#160;((reg32_t *)(PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BITNUMBER * 4)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">BDCR Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a984cbe73312b6d3d355c5053763d499a"></a><!-- doxytag: member="clock_stm32.h::CSR_OFFSET" ref="a984cbe73312b6d3d355c5053763d499a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</a>&#160;&#160;&#160;(RCC_OFFSET + 0x24)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a240275048c246bf22b5fce8ff4f7b33d"></a><!-- doxytag: member="clock_stm32.h::LSION_BITNUMBER" ref="a240275048c246bf22b5fce8ff4f7b33d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a240275048c246bf22b5fce8ff4f7b33d">LSION_BITNUMBER</a>&#160;&#160;&#160;0x00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa253e36e7e5fb02998c0e4d0388abc52"></a><!-- doxytag: member="clock_stm32.h::CSR_LSION_BB" ref="aa253e36e7e5fb02998c0e4d0388abc52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a>&#160;&#160;&#160;((reg32_t *)(PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BITNUMBER * 4)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af98c4f5200a3829fd6b7554489a60067"></a><!-- doxytag: member="clock_stm32.h::CR_HSEBYP_RESET" ref="af98c4f5200a3829fd6b7554489a60067" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#af98c4f5200a3829fd6b7554489a60067">CR_HSEBYP_RESET</a>&#160;&#160;&#160;(0xFFFBFFFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95541c70b995bfa30703b519474e8b40"></a><!-- doxytag: member="clock_stm32.h::CR_HSEBYP_SET" ref="a95541c70b995bfa30703b519474e8b40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a95541c70b995bfa30703b519474e8b40">CR_HSEBYP_SET</a>&#160;&#160;&#160;(0x00040000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dc584df8ef92beb30fc7b426e7301e2"></a><!-- doxytag: member="clock_stm32.h::CR_HSEON_RESET" ref="a0dc584df8ef92beb30fc7b426e7301e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a0dc584df8ef92beb30fc7b426e7301e2">CR_HSEON_RESET</a>&#160;&#160;&#160;(0xFFFEFFFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d4e7f5bb4fab65bedf7be8bb0a79576"></a><!-- doxytag: member="clock_stm32.h::CR_HSEON_SET" ref="a7d4e7f5bb4fab65bedf7be8bb0a79576" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a7d4e7f5bb4fab65bedf7be8bb0a79576">CR_HSEON_SET</a>&#160;&#160;&#160;(0x00010000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c8480163f245d6b41f4b75d0ffe3ebd"></a><!-- doxytag: member="clock_stm32.h::CR_HSITRIM_MASK" ref="a7c8480163f245d6b41f4b75d0ffe3ebd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a7c8480163f245d6b41f4b75d0ffe3ebd">CR_HSITRIM_MASK</a>&#160;&#160;&#160;(0xFFFFFF07)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40bf87578e6cbebf073843834b08f704"></a><!-- doxytag: member="clock_stm32.h::CFGR_PLL_MASK" ref="a40bf87578e6cbebf073843834b08f704" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a40bf87578e6cbebf073843834b08f704">CFGR_PLL_MASK</a>&#160;&#160;&#160;(0xFFC0FFFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e7227a6d6306cb6b1b2d2c3286095cc"></a><!-- doxytag: member="clock_stm32.h::CFGR_PLLMull_MASK" ref="a7e7227a6d6306cb6b1b2d2c3286095cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a7e7227a6d6306cb6b1b2d2c3286095cc">CFGR_PLLMull_MASK</a>&#160;&#160;&#160;(0x003C0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0d5ea668e7db64d732f26603badec54"></a><!-- doxytag: member="clock_stm32.h::CFGR_PLLSRC_MASK" ref="ab0d5ea668e7db64d732f26603badec54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ab0d5ea668e7db64d732f26603badec54">CFGR_PLLSRC_MASK</a>&#160;&#160;&#160;(0x00010000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0013b3739a84519b7d03ec780a90972c"></a><!-- doxytag: member="clock_stm32.h::CFGR_PLLXTPRE_MASK" ref="a0013b3739a84519b7d03ec780a90972c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a0013b3739a84519b7d03ec780a90972c">CFGR_PLLXTPRE_MASK</a>&#160;&#160;&#160;(0x00020000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65e435a1fd966d0100957c7c1ba4b91e"></a><!-- doxytag: member="clock_stm32.h::CFGR_SWS_MASK" ref="a65e435a1fd966d0100957c7c1ba4b91e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a65e435a1fd966d0100957c7c1ba4b91e">CFGR_SWS_MASK</a>&#160;&#160;&#160;(0x0000000C)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2207a0e7d8008393e2bb8b5caef8c51a"></a><!-- doxytag: member="clock_stm32.h::CFGR_SW_MASK" ref="a2207a0e7d8008393e2bb8b5caef8c51a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a2207a0e7d8008393e2bb8b5caef8c51a">CFGR_SW_MASK</a>&#160;&#160;&#160;(0xFFFFFFFC)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0617929f0c8b3f31393ea9efd06b873f"></a><!-- doxytag: member="clock_stm32.h::CFGR_HPRE_RESET_MASK" ref="a0617929f0c8b3f31393ea9efd06b873f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a0617929f0c8b3f31393ea9efd06b873f">CFGR_HPRE_RESET_MASK</a>&#160;&#160;&#160;(0xFFFFFF0F)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10a045284b275ab92d7c4a6332fc4e7c"></a><!-- doxytag: member="clock_stm32.h::CFGR_HPRE_SET_MASK" ref="a10a045284b275ab92d7c4a6332fc4e7c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a10a045284b275ab92d7c4a6332fc4e7c">CFGR_HPRE_SET_MASK</a>&#160;&#160;&#160;(0x000000F0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca58c96b96101e0ca7cb600ceef1734f"></a><!-- doxytag: member="clock_stm32.h::CFGR_PPRE1_RESET_MASK" ref="aca58c96b96101e0ca7cb600ceef1734f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aca58c96b96101e0ca7cb600ceef1734f">CFGR_PPRE1_RESET_MASK</a>&#160;&#160;&#160;(0xFFFFF8FF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e932fc381b08378dc828b0202322116"></a><!-- doxytag: member="clock_stm32.h::CFGR_PPRE1_SET_MASK" ref="a6e932fc381b08378dc828b0202322116" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a6e932fc381b08378dc828b0202322116">CFGR_PPRE1_SET_MASK</a>&#160;&#160;&#160;(0x00000700)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b2371c6fc3acbac9b71d06691ceb500"></a><!-- doxytag: member="clock_stm32.h::CFGR_PPRE2_RESET_MASK" ref="a2b2371c6fc3acbac9b71d06691ceb500" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a2b2371c6fc3acbac9b71d06691ceb500">CFGR_PPRE2_RESET_MASK</a>&#160;&#160;&#160;(0xFFFFC7FF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c2d7e90f101c7f92d97e46e6fb90a34"></a><!-- doxytag: member="clock_stm32.h::CFGR_PPRE2_SET_MASK" ref="a5c2d7e90f101c7f92d97e46e6fb90a34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a5c2d7e90f101c7f92d97e46e6fb90a34">CFGR_PPRE2_SET_MASK</a>&#160;&#160;&#160;(0x00003800)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a0fb0387dc0764d8a98d167dcfcde15"></a><!-- doxytag: member="clock_stm32.h::CFGR_ADCPRE_RESET_MASK" ref="a7a0fb0387dc0764d8a98d167dcfcde15" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a7a0fb0387dc0764d8a98d167dcfcde15">CFGR_ADCPRE_RESET_MASK</a>&#160;&#160;&#160;(0xFFFF3FFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a992f5998f8fbd7f8b1df769914a2ebf2"></a><!-- doxytag: member="clock_stm32.h::CFGR_ADCPRE_SET_MASK" ref="a992f5998f8fbd7f8b1df769914a2ebf2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a992f5998f8fbd7f8b1df769914a2ebf2">CFGR_ADCPRE_SET_MASK</a>&#160;&#160;&#160;(0x0000C000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec006f1423af2a9b4685fe8e4a545c91"></a><!-- doxytag: member="clock_stm32.h::CSR_RVMF_SET" ref="aec006f1423af2a9b4685fe8e4a545c91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aec006f1423af2a9b4685fe8e4a545c91">CSR_RVMF_SET</a>&#160;&#160;&#160;(0x01000000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a890221cb651a3f30f6d1bca0d9b0e13d"></a><!-- doxytag: member="clock_stm32.h::FLAG_MASK" ref="a890221cb651a3f30f6d1bca0d9b0e13d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a890221cb651a3f30f6d1bca0d9b0e13d">FLAG_MASK</a>&#160;&#160;&#160;(0x1F)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa8c76e274d0f6dd2cefb5d0b17fbc37"></a><!-- doxytag: member="clock_stm32.h::HSI_VALUE" ref="aaa8c76e274d0f6dd2cefb5d0b17fbc37" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>&#160;&#160;&#160;(8000000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a083c9dde2e3753a686e8417a9fdb0ba9"></a><!-- doxytag: member="clock_stm32.h::BDCR_BASE" ref="a083c9dde2e3753a686e8417a9fdb0ba9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a083c9dde2e3753a686e8417a9fdb0ba9">BDCR_BASE</a>&#160;&#160;&#160;(PERIPH_BASE + BDCR_OFFSET)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a827d986723e7ce652fa733bb8184d216"></a><!-- doxytag: member="clock_stm32.h::RCC_FLAG_HSIRDY" ref="a827d986723e7ce652fa733bb8184d216" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;(0x20)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a173edf47bec93cf269a0e8d0fec9997c"></a><!-- doxytag: member="clock_stm32.h::RCC_FLAG_HSERDY" ref="a173edf47bec93cf269a0e8d0fec9997c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;(0x31)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af82d8afb18d9df75db1d6c08b9c50046"></a><!-- doxytag: member="clock_stm32.h::RCC_FLAG_PLLRDY" ref="af82d8afb18d9df75db1d6c08b9c50046" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#af82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;(0x39)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9fb963db446c16e46a18908f7fe1927"></a><!-- doxytag: member="clock_stm32.h::RCC_FLAG_LSERDY" ref="ac9fb963db446c16e46a18908f7fe1927" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;(0x41)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c5e4992314d347597621bfe7ab10d72"></a><!-- doxytag: member="clock_stm32.h::RCC_FLAG_LSIRDY" ref="a8c5e4992314d347597621bfe7ab10d72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;(0x61)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfc3ab5d4a8a94ec1c9f38794ce37ad6"></a><!-- doxytag: member="clock_stm32.h::RCC_FLAG_PINRST" ref="abfc3ab5d4a8a94ec1c9f38794ce37ad6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#abfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;(0x7A)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39ad309070f416720207eece5da7dc2c"></a><!-- doxytag: member="clock_stm32.h::RCC_FLAG_PORRST" ref="a39ad309070f416720207eece5da7dc2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</a>&#160;&#160;&#160;(0x7B)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7852615e9b19f0b2dbc8d08c7594b52"></a><!-- doxytag: member="clock_stm32.h::RCC_FLAG_SFTRST" ref="af7852615e9b19f0b2dbc8d08c7594b52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#af7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;(0x7C)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac46bac8a97cf16635ff7ffc1e6c657f"></a><!-- doxytag: member="clock_stm32.h::RCC_FLAG_IWDGRST" ref="aac46bac8a97cf16635ff7ffc1e6c657f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;(0x7D)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa80b60b2d497ccd7b7de1075009999a7"></a><!-- doxytag: member="clock_stm32.h::RCC_FLAG_WWDGRST" ref="aa80b60b2d497ccd7b7de1075009999a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;(0x7E)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67049531354aed7546971163d02c9920"></a><!-- doxytag: member="clock_stm32.h::RCC_FLAG_LPWRRST" ref="a67049531354aed7546971163d02c9920" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;(0x7F)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa01c2b7d2b8ed050b5d67b9d65b697de"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_HSI" ref="aa01c2b7d2b8ed050b5d67b9d65b697de" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aa01c2b7d2b8ed050b5d67b9d65b697de">RCC_SYSCLK_HSI</a>&#160;&#160;&#160;(0x00000000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8ef2bd5c5a0bf0c67939f540729d7d3"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_HSE" ref="aa8ef2bd5c5a0bf0c67939f540729d7d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aa8ef2bd5c5a0bf0c67939f540729d7d3">RCC_SYSCLK_HSE</a>&#160;&#160;&#160;(0x00000001)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d2b1a11555d0705eedcd13c6f4cd96d"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_PLLCLK" ref="a6d2b1a11555d0705eedcd13c6f4cd96d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a6d2b1a11555d0705eedcd13c6f4cd96d">RCC_SYSCLK_PLLCLK</a>&#160;&#160;&#160;(0x00000002)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cb9a0100ca7c9208c8005fea2b2b14f"></a><!-- doxytag: member="clock_stm32.h::RCC_PLL_HSI_DIV2" ref="a9cb9a0100ca7c9208c8005fea2b2b14f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a9cb9a0100ca7c9208c8005fea2b2b14f">RCC_PLL_HSI_DIV2</a>&#160;&#160;&#160;(0x00000000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed975a933fa3f44ade0d8cb6c836f8c1"></a><!-- doxytag: member="clock_stm32.h::RCC_PLL_HSE_DIV1" ref="aed975a933fa3f44ade0d8cb6c836f8c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aed975a933fa3f44ade0d8cb6c836f8c1">RCC_PLL_HSE_DIV1</a>&#160;&#160;&#160;(0x00010000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fea14758c31a21f21ee51cc09886865"></a><!-- doxytag: member="clock_stm32.h::RCC_PLL_HSE_DIV2" ref="a4fea14758c31a21f21ee51cc09886865" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a4fea14758c31a21f21ee51cc09886865">RCC_PLL_HSE_DIV2</a>&#160;&#160;&#160;(0x00030000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ebe1dfbc2ae31e70f36244f10bf6d5f"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_2" ref="a0ebe1dfbc2ae31e70f36244f10bf6d5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a0ebe1dfbc2ae31e70f36244f10bf6d5f">RCC_PLLMUL_2</a>&#160;&#160;&#160;(0x00000000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ff52ba9f89830affd1e02929b4db74e"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_3" ref="a7ff52ba9f89830affd1e02929b4db74e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a7ff52ba9f89830affd1e02929b4db74e">RCC_PLLMUL_3</a>&#160;&#160;&#160;(0x00040000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48cf05c73391e2319b0be6b2a3c9d9c9"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_4" ref="a48cf05c73391e2319b0be6b2a3c9d9c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a48cf05c73391e2319b0be6b2a3c9d9c9">RCC_PLLMUL_4</a>&#160;&#160;&#160;(0x00080000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2aad010d32a927503903fbecc9a3349e"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_5" ref="a2aad010d32a927503903fbecc9a3349e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a2aad010d32a927503903fbecc9a3349e">RCC_PLLMUL_5</a>&#160;&#160;&#160;(0x000C0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbc14a066a66d57867c5f1f5a3669201"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_6" ref="acbc14a066a66d57867c5f1f5a3669201" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#acbc14a066a66d57867c5f1f5a3669201">RCC_PLLMUL_6</a>&#160;&#160;&#160;(0x00100000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3f8576a2b5fcd87cc80ae5af5ebe622"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_7" ref="aa3f8576a2b5fcd87cc80ae5af5ebe622" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aa3f8576a2b5fcd87cc80ae5af5ebe622">RCC_PLLMUL_7</a>&#160;&#160;&#160;(0x00140000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2dc44220ad0fa4e951fa2bd64b3b154"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_8" ref="aa2dc44220ad0fa4e951fa2bd64b3b154" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aa2dc44220ad0fa4e951fa2bd64b3b154">RCC_PLLMUL_8</a>&#160;&#160;&#160;(0x00180000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49dd72117c564c0dceb20c3912d5e3df"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_9" ref="a49dd72117c564c0dceb20c3912d5e3df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a49dd72117c564c0dceb20c3912d5e3df">RCC_PLLMUL_9</a>&#160;&#160;&#160;(0x001C0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5efcaffdf90a8c8b80283591eb6c5941"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_10" ref="a5efcaffdf90a8c8b80283591eb6c5941" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a5efcaffdf90a8c8b80283591eb6c5941">RCC_PLLMUL_10</a>&#160;&#160;&#160;(0x00200000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb23fe23844170409bd89186977f9ffe"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_11" ref="acb23fe23844170409bd89186977f9ffe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#acb23fe23844170409bd89186977f9ffe">RCC_PLLMUL_11</a>&#160;&#160;&#160;(0x00240000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb9e97f00772bed44ea9dae4788b16d0"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_12" ref="aeb9e97f00772bed44ea9dae4788b16d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aeb9e97f00772bed44ea9dae4788b16d0">RCC_PLLMUL_12</a>&#160;&#160;&#160;(0x00280000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65080fb774246025eb08f6ba007e9efd"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_13" ref="a65080fb774246025eb08f6ba007e9efd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a65080fb774246025eb08f6ba007e9efd">RCC_PLLMUL_13</a>&#160;&#160;&#160;(0x002C0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c3a76ddafac11a483ffda9e0e8a5f16"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_14" ref="a3c3a76ddafac11a483ffda9e0e8a5f16" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a3c3a76ddafac11a483ffda9e0e8a5f16">RCC_PLLMUL_14</a>&#160;&#160;&#160;(0x00300000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4845fc6b0fdd66ccccb1b9bf3262a704"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_15" ref="a4845fc6b0fdd66ccccb1b9bf3262a704" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a4845fc6b0fdd66ccccb1b9bf3262a704">RCC_PLLMUL_15</a>&#160;&#160;&#160;(0x00340000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a303c5bb3511ab4dc8afc78eb8a94db6e"></a><!-- doxytag: member="clock_stm32.h::RCC_PLLMUL_16" ref="a303c5bb3511ab4dc8afc78eb8a94db6e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a303c5bb3511ab4dc8afc78eb8a94db6e">RCC_PLLMUL_16</a>&#160;&#160;&#160;(0x00380000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e3fcdef0e5d77bb61a52420fe1e9fbc"></a><!-- doxytag: member="clock_stm32.h::RCC_HCLK_DIV1" ref="a8e3fcdef0e5d77bb61a52420fe1e9fbc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;(0x00000000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d2ebcf280d85e8449a5fb7b994b5169"></a><!-- doxytag: member="clock_stm32.h::RCC_HCLK_DIV2" ref="a4d2ebcf280d85e8449a5fb7b994b5169" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;(0x00000400)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85b5f4fd936e22a3f4df5ed756f6e083"></a><!-- doxytag: member="clock_stm32.h::RCC_HCLK_DIV4" ref="a85b5f4fd936e22a3f4df5ed756f6e083" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;(0x00000500)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb18bc60e2c639cb59244bedb54f7bb3"></a><!-- doxytag: member="clock_stm32.h::RCC_HCLK_DIV8" ref="adb18bc60e2c639cb59244bedb54f7bb3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#adb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;(0x00000600)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27ac27d48360121bc2dc68b99dc8845d"></a><!-- doxytag: member="clock_stm32.h::RCC_HCLK_DIV16" ref="a27ac27d48360121bc2dc68b99dc8845d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;(0x00000700)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8387dc14d665bcf7a3b2d92ef0b0c8d1"></a><!-- doxytag: member="clock_stm32.h::RCC_USBCLK_PLLCLK_1DIV5" ref="a8387dc14d665bcf7a3b2d92ef0b0c8d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a8387dc14d665bcf7a3b2d92ef0b0c8d1">RCC_USBCLK_PLLCLK_1DIV5</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b9571bdda3c0853a56608afb50ec11d"></a><!-- doxytag: member="clock_stm32.h::RCC_USBCLK_PLLCLK_DIV1" ref="a1b9571bdda3c0853a56608afb50ec11d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a1b9571bdda3c0853a56608afb50ec11d">RCC_USBCLK_PLLCLK_DIV1</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad87bdfdc0161d5c8c8681a648889d221"></a><!-- doxytag: member="clock_stm32.h::RCC_PCLK2_DIV2" ref="ad87bdfdc0161d5c8c8681a648889d221" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ad87bdfdc0161d5c8c8681a648889d221">RCC_PCLK2_DIV2</a>&#160;&#160;&#160;(0x00000000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0820b3c45a438d13c7972a0755c4b96"></a><!-- doxytag: member="clock_stm32.h::RCC_PCLK2_DIV4" ref="ab0820b3c45a438d13c7972a0755c4b96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ab0820b3c45a438d13c7972a0755c4b96">RCC_PCLK2_DIV4</a>&#160;&#160;&#160;(0x00004000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40c04975b2d69f04ace1284f3b44dbb6"></a><!-- doxytag: member="clock_stm32.h::RCC_PCLK2_DIV6" ref="a40c04975b2d69f04ace1284f3b44dbb6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a40c04975b2d69f04ace1284f3b44dbb6">RCC_PCLK2_DIV6</a>&#160;&#160;&#160;(0x00008000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57ad7e9c5a7fbaf169586745ae349512"></a><!-- doxytag: member="clock_stm32.h::RCC_PCLK2_DIV8" ref="a57ad7e9c5a7fbaf169586745ae349512" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a57ad7e9c5a7fbaf169586745ae349512">RCC_PCLK2_DIV8</a>&#160;&#160;&#160;(0x0000C000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a226f5bf675015ea677868132b6b83494"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_DIV1" ref="a226f5bf675015ea677868132b6b83494" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;(0x00000000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac37c0610458a92e3cb32ec81014625c3"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_DIV2" ref="ac37c0610458a92e3cb32ec81014625c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;(0x00000080)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fd3652d6853563cdf388a4386b9d22f"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_DIV4" ref="a6fd3652d6853563cdf388a4386b9d22f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;(0x00000090)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7def31373854ba9c72bb76b1d13e3aad"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_DIV8" ref="a7def31373854ba9c72bb76b1d13e3aad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;(0x000000A0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a895462b261e03eade3d0139cc1327a51"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_DIV16" ref="a895462b261e03eade3d0139cc1327a51" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;(0x000000B0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73814b5a7ee000687ec8334637ca5b14"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_DIV64" ref="a73814b5a7ee000687ec8334637ca5b14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;(0x000000C0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43eddf4d4160df30548a714dce102ad8"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_DIV128" ref="a43eddf4d4160df30548a714dce102ad8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;(0x000000D0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94956d6e9c3a78230bf660b838f987e2"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_DIV256" ref="a94956d6e9c3a78230bf660b838f987e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;(0x000000E0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe18a9d55c0858bbfe3db657fb64c76d"></a><!-- doxytag: member="clock_stm32.h::RCC_SYSCLK_DIV512" ref="abe18a9d55c0858bbfe3db657fb64c76d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#abe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;(0x000000F0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC registers bit mask. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ba5335f82afa1083b532aab94efd871"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_TIM2" ref="a3ba5335f82afa1083b532aab94efd871" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a3ba5335f82afa1083b532aab94efd871">RCC_APB1_TIM2</a>&#160;&#160;&#160;(0x00000001)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0d4681c9456c7161bf94bdd5a095770"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_TIM3" ref="ad0d4681c9456c7161bf94bdd5a095770" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ad0d4681c9456c7161bf94bdd5a095770">RCC_APB1_TIM3</a>&#160;&#160;&#160;(0x00000002)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab52090bacc1c0d4425981bf4f1f2783f"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_TIM4" ref="ab52090bacc1c0d4425981bf4f1f2783f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ab52090bacc1c0d4425981bf4f1f2783f">RCC_APB1_TIM4</a>&#160;&#160;&#160;(0x00000004)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb23b693331cbb970449f5093a5389d7"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_WWDG" ref="adb23b693331cbb970449f5093a5389d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#adb23b693331cbb970449f5093a5389d7">RCC_APB1_WWDG</a>&#160;&#160;&#160;(0x00000800)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4254d4910a1905d9ef803326ac45959a"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_SPI2" ref="a4254d4910a1905d9ef803326ac45959a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a4254d4910a1905d9ef803326ac45959a">RCC_APB1_SPI2</a>&#160;&#160;&#160;(0x00004000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa77ed4a407112786cba17dc4e226a196"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_USART2" ref="aa77ed4a407112786cba17dc4e226a196" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aa77ed4a407112786cba17dc4e226a196">RCC_APB1_USART2</a>&#160;&#160;&#160;(0x00020000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab65350e32b5510ecb233ef01635105bb"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_USART3" ref="ab65350e32b5510ecb233ef01635105bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ab65350e32b5510ecb233ef01635105bb">RCC_APB1_USART3</a>&#160;&#160;&#160;(0x00040000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aedd2f56c46d8075faaa7e1280d265777"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_I2C1" ref="aedd2f56c46d8075faaa7e1280d265777" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aedd2f56c46d8075faaa7e1280d265777">RCC_APB1_I2C1</a>&#160;&#160;&#160;(0x00200000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2648e94a31cf03d28518e5d3f9187b7"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_I2C2" ref="ad2648e94a31cf03d28518e5d3f9187b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ad2648e94a31cf03d28518e5d3f9187b7">RCC_APB1_I2C2</a>&#160;&#160;&#160;(0x00400000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b2240a4c5d19bd1128cb55fdcd8ad08"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_USB" ref="a1b2240a4c5d19bd1128cb55fdcd8ad08" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a1b2240a4c5d19bd1128cb55fdcd8ad08">RCC_APB1_USB</a>&#160;&#160;&#160;(0x00800000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec73f9152cf30dd2f05f162ef428237a"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_CAN" ref="aec73f9152cf30dd2f05f162ef428237a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aec73f9152cf30dd2f05f162ef428237a">RCC_APB1_CAN</a>&#160;&#160;&#160;(0x02000000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a959b8dad36f618aa2064cf7a3235ad5b"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_BKP" ref="a959b8dad36f618aa2064cf7a3235ad5b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a959b8dad36f618aa2064cf7a3235ad5b">RCC_APB1_BKP</a>&#160;&#160;&#160;(0x08000000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af81d02091b6e43b340c34b2f9288448f"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_PWR" ref="af81d02091b6e43b340c34b2f9288448f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#af81d02091b6e43b340c34b2f9288448f">RCC_APB1_PWR</a>&#160;&#160;&#160;(0x10000000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad79d350d26899e1de0bf04d9bff012cf"></a><!-- doxytag: member="clock_stm32.h::RCC_APB1_ALL" ref="ad79d350d26899e1de0bf04d9bff012cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ad79d350d26899e1de0bf04d9bff012cf">RCC_APB1_ALL</a>&#160;&#160;&#160;(0x1AE64807)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB1 peripheral. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4815dd8cca8dc02f2ea478163a0986e1"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_AFIO" ref="a4815dd8cca8dc02f2ea478163a0986e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a4815dd8cca8dc02f2ea478163a0986e1">RCC_APB2_AFIO</a>&#160;&#160;&#160;(0x00000001)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90c442661bc0d218917911fbad0887a7"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_GPIOA" ref="a90c442661bc0d218917911fbad0887a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a90c442661bc0d218917911fbad0887a7">RCC_APB2_GPIOA</a>&#160;&#160;&#160;(0x00000004)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1989fc4860bc2b24f3b923458d1f113a"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_GPIOB" ref="a1989fc4860bc2b24f3b923458d1f113a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a1989fc4860bc2b24f3b923458d1f113a">RCC_APB2_GPIOB</a>&#160;&#160;&#160;(0x00000008)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7fbd1ca00d1374d43a0ed31929fea34"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_GPIOC" ref="ac7fbd1ca00d1374d43a0ed31929fea34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ac7fbd1ca00d1374d43a0ed31929fea34">RCC_APB2_GPIOC</a>&#160;&#160;&#160;(0x00000010)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7c1ef1741ae53d1e289f5bb26ed5ffb"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_GPIOD" ref="ad7c1ef1741ae53d1e289f5bb26ed5ffb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#ad7c1ef1741ae53d1e289f5bb26ed5ffb">RCC_APB2_GPIOD</a>&#160;&#160;&#160;(0x00000020)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d9ead1aa7b4eae1f865fd373e4c4101"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_GPIOE" ref="a6d9ead1aa7b4eae1f865fd373e4c4101" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a6d9ead1aa7b4eae1f865fd373e4c4101">RCC_APB2_GPIOE</a>&#160;&#160;&#160;(0x00000040)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a818f1def97e8d18ce65ec01dfc2a349c"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_ADC1" ref="a818f1def97e8d18ce65ec01dfc2a349c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a818f1def97e8d18ce65ec01dfc2a349c">RCC_APB2_ADC1</a>&#160;&#160;&#160;(0x00000200)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea4edb7059613775225cfe74e3737387"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_ADC2" ref="aea4edb7059613775225cfe74e3737387" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aea4edb7059613775225cfe74e3737387">RCC_APB2_ADC2</a>&#160;&#160;&#160;(0x00000400)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e459eff7b8612a17e7b1f06964ea90a"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_TIM1" ref="a7e459eff7b8612a17e7b1f06964ea90a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a7e459eff7b8612a17e7b1f06964ea90a">RCC_APB2_TIM1</a>&#160;&#160;&#160;(0x00000800)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f4ee16cfd9d5dac3efdab99a1aba0bb"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_SPI1" ref="a9f4ee16cfd9d5dac3efdab99a1aba0bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a9f4ee16cfd9d5dac3efdab99a1aba0bb">RCC_APB2_SPI1</a>&#160;&#160;&#160;(0x00001000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbcd63c0139efd7b531ed283c35dbacf"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_USART1" ref="adbcd63c0139efd7b531ed283c35dbacf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#adbcd63c0139efd7b531ed283c35dbacf">RCC_APB2_USART1</a>&#160;&#160;&#160;(0x00004000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46c7c7f305a302b7ae0f6a1409996562"></a><!-- doxytag: member="clock_stm32.h::RCC_APB2_ALL" ref="a46c7c7f305a302b7ae0f6a1409996562" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a46c7c7f305a302b7ae0f6a1409996562">RCC_APB2_ALL</a>&#160;&#160;&#160;(0x00005E7D)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00145f8814cb9a5b180d76499d97aead"></a><!-- doxytag: member="clock_stm32.h::RCC_BDCR_LSEON" ref="a00145f8814cb9a5b180d76499d97aead" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;(0x00000001)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: BCDR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafca81172ed857ce6b94582fcaada87c"></a><!-- doxytag: member="clock_stm32.h::RCC_BDCR_LSERDY" ref="aafca81172ed857ce6b94582fcaada87c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#aafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;(0x00000002)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe30dbd38f6456990ee641648bc05d40"></a><!-- doxytag: member="clock_stm32.h::RCC_BDCR_RTCSEL" ref="abe30dbd38f6456990ee641648bc05d40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#abe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;(0x00000300)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79ea6f2df75f09b17df9582037ed6a53"></a><!-- doxytag: member="clock_stm32.h::RCC_BDCR_RTCEN" ref="a79ea6f2df75f09b17df9582037ed6a53" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clock__stm32_8h.html#a79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;(0x00008000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register: APB2 peripheral. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Low-level clocking driver for Cortex-M3 STM32. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>Andrea Righi &lt;<a href="mailto:arighi@develer.com">arighi@develer.com</a>&gt; </dd></dl>

<p>Definition in file <a class="el" href="clock__stm32_8h_source.html">clock_stm32.h</a>.</p>
</div></div>


