// Seed: 218002498
module module_0 (
    input tri1 id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wire void id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    input tri id_15,
    output tri1 id_16,
    output tri0 id_17
);
  assign id_14 = id_1;
  wire id_19;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd51,
    parameter id_3 = 32'd21
) (
    output wand _id_0[id_3 : id_0],
    input tri0 id_1,
    output uwire id_2,
    output supply1 _id_3,
    output tri id_4,
    input tri0 id_5
    , id_7
);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_2,
      id_4,
      id_1,
      id_2,
      id_1,
      id_5,
      id_2,
      id_5,
      id_1,
      id_2,
      id_1,
      id_2,
      id_4
  );
  parameter id_8 = 1;
  assign id_3 = id_7;
  logic id_9, id_10 = 1'd0;
  assign id_4 = -1;
endmodule
