;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #130, 120
	JMN 400, <-700
	ADD #270, <1
	DJN 30, -8
	JMZ 871, 60
	DJN @80, #500
	MOV @-1, <-20
	JMN 100, 9
	JMN 100, 9
	JMN 100, 9
	JMZ 871, 60
	JMZ 871, 60
	SUB @1, @0
	SUB -210, @71
	SUB -210, @71
	SUB -130, 8
	SUB -130, 8
	MOV -1, <-20
	SUB #30, -8
	SLT 1, <60
	SUB #130, 120
	SLT #130, 120
	SPL <-127, 100
	CMP @-127, 100
	ADD #270, <1
	CMP @-127, 100
	MOV 1, <60
	SUB @121, 166
	MOV -1, <-20
	MOV 300, @80
	SLT @-13, 12
	SUB @21, 1
	ADD #3, @122
	CMP @121, 103
	MOV -1, <-20
	SPL 0, -33
	CMP @1, @0
	MOV -1, <-20
	SPL 0, #332
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, -33
	MOV -1, <-20
	SPL 0, -33
	SPL 0, -3
	SPL 0, -3
