<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="memory/nv_pfb.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">

<group name="gf100_pbfb">
	<stripe offset="0x000" name="HW_BLK">
		<use-group name="gf100_hw_blk"/>
	</stripe>
	<reg32 offset="0x100" name="PM_UNK100" variants="GF100-"/>
	<reg32 offset="0x160" name="PM_SEL">
		<bitfield low="0" high="2" name="SEL"/>
		<bitfield pos="4" name="ENABLE"/>
	</reg32>

	<reg32 offset="0x200" name="CFG0">
		<bitfield pos="2" name="RANKS">
			<value value="0" name="A"/>
			<value value="1" name="AB"/>
		</bitfield>
	</reg32>
	<reg32 offset="0x204" name="CFG1">
		<bitfield low="12" high="15" name="COLBITS">
			<doc> Number of column bits. </doc>
		</bitfield>
		<bitfield low="16" high="19" name="ROWBITSA">
			<doc> Number of row bits used on rank A - 8. </doc>
		</bitfield>
		<bitfield low="20" high="23" name="ROWBITSB">
			<doc> Number of row bits used on rank B - 8. </doc>
		</bitfield>
		<bitfield low="24" high="25" name="BANKBITS">
			<doc> Number of bank bits - 2. </doc>
		</bitfield>
	</reg32>
	<reg32 offset="0x20c" name="MEM_AMOUNT" shr="20"/>

	<reg32 offset="0x210" name="REFCTRL" variants="GF100-">
		<bitfield low="0" high="7" name="PUT"/>
		<bitfield low="8" high="15" name="GET"/>
		<bitfield pos="31" name="AUTO_REFRESH"/>
	</reg32>

	<reg32 offset="0x290" name="MEM_TIMINGS_0" variants="NV10:GF100">
		<doc> This, and the next 6 regs, are all related to memtimings.
			A good place to read might be http://www.tweakers.fr/timings.html .
			Most bitfields are unknown.
			</doc>
		<bitfield high="7" low="0" name="RP">
			<doc> RAS# Precharge. </doc>
		</bitfield>
		<bitfield high="15" low="8" name="RAS">
			<doc> Activate to precharge delay. </doc>
		</bitfield>
		<bitfield high="23" low="16" name="RFC">
			<doc> Refresh to activate delay. </doc>
		</bitfield>
		<bitfield high="31" low="24" name="RC">
			<doc> Row Cycle time. </doc>
		</bitfield>
	</reg32>

	<reg32 offset="0x290" name="MEM_TIMINGS_0" variants="GF100-">
		<doc> This, and the next 6 regs, are all related to memtimings.
			A good place to read might be http://www.tweakers.fr/timings.html .
			Most bitfields are unknown.
			</doc>
		<bitfield high="7" low="0" name="tRC">
			<doc> Row Cycle time. </doc>
		</bitfield>
		<bitfield high="15" low="8" name="tRFC">
			<doc> Refresh to activate delay. </doc>
		</bitfield>
		<bitfield high="23" low="17" name="tRAS">
			<doc> Activate to precharge delay. </doc>
		</bitfield>
		<bitfield high="31" low="24" name="tRCD">
			<doc> RAS# to CAS# Delay. </doc>
		</bitfield>
	</reg32>

	<reg32 offset="0x294" name="MEM_TIMINGS_1" variants="GF100-">
		<bitfield high="3" low="0" name="tCL">
			<doc> Row Cycle time. </doc>
		</bitfield>
		<bitfield high="13" low="7" name="tCWL">
			<doc> CAS# Write Latency. </doc>
		</bitfield>
	</reg32>

	<reg32 offset="0x298" name="MEM_TIMINGS_2" variants="GF100-">
		<bitfield high="15" low="8" name="tWTR">
			<doc> Write To Read delay. </doc>
		</bitfield>
		<bitfield high="23" low="15" name="tWR">
			<doc> Write Recovery time. </doc>
		</bitfield>
	</reg32>

	<reg32 offset="0x29c" name="MEM_TIMINGS_3" variants="GF100-">
	</reg32>

	<reg32 offset="0x2a0" name="MEM_TIMINGS_4" variants="GF100-">
	</reg32>

	<reg32 offset="0x2a4" name="MEM_TIMINGS_5" variants="GF100-">
	</reg32>

	<reg32 offset="0x2a8" name="MEM_TIMINGS_6" variants="GF100-">
	</reg32>

	<array name="PFB_RAMCHIP_CFG" offset="0x300" stride="0x30" length="1" variants="GF100-">
		<use-group name="ramchip_cfg" />
	</array>
</group>

<array name="PBFB_BROADCAST" offset="0x10f000" stride="0x1000" length="1" variants="GF100-">
	<use-group name="gf100_pbfb"/>
</array>

<array name="PBFB" offset="0x110000" stride="0x1000" length="16" variants="GF100-">
	<use-group name="gf100_pbfb"/>
</array>

</domain>

</database>
