Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  3 14:06:19 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Motor_timing_summary_routed.rpt -pb top_Motor_timing_summary_routed.pb -rpx top_Motor_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Motor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: Clock_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.932        0.000                      0                   33        0.292        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.932        0.000                      0                   33        0.292        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.090ns (21.646%)  route 3.945ns (78.354%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    Clock_divider/r_clk_reg_0
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  Clock_divider/r_counter_reg[8]/Q
                         net (fo=5, routed)           1.276     6.839    Clock_divider/sel0[8]
    SLICE_X6Y59          LUT4 (Prop_lut4_I2_O)        0.299     7.138 f  Clock_divider/r_clk_i_12/O
                         net (fo=2, routed)           0.679     7.817    Clock_divider/r_clk_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I3_O)        0.124     7.941 f  Clock_divider/r_counter[31]_i_5/O
                         net (fo=1, routed)           0.670     8.611    Clock_divider/r_counter[31]_i_5_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I2_O)        0.124     8.735 f  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.320    10.055    Clock_divider/r_counter[31]_i_2_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.124    10.179 r  Clock_divider/r_counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.179    Clock_divider/p_0_in[30]
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[30]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y61          FDCE (Setup_fdce_C_D)        0.031    15.112    Clock_divider/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.118ns (22.003%)  route 3.963ns (77.997%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    Clock_divider/r_clk_reg_0
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  Clock_divider/r_counter_reg[21]/Q
                         net (fo=3, routed)           1.147     6.708    Clock_divider/sel0[21]
    SLICE_X6Y57          LUT4 (Prop_lut4_I1_O)        0.299     7.007 r  Clock_divider/r_clk_i_10/O
                         net (fo=3, routed)           0.437     7.444    Clock_divider/r_clk_i_10_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.568 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=2, routed)           1.203     8.771    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.895 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=31, routed)          1.176    10.071    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.152    10.223 r  Clock_divider/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.223    Clock_divider/p_0_in[1]
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    Clock_divider/r_clk_reg_0
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[1]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.075    15.159    Clock_divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.120ns (22.110%)  route 3.945ns (77.890%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    Clock_divider/r_clk_reg_0
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  Clock_divider/r_counter_reg[8]/Q
                         net (fo=5, routed)           1.276     6.839    Clock_divider/sel0[8]
    SLICE_X6Y59          LUT4 (Prop_lut4_I2_O)        0.299     7.138 f  Clock_divider/r_clk_i_12/O
                         net (fo=2, routed)           0.679     7.817    Clock_divider/r_clk_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I3_O)        0.124     7.941 f  Clock_divider/r_counter[31]_i_5/O
                         net (fo=1, routed)           0.670     8.611    Clock_divider/r_counter[31]_i_5_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I2_O)        0.124     8.735 f  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.320    10.055    Clock_divider/r_counter[31]_i_2_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.154    10.209 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=1, routed)           0.000    10.209    Clock_divider/p_0_in[31]
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[31]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y61          FDCE (Setup_fdce_C_D)        0.075    15.156    Clock_divider/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.090ns (21.704%)  route 3.932ns (78.296%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    Clock_divider/r_clk_reg_0
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  Clock_divider/r_counter_reg[21]/Q
                         net (fo=3, routed)           1.147     6.708    Clock_divider/sel0[21]
    SLICE_X6Y57          LUT4 (Prop_lut4_I1_O)        0.299     7.007 r  Clock_divider/r_clk_i_10/O
                         net (fo=3, routed)           0.437     7.444    Clock_divider/r_clk_i_10_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.568 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=2, routed)           1.203     8.771    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.895 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=31, routed)          1.145    10.040    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.124    10.164 r  Clock_divider/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000    10.164    Clock_divider/p_0_in[27]
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[27]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y61          FDCE (Setup_fdce_C_D)        0.031    15.112    Clock_divider/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.118ns (22.138%)  route 3.932ns (77.862%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    Clock_divider/r_clk_reg_0
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  Clock_divider/r_counter_reg[21]/Q
                         net (fo=3, routed)           1.147     6.708    Clock_divider/sel0[21]
    SLICE_X6Y57          LUT4 (Prop_lut4_I1_O)        0.299     7.007 r  Clock_divider/r_clk_i_10/O
                         net (fo=3, routed)           0.437     7.444    Clock_divider/r_clk_i_10_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.568 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=2, routed)           1.203     8.771    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.895 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=31, routed)          1.145    10.040    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.152    10.192 r  Clock_divider/r_counter[28]_i_1/O
                         net (fo=1, routed)           0.000    10.192    Clock_divider/p_0_in[28]
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[28]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y61          FDCE (Setup_fdce_C_D)        0.075    15.156    Clock_divider/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.090ns (22.268%)  route 3.805ns (77.732%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    Clock_divider/r_clk_reg_0
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  Clock_divider/r_counter_reg[21]/Q
                         net (fo=3, routed)           1.147     6.708    Clock_divider/sel0[21]
    SLICE_X6Y57          LUT4 (Prop_lut4_I1_O)        0.299     7.007 r  Clock_divider/r_clk_i_10/O
                         net (fo=3, routed)           0.437     7.444    Clock_divider/r_clk_i_10_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.568 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=2, routed)           1.203     8.771    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.895 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=31, routed)          1.018     9.913    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X4Y57          LUT3 (Prop_lut3_I0_O)        0.124    10.037 r  Clock_divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000    10.037    Clock_divider/p_0_in[10]
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[10]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.029    15.112    Clock_divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.090ns (22.301%)  route 3.798ns (77.699%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    Clock_divider/r_clk_reg_0
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  Clock_divider/r_counter_reg[21]/Q
                         net (fo=3, routed)           1.147     6.708    Clock_divider/sel0[21]
    SLICE_X6Y57          LUT4 (Prop_lut4_I1_O)        0.299     7.007 r  Clock_divider/r_clk_i_10/O
                         net (fo=3, routed)           0.437     7.444    Clock_divider/r_clk_i_10_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.568 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=2, routed)           1.203     8.771    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.895 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=31, routed)          1.011     9.906    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X4Y57          LUT3 (Prop_lut3_I0_O)        0.124    10.030 r  Clock_divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000    10.030    Clock_divider/p_0_in[11]
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.031    15.114    Clock_divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.090ns (22.346%)  route 3.788ns (77.654%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    Clock_divider/r_clk_reg_0
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  Clock_divider/r_counter_reg[21]/Q
                         net (fo=3, routed)           1.147     6.708    Clock_divider/sel0[21]
    SLICE_X6Y57          LUT4 (Prop_lut4_I1_O)        0.299     7.007 r  Clock_divider/r_clk_i_10/O
                         net (fo=3, routed)           0.437     7.444    Clock_divider/r_clk_i_10_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.568 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=2, routed)           1.203     8.771    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.895 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=31, routed)          1.001     9.896    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.124    10.020 r  Clock_divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000    10.020    Clock_divider/p_0_in[14]
    SLICE_X4Y59          FDCE                                         r  Clock_divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    Clock_divider/r_clk_reg_0
    SLICE_X4Y59          FDCE                                         r  Clock_divider/r_counter_reg[14]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y59          FDCE (Setup_fdce_C_D)        0.029    15.111    Clock_divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.090ns (22.353%)  route 3.786ns (77.647%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    Clock_divider/r_clk_reg_0
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  Clock_divider/r_counter_reg[8]/Q
                         net (fo=5, routed)           1.276     6.839    Clock_divider/sel0[8]
    SLICE_X6Y59          LUT4 (Prop_lut4_I2_O)        0.299     7.138 f  Clock_divider/r_clk_i_12/O
                         net (fo=2, routed)           0.679     7.817    Clock_divider/r_clk_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I3_O)        0.124     7.941 f  Clock_divider/r_counter[31]_i_5/O
                         net (fo=1, routed)           0.670     8.611    Clock_divider/r_counter[31]_i_5_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I2_O)        0.124     8.735 f  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.161     9.896    Clock_divider/r_counter[31]_i_2_n_0
    SLICE_X4Y60          LUT3 (Prop_lut3_I2_O)        0.124    10.020 r  Clock_divider/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000    10.020    Clock_divider/p_0_in[23]
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    Clock_divider/r_clk_reg_0
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[23]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y60          FDCE (Setup_fdce_C_D)        0.031    15.113    Clock_divider/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.090ns (22.358%)  route 3.785ns (77.642%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    Clock_divider/r_clk_reg_0
    SLICE_X4Y60          FDCE                                         r  Clock_divider/r_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  Clock_divider/r_counter_reg[21]/Q
                         net (fo=3, routed)           1.147     6.708    Clock_divider/sel0[21]
    SLICE_X6Y57          LUT4 (Prop_lut4_I1_O)        0.299     7.007 r  Clock_divider/r_clk_i_10/O
                         net (fo=3, routed)           0.437     7.444    Clock_divider/r_clk_i_10_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.568 f  Clock_divider/r_counter[31]_i_10/O
                         net (fo=2, routed)           1.203     8.771    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I1_O)        0.124     8.895 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=31, routed)          0.998     9.893    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.124    10.017 r  Clock_divider/r_counter[26]_i_1/O
                         net (fo=1, routed)           0.000    10.017    Clock_divider/p_0_in[26]
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[26]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y61          FDCE (Setup_fdce_C_D)        0.029    15.110    Clock_divider/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  5.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  Clock_divider/r_counter_reg[0]/Q
                         net (fo=5, routed)           0.197     1.812    Clock_divider/sel0[0]
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  Clock_divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    Clock_divider/p_0_in[0]
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y56          FDCE (Hold_fdce_C_D)         0.091     1.565    Clock_divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 Clock_divider/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.827%)  route 0.359ns (63.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    Clock_divider/r_clk_reg_0
    SLICE_X2Y58          FDCE                                         r  Clock_divider/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  Clock_divider/r_clk_reg/Q
                         net (fo=14, routed)          0.359     1.998    Clock_divider/CLK
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.045     2.043 r  Clock_divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     2.043    Clock_divider/r_clk_i_1_n_0
    SLICE_X2Y58          FDCE                                         r  Clock_divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.990    Clock_divider/r_clk_reg_0
    SLICE_X2Y58          FDCE                                         r  Clock_divider/r_clk_reg/C
                         clock pessimism             -0.515     1.475    
    SLICE_X2Y58          FDCE (Hold_fdce_C_D)         0.120     1.595    Clock_divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  Clock_divider/r_counter_reg[11]/Q
                         net (fo=3, routed)           0.063     1.677    Clock_divider/sel0[11]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.788 r  Clock_divider/r_counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.949    Clock_divider/data0[11]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.108     2.057 r  Clock_divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.057    Clock_divider/p_0_in[11]
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.988    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.092     1.565    Clock_divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.360ns (60.355%)  route 0.236ns (39.645%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  Clock_divider/r_counter_reg[27]/Q
                         net (fo=5, routed)           0.075     1.688    Clock_divider/sel0[27]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  Clock_divider/r_counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.961    Clock_divider/data0[27]
    SLICE_X4Y61          LUT3 (Prop_lut3_I1_O)        0.108     2.069 r  Clock_divider/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.069    Clock_divider/p_0_in[27]
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[27]/C
                         clock pessimism             -0.515     1.472    
    SLICE_X4Y61          FDCE (Hold_fdce_C_D)         0.092     1.564    Clock_divider/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.360ns (59.158%)  route 0.249ns (40.842%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    Clock_divider/r_clk_reg_0
    SLICE_X4Y59          FDCE                                         r  Clock_divider/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  Clock_divider/r_counter_reg[19]/Q
                         net (fo=4, routed)           0.087     1.702    Clock_divider/sel0[19]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  Clock_divider/r_counter_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.974    Clock_divider/data0[19]
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.108     2.082 r  Clock_divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.082    Clock_divider/p_0_in[19]
    SLICE_X4Y59          FDCE                                         r  Clock_divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.988    Clock_divider/r_clk_reg_0
    SLICE_X4Y59          FDCE                                         r  Clock_divider/r_counter_reg[19]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y59          FDCE (Hold_fdce_C_D)         0.092     1.565    Clock_divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.393ns (57.628%)  route 0.289ns (42.372%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  Clock_divider/r_counter_reg[11]/Q
                         net (fo=3, routed)           0.063     1.677    Clock_divider/sel0[11]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.821 r  Clock_divider/r_counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.226     2.047    Clock_divider/data0[12]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.108     2.155 r  Clock_divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.155    Clock_divider/p_0_in[12]
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.988    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[12]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.107     1.580    Clock_divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.393ns (56.615%)  route 0.301ns (43.385%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  Clock_divider/r_counter_reg[27]/Q
                         net (fo=5, routed)           0.075     1.688    Clock_divider/sel0[27]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.832 r  Clock_divider/r_counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.226     2.058    Clock_divider/data0[28]
    SLICE_X4Y61          LUT3 (Prop_lut3_I1_O)        0.108     2.166 r  Clock_divider/r_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.166    Clock_divider/p_0_in[28]
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    Clock_divider/r_clk_reg_0
    SLICE_X4Y61          FDCE                                         r  Clock_divider/r_counter_reg[28]/C
                         clock pessimism             -0.515     1.472    
    SLICE_X4Y61          FDCE (Hold_fdce_C_D)         0.107     1.579    Clock_divider/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.393ns (55.648%)  route 0.313ns (44.352%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    Clock_divider/r_clk_reg_0
    SLICE_X4Y59          FDCE                                         r  Clock_divider/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  Clock_divider/r_counter_reg[19]/Q
                         net (fo=4, routed)           0.087     1.702    Clock_divider/sel0[19]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.846 r  Clock_divider/r_counter_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.226     2.071    Clock_divider/data0[20]
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.108     2.179 r  Clock_divider/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.179    Clock_divider/p_0_in[20]
    SLICE_X4Y59          FDCE                                         r  Clock_divider/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.988    Clock_divider/r_clk_reg_0
    SLICE_X4Y59          FDCE                                         r  Clock_divider/r_counter_reg[20]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y59          FDCE (Hold_fdce_C_D)         0.107     1.580    Clock_divider/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.474ns (66.837%)  route 0.235ns (33.163%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  Clock_divider/r_counter_reg[11]/Q
                         net (fo=3, routed)           0.063     1.677    Clock_divider/sel0[11]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.837 r  Clock_divider/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.837    Clock_divider/r_counter_reg[12]_i_2_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.902 r  Clock_divider/r_counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.172     2.074    Clock_divider/data0[15]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.108     2.182 r  Clock_divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.182    Clock_divider/p_0_in[15]
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.988    Clock_divider/r_clk_reg_0
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[15]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X4Y58          FDCE (Hold_fdce_C_D)         0.091     1.580    Clock_divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.358ns (50.409%)  route 0.352ns (49.591%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  Clock_divider/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.131     1.746    Clock_divider/sel0[6]
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.856 r  Clock_divider/r_counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.221     2.076    Clock_divider/data0[6]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.107     2.183 r  Clock_divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.183    Clock_divider/p_0_in[6]
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.988    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[6]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.092     1.565    Clock_divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.618    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58    Clock_divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y56    Clock_divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57    Clock_divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57    Clock_divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57    Clock_divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57    Clock_divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59    Clock_divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58    Clock_divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58    Clock_divider/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    Clock_divider/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    Clock_divider/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    Clock_divider/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    Clock_divider/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    Clock_divider/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    Clock_divider/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    Clock_divider/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    Clock_divider/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y56    Clock_divider/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    Clock_divider/r_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    Clock_divider/r_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    Clock_divider/r_counter_reg[16]/C



