
icarus_software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b744  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800b914  0800b914  0001b914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b990  0800b990  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  0800b990  0800b990  0001b990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b998  0800b998  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b998  0800b998  0001b998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b99c  0800b99c  0001b99c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  0800b9a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000803c  20000084  0800ba24  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200080c0  0800ba24  000280c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002949e  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005b49  00000000  00000000  00049552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b58  00000000  00000000  0004f0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001900  00000000  00000000  00050bf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027b18  00000000  00000000  000524f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021052  00000000  00000000  0007a010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e069c  00000000  00000000  0009b062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017b6fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f68  00000000  00000000  0017b754  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000084 	.word	0x20000084
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b8fc 	.word	0x0800b8fc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000088 	.word	0x20000088
 800020c:	0800b8fc 	.word	0x0800b8fc

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <pointer_inc>:
volatile int32_t can_buffer_pointer_tx = 0;


uint32_t can_readFrame(void);

uint32_t pointer_inc(uint32_t val, uint32_t size) {
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	6039      	str	r1, [r7, #0]
	return (val + 1) % size;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	3301      	adds	r3, #1
 8000516:	683a      	ldr	r2, [r7, #0]
 8000518:	fbb3 f2f2 	udiv	r2, r3, r2
 800051c:	6839      	ldr	r1, [r7, #0]
 800051e:	fb01 f202 	mul.w	r2, r1, r2
 8000522:	1a9b      	subs	r3, r3, r2
}
 8000524:	4618      	mov	r0, r3
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr

08000530 <can_addMsg>:

void can_addMsg(CAN_msg msg) {
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	463c      	mov	r4, r7
 8000538:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	can_buffer[can_buffer_pointer_tx] = msg;
 800053c:	4b13      	ldr	r3, [pc, #76]	; (800058c <can_addMsg+0x5c>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a13      	ldr	r2, [pc, #76]	; (8000590 <can_addMsg+0x60>)
 8000542:	011b      	lsls	r3, r3, #4
 8000544:	4413      	add	r3, r2
 8000546:	461c      	mov	r4, r3
 8000548:	463b      	mov	r3, r7
 800054a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800054c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	can_buffer_pointer_tx = pointer_inc(can_buffer_pointer_tx, CAN_BUFFER_DEPTH);
 8000550:	4b0e      	ldr	r3, [pc, #56]	; (800058c <can_addMsg+0x5c>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2140      	movs	r1, #64	; 0x40
 8000556:	4618      	mov	r0, r3
 8000558:	f7ff ffd6 	bl	8000508 <pointer_inc>
 800055c:	4603      	mov	r3, r0
 800055e:	461a      	mov	r2, r3
 8000560:	4b0a      	ldr	r3, [pc, #40]	; (800058c <can_addMsg+0x5c>)
 8000562:	601a      	str	r2, [r3, #0]

	if (can_buffer_pointer_tx == can_buffer_pointer_rx) { // indicates overflow
 8000564:	4b09      	ldr	r3, [pc, #36]	; (800058c <can_addMsg+0x5c>)
 8000566:	681a      	ldr	r2, [r3, #0]
 8000568:	4b0a      	ldr	r3, [pc, #40]	; (8000594 <can_addMsg+0x64>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	429a      	cmp	r2, r3
 800056e:	d109      	bne.n	8000584 <can_addMsg+0x54>
		can_buffer_pointer_rx = pointer_inc(can_buffer_pointer_rx, CAN_BUFFER_DEPTH); // skip one msg in the rx buffer
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <can_addMsg+0x64>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2140      	movs	r1, #64	; 0x40
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff ffc6 	bl	8000508 <pointer_inc>
 800057c:	4603      	mov	r3, r0
 800057e:	461a      	mov	r2, r3
 8000580:	4b04      	ldr	r3, [pc, #16]	; (8000594 <can_addMsg+0x64>)
 8000582:	601a      	str	r2, [r3, #0]
	}
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bd90      	pop	{r4, r7, pc}
 800058c:	200000a4 	.word	0x200000a4
 8000590:	20007578 	.word	0x20007578
 8000594:	200000a0 	.word	0x200000a0

08000598 <CAN_Config>:

/*
 * Configures CAN protocol for 250kbit/s without interrupt for reading (only polling).
 */
void CAN_Config(uint32_t id)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b08c      	sub	sp, #48	; 0x30
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]

    /*##-1- Configure the CAN peripheral #######################################*/
    // Done in MX_CAN1_Init()

    /*##-2- Configure the CAN Filter ###########################################*/
    sFilterConfig.FilterBank = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80005a4:	2300      	movs	r3, #0
 80005a6:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005a8:	2301      	movs	r3, #1
 80005aa:	627b      	str	r3, [r7, #36]	; 0x24
    sFilterConfig.FilterIdHigh = 0x0000;
 80005ac:	2300      	movs	r3, #0
 80005ae:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterIdLow = 0x0000;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 80005b4:	2300      	movs	r3, #0
 80005b6:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 80005b8:	2300      	movs	r3, #0
 80005ba:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005bc:	2300      	movs	r3, #0
 80005be:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterActivation = ENABLE;
 80005c0:	2301      	movs	r3, #1
 80005c2:	62bb      	str	r3, [r7, #40]	; 0x28
    sFilterConfig.SlaveStartFilterBank = 14;
 80005c4:	230e      	movs	r3, #14
 80005c6:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80005c8:	f107 0308 	add.w	r3, r7, #8
 80005cc:	4619      	mov	r1, r3
 80005ce:	4810      	ldr	r0, [pc, #64]	; (8000610 <CAN_Config+0x78>)
 80005d0:	f003 fdd8 	bl	8004184 <HAL_CAN_ConfigFilter>
        /* Filter configuration Error */
        //      _Error_Handler(__FILE__, __LINE__);
    }

    /*##-3- Start the CAN peripheral ###########################################*/
    if (HAL_CAN_Start(&hcan1) != HAL_OK)
 80005d4:	480e      	ldr	r0, [pc, #56]	; (8000610 <CAN_Config+0x78>)
 80005d6:	f003 feb5 	bl	8004344 <HAL_CAN_Start>
        /* Start Error */
        //      _Error_Handler(__FILE__, __LINE__);
    }

    /*##-4- Activate CAN RX notification #######################################*/
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80005da:	2102      	movs	r1, #2
 80005dc:	480c      	ldr	r0, [pc, #48]	; (8000610 <CAN_Config+0x78>)
 80005de:	f004 f92e 	bl	800483e <HAL_CAN_ActivateNotification>
        /* Notification Error */
    	//_Error_Handler(__FILE__, __LINE__);
    }

    /*##-5- Configure Transmission process #####################################*/
    TxHeader.StdId = id;
 80005e2:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <CAN_Config+0x7c>)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	6013      	str	r3, [r2, #0]
    TxHeader.ExtId = id; // not needed
 80005e8:	4a0a      	ldr	r2, [pc, #40]	; (8000614 <CAN_Config+0x7c>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	6053      	str	r3, [r2, #4]
    TxHeader.RTR = CAN_RTR_DATA;
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <CAN_Config+0x7c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	60da      	str	r2, [r3, #12]
    TxHeader.IDE = CAN_ID_STD;
 80005f4:	4b07      	ldr	r3, [pc, #28]	; (8000614 <CAN_Config+0x7c>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 8;
 80005fa:	4b06      	ldr	r3, [pc, #24]	; (8000614 <CAN_Config+0x7c>)
 80005fc:	2208      	movs	r2, #8
 80005fe:	611a      	str	r2, [r3, #16]
    TxHeader.TransmitGlobalTime = DISABLE;
 8000600:	4b04      	ldr	r3, [pc, #16]	; (8000614 <CAN_Config+0x7c>)
 8000602:	2200      	movs	r2, #0
 8000604:	751a      	strb	r2, [r3, #20]
}
 8000606:	bf00      	nop
 8000608:	3730      	adds	r7, #48	; 0x30
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	20007978 	.word	0x20007978
 8000614:	20007544 	.word	0x20007544

08000618 <can_setFrame>:
 * Sends a frame of 8 bytes (payload) on the CAN bus using our predefined protocol.
 * byte 0..3 --> some uint32_t
 * byte 4    --> data_id, see CAN_communication.h
 * byte 5..7 --> timestamp
 */
void can_setFrame(uint32_t data, uint8_t data_id, uint32_t timestamp) {
 8000618:	b580      	push	{r7, lr}
 800061a:	b08e      	sub	sp, #56	; 0x38
 800061c:	af00      	add	r7, sp, #0
 800061e:	60f8      	str	r0, [r7, #12]
 8000620:	460b      	mov	r3, r1
 8000622:	607a      	str	r2, [r7, #4]
 8000624:	72fb      	strb	r3, [r7, #11]
	uint8_t TxData[8] = {0};
 8000626:	2300      	movs	r3, #0
 8000628:	633b      	str	r3, [r7, #48]	; 0x30
 800062a:	2300      	movs	r3, #0
 800062c:	637b      	str	r3, [r7, #52]	; 0x34
	TxData[0] = (uint8_t) (data >> 24);
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	0e1b      	lsrs	r3, r3, #24
 8000632:	b2db      	uxtb	r3, r3
 8000634:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    TxData[1] = (uint8_t) (data >> 16);
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	0c1b      	lsrs	r3, r3, #16
 800063c:	b2db      	uxtb	r3, r3
 800063e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    TxData[2] = (uint8_t) (data >> 8);
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	0a1b      	lsrs	r3, r3, #8
 8000646:	b2db      	uxtb	r3, r3
 8000648:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
    TxData[3] = (uint8_t) (data >> 0);
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    TxData[4] = data_id;
 8000654:	7afb      	ldrb	r3, [r7, #11]
 8000656:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    TxData[5] = (uint8_t) (timestamp >> 16);
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	0c1b      	lsrs	r3, r3, #16
 800065e:	b2db      	uxtb	r3, r3
 8000660:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    TxData[6] = (uint8_t) (timestamp >> 8);
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	0a1b      	lsrs	r3, r3, #8
 8000668:	b2db      	uxtb	r3, r3
 800066a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    TxData[7] = (uint8_t) (timestamp >> 0);
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	b2db      	uxtb	r3, r3
 8000672:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000676:	e002      	b.n	800067e <can_setFrame+0x66>
		osDelay(1);
 8000678:	2001      	movs	r0, #1
 800067a:	f009 f8ff 	bl	800987c <osDelay>
	while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 800067e:	4b13      	ldr	r3, [pc, #76]	; (80006cc <can_setFrame+0xb4>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4619      	mov	r1, r3
 8000684:	4812      	ldr	r0, [pc, #72]	; (80006d0 <can_setFrame+0xb8>)
 8000686:	f003 ff7c 	bl	8004582 <HAL_CAN_IsTxMessagePending>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d1f3      	bne.n	8000678 <can_setFrame+0x60>
	} // wait for CAN to be ready

	CAN_msg message = (CAN_msg) {data, data_id, timestamp, TxHeader.StdId};
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	623b      	str	r3, [r7, #32]
 8000694:	7afb      	ldrb	r3, [r7, #11]
 8000696:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	62bb      	str	r3, [r7, #40]	; 0x28
 800069e:	4b0d      	ldr	r3, [pc, #52]	; (80006d4 <can_setFrame+0xbc>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) == HAL_OK) {
 80006a4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80006a8:	4b08      	ldr	r3, [pc, #32]	; (80006cc <can_setFrame+0xb4>)
 80006aa:	490a      	ldr	r1, [pc, #40]	; (80006d4 <can_setFrame+0xbc>)
 80006ac:	4808      	ldr	r0, [pc, #32]	; (80006d0 <can_setFrame+0xb8>)
 80006ae:	f003 fe8d 	bl	80043cc <HAL_CAN_AddTxMessage>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d104      	bne.n	80006c2 <can_setFrame+0xaa>
    	can_addMsg(message);
 80006b8:	f107 0320 	add.w	r3, r7, #32
 80006bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006be:	f7ff ff37 	bl	8000530 <can_addMsg>

    } else { // something bad happen
    	// not sure what to do
    }
}
 80006c2:	bf00      	nop
 80006c4:	3738      	adds	r7, #56	; 0x38
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20007538 	.word	0x20007538
 80006d0:	20007978 	.word	0x20007978
 80006d4:	20007544 	.word	0x20007544

080006d8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
	can_readFrame();
 80006e0:	f000 f858 	bl	8000794 <can_readFrame>
	can_addMsg(can_current_msg);
 80006e4:	4b03      	ldr	r3, [pc, #12]	; (80006f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>)
 80006e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006e8:	f7ff ff22 	bl	8000530 <can_addMsg>
}
 80006ec:	bf00      	nop
 80006ee:	3708      	adds	r7, #8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20007528 	.word	0x20007528

080006f8 <can_msgPending>:

uint32_t can_msgPending() {
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
	int32_t diff = can_buffer_pointer_tx - can_buffer_pointer_rx;
 80006fe:	4b09      	ldr	r3, [pc, #36]	; (8000724 <can_msgPending+0x2c>)
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	4b09      	ldr	r3, [pc, #36]	; (8000728 <can_msgPending+0x30>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	1ad3      	subs	r3, r2, r3
 8000708:	607b      	str	r3, [r7, #4]
	if (diff < 0) {
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	2b00      	cmp	r3, #0
 800070e:	da02      	bge.n	8000716 <can_msgPending+0x1e>
		diff += CAN_BUFFER_DEPTH;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	3340      	adds	r3, #64	; 0x40
 8000714:	607b      	str	r3, [r7, #4]
	}

	return diff;
 8000716:	687b      	ldr	r3, [r7, #4]
}
 8000718:	4618      	mov	r0, r3
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	200000a4 	.word	0x200000a4
 8000728:	200000a0 	.word	0x200000a0

0800072c <can_readBuffer>:

CAN_msg can_readBuffer() {
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b087      	sub	sp, #28
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
	CAN_msg ret = {0};
 8000734:	f107 0308 	add.w	r3, r7, #8
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]

	if (can_msgPending() > 0) {
 8000742:	f7ff ffd9 	bl	80006f8 <can_msgPending>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d013      	beq.n	8000774 <can_readBuffer+0x48>
		ret = can_buffer[can_buffer_pointer_rx];
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <can_readBuffer+0x60>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a0f      	ldr	r2, [pc, #60]	; (8000790 <can_readBuffer+0x64>)
 8000752:	011b      	lsls	r3, r3, #4
 8000754:	4413      	add	r3, r2
 8000756:	f107 0408 	add.w	r4, r7, #8
 800075a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800075c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		can_buffer_pointer_rx = pointer_inc(can_buffer_pointer_rx, CAN_BUFFER_DEPTH);
 8000760:	4b0a      	ldr	r3, [pc, #40]	; (800078c <can_readBuffer+0x60>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2140      	movs	r1, #64	; 0x40
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff fece 	bl	8000508 <pointer_inc>
 800076c:	4603      	mov	r3, r0
 800076e:	461a      	mov	r2, r3
 8000770:	4b06      	ldr	r3, [pc, #24]	; (800078c <can_readBuffer+0x60>)
 8000772:	601a      	str	r2, [r3, #0]
	} else { // no message actually pending
		// do nothing, will return the {0} CAN_msg
	}


	return ret;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	461c      	mov	r4, r3
 8000778:	f107 0308 	add.w	r3, r7, #8
 800077c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800077e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8000782:	6878      	ldr	r0, [r7, #4]
 8000784:	371c      	adds	r7, #28
 8000786:	46bd      	mov	sp, r7
 8000788:	bd90      	pop	{r4, r7, pc}
 800078a:	bf00      	nop
 800078c:	200000a0 	.word	0x200000a0
 8000790:	20007578 	.word	0x20007578

08000794 <can_readFrame>:
 *
 * byte 0..3 --> some uint32_t
 * byte 4    --> data_id, see CAN_communication.h
 * byte 5..7 --> timestamp
 */
uint32_t can_readFrame(void) {
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
    uint32_t fill_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 800079a:	2100      	movs	r1, #0
 800079c:	482a      	ldr	r0, [pc, #168]	; (8000848 <can_readFrame+0xb4>)
 800079e:	f004 f826 	bl	80047ee <HAL_CAN_GetRxFifoFillLevel>
 80007a2:	6078      	str	r0, [r7, #4]
    if (fill_level > 0) {
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d049      	beq.n	800083e <can_readFrame+0xaa>
        HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData);
 80007aa:	4b28      	ldr	r3, [pc, #160]	; (800084c <can_readFrame+0xb8>)
 80007ac:	4a28      	ldr	r2, [pc, #160]	; (8000850 <can_readFrame+0xbc>)
 80007ae:	2100      	movs	r1, #0
 80007b0:	4825      	ldr	r0, [pc, #148]	; (8000848 <can_readFrame+0xb4>)
 80007b2:	f003 ff0a 	bl	80045ca <HAL_CAN_GetRxMessage>

        can_current_msg.data = 0;
 80007b6:	4b27      	ldr	r3, [pc, #156]	; (8000854 <can_readFrame+0xc0>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
        can_current_msg.data += (uint32_t) RxData[0] << 24;
 80007bc:	4b25      	ldr	r3, [pc, #148]	; (8000854 <can_readFrame+0xc0>)
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	4b22      	ldr	r3, [pc, #136]	; (800084c <can_readFrame+0xb8>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	061b      	lsls	r3, r3, #24
 80007c6:	4413      	add	r3, r2
 80007c8:	4a22      	ldr	r2, [pc, #136]	; (8000854 <can_readFrame+0xc0>)
 80007ca:	6013      	str	r3, [r2, #0]
        can_current_msg.data += (uint32_t) RxData[1] << 16;
 80007cc:	4b21      	ldr	r3, [pc, #132]	; (8000854 <can_readFrame+0xc0>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4b1e      	ldr	r3, [pc, #120]	; (800084c <can_readFrame+0xb8>)
 80007d2:	785b      	ldrb	r3, [r3, #1]
 80007d4:	041b      	lsls	r3, r3, #16
 80007d6:	4413      	add	r3, r2
 80007d8:	4a1e      	ldr	r2, [pc, #120]	; (8000854 <can_readFrame+0xc0>)
 80007da:	6013      	str	r3, [r2, #0]
        can_current_msg.data += (uint32_t) RxData[2] << 8;
 80007dc:	4b1d      	ldr	r3, [pc, #116]	; (8000854 <can_readFrame+0xc0>)
 80007de:	681a      	ldr	r2, [r3, #0]
 80007e0:	4b1a      	ldr	r3, [pc, #104]	; (800084c <can_readFrame+0xb8>)
 80007e2:	789b      	ldrb	r3, [r3, #2]
 80007e4:	021b      	lsls	r3, r3, #8
 80007e6:	4413      	add	r3, r2
 80007e8:	4a1a      	ldr	r2, [pc, #104]	; (8000854 <can_readFrame+0xc0>)
 80007ea:	6013      	str	r3, [r2, #0]
		can_current_msg.data += (uint32_t) RxData[3] << 0;
 80007ec:	4b19      	ldr	r3, [pc, #100]	; (8000854 <can_readFrame+0xc0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a16      	ldr	r2, [pc, #88]	; (800084c <can_readFrame+0xb8>)
 80007f2:	78d2      	ldrb	r2, [r2, #3]
 80007f4:	4413      	add	r3, r2
 80007f6:	4a17      	ldr	r2, [pc, #92]	; (8000854 <can_readFrame+0xc0>)
 80007f8:	6013      	str	r3, [r2, #0]

        can_current_msg.id = RxData[4];
 80007fa:	4b14      	ldr	r3, [pc, #80]	; (800084c <can_readFrame+0xb8>)
 80007fc:	791a      	ldrb	r2, [r3, #4]
 80007fe:	4b15      	ldr	r3, [pc, #84]	; (8000854 <can_readFrame+0xc0>)
 8000800:	711a      	strb	r2, [r3, #4]

        can_current_msg.timestamp = 0;
 8000802:	4b14      	ldr	r3, [pc, #80]	; (8000854 <can_readFrame+0xc0>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
        can_current_msg.timestamp += (uint32_t) RxData[5] << 16;
 8000808:	4b12      	ldr	r3, [pc, #72]	; (8000854 <can_readFrame+0xc0>)
 800080a:	689a      	ldr	r2, [r3, #8]
 800080c:	4b0f      	ldr	r3, [pc, #60]	; (800084c <can_readFrame+0xb8>)
 800080e:	795b      	ldrb	r3, [r3, #5]
 8000810:	041b      	lsls	r3, r3, #16
 8000812:	4413      	add	r3, r2
 8000814:	4a0f      	ldr	r2, [pc, #60]	; (8000854 <can_readFrame+0xc0>)
 8000816:	6093      	str	r3, [r2, #8]
        can_current_msg.timestamp += (uint32_t) RxData[6] << 8;
 8000818:	4b0e      	ldr	r3, [pc, #56]	; (8000854 <can_readFrame+0xc0>)
 800081a:	689a      	ldr	r2, [r3, #8]
 800081c:	4b0b      	ldr	r3, [pc, #44]	; (800084c <can_readFrame+0xb8>)
 800081e:	799b      	ldrb	r3, [r3, #6]
 8000820:	021b      	lsls	r3, r3, #8
 8000822:	4413      	add	r3, r2
 8000824:	4a0b      	ldr	r2, [pc, #44]	; (8000854 <can_readFrame+0xc0>)
 8000826:	6093      	str	r3, [r2, #8]
		can_current_msg.timestamp += (uint32_t) RxData[7] << 0;
 8000828:	4b0a      	ldr	r3, [pc, #40]	; (8000854 <can_readFrame+0xc0>)
 800082a:	689b      	ldr	r3, [r3, #8]
 800082c:	4a07      	ldr	r2, [pc, #28]	; (800084c <can_readFrame+0xb8>)
 800082e:	79d2      	ldrb	r2, [r2, #7]
 8000830:	4413      	add	r3, r2
 8000832:	4a08      	ldr	r2, [pc, #32]	; (8000854 <can_readFrame+0xc0>)
 8000834:	6093      	str	r3, [r2, #8]

        can_current_msg.id_CAN = RxHeader.StdId;
 8000836:	4b06      	ldr	r3, [pc, #24]	; (8000850 <can_readFrame+0xbc>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a06      	ldr	r2, [pc, #24]	; (8000854 <can_readFrame+0xc0>)
 800083c:	60d3      	str	r3, [r2, #12]
    }
    return fill_level;
 800083e:	687b      	ldr	r3, [r7, #4]
}
 8000840:	4618      	mov	r0, r3
 8000842:	3708      	adds	r7, #8
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20007978 	.word	0x20007978
 800084c:	2000753c 	.word	0x2000753c
 8000850:	2000755c 	.word	0x2000755c
 8000854:	20007528 	.word	0x20007528

08000858 <can_init>:


void can_init(void) {
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	CAN_Config(CAN_ID_PROPULSION_BOARD);
 800085c:	2005      	movs	r0, #5
 800085e:	f7ff fe9b 	bl	8000598 <CAN_Config>
}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}

08000866 <util_encode_u32>:
	data[0] = value;
	data[1] = value>>8;
	data[2] = 0x00;
	data[3] = 0x00;
}
static inline void util_encode_u32(uint8_t * data, uint32_t value) {
 8000866:	b480      	push	{r7}
 8000868:	b083      	sub	sp, #12
 800086a:	af00      	add	r7, sp, #0
 800086c:	6078      	str	r0, [r7, #4]
 800086e:	6039      	str	r1, [r7, #0]
	data[0] = value;
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	b2da      	uxtb	r2, r3
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	0a1a      	lsrs	r2, r3, #8
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3301      	adds	r3, #1
 8000880:	b2d2      	uxtb	r2, r2
 8000882:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	0c1a      	lsrs	r2, r3, #16
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	3302      	adds	r3, #2
 800088c:	b2d2      	uxtb	r2, r2
 800088e:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	0e1a      	lsrs	r2, r3, #24
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	3303      	adds	r3, #3
 8000898:	b2d2      	uxtb	r2, r2
 800089a:	701a      	strb	r2, [r3, #0]
}
 800089c:	bf00      	nop
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr

080008a8 <util_encode_i32>:
	data[0] = value;
	data[1] = value>>8;
	data[2] = 0x00;
	data[3] = 0x00;
}
static inline void util_encode_i32(uint8_t * data, int32_t value) {
 80008a8:	b480      	push	{r7}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	6039      	str	r1, [r7, #0]
	data[0] = value;
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	121a      	asrs	r2, r3, #8
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	3301      	adds	r3, #1
 80008c2:	b2d2      	uxtb	r2, r2
 80008c4:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	141a      	asrs	r2, r3, #16
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	3302      	adds	r3, #2
 80008ce:	b2d2      	uxtb	r2, r2
 80008d0:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	161a      	asrs	r2, r3, #24
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	3303      	adds	r3, #3
 80008da:	b2d2      	uxtb	r2, r2
 80008dc:	701a      	strb	r2, [r3, #0]
}
 80008de:	bf00      	nop
 80008e0:	370c      	adds	r7, #12
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr

080008ea <util_decode_u16>:

static inline uint8_t util_decode_u8(uint8_t * data) {
	return data[0];
}

static inline uint16_t util_decode_u16(uint8_t * data) {
 80008ea:	b480      	push	{r7}
 80008ec:	b083      	sub	sp, #12
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	6078      	str	r0, [r7, #4]
	return (uint16_t) data[0] | data[1] << 8;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	b21a      	sxth	r2, r3
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	3301      	adds	r3, #1
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	021b      	lsls	r3, r3, #8
 8000900:	b21b      	sxth	r3, r3
 8000902:	4313      	orrs	r3, r2
 8000904:	b21b      	sxth	r3, r3
 8000906:	b29b      	uxth	r3, r3
}
 8000908:	4618      	mov	r0, r3
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr

08000914 <util_decode_u32>:

static inline uint32_t util_decode_u32(uint8_t * data) {
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
	return (uint32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	461a      	mov	r2, r3
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	3301      	adds	r3, #1
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	021b      	lsls	r3, r3, #8
 800092a:	4313      	orrs	r3, r2
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	3202      	adds	r2, #2
 8000930:	7812      	ldrb	r2, [r2, #0]
 8000932:	0412      	lsls	r2, r2, #16
 8000934:	4313      	orrs	r3, r2
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	3203      	adds	r2, #3
 800093a:	7812      	ldrb	r2, [r2, #0]
 800093c:	0612      	lsls	r2, r2, #24
 800093e:	4313      	orrs	r3, r2
}
 8000940:	4618      	mov	r0, r3
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <util_decode_i32>:

static inline int16_t util_decode_i16(uint8_t * data) {
	return (int16_t) data[0] | data[1] << 8;
}

static inline int32_t util_decode_i32(uint8_t * data) {
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	return (int32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	461a      	mov	r2, r3
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	3301      	adds	r3, #1
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	021b      	lsls	r3, r3, #8
 8000962:	431a      	orrs	r2, r3
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	3302      	adds	r3, #2
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	041b      	lsls	r3, r3, #16
 800096c:	431a      	orrs	r2, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	3303      	adds	r3, #3
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	061b      	lsls	r3, r3, #24
 8000976:	4313      	orrs	r3, r2
}
 8000978:	4618      	mov	r0, r3
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr

08000984 <cm4_global_init>:

/**********************
 *	DECLARATIONS
 **********************/

void cm4_global_init(void) {
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
	cm4_busy_sem = xSemaphoreCreateMutexStatic(&cm4_busy_sem_buffer);
 8000988:	4904      	ldr	r1, [pc, #16]	; (800099c <cm4_global_init+0x18>)
 800098a:	2001      	movs	r0, #1
 800098c:	f009 f953 	bl	8009c36 <xQueueCreateMutexStatic>
 8000990:	4603      	mov	r3, r0
 8000992:	4a03      	ldr	r2, [pc, #12]	; (80009a0 <cm4_global_init+0x1c>)
 8000994:	6013      	str	r3, [r2, #0]
}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	200000ac 	.word	0x200000ac
 80009a0:	200000a8 	.word	0x200000a8

080009a4 <cm4_init>:

void cm4_init(CM4_INST_t * cm4) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af02      	add	r7, sp, #8
 80009aa:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	cm4->id = id_counter++;
 80009ac:	4b17      	ldr	r3, [pc, #92]	; (8000a0c <cm4_init+0x68>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	1c5a      	adds	r2, r3, #1
 80009b2:	4916      	ldr	r1, [pc, #88]	; (8000a0c <cm4_init+0x68>)
 80009b4:	600a      	str	r2, [r1, #0]
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	6013      	str	r3, [r2, #0]
	cm4->garbage_counter = 0;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 80009c0:	3304      	adds	r3, #4
 80009c2:	2200      	movs	r2, #0
 80009c4:	801a      	strh	r2, [r3, #0]
	cm4->rx_sem = xSemaphoreCreateBinaryStatic(&cm4->rx_sem_buffer);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 80009cc:	331c      	adds	r3, #28
 80009ce:	2203      	movs	r2, #3
 80009d0:	9200      	str	r2, [sp, #0]
 80009d2:	2200      	movs	r2, #0
 80009d4:	2100      	movs	r1, #0
 80009d6:	2001      	movs	r0, #1
 80009d8:	f009 f880 	bl	8009adc <xQueueGenericCreateStatic>
 80009dc:	4602      	mov	r2, r0
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 80009e4:	3318      	adds	r3, #24
 80009e6:	601a      	str	r2, [r3, #0]
	msv2_init(&cm4->msv2);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	3304      	adds	r3, #4
 80009ec:	4618      	mov	r0, r3
 80009ee:	f001 fa7d 	bl	8001eec <msv2_init>
	serial_init(&cm4->ser, &CM4_UART, cm4, cm4_decode_fcn);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 80009f8:	3018      	adds	r0, #24
 80009fa:	4b05      	ldr	r3, [pc, #20]	; (8000a10 <cm4_init+0x6c>)
 80009fc:	687a      	ldr	r2, [r7, #4]
 80009fe:	4905      	ldr	r1, [pc, #20]	; (8000a14 <cm4_init+0x70>)
 8000a00:	f001 fe8a 	bl	8002718 <serial_init>


}
 8000a04:	bf00      	nop
 8000a06:	3708      	adds	r7, #8
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	200000f4 	.word	0x200000f4
 8000a10:	08000a19 	.word	0x08000a19
 8000a14:	20008078 	.word	0x20008078

08000a18 <cm4_decode_fcn>:


SERIAL_RET_t cm4_decode_fcn(void * inst, uint8_t data) {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	460b      	mov	r3, r1
 8000a22:	70fb      	strb	r3, [r7, #3]
	CM4_INST_t * cm4 = (CM4_INST_t *) inst;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	60fb      	str	r3, [r7, #12]
	MSV2_ERROR_t tmp = msv2_decode_fragment(&cm4->msv2, data);
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	3304      	adds	r3, #4
 8000a2c:	78fa      	ldrb	r2, [r7, #3]
 8000a2e:	4611      	mov	r1, r2
 8000a30:	4618      	mov	r0, r3
 8000a32:	f001 fb55 	bl	80020e0 <msv2_decode_fragment>
 8000a36:	4603      	mov	r3, r0
 8000a38:	72fb      	strb	r3, [r7, #11]
	if(tmp == MSV2_SUCCESS || tmp == MSV2_WRONG_CRC) {
 8000a3a:	7afb      	ldrb	r3, [r7, #11]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d002      	beq.n	8000a46 <cm4_decode_fcn+0x2e>
 8000a40:	7afb      	ldrb	r3, [r7, #11]
 8000a42:	2b02      	cmp	r3, #2
 8000a44:	d112      	bne.n	8000a6c <cm4_decode_fcn+0x54>
		if(cm4->msv2.rx.opcode & 0x80) { //CM4 is master
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	7a1b      	ldrb	r3, [r3, #8]
 8000a4a:	b25b      	sxtb	r3, r3
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	da03      	bge.n	8000a58 <cm4_decode_fcn+0x40>
			cm4_generate_response(cm4);
 8000a50:	68f8      	ldr	r0, [r7, #12]
 8000a52:	f000 f811 	bl	8000a78 <cm4_generate_response>
 8000a56:	e009      	b.n	8000a6c <cm4_decode_fcn+0x54>
		} else { //HB is master
			xSemaphoreGive(cm4->rx_sem);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000a5e:	3318      	adds	r3, #24
 8000a60:	6818      	ldr	r0, [r3, #0]
 8000a62:	2300      	movs	r3, #0
 8000a64:	2200      	movs	r2, #0
 8000a66:	2100      	movs	r1, #0
 8000a68:	f009 f900 	bl	8009c6c <xQueueGenericSend>
		}

	}
	return tmp;
 8000a6c:	7afb      	ldrb	r3, [r7, #11]
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
	...

08000a78 <cm4_generate_response>:

void cm4_generate_response(CM4_INST_t * cm4) {
 8000a78:	b590      	push	{r4, r7, lr}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
	static uint8_t send_data[MSV2_MAX_DATA_LEN];
	static uint16_t length = 0;
	static uint16_t bin_length = 0;
	uint8_t opcode = cm4->msv2.rx.opcode;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	7a1b      	ldrb	r3, [r3, #8]
 8000a84:	73fb      	strb	r3, [r7, #15]
	opcode &= ~CM4_C2H_PREFIX;
 8000a86:	7bfb      	ldrb	r3, [r7, #15]
 8000a88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000a8c:	73fb      	strb	r3, [r7, #15]
	if(opcode < response_fcn_max) {
 8000a8e:	7bfb      	ldrb	r3, [r7, #15]
 8000a90:	b29a      	uxth	r2, r3
 8000a92:	4b2f      	ldr	r3, [pc, #188]	; (8000b50 <cm4_generate_response+0xd8>)
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	429a      	cmp	r2, r3
 8000a98:	d22c      	bcs.n	8000af4 <cm4_generate_response+0x7c>
		response_fcn[opcode](cm4->msv2.rx.data, cm4->msv2.rx.length, send_data, &length);
 8000a9a:	7bfb      	ldrb	r3, [r7, #15]
 8000a9c:	4a2d      	ldr	r2, [pc, #180]	; (8000b54 <cm4_generate_response+0xdc>)
 8000a9e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	f103 0012 	add.w	r0, r3, #18
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	89d9      	ldrh	r1, [r3, #14]
 8000aac:	4b2a      	ldr	r3, [pc, #168]	; (8000b58 <cm4_generate_response+0xe0>)
 8000aae:	4a2b      	ldr	r2, [pc, #172]	; (8000b5c <cm4_generate_response+0xe4>)
 8000ab0:	47a0      	blx	r4
		//length is in words
		bin_length = msv2_create_frame(&cm4->msv2, cm4->msv2.rx.opcode, length/2, send_data);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	1d18      	adds	r0, r3, #4
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	7a19      	ldrb	r1, [r3, #8]
 8000aba:	4b27      	ldr	r3, [pc, #156]	; (8000b58 <cm4_generate_response+0xe0>)
 8000abc:	881b      	ldrh	r3, [r3, #0]
 8000abe:	085b      	lsrs	r3, r3, #1
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	b2da      	uxtb	r2, r3
 8000ac4:	4b25      	ldr	r3, [pc, #148]	; (8000b5c <cm4_generate_response+0xe4>)
 8000ac6:	f001 fa25 	bl	8001f14 <msv2_create_frame>
 8000aca:	4603      	mov	r3, r0
 8000acc:	461a      	mov	r2, r3
 8000ace:	4b24      	ldr	r3, [pc, #144]	; (8000b60 <cm4_generate_response+0xe8>)
 8000ad0:	801a      	strh	r2, [r3, #0]
		serial_send(&cm4->ser, msv2_tx_data(&cm4->msv2), bin_length);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8000ad8:	3418      	adds	r4, #24
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	3304      	adds	r3, #4
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f001 fbf2 	bl	80022c8 <msv2_tx_data>
 8000ae4:	4601      	mov	r1, r0
 8000ae6:	4b1e      	ldr	r3, [pc, #120]	; (8000b60 <cm4_generate_response+0xe8>)
 8000ae8:	881b      	ldrh	r3, [r3, #0]
 8000aea:	461a      	mov	r2, r3
 8000aec:	4620      	mov	r0, r4
 8000aee:	f001 fe53 	bl	8002798 <serial_send>
		send_data[1] = MSV2_CRC_ERROR_HI;
		length = 2;
		bin_length = msv2_create_frame(&cm4->msv2, cm4->msv2.rx.opcode, length/2, send_data);
		serial_send(&cm4->ser, msv2_tx_data(&cm4->msv2), bin_length);
	}
}
 8000af2:	e028      	b.n	8000b46 <cm4_generate_response+0xce>
		send_data[0] = MSV2_CRC_ERROR_LO;
 8000af4:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <cm4_generate_response+0xe4>)
 8000af6:	22be      	movs	r2, #190	; 0xbe
 8000af8:	701a      	strb	r2, [r3, #0]
		send_data[1] = MSV2_CRC_ERROR_HI;
 8000afa:	4b18      	ldr	r3, [pc, #96]	; (8000b5c <cm4_generate_response+0xe4>)
 8000afc:	22eb      	movs	r2, #235	; 0xeb
 8000afe:	705a      	strb	r2, [r3, #1]
		length = 2;
 8000b00:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <cm4_generate_response+0xe0>)
 8000b02:	2202      	movs	r2, #2
 8000b04:	801a      	strh	r2, [r3, #0]
		bin_length = msv2_create_frame(&cm4->msv2, cm4->msv2.rx.opcode, length/2, send_data);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	1d18      	adds	r0, r3, #4
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	7a19      	ldrb	r1, [r3, #8]
 8000b0e:	4b12      	ldr	r3, [pc, #72]	; (8000b58 <cm4_generate_response+0xe0>)
 8000b10:	881b      	ldrh	r3, [r3, #0]
 8000b12:	085b      	lsrs	r3, r3, #1
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	b2da      	uxtb	r2, r3
 8000b18:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <cm4_generate_response+0xe4>)
 8000b1a:	f001 f9fb 	bl	8001f14 <msv2_create_frame>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	461a      	mov	r2, r3
 8000b22:	4b0f      	ldr	r3, [pc, #60]	; (8000b60 <cm4_generate_response+0xe8>)
 8000b24:	801a      	strh	r2, [r3, #0]
		serial_send(&cm4->ser, msv2_tx_data(&cm4->msv2), bin_length);
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8000b2c:	3418      	adds	r4, #24
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	3304      	adds	r3, #4
 8000b32:	4618      	mov	r0, r3
 8000b34:	f001 fbc8 	bl	80022c8 <msv2_tx_data>
 8000b38:	4601      	mov	r1, r0
 8000b3a:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <cm4_generate_response+0xe8>)
 8000b3c:	881b      	ldrh	r3, [r3, #0]
 8000b3e:	461a      	mov	r2, r3
 8000b40:	4620      	mov	r0, r4
 8000b42:	f001 fe29 	bl	8002798 <serial_send>
}
 8000b46:	bf00      	nop
 8000b48:	3714      	adds	r7, #20
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd90      	pop	{r4, r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	20000008 	.word	0x20000008
 8000b54:	20000000 	.word	0x20000000
 8000b58:	200002f8 	.word	0x200002f8
 8000b5c:	200000f8 	.word	0x200000f8
 8000b60:	200002fa 	.word	0x200002fa

08000b64 <cm4_response_ping>:

static void cm4_response_ping(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8000b64:	b480      	push	{r7}
 8000b66:	b085      	sub	sp, #20
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	607a      	str	r2, [r7, #4]
 8000b6e:	603b      	str	r3, [r7, #0]
 8000b70:	460b      	mov	r3, r1
 8000b72:	817b      	strh	r3, [r7, #10]
	resp[0] = MSV2_OK_LO;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	22c5      	movs	r2, #197	; 0xc5
 8000b78:	701a      	strb	r2, [r3, #0]
	resp[1] = MSV2_OK_HI;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	225c      	movs	r2, #92	; 0x5c
 8000b80:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	2202      	movs	r2, #2
 8000b86:	801a      	strh	r2, [r3, #0]
}
 8000b88:	bf00      	nop
 8000b8a:	3714      	adds	r7, #20
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <cm4_response_command>:

static void cm4_response_command(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8000b94:	b5b0      	push	{r4, r5, r7, lr}
 8000b96:	b09c      	sub	sp, #112	; 0x70
 8000b98:	af0a      	add	r7, sp, #40	; 0x28
 8000b9a:	60f8      	str	r0, [r7, #12]
 8000b9c:	607a      	str	r2, [r7, #4]
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	817b      	strh	r3, [r7, #10]
	CM4_PAYLOAD_COMMAND_t cmd = {0};
 8000ba4:	f107 0314 	add.w	r3, r7, #20
 8000ba8:	2234      	movs	r2, #52	; 0x34
 8000baa:	2100      	movs	r1, #0
 8000bac:	4618      	mov	r0, r3
 8000bae:	f00a fe9d 	bl	800b8ec <memset>
	if(data_len == 50) {
 8000bb2:	897b      	ldrh	r3, [r7, #10]
 8000bb4:	2b32      	cmp	r3, #50	; 0x32
 8000bb6:	d177      	bne.n	8000ca8 <cm4_response_command+0x114>
		cmd.timestamp = util_decode_u32(data);
 8000bb8:	68f8      	ldr	r0, [r7, #12]
 8000bba:	f7ff feab 	bl	8000914 <util_decode_u32>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	617b      	str	r3, [r7, #20]
		cmd.thrust = util_decode_i32(data+4);
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	3304      	adds	r3, #4
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff fec0 	bl	800094c <util_decode_i32>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	61bb      	str	r3, [r7, #24]

		cmd.dynamixel[0] = util_decode_i32(data+8);
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	3308      	adds	r3, #8
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff feb9 	bl	800094c <util_decode_i32>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	61fb      	str	r3, [r7, #28]
		cmd.dynamixel[1] = util_decode_i32(data+12);
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	330c      	adds	r3, #12
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff feb2 	bl	800094c <util_decode_i32>
 8000be8:	4603      	mov	r3, r0
 8000bea:	623b      	str	r3, [r7, #32]
		cmd.dynamixel[2] = util_decode_i32(data+16);
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	3310      	adds	r3, #16
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f7ff feab 	bl	800094c <util_decode_i32>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	627b      	str	r3, [r7, #36]	; 0x24
		cmd.dynamixel[3] = util_decode_i32(data+20);
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	3314      	adds	r3, #20
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f7ff fea4 	bl	800094c <util_decode_i32>
 8000c04:	4603      	mov	r3, r0
 8000c06:	62bb      	str	r3, [r7, #40]	; 0x28

		cmd.position[0] = util_decode_i32(data+24);
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	3318      	adds	r3, #24
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff fe9d 	bl	800094c <util_decode_i32>
 8000c12:	4603      	mov	r3, r0
 8000c14:	62fb      	str	r3, [r7, #44]	; 0x2c
		cmd.position[1] = util_decode_i32(data+28);
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	331c      	adds	r3, #28
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff fe96 	bl	800094c <util_decode_i32>
 8000c20:	4603      	mov	r3, r0
 8000c22:	633b      	str	r3, [r7, #48]	; 0x30
		cmd.position[2] = util_decode_i32(data+32);
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	3320      	adds	r3, #32
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff fe8f 	bl	800094c <util_decode_i32>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	637b      	str	r3, [r7, #52]	; 0x34

		cmd.speed[0] = util_decode_i32(data+36);
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	3324      	adds	r3, #36	; 0x24
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff fe88 	bl	800094c <util_decode_i32>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	63bb      	str	r3, [r7, #56]	; 0x38
		cmd.speed[1] = util_decode_i32(data+40);
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	3328      	adds	r3, #40	; 0x28
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff fe81 	bl	800094c <util_decode_i32>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	63fb      	str	r3, [r7, #60]	; 0x3c
		cmd.speed[2] = util_decode_i32(data+44);
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	332c      	adds	r3, #44	; 0x2c
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff fe7a 	bl	800094c <util_decode_i32>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	643b      	str	r3, [r7, #64]	; 0x40

		cmd.state = util_decode_u16(data+48);
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	3330      	adds	r3, #48	; 0x30
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff fe42 	bl	80008ea <util_decode_u16>
 8000c66:	4603      	mov	r3, r0
 8000c68:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

		control_set_cmd(cmd);
 8000c6c:	466d      	mov	r5, sp
 8000c6e:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8000c72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c7a:	6823      	ldr	r3, [r4, #0]
 8000c7c:	602b      	str	r3, [r5, #0]
 8000c7e:	f107 0314 	add.w	r3, r7, #20
 8000c82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c84:	f000 fc8e 	bl	80015a4 <control_set_cmd>

		pipeline_send_control(&cmd);
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f001 fc23 	bl	80024d8 <pipeline_send_control>

		resp[0] = MSV2_OK_LO;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	22c5      	movs	r2, #197	; 0xc5
 8000c96:	701a      	strb	r2, [r3, #0]
		resp[1] = MSV2_OK_HI;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	225c      	movs	r2, #92	; 0x5c
 8000c9e:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	2202      	movs	r2, #2
 8000ca4:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = MSV2_ERROR_LO;
		resp[1] = MSV2_ERROR_HI;
		*resp_len = 2;
	}
}
 8000ca6:	e009      	b.n	8000cbc <cm4_response_command+0x128>
		resp[0] = MSV2_ERROR_LO;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	22ce      	movs	r2, #206	; 0xce
 8000cac:	701a      	strb	r2, [r3, #0]
		resp[1] = MSV2_ERROR_HI;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	22ec      	movs	r2, #236	; 0xec
 8000cb4:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	2202      	movs	r2, #2
 8000cba:	801a      	strh	r2, [r3, #0]
}
 8000cbc:	bf00      	nop
 8000cbe:	3748      	adds	r7, #72	; 0x48
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bdb0      	pop	{r4, r5, r7, pc}

08000cc4 <cm4_send>:



CM4_ERROR_t cm4_send(CM4_INST_t * cm4, uint8_t cmd, uint8_t * data, uint16_t length, uint8_t ** resp_data, uint16_t * resp_len) {
 8000cc4:	b590      	push	{r4, r7, lr}
 8000cc6:	b087      	sub	sp, #28
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	607a      	str	r2, [r7, #4]
 8000cce:	461a      	mov	r2, r3
 8000cd0:	460b      	mov	r3, r1
 8000cd2:	72fb      	strb	r3, [r7, #11]
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	813b      	strh	r3, [r7, #8]
	if (xSemaphoreTake(cm4_busy_sem, DRIV_TIMEOUT) == pdTRUE) {
 8000cd8:	4b50      	ldr	r3, [pc, #320]	; (8000e1c <cm4_send+0x158>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	21c8      	movs	r1, #200	; 0xc8
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f009 f950 	bl	8009f84 <xQueueSemaphoreTake>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	f040 8092 	bne.w	8000e10 <cm4_send+0x14c>
		uint16_t frame_length = msv2_create_frame(&cm4->msv2, cmd, length/2, data);
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	1d18      	adds	r0, r3, #4
 8000cf0:	893b      	ldrh	r3, [r7, #8]
 8000cf2:	085b      	lsrs	r3, r3, #1
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	b2da      	uxtb	r2, r3
 8000cf8:	7af9      	ldrb	r1, [r7, #11]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	f001 f90a 	bl	8001f14 <msv2_create_frame>
 8000d00:	4603      	mov	r3, r0
 8000d02:	82fb      	strh	r3, [r7, #22]
		serial_send(&cm4->ser, msv2_tx_data(&cm4->msv2), frame_length);
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8000d0a:	3418      	adds	r4, #24
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	3304      	adds	r3, #4
 8000d10:	4618      	mov	r0, r3
 8000d12:	f001 fad9 	bl	80022c8 <msv2_tx_data>
 8000d16:	4601      	mov	r1, r0
 8000d18:	8afb      	ldrh	r3, [r7, #22]
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	4620      	mov	r0, r4
 8000d1e:	f001 fd3b 	bl	8002798 <serial_send>
		if(cm4->rx_sem == NULL) {
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000d28:	3318      	adds	r3, #24
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d108      	bne.n	8000d42 <cm4_send+0x7e>
			xSemaphoreGive(cm4_busy_sem);
 8000d30:	4b3a      	ldr	r3, [pc, #232]	; (8000e1c <cm4_send+0x158>)
 8000d32:	6818      	ldr	r0, [r3, #0]
 8000d34:	2300      	movs	r3, #0
 8000d36:	2200      	movs	r2, #0
 8000d38:	2100      	movs	r1, #0
 8000d3a:	f008 ff97 	bl	8009c6c <xQueueGenericSend>
			return CM4_LOCAL_ERROR;
 8000d3e:	2308      	movs	r3, #8
 8000d40:	e067      	b.n	8000e12 <cm4_send+0x14e>
		}
		if(xSemaphoreTake(cm4->rx_sem, COMM_TIMEOUT) == pdTRUE) {
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000d48:	3318      	adds	r3, #24
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	210a      	movs	r1, #10
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f009 f918 	bl	8009f84 <xQueueSemaphoreTake>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d131      	bne.n	8000dbe <cm4_send+0xfa>
			cm4->garbage_counter = 0;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000d60:	3304      	adds	r3, #4
 8000d62:	2200      	movs	r2, #0
 8000d64:	801a      	strh	r2, [r3, #0]
			if(cm4->msv2.rx.opcode == cmd) {
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	7a1b      	ldrb	r3, [r3, #8]
 8000d6a:	7afa      	ldrb	r2, [r7, #11]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d117      	bne.n	8000da0 <cm4_send+0xdc>
				if(resp_len != NULL && resp_data != NULL) {
 8000d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d00b      	beq.n	8000d8e <cm4_send+0xca>
 8000d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d008      	beq.n	8000d8e <cm4_send+0xca>
					*resp_len = cm4->msv2.rx.length;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	89da      	ldrh	r2, [r3, #14]
 8000d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d82:	801a      	strh	r2, [r3, #0]
					*resp_data = cm4->msv2.rx.data;
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	f103 0212 	add.w	r2, r3, #18
 8000d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d8c:	601a      	str	r2, [r3, #0]
				}
				xSemaphoreGive(cm4_busy_sem);
 8000d8e:	4b23      	ldr	r3, [pc, #140]	; (8000e1c <cm4_send+0x158>)
 8000d90:	6818      	ldr	r0, [r3, #0]
 8000d92:	2300      	movs	r3, #0
 8000d94:	2200      	movs	r2, #0
 8000d96:	2100      	movs	r1, #0
 8000d98:	f008 ff68 	bl	8009c6c <xQueueGenericSend>
				return CM4_SUCCESS;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	e038      	b.n	8000e12 <cm4_send+0x14e>
			} else {
				if(resp_len != NULL) {
 8000da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d002      	beq.n	8000dac <cm4_send+0xe8>
					*resp_len = 0;
 8000da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000da8:	2200      	movs	r2, #0
 8000daa:	801a      	strh	r2, [r3, #0]
				}
				xSemaphoreGive(cm4_busy_sem);
 8000dac:	4b1b      	ldr	r3, [pc, #108]	; (8000e1c <cm4_send+0x158>)
 8000dae:	6818      	ldr	r0, [r3, #0]
 8000db0:	2300      	movs	r3, #0
 8000db2:	2200      	movs	r2, #0
 8000db4:	2100      	movs	r1, #0
 8000db6:	f008 ff59 	bl	8009c6c <xQueueGenericSend>
				return CM4_REMOTE_ERROR;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	e029      	b.n	8000e12 <cm4_send+0x14e>
			}
		} else {
			cm4->garbage_counter++;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000dc4:	3304      	adds	r3, #4
 8000dc6:	881b      	ldrh	r3, [r3, #0]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	b29a      	uxth	r2, r3
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000dd2:	3304      	adds	r3, #4
 8000dd4:	801a      	strh	r2, [r3, #0]
			if(cm4->garbage_counter > GARBAGE_THRESHOLD) {
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000ddc:	3304      	adds	r3, #4
 8000dde:	881b      	ldrh	r3, [r3, #0]
 8000de0:	2b0a      	cmp	r3, #10
 8000de2:	d90c      	bls.n	8000dfe <cm4_send+0x13a>
				serial_garbage_clean(&cm4->ser);
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000dea:	3318      	adds	r3, #24
 8000dec:	4618      	mov	r0, r3
 8000dee:	f001 fce5 	bl	80027bc <serial_garbage_clean>
				cm4->garbage_counter = 0;
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000df8:	3304      	adds	r3, #4
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	801a      	strh	r2, [r3, #0]
			}
			xSemaphoreGive(cm4_busy_sem);
 8000dfe:	4b07      	ldr	r3, [pc, #28]	; (8000e1c <cm4_send+0x158>)
 8000e00:	6818      	ldr	r0, [r3, #0]
 8000e02:	2300      	movs	r3, #0
 8000e04:	2200      	movs	r2, #0
 8000e06:	2100      	movs	r1, #0
 8000e08:	f008 ff30 	bl	8009c6c <xQueueGenericSend>
			return CM4_TIMEOUT;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	e000      	b.n	8000e12 <cm4_send+0x14e>
		}

	} else {
		return CM4_BUSY;
 8000e10:	2304      	movs	r3, #4
	}

}
 8000e12:	4618      	mov	r0, r3
 8000e14:	371c      	adds	r7, #28
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd90      	pop	{r4, r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	200000a8 	.word	0x200000a8

08000e20 <cm4_ping>:

CM4_ERROR_t cm4_ping(CM4_INST_t * cm4) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af02      	add	r7, sp, #8
 8000e26:	6078      	str	r0, [r7, #4]
	CM4_ERROR_t error = 0;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	73fb      	strb	r3, [r7, #15]
	uint8_t data[] = {0xc5, 0x5c};
 8000e2c:	f645 43c5 	movw	r3, #23749	; 0x5cc5
 8000e30:	81bb      	strh	r3, [r7, #12]
	error |= cm4_send(cm4, CM4_H2C_PING, data, 2, NULL, NULL);
 8000e32:	f107 020c 	add.w	r2, r7, #12
 8000e36:	2300      	movs	r3, #0
 8000e38:	9301      	str	r3, [sp, #4]
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	9300      	str	r3, [sp, #0]
 8000e3e:	2302      	movs	r3, #2
 8000e40:	2100      	movs	r1, #0
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff ff3e 	bl	8000cc4 <cm4_send>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	7bfb      	ldrb	r3, [r7, #15]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	73fb      	strb	r3, [r7, #15]

	return error;
 8000e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3710      	adds	r7, #16
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <cm4_send_sensors>:


CM4_ERROR_t cm4_send_sensors(CM4_INST_t * cm4, CM4_PAYLOAD_SENSOR_t * sens) {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b090      	sub	sp, #64	; 0x40
 8000e60:	af02      	add	r7, sp, #8
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	6039      	str	r1, [r7, #0]
	CM4_ERROR_t error = 0;
 8000e66:	2300      	movs	r3, #0
 8000e68:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint8_t * recv_data;
	uint16_t recv_len = 0;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t send_len = 32;
 8000e70:	2320      	movs	r3, #32
 8000e72:	86bb      	strh	r3, [r7, #52]	; 0x34
	uint8_t send_data[32];

	util_encode_u32(send_data, sens->timestamp);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	f107 030c 	add.w	r3, r7, #12
 8000e7c:	4611      	mov	r1, r2
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff fcf1 	bl	8000866 <util_encode_u32>
	util_encode_i32(send_data+4, sens->acc_x);
 8000e84:	f107 030c 	add.w	r3, r7, #12
 8000e88:	3304      	adds	r3, #4
 8000e8a:	683a      	ldr	r2, [r7, #0]
 8000e8c:	6852      	ldr	r2, [r2, #4]
 8000e8e:	4611      	mov	r1, r2
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff fd09 	bl	80008a8 <util_encode_i32>
	util_encode_i32(send_data+8, sens->acc_y);
 8000e96:	f107 030c 	add.w	r3, r7, #12
 8000e9a:	3308      	adds	r3, #8
 8000e9c:	683a      	ldr	r2, [r7, #0]
 8000e9e:	6892      	ldr	r2, [r2, #8]
 8000ea0:	4611      	mov	r1, r2
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff fd00 	bl	80008a8 <util_encode_i32>
	util_encode_i32(send_data+12, sens->acc_z);
 8000ea8:	f107 030c 	add.w	r3, r7, #12
 8000eac:	330c      	adds	r3, #12
 8000eae:	683a      	ldr	r2, [r7, #0]
 8000eb0:	68d2      	ldr	r2, [r2, #12]
 8000eb2:	4611      	mov	r1, r2
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fcf7 	bl	80008a8 <util_encode_i32>

	util_encode_i32(send_data+16, sens->gyro_x);
 8000eba:	f107 030c 	add.w	r3, r7, #12
 8000ebe:	3310      	adds	r3, #16
 8000ec0:	683a      	ldr	r2, [r7, #0]
 8000ec2:	6912      	ldr	r2, [r2, #16]
 8000ec4:	4611      	mov	r1, r2
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fcee 	bl	80008a8 <util_encode_i32>
	util_encode_i32(send_data+20, sens->gyro_y);
 8000ecc:	f107 030c 	add.w	r3, r7, #12
 8000ed0:	3314      	adds	r3, #20
 8000ed2:	683a      	ldr	r2, [r7, #0]
 8000ed4:	6952      	ldr	r2, [r2, #20]
 8000ed6:	4611      	mov	r1, r2
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff fce5 	bl	80008a8 <util_encode_i32>
	util_encode_i32(send_data+24, sens->gyro_z);
 8000ede:	f107 030c 	add.w	r3, r7, #12
 8000ee2:	3318      	adds	r3, #24
 8000ee4:	683a      	ldr	r2, [r7, #0]
 8000ee6:	6992      	ldr	r2, [r2, #24]
 8000ee8:	4611      	mov	r1, r2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fcdc 	bl	80008a8 <util_encode_i32>

	util_encode_i32(send_data+28, sens->baro);
 8000ef0:	f107 030c 	add.w	r3, r7, #12
 8000ef4:	331c      	adds	r3, #28
 8000ef6:	683a      	ldr	r2, [r7, #0]
 8000ef8:	69d2      	ldr	r2, [r2, #28]
 8000efa:	4611      	mov	r1, r2
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fcd3 	bl	80008a8 <util_encode_i32>

	error |= cm4_send(cm4, CM4_H2C_SENSORS, send_data, send_len , &recv_data, &recv_len);
 8000f02:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8000f04:	f107 020c 	add.w	r2, r7, #12
 8000f08:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	460b      	mov	r3, r1
 8000f16:	2103      	movs	r1, #3
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f7ff fed3 	bl	8000cc4 <cm4_send>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	461a      	mov	r2, r3
 8000f22:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000f26:	4313      	orrs	r3, r2
 8000f28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	//EVENTUAL ACKNOWLEGE

	return error;
 8000f2c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3738      	adds	r7, #56	; 0x38
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <cm4_send_feedback>:

CM4_ERROR_t cm4_send_feedback(CM4_INST_t * cm4, CM4_PAYLOAD_FEEDBACK_t * feed) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b08e      	sub	sp, #56	; 0x38
 8000f3c:	af02      	add	r7, sp, #8
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
	CM4_ERROR_t error = 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t * recv_data;
	uint16_t recv_len = 0;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t send_len = 24;
 8000f4c:	2318      	movs	r3, #24
 8000f4e:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint8_t send_data[24];

	util_encode_u32(send_data, feed->timestamp);
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	f107 030c 	add.w	r3, r7, #12
 8000f58:	4611      	mov	r1, r2
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff fc83 	bl	8000866 <util_encode_u32>
	util_encode_i32(send_data+4, feed->cc_pressure);
 8000f60:	f107 030c 	add.w	r3, r7, #12
 8000f64:	3304      	adds	r3, #4
 8000f66:	683a      	ldr	r2, [r7, #0]
 8000f68:	6852      	ldr	r2, [r2, #4]
 8000f6a:	4611      	mov	r1, r2
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff fc9b 	bl	80008a8 <util_encode_i32>

	util_encode_i32(send_data+8, feed->dynamixel[0]);
 8000f72:	f107 030c 	add.w	r3, r7, #12
 8000f76:	3308      	adds	r3, #8
 8000f78:	683a      	ldr	r2, [r7, #0]
 8000f7a:	6892      	ldr	r2, [r2, #8]
 8000f7c:	4611      	mov	r1, r2
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff fc92 	bl	80008a8 <util_encode_i32>
	util_encode_i32(send_data+12, feed->dynamixel[1]);
 8000f84:	f107 030c 	add.w	r3, r7, #12
 8000f88:	330c      	adds	r3, #12
 8000f8a:	683a      	ldr	r2, [r7, #0]
 8000f8c:	68d2      	ldr	r2, [r2, #12]
 8000f8e:	4611      	mov	r1, r2
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff fc89 	bl	80008a8 <util_encode_i32>
	util_encode_i32(send_data+16, feed->dynamixel[2]);
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	3310      	adds	r3, #16
 8000f9c:	683a      	ldr	r2, [r7, #0]
 8000f9e:	6912      	ldr	r2, [r2, #16]
 8000fa0:	4611      	mov	r1, r2
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff fc80 	bl	80008a8 <util_encode_i32>
	util_encode_i32(send_data+20, feed->dynamixel[3]);
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	3314      	adds	r3, #20
 8000fae:	683a      	ldr	r2, [r7, #0]
 8000fb0:	6952      	ldr	r2, [r2, #20]
 8000fb2:	4611      	mov	r1, r2
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff fc77 	bl	80008a8 <util_encode_i32>

	error |= cm4_send(cm4, CM4_H2C_FEEDBACK, send_data, send_len , &recv_data, &recv_len);
 8000fba:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8000fbc:	f107 020c 	add.w	r2, r7, #12
 8000fc0:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	2104      	movs	r1, #4
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff fe77 	bl	8000cc4 <cm4_send>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	461a      	mov	r2, r3
 8000fda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	//EVENTUAL ACKNOWLEGE

	return error;
 8000fe4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3730      	adds	r7, #48	; 0x30
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <cm4_boot>:

CM4_ERROR_t cm4_boot(CM4_INST_t * cm4) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	allow_boot();
 8000ff8:	f000 f876 	bl	80010e8 <allow_boot>
	return CM4_SUCCESS;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <cm4_is_ready>:

CM4_ERROR_t cm4_is_ready(CM4_INST_t * cm4, uint8_t * ready) {
 8001006:	b580      	push	{r7, lr}
 8001008:	b082      	sub	sp, #8
 800100a:	af00      	add	r7, sp, #0
 800100c:	6078      	str	r0, [r7, #4]
 800100e:	6039      	str	r1, [r7, #0]
	if(ready == NULL){
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d101      	bne.n	800101a <cm4_is_ready+0x14>
		return CM4_LOCAL_ERROR;
 8001016:	2308      	movs	r3, #8
 8001018:	e011      	b.n	800103e <cm4_is_ready+0x38>
	}
	*ready = 0;
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	2200      	movs	r2, #0
 800101e:	701a      	strb	r2, [r3, #0]
	if(is_booted()) {
 8001020:	f000 f850 	bl	80010c4 <is_booted>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d008      	beq.n	800103c <cm4_is_ready+0x36>
		if(cm4_ping(cm4) == CM4_SUCCESS) {
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff fef8 	bl	8000e20 <cm4_ping>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d102      	bne.n	800103c <cm4_is_ready+0x36>
			*ready = 1;
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	2201      	movs	r2, #1
 800103a:	701a      	strb	r2, [r3, #0]
		}
	}
	return CM4_SUCCESS;
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <cm4_shutdown>:

CM4_ERROR_t cm4_shutdown(CM4_INST_t * cm4) {
 8001046:	b580      	push	{r7, lr}
 8001048:	b086      	sub	sp, #24
 800104a:	af02      	add	r7, sp, #8
 800104c:	6078      	str	r0, [r7, #4]
	//send shutdown command through uart
	uint8_t data[] = {0x00, 0x00};
 800104e:	2300      	movs	r3, #0
 8001050:	81bb      	strh	r3, [r7, #12]
	cm4_send(cm4, CM4_H2C_SHUTDOWN, data, 2, NULL, NULL);
 8001052:	f107 020c 	add.w	r2, r7, #12
 8001056:	2300      	movs	r3, #0
 8001058:	9301      	str	r3, [sp, #4]
 800105a:	2300      	movs	r3, #0
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	2302      	movs	r3, #2
 8001060:	2101      	movs	r1, #1
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff fe2e 	bl	8000cc4 <cm4_send>

	return CM4_SUCCESS;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	3710      	adds	r7, #16
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <cm4_is_shutdown>:

CM4_ERROR_t cm4_is_shutdown(CM4_INST_t * cm4, uint8_t * shutdown) {
 8001072:	b580      	push	{r7, lr}
 8001074:	b082      	sub	sp, #8
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
 800107a:	6039      	str	r1, [r7, #0]
	if(shutdown == NULL){
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d101      	bne.n	8001086 <cm4_is_shutdown+0x14>
		return CM4_LOCAL_ERROR;
 8001082:	2308      	movs	r3, #8
 8001084:	e00f      	b.n	80010a6 <cm4_is_shutdown+0x34>
	}
	if(!is_booted()) {
 8001086:	f000 f81d 	bl	80010c4 <is_booted>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d106      	bne.n	800109e <cm4_is_shutdown+0x2c>
		//check wheter the CM4 answers
		//if answers
		hold_boot();
 8001090:	f000 f838 	bl	8001104 <hold_boot>
		*shutdown = 1;
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	2201      	movs	r2, #1
 8001098:	701a      	strb	r2, [r3, #0]
		return CM4_SUCCESS;
 800109a:	2300      	movs	r3, #0
 800109c:	e003      	b.n	80010a6 <cm4_is_shutdown+0x34>
	} else {
		*shutdown = 0;
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]
		return CM4_SUCCESS;
 80010a4:	2300      	movs	r3, #0
	}
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <cm4_force_shutdown>:


CM4_ERROR_t cm4_force_shutdown(CM4_INST_t * cm4) {
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b082      	sub	sp, #8
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
	hold_boot();
 80010b6:	f000 f825 	bl	8001104 <hold_boot>
	return CM4_SUCCESS;
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <is_booted>:



static uint8_t is_booted(void) {
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
	return CM4_RUN_PG_PORT->IDR & CM4_RUN_PG_PIN ?1:0;
 80010c8:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <is_booted+0x20>)
 80010ca:	691b      	ldr	r3, [r3, #16]
 80010cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	bf14      	ite	ne
 80010d4:	2301      	movne	r3, #1
 80010d6:	2300      	moveq	r3, #0
 80010d8:	b2db      	uxtb	r3, r3
}
 80010da:	4618      	mov	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	40020400 	.word	0x40020400

080010e8 <allow_boot>:

static void allow_boot(void) {
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
	CM4_GLOBAL_EN_PORT->BSRR = CM4_GLOBAL_EN_PIN;
 80010ec:	4b04      	ldr	r3, [pc, #16]	; (8001100 <allow_boot+0x18>)
 80010ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010f2:	619a      	str	r2, [r3, #24]
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	40020000 	.word	0x40020000

08001104 <hold_boot>:

static void hold_boot(void) {
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
	CM4_GLOBAL_EN_PORT->BSRR = CM4_GLOBAL_EN_PIN << 16;
 8001108:	4b04      	ldr	r3, [pc, #16]	; (800111c <hold_boot+0x18>)
 800110a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800110e:	619a      	str	r2, [r3, #24]
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	40020000 	.word	0x40020000

08001120 <control_thread>:

/**********************
 *	DECLARATIONS
 **********************/

void control_thread(void * arg) {
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	static TickType_t last_wake_time;
	static const TickType_t period = pdMS_TO_TICKS(CONTROL_HEART_BEAT);



	led_init();
 8001128:	f000 fe60 	bl	8001dec <led_init>

	init_control(&control);
 800112c:	4815      	ldr	r0, [pc, #84]	; (8001184 <control_thread+0x64>)
 800112e:	f000 f867 	bl	8001200 <init_control>
	servo_config(&tvc_servo);

	control.tvc_servo = &tvc_servo;
#endif

	cm4_global_init();
 8001132:	f7ff fc27 	bl	8000984 <cm4_global_init>

	static CM4_INST_t cm4;

	cm4_init(&cm4);
 8001136:	4814      	ldr	r0, [pc, #80]	; (8001188 <control_thread+0x68>)
 8001138:	f7ff fc34 	bl	80009a4 <cm4_init>

	pipeline_init(&cm4);
 800113c:	4812      	ldr	r0, [pc, #72]	; (8001188 <control_thread+0x68>)
 800113e:	f001 f8d1 	bl	80022e4 <pipeline_init>

	control.cm4 = &cm4;
 8001142:	4b10      	ldr	r3, [pc, #64]	; (8001184 <control_thread+0x64>)
 8001144:	4a10      	ldr	r2, [pc, #64]	; (8001188 <control_thread+0x68>)
 8001146:	619a      	str	r2, [r3, #24]


	init_idle(&control);
 8001148:	480e      	ldr	r0, [pc, #56]	; (8001184 <control_thread+0x64>)
 800114a:	f000 f86a 	bl	8001222 <init_idle>



	last_wake_time = xTaskGetTickCount();
 800114e:	f009 fc33 	bl	800a9b8 <xTaskGetTickCount>
 8001152:	4603      	mov	r3, r0
 8001154:	4a0d      	ldr	r2, [pc, #52]	; (800118c <control_thread+0x6c>)
 8001156:	6013      	str	r3, [r2, #0]
		} else {
			servo_disable_led(control.tvc_servo, NULL);
		}
#endif

		control_update(&control);
 8001158:	480a      	ldr	r0, [pc, #40]	; (8001184 <control_thread+0x64>)
 800115a:	f000 f81d 	bl	8001198 <control_update>


		if(control.state < CS_NUM && control.state >= 0) {
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <control_thread+0x64>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b05      	cmp	r3, #5
 8001164:	d807      	bhi.n	8001176 <control_thread+0x56>
			control_fcn[control.state](&control);
 8001166:	4b07      	ldr	r3, [pc, #28]	; (8001184 <control_thread+0x64>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	461a      	mov	r2, r3
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <control_thread+0x70>)
 800116e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001172:	4804      	ldr	r0, [pc, #16]	; (8001184 <control_thread+0x64>)
 8001174:	4798      	blx	r3
		}
		vTaskDelayUntil( &last_wake_time, period );
 8001176:	4b07      	ldr	r3, [pc, #28]	; (8001194 <control_thread+0x74>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4619      	mov	r1, r3
 800117c:	4803      	ldr	r0, [pc, #12]	; (800118c <control_thread+0x6c>)
 800117e:	f009 fa5d 	bl	800a63c <vTaskDelayUntil>
		control_update(&control);
 8001182:	e7e9      	b.n	8001158 <control_thread+0x38>
 8001184:	200002fc 	.word	0x200002fc
 8001188:	2000038c 	.word	0x2000038c
 800118c:	20001814 	.word	0x20001814
 8001190:	20000030 	.word	0x20000030
 8001194:	0800b968 	.word	0x0800b968

08001198 <control_update>:
	}
}


static void control_update(CONTROL_INST_t * control) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]

	control->last_time = control->time;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	685a      	ldr	r2, [r3, #4]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	609a      	str	r2, [r3, #8]
	control->time = HAL_GetTick();
 80011a8:	f002 fee4 	bl	8003f74 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	605a      	str	r2, [r3, #4]
	control->iter++;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	1c5a      	adds	r2, r3, #1
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	615a      	str	r2, [r3, #20]

	if(control->counter_active) {
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	7c1b      	ldrb	r3, [r3, #16]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d00b      	beq.n	80011dc <control_update+0x44>
		control->counter -= (control->time - control->last_time);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	4619      	mov	r1, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	689a      	ldr	r2, [r3, #8]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	440b      	add	r3, r1
 80011d6:	461a      	mov	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	60da      	str	r2, [r3, #12]
	servo_sync(control->tvc_servo);
#endif

	//init error if there is an issue with a motor

	if(control_sched_should_run(control, CONTROL_SCHED_ABORT)) {
 80011dc:	2101      	movs	r1, #1
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f000 fa14 	bl	800160c <control_sched_should_run>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d006      	beq.n	80011f8 <control_update+0x60>
		init_abort(control);
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f000 f8c6 	bl	800137c <init_abort>
		control_sched_done(control, CONTROL_SCHED_ABORT);
 80011f0:	2101      	movs	r1, #1
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f000 fa1f 	bl	8001636 <control_sched_done>
	}
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <init_control>:

static void init_control(CONTROL_INST_t * control) {
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	control->sched = CONTROL_SCHED_NOTHING;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	control->counter_active = 0;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2200      	movs	r2, #0
 8001214:	741a      	strb	r2, [r3, #16]
}
 8001216:	bf00      	nop
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <init_idle>:

static void init_idle(CONTROL_INST_t * control) {
 8001222:	b580      	push	{r7, lr}
 8001224:	b082      	sub	sp, #8
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
	control->state = CS_IDLE;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]
	led_set_color(LED_GREEN);
 8001230:	2200      	movs	r2, #0
 8001232:	21ff      	movs	r1, #255	; 0xff
 8001234:	2000      	movs	r0, #0
 8001236:	f000 fdfd 	bl	8001e34 <led_set_color>
	storage_disable();
 800123a:	f001 fbff 	bl	8002a3c <storage_disable>
	cm4_force_shutdown(control->cm4);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	699b      	ldr	r3, [r3, #24]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff ff33 	bl	80010ae <cm4_force_shutdown>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <idle>:

static void idle(CONTROL_INST_t * control) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	if(control_sched_should_run(control, CONTROL_SCHED_MOVE_TVC)) {
		servo_move(control->tvc_servo, control->tvc_mov_target);
		control_sched_done(control, CONTROL_SCHED_MOVE_TVC);
	}
#endif
	if(control_sched_should_run(control, CONTROL_SCHED_BOOT)) {
 8001258:	2102      	movs	r1, #2
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f000 f9d6 	bl	800160c <control_sched_should_run>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d006      	beq.n	8001274 <idle+0x24>
		init_boot(control);
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f000 f808 	bl	800127c <init_boot>
		control_sched_done(control, CONTROL_SCHED_BOOT);
 800126c:	2102      	movs	r1, #2
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f000 f9e1 	bl	8001636 <control_sched_done>
	}

}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <init_boot>:

static void init_boot(CONTROL_INST_t * control) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	//global enable
	//to boot the rpi
	led_set_color(LED_LILA);
 8001284:	224f      	movs	r2, #79	; 0x4f
 8001286:	2103      	movs	r1, #3
 8001288:	20ff      	movs	r0, #255	; 0xff
 800128a:	f000 fdd3 	bl	8001e34 <led_set_color>
	control->state = CS_BOOT;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2201      	movs	r2, #1
 8001292:	701a      	strb	r2, [r3, #0]
	cm4_boot(control->cm4);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff fea9 	bl	8000ff0 <cm4_boot>
}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <boot>:

static void boot(CONTROL_INST_t * control) {
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b084      	sub	sp, #16
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
	//wait for the cm4 to start answering with concluent status packets
	uint8_t ready = 0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	73fb      	strb	r3, [r7, #15]
	cm4_is_ready(control->cm4, &ready);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	699b      	ldr	r3, [r3, #24]
 80012b6:	f107 020f 	add.w	r2, r7, #15
 80012ba:	4611      	mov	r1, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff fea2 	bl	8001006 <cm4_is_ready>
	if(ready) {
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d002      	beq.n	80012ce <boot+0x28>
		init_compute(control);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f000 f804 	bl	80012d6 <init_compute>
	}
}
 80012ce:	bf00      	nop
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <init_compute>:

static void init_compute(CONTROL_INST_t * control) {
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
	//start sending data to raspberry pi
	led_set_color(LED_BLUE);
 80012de:	22ff      	movs	r2, #255	; 0xff
 80012e0:	2100      	movs	r1, #0
 80012e2:	2000      	movs	r0, #0
 80012e4:	f000 fda6 	bl	8001e34 <led_set_color>
	control->state = CS_COMPUTE;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2202      	movs	r2, #2
 80012ec:	701a      	strb	r2, [r3, #0]
}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <compute>:

static void compute(CONTROL_INST_t * control) {
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]

	if(control_sched_should_run(control, CONTROL_SCHED_SHUTDOWN)) {
 80012fe:	2103      	movs	r1, #3
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f000 f983 	bl	800160c <control_sched_should_run>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d006      	beq.n	800131a <compute+0x24>
		init_shutdown(control);
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f000 f808 	bl	8001322 <init_shutdown>
		control_sched_done(control, CONTROL_SCHED_SHUTDOWN);
 8001312:	2103      	movs	r1, #3
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f000 f98e 	bl	8001636 <control_sched_done>
	}
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <init_shutdown>:


static void init_shutdown(CONTROL_INST_t * control) {
 8001322:	b580      	push	{r7, lr}
 8001324:	b082      	sub	sp, #8
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
	led_set_color(LED_ORANGE);
 800132a:	2207      	movs	r2, #7
 800132c:	210f      	movs	r1, #15
 800132e:	207f      	movs	r0, #127	; 0x7f
 8001330:	f000 fd80 	bl	8001e34 <led_set_color>
	control->state = CS_SHUTDOWN;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2203      	movs	r2, #3
 8001338:	701a      	strb	r2, [r3, #0]
	cm4_shutdown(control->cm4);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fe81 	bl	8001046 <cm4_shutdown>
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <shutdown>:

static void shutdown(CONTROL_INST_t * control) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	uint8_t shutdown = 0;
 8001354:	2300      	movs	r3, #0
 8001356:	73fb      	strb	r3, [r7, #15]
	cm4_is_shutdown(control->cm4, &shutdown);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	f107 020f 	add.w	r2, r7, #15
 8001360:	4611      	mov	r1, r2
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fe85 	bl	8001072 <cm4_is_shutdown>
	if(shutdown) {
 8001368:	7bfb      	ldrb	r3, [r7, #15]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d002      	beq.n	8001374 <shutdown+0x28>
		init_idle(control);
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7ff ff57 	bl	8001222 <init_idle>
	}
}
 8001374:	bf00      	nop
 8001376:	3710      	adds	r7, #16
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <init_abort>:

static void init_abort(CONTROL_INST_t * control) {
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	led_set_color(LED_PINK);
 8001384:	227f      	movs	r2, #127	; 0x7f
 8001386:	2100      	movs	r1, #0
 8001388:	207f      	movs	r0, #127	; 0x7f
 800138a:	f000 fd53 	bl	8001e34 <led_set_color>
	control->shadow_state = control->state;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	781a      	ldrb	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	705a      	strb	r2, [r3, #1]
	control->state = CS_ABORT;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2204      	movs	r2, #4
 800139a:	701a      	strb	r2, [r3, #0]
#if USE_DYNAMIXEL == 1
	servo_move(control->tvc_servo, 2048); //2048 is the straight position
#endif
	control->counter_active=0;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2200      	movs	r2, #0
 80013a0:	741a      	strb	r2, [r3, #16]
	storage_disable();
 80013a2:	f001 fb4b 	bl	8002a3c <storage_disable>
	cm4_force_shutdown(control->cm4);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff fe7f 	bl	80010ae <cm4_force_shutdown>
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <_abort>:

static void _abort(CONTROL_INST_t * control) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	if(control_sched_should_run(control, CONTROL_SCHED_RECOVER)) {
 80013c0:	2105      	movs	r1, #5
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f000 f922 	bl	800160c <control_sched_should_run>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d006      	beq.n	80013dc <_abort+0x24>
		init_idle(control);
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f7ff ff27 	bl	8001222 <init_idle>
		control_sched_done(control, CONTROL_SCHED_RECOVER);
 80013d4:	2105      	movs	r1, #5
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f000 f92d 	bl	8001636 <control_sched_done>
	}
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <init_error>:

static void init_error(CONTROL_INST_t * control) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	led_set_color(LED_RED);
 80013ec:	2200      	movs	r2, #0
 80013ee:	2100      	movs	r1, #0
 80013f0:	20ff      	movs	r0, #255	; 0xff
 80013f2:	f000 fd1f 	bl	8001e34 <led_set_color>
	control->state = CS_ERROR;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2205      	movs	r2, #5
 80013fa:	701a      	strb	r2, [r3, #0]
	control->counter_active = 0;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2200      	movs	r2, #0
 8001400:	741a      	strb	r2, [r3, #16]
	storage_disable();
 8001402:	f001 fb1b 	bl	8002a3c <storage_disable>
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <error>:

static void error(CONTROL_INST_t * control) {
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
	//wait for user release
	if(control_sched_should_run(control, CONTROL_SCHED_RECOVER)) {
 8001416:	2105      	movs	r1, #5
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f000 f8f7 	bl	800160c <control_sched_should_run>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d006      	beq.n	8001432 <error+0x24>
		init_idle(control);
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f7ff fefc 	bl	8001222 <init_idle>
		control_sched_done(control, CONTROL_SCHED_RECOVER);
 800142a:	2105      	movs	r1, #5
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f000 f902 	bl	8001636 <control_sched_done>
	}
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
	...

0800143c <control_move_tvc>:
CONTROL_STATE_t control_get_state() {
	return control.state;
}


void control_move_tvc(int32_t target) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	control_sched_set(&control, CONTROL_SCHED_MOVE_TVC);
 8001444:	2104      	movs	r1, #4
 8001446:	4805      	ldr	r0, [pc, #20]	; (800145c <control_move_tvc+0x20>)
 8001448:	f000 f90e 	bl	8001668 <control_sched_set>
	control.tvc_mov_target = target;
 800144c:	4a03      	ldr	r2, [pc, #12]	; (800145c <control_move_tvc+0x20>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6213      	str	r3, [r2, #32]
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200002fc 	.word	0x200002fc

08001460 <control_boot>:

void control_boot(void) {
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_BOOT);
 8001464:	2102      	movs	r1, #2
 8001466:	4802      	ldr	r0, [pc, #8]	; (8001470 <control_boot+0x10>)
 8001468:	f000 f8fe 	bl	8001668 <control_sched_set>
}
 800146c:	bf00      	nop
 800146e:	bd80      	pop	{r7, pc}
 8001470:	200002fc 	.word	0x200002fc

08001474 <control_shutdown>:

void control_shutdown(void) {
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_SHUTDOWN);
 8001478:	2103      	movs	r1, #3
 800147a:	4802      	ldr	r0, [pc, #8]	; (8001484 <control_shutdown+0x10>)
 800147c:	f000 f8f4 	bl	8001668 <control_sched_set>
}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	200002fc 	.word	0x200002fc

08001488 <control_abort>:

void control_abort() {
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_ABORT);
 800148c:	2101      	movs	r1, #1
 800148e:	4802      	ldr	r0, [pc, #8]	; (8001498 <control_abort+0x10>)
 8001490:	f000 f8ea 	bl	8001668 <control_sched_set>
}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}
 8001498:	200002fc 	.word	0x200002fc

0800149c <control_recover>:

void control_recover() {
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_RECOVER);
 80014a0:	2105      	movs	r1, #5
 80014a2:	4802      	ldr	r0, [pc, #8]	; (80014ac <control_recover+0x10>)
 80014a4:	f000 f8e0 	bl	8001668 <control_sched_set>
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	200002fc 	.word	0x200002fc

080014b0 <control_get_status>:

CONTROL_STATUS_t control_get_status() {
 80014b0:	b4b0      	push	{r4, r5, r7}
 80014b2:	b089      	sub	sp, #36	; 0x24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	CONTROL_STATUS_t status = {0};
 80014b8:	f107 0308 	add.w	r3, r7, #8
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]
 80014c8:	615a      	str	r2, [r3, #20]
	status.state = control.state;
 80014ca:	4b17      	ldr	r3, [pc, #92]	; (8001528 <control_get_status+0x78>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	723b      	strb	r3, [r7, #8]
	status.tvc_error = control.tvc_servo->error;
 80014d0:	4b15      	ldr	r3, [pc, #84]	; (8001528 <control_get_status+0x78>)
 80014d2:	69db      	ldr	r3, [r3, #28]
 80014d4:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 80014d8:	3318      	adds	r3, #24
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	737b      	strb	r3, [r7, #13]
	status.tvc_psu_voltage = control.tvc_servo->psu_voltage;
 80014de:	4b12      	ldr	r3, [pc, #72]	; (8001528 <control_get_status+0x78>)
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 80014e6:	3310      	adds	r3, #16
 80014e8:	881b      	ldrh	r3, [r3, #0]
 80014ea:	817b      	strh	r3, [r7, #10]
	status.tvc_temperature = control.tvc_servo->temperature;
 80014ec:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <control_get_status+0x78>)
 80014ee:	69db      	ldr	r3, [r3, #28]
 80014f0:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 80014f4:	3312      	adds	r3, #18
 80014f6:	f993 3000 	ldrsb.w	r3, [r3]
 80014fa:	733b      	strb	r3, [r7, #12]
	status.tvc_position = control.tvc_servo->position;
 80014fc:	4b0a      	ldr	r3, [pc, #40]	; (8001528 <control_get_status+0x78>)
 80014fe:	69db      	ldr	r3, [r3, #28]
 8001500:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 8001504:	3314      	adds	r3, #20
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	613b      	str	r3, [r7, #16]

	return status;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	461d      	mov	r5, r3
 800150e:	f107 0408 	add.w	r4, r7, #8
 8001512:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001514:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001516:	e894 0003 	ldmia.w	r4, {r0, r1}
 800151a:	e885 0003 	stmia.w	r5, {r0, r1}
}
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	3724      	adds	r7, #36	; 0x24
 8001522:	46bd      	mov	sp, r7
 8001524:	bcb0      	pop	{r4, r5, r7}
 8001526:	4770      	bx	lr
 8001528:	200002fc 	.word	0x200002fc

0800152c <control_get_cm4>:

CM4_INST_t * control_get_cm4(void) {
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
	return control.cm4;
 8001530:	4b03      	ldr	r3, [pc, #12]	; (8001540 <control_get_cm4+0x14>)
 8001532:	699b      	ldr	r3, [r3, #24]
}
 8001534:	4618      	mov	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	200002fc 	.word	0x200002fc

08001544 <control_set_sens>:

void control_set_sens(CM4_PAYLOAD_SENSOR_t sens) {
 8001544:	b084      	sub	sp, #16
 8001546:	b4b0      	push	{r4, r5, r7}
 8001548:	af00      	add	r7, sp, #0
 800154a:	f107 040c 	add.w	r4, r7, #12
 800154e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	control.sensor_payload = sens;
 8001552:	4b08      	ldr	r3, [pc, #32]	; (8001574 <control_set_sens+0x30>)
 8001554:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8001558:	f107 050c 	add.w	r5, r7, #12
 800155c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800155e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001560:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001562:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001564:	682b      	ldr	r3, [r5, #0]
 8001566:	6023      	str	r3, [r4, #0]
}
 8001568:	bf00      	nop
 800156a:	46bd      	mov	sp, r7
 800156c:	bcb0      	pop	{r4, r5, r7}
 800156e:	b004      	add	sp, #16
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	200002fc 	.word	0x200002fc

08001578 <control_get_sens>:

CM4_PAYLOAD_SENSOR_t control_get_sens(void) {
 8001578:	b4b0      	push	{r4, r5, r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
	return control.sensor_payload;
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <control_get_sens+0x28>)
 8001584:	4615      	mov	r5, r2
 8001586:	f103 0438 	add.w	r4, r3, #56	; 0x38
 800158a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800158c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800158e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001590:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001592:	6823      	ldr	r3, [r4, #0]
 8001594:	602b      	str	r3, [r5, #0]
}
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	bcb0      	pop	{r4, r5, r7}
 800159e:	4770      	bx	lr
 80015a0:	200002fc 	.word	0x200002fc

080015a4 <control_set_cmd>:

void control_set_cmd(CM4_PAYLOAD_COMMAND_t cmd) {
 80015a4:	b084      	sub	sp, #16
 80015a6:	b4b0      	push	{r4, r5, r7}
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	f107 040c 	add.w	r4, r7, #12
 80015ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	control.command_payload = cmd;
 80015b2:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <control_set_cmd+0x34>)
 80015b4:	f103 045c 	add.w	r4, r3, #92	; 0x5c
 80015b8:	f107 050c 	add.w	r5, r7, #12
 80015bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015c8:	682b      	ldr	r3, [r5, #0]
 80015ca:	6023      	str	r3, [r4, #0]
}
 80015cc:	bf00      	nop
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bcb0      	pop	{r4, r5, r7}
 80015d2:	b004      	add	sp, #16
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	200002fc 	.word	0x200002fc

080015dc <control_get_cmd>:

CM4_PAYLOAD_COMMAND_t control_get_cmd(void) {
 80015dc:	b4b0      	push	{r4, r5, r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
	return control.command_payload;
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	4b08      	ldr	r3, [pc, #32]	; (8001608 <control_get_cmd+0x2c>)
 80015e8:	4615      	mov	r5, r2
 80015ea:	f103 045c 	add.w	r4, r3, #92	; 0x5c
 80015ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015fa:	6823      	ldr	r3, [r4, #0]
 80015fc:	602b      	str	r3, [r5, #0]
}
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bcb0      	pop	{r4, r5, r7}
 8001606:	4770      	bx	lr
 8001608:	200002fc 	.word	0x200002fc

0800160c <control_sched_should_run>:


static uint8_t control_sched_should_run(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	460b      	mov	r3, r1
 8001616:	70fb      	strb	r3, [r7, #3]
	return control->sched == num;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800161e:	78fa      	ldrb	r2, [r7, #3]
 8001620:	429a      	cmp	r2, r3
 8001622:	bf0c      	ite	eq
 8001624:	2301      	moveq	r3, #1
 8001626:	2300      	movne	r3, #0
 8001628:	b2db      	uxtb	r3, r3
}
 800162a:	4618      	mov	r0, r3
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr

08001636 <control_sched_done>:

static void control_sched_done(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
 800163e:	460b      	mov	r3, r1
 8001640:	70fb      	strb	r3, [r7, #3]
	if(control->sched == num) {
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001648:	78fa      	ldrb	r2, [r7, #3]
 800164a:	429a      	cmp	r2, r3
 800164c:	d104      	bne.n	8001658 <control_sched_done+0x22>
		control->sched = CONTROL_SCHED_NOTHING;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	} else {
		init_error(control);
	}
}
 8001656:	e002      	b.n	800165e <control_sched_done+0x28>
		init_error(control);
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f7ff fec3 	bl	80013e4 <init_error>
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
	...

08001668 <control_sched_set>:

static void control_sched_set(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	460b      	mov	r3, r1
 8001672:	70fb      	strb	r3, [r7, #3]
	if(num == CONTROL_SCHED_ABORT) { //ABORT ALWAYS TAKES OVER
 8001674:	78fb      	ldrb	r3, [r7, #3]
 8001676:	2b01      	cmp	r3, #1
 8001678:	d103      	bne.n	8001682 <control_sched_set+0x1a>
		control->sched = num;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	78fa      	ldrb	r2, [r7, #3]
 800167e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	}
	if(control->sched == CONTROL_SCHED_NOTHING) {
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001688:	2b00      	cmp	r3, #0
 800168a:	d11c      	bne.n	80016c6 <control_sched_set+0x5e>
		for(uint8_t i = 0; i < SCHED_ALLOWED_WIDTH; i++) {
 800168c:	2300      	movs	r3, #0
 800168e:	73fb      	strb	r3, [r7, #15]
 8001690:	e016      	b.n	80016c0 <control_sched_set+0x58>
			if(sched_allowed[control->state][i] == num) {
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	4618      	mov	r0, r3
 8001698:	7bfa      	ldrb	r2, [r7, #15]
 800169a:	490d      	ldr	r1, [pc, #52]	; (80016d0 <control_sched_set+0x68>)
 800169c:	4603      	mov	r3, r0
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	4403      	add	r3, r0
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	440b      	add	r3, r1
 80016a6:	4413      	add	r3, r2
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	78fa      	ldrb	r2, [r7, #3]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d104      	bne.n	80016ba <control_sched_set+0x52>
				control->sched = num;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	78fa      	ldrb	r2, [r7, #3]
 80016b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
				return;
 80016b8:	e005      	b.n	80016c6 <control_sched_set+0x5e>
		for(uint8_t i = 0; i < SCHED_ALLOWED_WIDTH; i++) {
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	3301      	adds	r3, #1
 80016be:	73fb      	strb	r3, [r7, #15]
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	2b05      	cmp	r3, #5
 80016c4:	d9e5      	bls.n	8001692 <control_sched_set+0x2a>
			}
		}
	}
}
 80016c6:	3714      	adds	r7, #20
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	2000000c 	.word	0x2000000c

080016d4 <util_encode_u8>:
static inline void util_encode_u8(uint8_t * data, uint8_t value) {
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	460b      	mov	r3, r1
 80016de:	70fb      	strb	r3, [r7, #3]
	data[0] = value;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	78fa      	ldrb	r2, [r7, #3]
 80016e4:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	3301      	adds	r3, #1
 80016ea:	2200      	movs	r2, #0
 80016ec:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	3302      	adds	r3, #2
 80016f2:	2200      	movs	r2, #0
 80016f4:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	3303      	adds	r3, #3
 80016fa:	2200      	movs	r2, #0
 80016fc:	701a      	strb	r2, [r3, #0]
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <util_encode_u16>:
static inline void util_encode_u16(uint8_t * data, uint16_t value) {
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
 8001712:	460b      	mov	r3, r1
 8001714:	807b      	strh	r3, [r7, #2]
	data[0] = value;
 8001716:	887b      	ldrh	r3, [r7, #2]
 8001718:	b2da      	uxtb	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 800171e:	887b      	ldrh	r3, [r7, #2]
 8001720:	0a1b      	lsrs	r3, r3, #8
 8001722:	b29a      	uxth	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3301      	adds	r3, #1
 8001728:	b2d2      	uxtb	r2, r2
 800172a:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3302      	adds	r3, #2
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3303      	adds	r3, #3
 8001738:	2200      	movs	r2, #0
 800173a:	701a      	strb	r2, [r3, #0]
}
 800173c:	bf00      	nop
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <util_encode_u32>:
static inline void util_encode_u32(uint8_t * data, uint32_t value) {
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
	data[0] = value;
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	b2da      	uxtb	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	0a1a      	lsrs	r2, r3, #8
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3301      	adds	r3, #1
 8001762:	b2d2      	uxtb	r2, r2
 8001764:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	0c1a      	lsrs	r2, r3, #16
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	3302      	adds	r3, #2
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	0e1a      	lsrs	r2, r3, #24
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3303      	adds	r3, #3
 800177a:	b2d2      	uxtb	r2, r2
 800177c:	701a      	strb	r2, [r3, #0]
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <util_encode_i8>:
static inline void util_encode_i8(uint8_t * data, int8_t value) {
 800178a:	b480      	push	{r7}
 800178c:	b083      	sub	sp, #12
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
 8001792:	460b      	mov	r3, r1
 8001794:	70fb      	strb	r3, [r7, #3]
	data[0] = value;
 8001796:	78fa      	ldrb	r2, [r7, #3]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3301      	adds	r3, #1
 80017a0:	2200      	movs	r2, #0
 80017a2:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3302      	adds	r3, #2
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3303      	adds	r3, #3
 80017b0:	2200      	movs	r2, #0
 80017b2:	701a      	strb	r2, [r3, #0]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <util_encode_i32>:
static inline void util_encode_i32(uint8_t * data, int32_t value) {
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
	data[0] = value;
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	b2da      	uxtb	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	121a      	asrs	r2, r3, #8
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	3301      	adds	r3, #1
 80017da:	b2d2      	uxtb	r2, r2
 80017dc:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	141a      	asrs	r2, r3, #16
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	3302      	adds	r3, #2
 80017e6:	b2d2      	uxtb	r2, r2
 80017e8:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	161a      	asrs	r2, r3, #24
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	3303      	adds	r3, #3
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	701a      	strb	r2, [r3, #0]
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <util_decode_u32>:
static inline uint32_t util_decode_u32(uint8_t * data) {
 8001802:	b480      	push	{r7}
 8001804:	b083      	sub	sp, #12
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
	return (uint32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	461a      	mov	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3301      	adds	r3, #1
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	021b      	lsls	r3, r3, #8
 8001818:	4313      	orrs	r3, r2
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	3202      	adds	r2, #2
 800181e:	7812      	ldrb	r2, [r2, #0]
 8001820:	0412      	lsls	r2, r2, #16
 8001822:	4313      	orrs	r3, r2
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	3203      	adds	r2, #3
 8001828:	7812      	ldrb	r2, [r2, #0]
 800182a:	0612      	lsls	r2, r2, #24
 800182c:	4313      	orrs	r3, r2
}
 800182e:	4618      	mov	r0, r3
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <util_decode_i32>:
static inline int32_t util_decode_i32(uint8_t * data) {
 800183a:	b480      	push	{r7}
 800183c:	b083      	sub	sp, #12
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
	return (int32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	461a      	mov	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3301      	adds	r3, #1
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	021b      	lsls	r3, r3, #8
 8001850:	431a      	orrs	r2, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	3302      	adds	r3, #2
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	041b      	lsls	r3, r3, #16
 800185a:	431a      	orrs	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3303      	adds	r3, #3
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	061b      	lsls	r3, r3, #24
 8001864:	4313      	orrs	r3, r2
}
 8001866:	4618      	mov	r0, r3
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
	...

08001874 <debug_decode_fcn>:
 *	DECLARATIONS
 **********************/


//Requires an instance of type debug
SERIAL_RET_t debug_decode_fcn(void * inst, uint8_t data) {
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	460b      	mov	r3, r1
 800187e:	70fb      	strb	r3, [r7, #3]
	static uint8_t send_data[MSV2_MAX_DATA_LEN];
	static uint16_t length = 0;
	static uint16_t bin_length = 0;
	DEBUG_INST_t * debug = (DEBUG_INST_t *) inst;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	60fb      	str	r3, [r7, #12]
	MSV2_ERROR_t tmp = msv2_decode_fragment(&debug->msv2, data);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	3304      	adds	r3, #4
 8001888:	78fa      	ldrb	r2, [r7, #3]
 800188a:	4611      	mov	r1, r2
 800188c:	4618      	mov	r0, r3
 800188e:	f000 fc27 	bl	80020e0 <msv2_decode_fragment>
 8001892:	4603      	mov	r3, r0
 8001894:	72fb      	strb	r3, [r7, #11]

	if(tmp == MSV2_SUCCESS) {
 8001896:	7afb      	ldrb	r3, [r7, #11]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d15e      	bne.n	800195a <debug_decode_fcn+0xe6>
		if(debug->msv2.rx.opcode < debug_fcn_max) {
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	7a1b      	ldrb	r3, [r3, #8]
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	4b30      	ldr	r3, [pc, #192]	; (8001964 <debug_decode_fcn+0xf0>)
 80018a4:	881b      	ldrh	r3, [r3, #0]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d22e      	bcs.n	8001908 <debug_decode_fcn+0x94>

			debug_fcn[debug->msv2.rx.opcode](debug->msv2.rx.data, debug->msv2.rx.length, send_data, &length);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	7a1b      	ldrb	r3, [r3, #8]
 80018ae:	461a      	mov	r2, r3
 80018b0:	4b2d      	ldr	r3, [pc, #180]	; (8001968 <debug_decode_fcn+0xf4>)
 80018b2:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	f103 0012 	add.w	r0, r3, #18
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	89d9      	ldrh	r1, [r3, #14]
 80018c0:	4b2a      	ldr	r3, [pc, #168]	; (800196c <debug_decode_fcn+0xf8>)
 80018c2:	4a2b      	ldr	r2, [pc, #172]	; (8001970 <debug_decode_fcn+0xfc>)
 80018c4:	47a0      	blx	r4
			//length is in words
			bin_length = msv2_create_frame(&debug->msv2, debug->msv2.rx.opcode, length/2, send_data);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	1d18      	adds	r0, r3, #4
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	7a19      	ldrb	r1, [r3, #8]
 80018ce:	4b27      	ldr	r3, [pc, #156]	; (800196c <debug_decode_fcn+0xf8>)
 80018d0:	881b      	ldrh	r3, [r3, #0]
 80018d2:	085b      	lsrs	r3, r3, #1
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	b2da      	uxtb	r2, r3
 80018d8:	4b25      	ldr	r3, [pc, #148]	; (8001970 <debug_decode_fcn+0xfc>)
 80018da:	f000 fb1b 	bl	8001f14 <msv2_create_frame>
 80018de:	4603      	mov	r3, r0
 80018e0:	461a      	mov	r2, r3
 80018e2:	4b24      	ldr	r3, [pc, #144]	; (8001974 <debug_decode_fcn+0x100>)
 80018e4:	801a      	strh	r2, [r3, #0]
			serial_send(&debug->ser, msv2_tx_data(&debug->msv2), bin_length);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 80018ec:	3418      	adds	r4, #24
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	3304      	adds	r3, #4
 80018f2:	4618      	mov	r0, r3
 80018f4:	f000 fce8 	bl	80022c8 <msv2_tx_data>
 80018f8:	4601      	mov	r1, r0
 80018fa:	4b1e      	ldr	r3, [pc, #120]	; (8001974 <debug_decode_fcn+0x100>)
 80018fc:	881b      	ldrh	r3, [r3, #0]
 80018fe:	461a      	mov	r2, r3
 8001900:	4620      	mov	r0, r4
 8001902:	f000 ff49 	bl	8002798 <serial_send>
 8001906:	e028      	b.n	800195a <debug_decode_fcn+0xe6>
		} else {
			send_data[0] = CRC_ERROR_LO;
 8001908:	4b19      	ldr	r3, [pc, #100]	; (8001970 <debug_decode_fcn+0xfc>)
 800190a:	22be      	movs	r2, #190	; 0xbe
 800190c:	701a      	strb	r2, [r3, #0]
			send_data[1] = CRC_ERROR_HI;
 800190e:	4b18      	ldr	r3, [pc, #96]	; (8001970 <debug_decode_fcn+0xfc>)
 8001910:	22eb      	movs	r2, #235	; 0xeb
 8001912:	705a      	strb	r2, [r3, #1]
			length = 2;
 8001914:	4b15      	ldr	r3, [pc, #84]	; (800196c <debug_decode_fcn+0xf8>)
 8001916:	2202      	movs	r2, #2
 8001918:	801a      	strh	r2, [r3, #0]
			bin_length = msv2_create_frame(&debug->msv2, debug->msv2.rx.opcode, length/2, send_data);
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	1d18      	adds	r0, r3, #4
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	7a19      	ldrb	r1, [r3, #8]
 8001922:	4b12      	ldr	r3, [pc, #72]	; (800196c <debug_decode_fcn+0xf8>)
 8001924:	881b      	ldrh	r3, [r3, #0]
 8001926:	085b      	lsrs	r3, r3, #1
 8001928:	b29b      	uxth	r3, r3
 800192a:	b2da      	uxtb	r2, r3
 800192c:	4b10      	ldr	r3, [pc, #64]	; (8001970 <debug_decode_fcn+0xfc>)
 800192e:	f000 faf1 	bl	8001f14 <msv2_create_frame>
 8001932:	4603      	mov	r3, r0
 8001934:	461a      	mov	r2, r3
 8001936:	4b0f      	ldr	r3, [pc, #60]	; (8001974 <debug_decode_fcn+0x100>)
 8001938:	801a      	strh	r2, [r3, #0]
			serial_send(&debug->ser, msv2_tx_data(&debug->msv2), bin_length);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8001940:	3418      	adds	r4, #24
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	3304      	adds	r3, #4
 8001946:	4618      	mov	r0, r3
 8001948:	f000 fcbe 	bl	80022c8 <msv2_tx_data>
 800194c:	4601      	mov	r1, r0
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <debug_decode_fcn+0x100>)
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	461a      	mov	r2, r3
 8001954:	4620      	mov	r0, r4
 8001956:	f000 ff1f 	bl	8002798 <serial_send>
		}
	}

	return tmp;
 800195a:	7afb      	ldrb	r3, [r7, #11]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	bd90      	pop	{r4, r7, pc}
 8001964:	20000070 	.word	0x20000070
 8001968:	20000048 	.word	0x20000048
 800196c:	20001a18 	.word	0x20001a18
 8001970:	20001818 	.word	0x20001818
 8001974:	20001a1a 	.word	0x20001a1a

08001978 <debug_init>:

void debug_init(DEBUG_INST_t * debug) {
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	msv2_init(&debug->msv2);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3304      	adds	r3, #4
 8001984:	4618      	mov	r0, r3
 8001986:	f000 fab1 	bl	8001eec <msv2_init>
	serial_init(&debug->ser, &DEBUG_UART, debug, debug_decode_fcn);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8001990:	3018      	adds	r0, #24
 8001992:	4b08      	ldr	r3, [pc, #32]	; (80019b4 <debug_init+0x3c>)
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	4908      	ldr	r1, [pc, #32]	; (80019b8 <debug_init+0x40>)
 8001998:	f000 febe 	bl	8002718 <serial_init>
	debug->id = id_counter++;
 800199c:	4b07      	ldr	r3, [pc, #28]	; (80019bc <debug_init+0x44>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	1c5a      	adds	r2, r3, #1
 80019a2:	4906      	ldr	r1, [pc, #24]	; (80019bc <debug_init+0x44>)
 80019a4:	600a      	str	r2, [r1, #0]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	6013      	str	r3, [r2, #0]
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	08001875 	.word	0x08001875
 80019b8:	20007e70 	.word	0x20007e70
 80019bc:	20001a1c 	.word	0x20001a1c

080019c0 <debug_get_status>:

static void debug_get_status(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08c      	sub	sp, #48	; 0x30
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	607a      	str	r2, [r7, #4]
 80019ca:	603b      	str	r3, [r7, #0]
 80019cc:	460b      	mov	r3, r1
 80019ce:	817b      	strh	r3, [r7, #10]
	CONTROL_STATUS_t status = control_get_status();
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff fd6b 	bl	80014b0 <control_get_status>
	util_encode_u16(resp, status.state);
 80019da:	7d3b      	ldrb	r3, [r7, #20]
 80019dc:	b29b      	uxth	r3, r3
 80019de:	4619      	mov	r1, r3
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f7ff fe92 	bl	800170a <util_encode_u16>
	util_encode_u16(resp+2, 0); //padding
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	3302      	adds	r3, #2
 80019ea:	2100      	movs	r1, #0
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff fe8c 	bl	800170a <util_encode_u16>
	util_encode_i32(resp+4, status.counter);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	3304      	adds	r3, #4
 80019f6:	6a3a      	ldr	r2, [r7, #32]
 80019f8:	4611      	mov	r1, r2
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff fee0 	bl	80017c0 <util_encode_i32>
	uint32_t memory = storage_get_used();
 8001a00:	f000 fff8 	bl	80029f4 <storage_get_used>
 8001a04:	62f8      	str	r0, [r7, #44]	; 0x2c
	util_encode_u32(resp+8, memory);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	3308      	adds	r3, #8
 8001a0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff fe9b 	bl	8001748 <util_encode_u32>
	util_encode_i32(resp+12, status.tvc_position);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	330c      	adds	r3, #12
 8001a16:	69fa      	ldr	r2, [r7, #28]
 8001a18:	4611      	mov	r1, r2
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff fed0 	bl	80017c0 <util_encode_i32>
	util_encode_u16(resp+16, status.tvc_psu_voltage);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3310      	adds	r3, #16
 8001a24:	8afa      	ldrh	r2, [r7, #22]
 8001a26:	4611      	mov	r1, r2
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff fe6e 	bl	800170a <util_encode_u16>
	util_encode_u8(resp+18, status.tvc_error);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	3312      	adds	r3, #18
 8001a32:	7e7a      	ldrb	r2, [r7, #25]
 8001a34:	4611      	mov	r1, r2
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff fe4c 	bl	80016d4 <util_encode_u8>
	util_encode_i8(resp+19, status.tvc_temperature);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	3313      	adds	r3, #19
 8001a40:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8001a44:	4611      	mov	r1, r2
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff fe9f 	bl	800178a <util_encode_i8>
	*resp_len = 20;
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	2214      	movs	r2, #20
 8001a50:	801a      	strh	r2, [r3, #0]
}
 8001a52:	bf00      	nop
 8001a54:	3730      	adds	r7, #48	; 0x30
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <debug_boot>:

static void debug_boot(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b084      	sub	sp, #16
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	60f8      	str	r0, [r7, #12]
 8001a62:	607a      	str	r2, [r7, #4]
 8001a64:	603b      	str	r3, [r7, #0]
 8001a66:	460b      	mov	r3, r1
 8001a68:	817b      	strh	r3, [r7, #10]
	control_boot();
 8001a6a:	f7ff fcf9 	bl	8001460 <control_boot>
	resp[0] = OK_LO;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	22c5      	movs	r2, #197	; 0xc5
 8001a72:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3301      	adds	r3, #1
 8001a78:	225c      	movs	r2, #92	; 0x5c
 8001a7a:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	2202      	movs	r2, #2
 8001a80:	801a      	strh	r2, [r3, #0]
}
 8001a82:	bf00      	nop
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <debug_shutdown>:


static void debug_shutdown(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b084      	sub	sp, #16
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	60f8      	str	r0, [r7, #12]
 8001a92:	607a      	str	r2, [r7, #4]
 8001a94:	603b      	str	r3, [r7, #0]
 8001a96:	460b      	mov	r3, r1
 8001a98:	817b      	strh	r3, [r7, #10]
	control_shutdown();
 8001a9a:	f7ff fceb 	bl	8001474 <control_shutdown>
	resp[0] = OK_LO;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	22c5      	movs	r2, #197	; 0xc5
 8001aa2:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	225c      	movs	r2, #92	; 0x5c
 8001aaa:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	2202      	movs	r2, #2
 8001ab0:	801a      	strh	r2, [r3, #0]
}
 8001ab2:	bf00      	nop
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <debug_download>:

static void debug_download(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b086      	sub	sp, #24
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	60f8      	str	r0, [r7, #12]
 8001ac2:	607a      	str	r2, [r7, #4]
 8001ac4:	603b      	str	r3, [r7, #0]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	817b      	strh	r3, [r7, #10]
	//downloads 5 samples at a certain location
	if(data_len == DOWNLOAD_LEN) {
 8001aca:	897b      	ldrh	r3, [r7, #10]
 8001acc:	2b04      	cmp	r3, #4
 8001ace:	d11b      	bne.n	8001b08 <debug_download+0x4e>
		uint32_t location = util_decode_u32(data);
 8001ad0:	68f8      	ldr	r0, [r7, #12]
 8001ad2:	f7ff fe96 	bl	8001802 <util_decode_u32>
 8001ad6:	6138      	str	r0, [r7, #16]
		for(uint8_t i = 0; i < 5; i++) {
 8001ad8:	2300      	movs	r3, #0
 8001ada:	75fb      	strb	r3, [r7, #23]
 8001adc:	e00e      	b.n	8001afc <debug_download+0x42>
			storage_get_sample(location+i, resp+i*32);
 8001ade:	7dfa      	ldrb	r2, [r7, #23]
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	441a      	add	r2, r3
 8001ae4:	7dfb      	ldrb	r3, [r7, #23]
 8001ae6:	015b      	lsls	r3, r3, #5
 8001ae8:	4619      	mov	r1, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	440b      	add	r3, r1
 8001aee:	4619      	mov	r1, r3
 8001af0:	4610      	mov	r0, r2
 8001af2:	f000 ff8b 	bl	8002a0c <storage_get_sample>
		for(uint8_t i = 0; i < 5; i++) {
 8001af6:	7dfb      	ldrb	r3, [r7, #23]
 8001af8:	3301      	adds	r3, #1
 8001afa:	75fb      	strb	r3, [r7, #23]
 8001afc:	7dfb      	ldrb	r3, [r7, #23]
 8001afe:	2b04      	cmp	r3, #4
 8001b00:	d9ed      	bls.n	8001ade <debug_download+0x24>
		}
		*resp_len = 32*5;
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	22a0      	movs	r2, #160	; 0xa0
 8001b06:	801a      	strh	r2, [r3, #0]
	}
}
 8001b08:	bf00      	nop
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <debug_tvc_move>:

static void debug_tvc_move(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	607a      	str	r2, [r7, #4]
 8001b1a:	603b      	str	r3, [r7, #0]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	817b      	strh	r3, [r7, #10]
	if(data_len == TVC_MOVE_LEN) {
 8001b20:	897b      	ldrh	r3, [r7, #10]
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d111      	bne.n	8001b4a <debug_tvc_move+0x3a>
		int32_t target = util_decode_i32(data);
 8001b26:	68f8      	ldr	r0, [r7, #12]
 8001b28:	f7ff fe87 	bl	800183a <util_decode_i32>
 8001b2c:	6178      	str	r0, [r7, #20]
		control_move_tvc(target);
 8001b2e:	6978      	ldr	r0, [r7, #20]
 8001b30:	f7ff fc84 	bl	800143c <control_move_tvc>
		resp[0] = OK_LO;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	22c5      	movs	r2, #197	; 0xc5
 8001b38:	701a      	strb	r2, [r3, #0]
		resp[1] = OK_HI;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	225c      	movs	r2, #92	; 0x5c
 8001b40:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	2202      	movs	r2, #2
 8001b46:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = ERROR_LO;
		resp[1] = ERROR_HI;
		*resp_len = 2;
	}
}
 8001b48:	e009      	b.n	8001b5e <debug_tvc_move+0x4e>
		resp[0] = ERROR_LO;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	22ce      	movs	r2, #206	; 0xce
 8001b4e:	701a      	strb	r2, [r3, #0]
		resp[1] = ERROR_HI;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	3301      	adds	r3, #1
 8001b54:	22ec      	movs	r2, #236	; 0xec
 8001b56:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	2202      	movs	r2, #2
 8001b5c:	801a      	strh	r2, [r3, #0]
}
 8001b5e:	bf00      	nop
 8001b60:	3718      	adds	r7, #24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <debug_abort>:

static void debug_abort(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b084      	sub	sp, #16
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	60f8      	str	r0, [r7, #12]
 8001b6e:	607a      	str	r2, [r7, #4]
 8001b70:	603b      	str	r3, [r7, #0]
 8001b72:	460b      	mov	r3, r1
 8001b74:	817b      	strh	r3, [r7, #10]
	control_abort();
 8001b76:	f7ff fc87 	bl	8001488 <control_abort>
	resp[0] = OK_LO;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	22c5      	movs	r2, #197	; 0xc5
 8001b7e:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3301      	adds	r3, #1
 8001b84:	225c      	movs	r2, #92	; 0x5c
 8001b86:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	2202      	movs	r2, #2
 8001b8c:	801a      	strh	r2, [r3, #0]
}
 8001b8e:	bf00      	nop
 8001b90:	3710      	adds	r7, #16
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <debug_recover>:

static void debug_recover(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b084      	sub	sp, #16
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	60f8      	str	r0, [r7, #12]
 8001b9e:	607a      	str	r2, [r7, #4]
 8001ba0:	603b      	str	r3, [r7, #0]
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	817b      	strh	r3, [r7, #10]
	control_recover();
 8001ba6:	f7ff fc79 	bl	800149c <control_recover>
	resp[0] = OK_LO;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	22c5      	movs	r2, #197	; 0xc5
 8001bae:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	225c      	movs	r2, #92	; 0x5c
 8001bb6:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	2202      	movs	r2, #2
 8001bbc:	801a      	strh	r2, [r3, #0]
}
 8001bbe:	bf00      	nop
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <debug_sensor_write>:

static void debug_sensor_write(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001bc6:	b5b0      	push	{r4, r5, r7, lr}
 8001bc8:	b094      	sub	sp, #80	; 0x50
 8001bca:	af06      	add	r7, sp, #24
 8001bcc:	60f8      	str	r0, [r7, #12]
 8001bce:	607a      	str	r2, [r7, #4]
 8001bd0:	603b      	str	r3, [r7, #0]
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	817b      	strh	r3, [r7, #10]
	if(data_len == TRANSACTION_SENS_LEN) {
 8001bd6:	897b      	ldrh	r3, [r7, #10]
 8001bd8:	2b1c      	cmp	r3, #28
 8001bda:	d14e      	bne.n	8001c7a <debug_sensor_write+0xb4>
		CM4_PAYLOAD_SENSOR_t sens_data = {0};
 8001bdc:	f107 0314 	add.w	r3, r7, #20
 8001be0:	2224      	movs	r2, #36	; 0x24
 8001be2:	2100      	movs	r1, #0
 8001be4:	4618      	mov	r0, r3
 8001be6:	f009 fe81 	bl	800b8ec <memset>
		sens_data.acc_x = util_decode_i32(data);
 8001bea:	68f8      	ldr	r0, [r7, #12]
 8001bec:	f7ff fe25 	bl	800183a <util_decode_i32>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	61bb      	str	r3, [r7, #24]
		sens_data.acc_y = util_decode_i32(data+4);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	3304      	adds	r3, #4
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff fe1e 	bl	800183a <util_decode_i32>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	61fb      	str	r3, [r7, #28]
		sens_data.acc_z = util_decode_i32(data+8);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	3308      	adds	r3, #8
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff fe17 	bl	800183a <util_decode_i32>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	623b      	str	r3, [r7, #32]

		sens_data.gyro_x = util_decode_i32(data+12);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	330c      	adds	r3, #12
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff fe10 	bl	800183a <util_decode_i32>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	627b      	str	r3, [r7, #36]	; 0x24
		sens_data.gyro_y = util_decode_i32(data+16);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	3310      	adds	r3, #16
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff fe09 	bl	800183a <util_decode_i32>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	62bb      	str	r3, [r7, #40]	; 0x28
		sens_data.gyro_z = util_decode_i32(data+20);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	3314      	adds	r3, #20
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff fe02 	bl	800183a <util_decode_i32>
 8001c36:	4603      	mov	r3, r0
 8001c38:	62fb      	str	r3, [r7, #44]	; 0x2c

		sens_data.baro = util_decode_i32(data+24);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	3318      	adds	r3, #24
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff fdfb 	bl	800183a <util_decode_i32>
 8001c44:	4603      	mov	r3, r0
 8001c46:	633b      	str	r3, [r7, #48]	; 0x30

		control_set_sens(sens_data);
 8001c48:	466d      	mov	r5, sp
 8001c4a:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001c4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c52:	6823      	ldr	r3, [r4, #0]
 8001c54:	602b      	str	r3, [r5, #0]
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c5c:	f7ff fc72 	bl	8001544 <control_set_sens>
		cm4_send_sensors(control_get_cm4(), &sens_data);
 8001c60:	f7ff fc64 	bl	800152c <control_get_cm4>
 8001c64:	4602      	mov	r2, r0
 8001c66:	f107 0314 	add.w	r3, r7, #20
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4610      	mov	r0, r2
 8001c6e:	f7ff f8f5 	bl	8000e5c <cm4_send_sensors>


		*resp_len = 2;
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	2202      	movs	r2, #2
 8001c76:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = ERROR_LO;
		resp[1] = ERROR_HI;
		*resp_len = 2;
	}
}
 8001c78:	e009      	b.n	8001c8e <debug_sensor_write+0xc8>
		resp[0] = ERROR_LO;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	22ce      	movs	r2, #206	; 0xce
 8001c7e:	701a      	strb	r2, [r3, #0]
		resp[1] = ERROR_HI;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	3301      	adds	r3, #1
 8001c84:	22ec      	movs	r2, #236	; 0xec
 8001c86:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	801a      	strh	r2, [r3, #0]
}
 8001c8e:	bf00      	nop
 8001c90:	3738      	adds	r7, #56	; 0x38
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bdb0      	pop	{r4, r5, r7, pc}

08001c96 <debug_command_read>:

static void debug_command_read(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b092      	sub	sp, #72	; 0x48
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	60f8      	str	r0, [r7, #12]
 8001c9e:	607a      	str	r2, [r7, #4]
 8001ca0:	603b      	str	r3, [r7, #0]
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	817b      	strh	r3, [r7, #10]

	CM4_PAYLOAD_COMMAND_t cmd_data = control_get_cmd();
 8001ca6:	f107 0314 	add.w	r3, r7, #20
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff fc96 	bl	80015dc <control_get_cmd>

	util_encode_i32(resp, cmd_data.thrust);
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f7ff fd83 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+4, cmd_data.dynamixel[0]);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	69fa      	ldr	r2, [r7, #28]
 8001cc0:	4611      	mov	r1, r2
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff fd7c 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+8, cmd_data.dynamixel[1]);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3308      	adds	r3, #8
 8001ccc:	6a3a      	ldr	r2, [r7, #32]
 8001cce:	4611      	mov	r1, r2
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff fd75 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+12, cmd_data.dynamixel[2]);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	330c      	adds	r3, #12
 8001cda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cdc:	4611      	mov	r1, r2
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fd6e 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+16, cmd_data.dynamixel[3]);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3310      	adds	r3, #16
 8001ce8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cea:	4611      	mov	r1, r2
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff fd67 	bl	80017c0 <util_encode_i32>

	util_encode_i32(resp+20, cmd_data.position[0]);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	3314      	adds	r3, #20
 8001cf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001cf8:	4611      	mov	r1, r2
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff fd60 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+24, cmd_data.position[1]);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3318      	adds	r3, #24
 8001d04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d06:	4611      	mov	r1, r2
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff fd59 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+28, cmd_data.position[2]);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	331c      	adds	r3, #28
 8001d12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d14:	4611      	mov	r1, r2
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff fd52 	bl	80017c0 <util_encode_i32>

	util_encode_i32(resp+32, cmd_data.speed[0]);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3320      	adds	r3, #32
 8001d20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d22:	4611      	mov	r1, r2
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff fd4b 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+36, cmd_data.speed[1]);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	3324      	adds	r3, #36	; 0x24
 8001d2e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d30:	4611      	mov	r1, r2
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff fd44 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+40, cmd_data.speed[2]);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	3328      	adds	r3, #40	; 0x28
 8001d3c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001d3e:	4611      	mov	r1, r2
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff fd3d 	bl	80017c0 <util_encode_i32>

	util_encode_u16(resp+44, cmd_data.state);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	332c      	adds	r3, #44	; 0x2c
 8001d4a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8001d4e:	4611      	mov	r1, r2
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff fcda 	bl	800170a <util_encode_u16>

	*resp_len = TRANSACTION_CMD_LEN;
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	222e      	movs	r2, #46	; 0x2e
 8001d5a:	801a      	strh	r2, [r3, #0]

}
 8001d5c:	bf00      	nop
 8001d5e:	3748      	adds	r7, #72	; 0x48
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <debug_sensor_read>:

static void debug_sensor_read(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08e      	sub	sp, #56	; 0x38
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	607a      	str	r2, [r7, #4]
 8001d6e:	603b      	str	r3, [r7, #0]
 8001d70:	460b      	mov	r3, r1
 8001d72:	817b      	strh	r3, [r7, #10]

	CM4_PAYLOAD_SENSOR_t sens_data = control_get_sens();
 8001d74:	f107 0314 	add.w	r3, r7, #20
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff fbfd 	bl	8001578 <control_get_sens>

	util_encode_i32(resp, sens_data.acc_x);
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	4619      	mov	r1, r3
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f7ff fd1c 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+4, sens_data.acc_y);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	3304      	adds	r3, #4
 8001d8c:	69fa      	ldr	r2, [r7, #28]
 8001d8e:	4611      	mov	r1, r2
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff fd15 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+8, sens_data.acc_z);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	3308      	adds	r3, #8
 8001d9a:	6a3a      	ldr	r2, [r7, #32]
 8001d9c:	4611      	mov	r1, r2
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff fd0e 	bl	80017c0 <util_encode_i32>

	util_encode_i32(resp+12, sens_data.gyro_x);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	330c      	adds	r3, #12
 8001da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001daa:	4611      	mov	r1, r2
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff fd07 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+16, sens_data.gyro_y);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3310      	adds	r3, #16
 8001db6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001db8:	4611      	mov	r1, r2
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff fd00 	bl	80017c0 <util_encode_i32>
	util_encode_i32(resp+20, sens_data.gyro_z);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3314      	adds	r3, #20
 8001dc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fcf9 	bl	80017c0 <util_encode_i32>

	util_encode_i32(resp+24, sens_data.baro);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	3318      	adds	r3, #24
 8001dd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001dd4:	4611      	mov	r1, r2
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff fcf2 	bl	80017c0 <util_encode_i32>

	*resp_len = TRANSACTION_SENS_LEN;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	221c      	movs	r2, #28
 8001de0:	801a      	strh	r2, [r3, #0]

}
 8001de2:	bf00      	nop
 8001de4:	3738      	adds	r7, #56	; 0x38
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
	...

08001dec <led_init>:

/**********************
 *	DECLARATIONS
 **********************/

void led_init(void) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
	LED_TIM.Instance->ARR = LED_MAX;
 8001df0:	4b0f      	ldr	r3, [pc, #60]	; (8001e30 <led_init+0x44>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001df8:	62da      	str	r2, [r3, #44]	; 0x2c
	LED_TIM.Instance->CCR1 = 0;
 8001dfa:	4b0d      	ldr	r3, [pc, #52]	; (8001e30 <led_init+0x44>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	635a      	str	r2, [r3, #52]	; 0x34
	LED_TIM.Instance->CCR2 = 0;
 8001e02:	4b0b      	ldr	r3, [pc, #44]	; (8001e30 <led_init+0x44>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2200      	movs	r2, #0
 8001e08:	639a      	str	r2, [r3, #56]	; 0x38
	LED_TIM.Instance->CCR3 = 0;
 8001e0a:	4b09      	ldr	r3, [pc, #36]	; (8001e30 <led_init+0x44>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_1);
 8001e12:	2100      	movs	r1, #0
 8001e14:	4806      	ldr	r0, [pc, #24]	; (8001e30 <led_init+0x44>)
 8001e16:	f006 f957 	bl	80080c8 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_2);
 8001e1a:	2104      	movs	r1, #4
 8001e1c:	4804      	ldr	r0, [pc, #16]	; (8001e30 <led_init+0x44>)
 8001e1e:	f006 f953 	bl	80080c8 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_3);
 8001e22:	2108      	movs	r1, #8
 8001e24:	4802      	ldr	r0, [pc, #8]	; (8001e30 <led_init+0x44>)
 8001e26:	f006 f94f 	bl	80080c8 <HAL_TIMEx_PWMN_Start>
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20007c90 	.word	0x20007c90

08001e34 <led_set_color>:

void led_set_color(uint8_t r, uint8_t g, uint8_t b) {
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
 8001e3e:	460b      	mov	r3, r1
 8001e40:	71bb      	strb	r3, [r7, #6]
 8001e42:	4613      	mov	r3, r2
 8001e44:	717b      	strb	r3, [r7, #5]
	LED_TIM.Instance->CCR1 = r;
 8001e46:	4b09      	ldr	r3, [pc, #36]	; (8001e6c <led_set_color+0x38>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	79fa      	ldrb	r2, [r7, #7]
 8001e4c:	635a      	str	r2, [r3, #52]	; 0x34
	LED_TIM.Instance->CCR2 = g;
 8001e4e:	4b07      	ldr	r3, [pc, #28]	; (8001e6c <led_set_color+0x38>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	79ba      	ldrb	r2, [r7, #6]
 8001e54:	639a      	str	r2, [r3, #56]	; 0x38
	LED_TIM.Instance->CCR3 = b;
 8001e56:	4b05      	ldr	r3, [pc, #20]	; (8001e6c <led_set_color+0x38>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	797a      	ldrb	r2, [r7, #5]
 8001e5c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	20007c90 	.word	0x20007c90

08001e70 <calc_field_CRC>:

/**********************
 *	DECLARATIONS
 **********************/

uint16_t calc_field_CRC(uint16_t *p_data_array, uint16_t length) {
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	460b      	mov	r3, r1
 8001e7a:	807b      	strh	r3, [r7, #2]
	uint16_t shifter, c;
	uint16_t carry;
	uint16_t crc = 0;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	81bb      	strh	r3, [r7, #12]
	while (length--) {
 8001e80:	e028      	b.n	8001ed4 <calc_field_CRC+0x64>
		shifter = 0x8000;
 8001e82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e86:	81fb      	strh	r3, [r7, #14]
		c = *p_data_array++;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	1c9a      	adds	r2, r3, #2
 8001e8c:	607a      	str	r2, [r7, #4]
 8001e8e:	881b      	ldrh	r3, [r3, #0]
 8001e90:	817b      	strh	r3, [r7, #10]
		do {
			carry = crc & 0x8000;
 8001e92:	89bb      	ldrh	r3, [r7, #12]
 8001e94:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001e98:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001e9c:	813b      	strh	r3, [r7, #8]
			crc <<= 1;
 8001e9e:	89bb      	ldrh	r3, [r7, #12]
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	81bb      	strh	r3, [r7, #12]
			if (c & shifter) crc++;
 8001ea4:	897a      	ldrh	r2, [r7, #10]
 8001ea6:	89fb      	ldrh	r3, [r7, #14]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	b29b      	uxth	r3, r3
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d002      	beq.n	8001eb6 <calc_field_CRC+0x46>
 8001eb0:	89bb      	ldrh	r3, [r7, #12]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	81bb      	strh	r3, [r7, #12]
			if (carry) crc ^= 0x1021;
 8001eb6:	893b      	ldrh	r3, [r7, #8]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d005      	beq.n	8001ec8 <calc_field_CRC+0x58>
 8001ebc:	89bb      	ldrh	r3, [r7, #12]
 8001ebe:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 8001ec2:	f083 0301 	eor.w	r3, r3, #1
 8001ec6:	81bb      	strh	r3, [r7, #12]
			shifter >>= 1;
 8001ec8:	89fb      	ldrh	r3, [r7, #14]
 8001eca:	085b      	lsrs	r3, r3, #1
 8001ecc:	81fb      	strh	r3, [r7, #14]

		} while (shifter);
 8001ece:	89fb      	ldrh	r3, [r7, #14]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1de      	bne.n	8001e92 <calc_field_CRC+0x22>
	while (length--) {
 8001ed4:	887b      	ldrh	r3, [r7, #2]
 8001ed6:	1e5a      	subs	r2, r3, #1
 8001ed8:	807a      	strh	r2, [r7, #2]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1d1      	bne.n	8001e82 <calc_field_CRC+0x12>

	}
	return crc;
 8001ede:	89bb      	ldrh	r3, [r7, #12]
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3714      	adds	r7, #20
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <msv2_init>:

void msv2_init(MSV2_INST_t * msv2) {
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	msv2->id = id_counter++;
 8001ef4:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <msv2_init+0x24>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	1c5a      	adds	r2, r3, #1
 8001efa:	4905      	ldr	r1, [pc, #20]	; (8001f10 <msv2_init+0x24>)
 8001efc:	600a      	str	r2, [r1, #0]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	6013      	str	r3, [r2, #0]
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	20001a20 	.word	0x20001a20

08001f14 <msv2_create_frame>:

uint16_t msv2_create_frame(MSV2_INST_t * msv2, uint8_t opcode, uint8_t data_len, uint8_t * data) {
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	607b      	str	r3, [r7, #4]
 8001f1e:	460b      	mov	r3, r1
 8001f20:	72fb      	strb	r3, [r7, #11]
 8001f22:	4613      	mov	r3, r2
 8001f24:	72bb      	strb	r3, [r7, #10]
	uint16_t array_len = data_len+2; //we add 1 for the opcode and len fields and 1 for the crc
 8001f26:	7abb      	ldrb	r3, [r7, #10]
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	3302      	adds	r3, #2
 8001f2c:	827b      	strh	r3, [r7, #18]
	msv2->tx.data_len = data_len;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	7aba      	ldrb	r2, [r7, #10]
 8001f32:	f883 280f 	strb.w	r2, [r3, #2063]	; 0x80f
	msv2->tx.opcode = opcode;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	7afa      	ldrb	r2, [r7, #11]
 8001f3a:	f883 280e 	strb.w	r2, [r3, #2062]	; 0x80e
	msv2->tx.data[0] = DLE;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2290      	movs	r2, #144	; 0x90
 8001f42:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	msv2->tx.data[1] = STX;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2202      	movs	r2, #2
 8001f4a:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
	msv2->tx.data[2] = opcode;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	7afa      	ldrb	r2, [r7, #11]
 8001f52:	f883 2814 	strb.w	r2, [r3, #2068]	; 0x814
	msv2->tx.data[3] = data_len;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	7aba      	ldrb	r2, [r7, #10]
 8001f5a:	f883 2815 	strb.w	r2, [r3, #2069]	; 0x815
	msv2->tx.crc_data[0] = (data_len<<8) | opcode;  //header bytes inverted
 8001f5e:	7abb      	ldrb	r3, [r7, #10]
 8001f60:	021b      	lsls	r3, r3, #8
 8001f62:	b21a      	sxth	r2, r3
 8001f64:	7afb      	ldrb	r3, [r7, #11]
 8001f66:	b21b      	sxth	r3, r3
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	b21b      	sxth	r3, r3
 8001f6c:	b29a      	uxth	r2, r3
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f8a3 2c12 	strh.w	r2, [r3, #3090]	; 0xc12
	uint16_t counter=4;
 8001f74:	2304      	movs	r3, #4
 8001f76:	82fb      	strh	r3, [r7, #22]
	for(uint16_t i = 0; i < data_len; i++) {
 8001f78:	2300      	movs	r3, #0
 8001f7a:	82bb      	strh	r3, [r7, #20]
 8001f7c:	e05b      	b.n	8002036 <msv2_create_frame+0x122>
		msv2->tx.data[counter++] = data[2*i]; //bytes in data need to be inverted before
 8001f7e:	8abb      	ldrh	r3, [r7, #20]
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	461a      	mov	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	441a      	add	r2, r3
 8001f88:	8afb      	ldrh	r3, [r7, #22]
 8001f8a:	1c59      	adds	r1, r3, #1
 8001f8c:	82f9      	strh	r1, [r7, #22]
 8001f8e:	4619      	mov	r1, r3
 8001f90:	7812      	ldrb	r2, [r2, #0]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	440b      	add	r3, r1
 8001f96:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		if(msv2->tx.data[counter-1] == DLE) {
 8001f9a:	8afb      	ldrh	r3, [r7, #22]
 8001f9c:	3b01      	subs	r3, #1
 8001f9e:	68fa      	ldr	r2, [r7, #12]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8001fa6:	2b90      	cmp	r3, #144	; 0x90
 8001fa8:	d108      	bne.n	8001fbc <msv2_create_frame+0xa8>
			msv2->tx.data[counter++] = DLE;
 8001faa:	8afb      	ldrh	r3, [r7, #22]
 8001fac:	1c5a      	adds	r2, r3, #1
 8001fae:	82fa      	strh	r2, [r7, #22]
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	2290      	movs	r2, #144	; 0x90
 8001fb8:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		}
		msv2->tx.data[counter++] = data[2*i+1];
 8001fbc:	8abb      	ldrh	r3, [r7, #20]
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	441a      	add	r2, r3
 8001fc6:	8afb      	ldrh	r3, [r7, #22]
 8001fc8:	1c59      	adds	r1, r3, #1
 8001fca:	82f9      	strh	r1, [r7, #22]
 8001fcc:	4619      	mov	r1, r3
 8001fce:	7812      	ldrb	r2, [r2, #0]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	440b      	add	r3, r1
 8001fd4:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		if(msv2->tx.data[counter-1] == DLE) {
 8001fd8:	8afb      	ldrh	r3, [r7, #22]
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	68fa      	ldr	r2, [r7, #12]
 8001fde:	4413      	add	r3, r2
 8001fe0:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8001fe4:	2b90      	cmp	r3, #144	; 0x90
 8001fe6:	d108      	bne.n	8001ffa <msv2_create_frame+0xe6>
			msv2->tx.data[counter++] = DLE;
 8001fe8:	8afb      	ldrh	r3, [r7, #22]
 8001fea:	1c5a      	adds	r2, r3, #1
 8001fec:	82fa      	strh	r2, [r7, #22]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	2290      	movs	r2, #144	; 0x90
 8001ff6:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		}
		msv2->tx.crc_data[i+1] = (data[2*i+1]<<8) |  data[2*i];
 8001ffa:	8abb      	ldrh	r3, [r7, #20]
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	3301      	adds	r3, #1
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	4413      	add	r3, r2
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	021b      	lsls	r3, r3, #8
 8002008:	b21a      	sxth	r2, r3
 800200a:	8abb      	ldrh	r3, [r7, #20]
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	4619      	mov	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	440b      	add	r3, r1
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	b21b      	sxth	r3, r3
 8002018:	4313      	orrs	r3, r2
 800201a:	b21a      	sxth	r2, r3
 800201c:	8abb      	ldrh	r3, [r7, #20]
 800201e:	3301      	adds	r3, #1
 8002020:	b291      	uxth	r1, r2
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	f203 6304 	addw	r3, r3, #1540	; 0x604
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4413      	add	r3, r2
 800202c:	460a      	mov	r2, r1
 800202e:	815a      	strh	r2, [r3, #10]
	for(uint16_t i = 0; i < data_len; i++) {
 8002030:	8abb      	ldrh	r3, [r7, #20]
 8002032:	3301      	adds	r3, #1
 8002034:	82bb      	strh	r3, [r7, #20]
 8002036:	7abb      	ldrb	r3, [r7, #10]
 8002038:	b29b      	uxth	r3, r3
 800203a:	8aba      	ldrh	r2, [r7, #20]
 800203c:	429a      	cmp	r2, r3
 800203e:	d39e      	bcc.n	8001f7e <msv2_create_frame+0x6a>
	}
	msv2->tx.crc_data[array_len-1] = 0x0000;
 8002040:	8a7b      	ldrh	r3, [r7, #18]
 8002042:	3b01      	subs	r3, #1
 8002044:	68fa      	ldr	r2, [r7, #12]
 8002046:	f203 6304 	addw	r3, r3, #1540	; 0x604
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	4413      	add	r3, r2
 800204e:	2200      	movs	r2, #0
 8002050:	815a      	strh	r2, [r3, #10]
	uint16_t crc = calc_field_CRC(msv2->tx.crc_data, array_len);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f603 4312 	addw	r3, r3, #3090	; 0xc12
 8002058:	8a7a      	ldrh	r2, [r7, #18]
 800205a:	4611      	mov	r1, r2
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff ff07 	bl	8001e70 <calc_field_CRC>
 8002062:	4603      	mov	r3, r0
 8002064:	823b      	strh	r3, [r7, #16]
	msv2->tx.data[counter++] = crc&0xff; //crc bytes are inverted (LSB first) !!
 8002066:	8afb      	ldrh	r3, [r7, #22]
 8002068:	1c5a      	adds	r2, r3, #1
 800206a:	82fa      	strh	r2, [r7, #22]
 800206c:	4619      	mov	r1, r3
 800206e:	8a3b      	ldrh	r3, [r7, #16]
 8002070:	b2da      	uxtb	r2, r3
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	440b      	add	r3, r1
 8002076:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	if(msv2->tx.data[counter-1] == DLE) {
 800207a:	8afb      	ldrh	r3, [r7, #22]
 800207c:	3b01      	subs	r3, #1
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	4413      	add	r3, r2
 8002082:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8002086:	2b90      	cmp	r3, #144	; 0x90
 8002088:	d108      	bne.n	800209c <msv2_create_frame+0x188>
		msv2->tx.data[counter++] = DLE;
 800208a:	8afb      	ldrh	r3, [r7, #22]
 800208c:	1c5a      	adds	r2, r3, #1
 800208e:	82fa      	strh	r2, [r7, #22]
 8002090:	461a      	mov	r2, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4413      	add	r3, r2
 8002096:	2290      	movs	r2, #144	; 0x90
 8002098:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	}
	msv2->tx.data[counter++] = crc>>8;
 800209c:	8a3b      	ldrh	r3, [r7, #16]
 800209e:	0a1b      	lsrs	r3, r3, #8
 80020a0:	b29a      	uxth	r2, r3
 80020a2:	8afb      	ldrh	r3, [r7, #22]
 80020a4:	1c59      	adds	r1, r3, #1
 80020a6:	82f9      	strh	r1, [r7, #22]
 80020a8:	4619      	mov	r1, r3
 80020aa:	b2d2      	uxtb	r2, r2
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	440b      	add	r3, r1
 80020b0:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	if(msv2->tx.data[counter-1] == DLE) {
 80020b4:	8afb      	ldrh	r3, [r7, #22]
 80020b6:	3b01      	subs	r3, #1
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	4413      	add	r3, r2
 80020bc:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 80020c0:	2b90      	cmp	r3, #144	; 0x90
 80020c2:	d108      	bne.n	80020d6 <msv2_create_frame+0x1c2>
		msv2->tx.data[counter++] = DLE;
 80020c4:	8afb      	ldrh	r3, [r7, #22]
 80020c6:	1c5a      	adds	r2, r3, #1
 80020c8:	82fa      	strh	r2, [r7, #22]
 80020ca:	461a      	mov	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	4413      	add	r3, r2
 80020d0:	2290      	movs	r2, #144	; 0x90
 80020d2:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	}
	return counter;
 80020d6:	8afb      	ldrh	r3, [r7, #22]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <msv2_decode_fragment>:

/*
 * 	d: received byte
 *
 */
MSV2_ERROR_t msv2_decode_fragment(MSV2_INST_t * msv2, uint8_t d) {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	460b      	mov	r3, r1
 80020ea:	70fb      	strb	r3, [r7, #3]
    //if a DLE in data is followed by STX, we start again
    if (msv2->rx.escape == 1 && d == STX) {
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	7a5b      	ldrb	r3, [r3, #9]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d10a      	bne.n	800210a <msv2_decode_fragment+0x2a>
 80020f4:	78fb      	ldrb	r3, [r7, #3]
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d107      	bne.n	800210a <msv2_decode_fragment+0x2a>
    	msv2->rx.state = WAITING_OPCODE;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2202      	movs	r2, #2
 80020fe:	721a      	strb	r2, [r3, #8]
    	msv2->rx.escape = 0;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	725a      	strb	r2, [r3, #9]
        return MSV2_PROGRESS;
 8002106:	2301      	movs	r3, #1
 8002108:	e0da      	b.n	80022c0 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_DLE && d == DLE) {
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	7a1b      	ldrb	r3, [r3, #8]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d107      	bne.n	8002122 <msv2_decode_fragment+0x42>
 8002112:	78fb      	ldrb	r3, [r7, #3]
 8002114:	2b90      	cmp	r3, #144	; 0x90
 8002116:	d104      	bne.n	8002122 <msv2_decode_fragment+0x42>
    	msv2->rx.state = WAITING_STX;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 800211e:	2301      	movs	r3, #1
 8002120:	e0ce      	b.n	80022c0 <msv2_decode_fragment+0x1e0>
    }
    //escape in case a DLE is in the data
    if (d == DLE && msv2->rx.escape == 0) {
 8002122:	78fb      	ldrb	r3, [r7, #3]
 8002124:	2b90      	cmp	r3, #144	; 0x90
 8002126:	d108      	bne.n	800213a <msv2_decode_fragment+0x5a>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	7a5b      	ldrb	r3, [r3, #9]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d104      	bne.n	800213a <msv2_decode_fragment+0x5a>
    	msv2->rx.escape = 1;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2201      	movs	r2, #1
 8002134:	725a      	strb	r2, [r3, #9]
        return MSV2_PROGRESS;
 8002136:	2301      	movs	r3, #1
 8002138:	e0c2      	b.n	80022c0 <msv2_decode_fragment+0x1e0>
    }
    //if it is doubled, it counts as data
    if (d == DLE && msv2->rx.escape == 1) {
 800213a:	78fb      	ldrb	r3, [r7, #3]
 800213c:	2b90      	cmp	r3, #144	; 0x90
 800213e:	d106      	bne.n	800214e <msv2_decode_fragment+0x6e>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	7a5b      	ldrb	r3, [r3, #9]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d102      	bne.n	800214e <msv2_decode_fragment+0x6e>
    	msv2->rx.escape = 0;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	725a      	strb	r2, [r3, #9]

    }

    if (msv2->rx.state == WAITING_STX && d == STX) {
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	7a1b      	ldrb	r3, [r3, #8]
 8002152:	2b01      	cmp	r3, #1
 8002154:	d107      	bne.n	8002166 <msv2_decode_fragment+0x86>
 8002156:	78fb      	ldrb	r3, [r7, #3]
 8002158:	2b02      	cmp	r3, #2
 800215a:	d104      	bne.n	8002166 <msv2_decode_fragment+0x86>
    	msv2->rx.state = WAITING_OPCODE;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2202      	movs	r2, #2
 8002160:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 8002162:	2301      	movs	r3, #1
 8002164:	e0ac      	b.n	80022c0 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_OPCODE) {
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	7a1b      	ldrb	r3, [r3, #8]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d107      	bne.n	800217e <msv2_decode_fragment+0x9e>
    	msv2->rx.opcode = d;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	78fa      	ldrb	r2, [r7, #3]
 8002172:	711a      	strb	r2, [r3, #4]
    	msv2->rx.state = WAITING_LEN;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2203      	movs	r2, #3
 8002178:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 800217a:	2301      	movs	r3, #1
 800217c:	e0a0      	b.n	80022c0 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_LEN) {
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	7a1b      	ldrb	r3, [r3, #8]
 8002182:	2b03      	cmp	r3, #3
 8002184:	d11d      	bne.n	80021c2 <msv2_decode_fragment+0xe2>
    	msv2->rx.data_len = d; //legth in words
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	78fa      	ldrb	r2, [r7, #3]
 800218a:	715a      	strb	r2, [r3, #5]
    	msv2->rx.length = 2*d; //length in bytes
 800218c:	78fb      	ldrb	r3, [r7, #3]
 800218e:	b29b      	uxth	r3, r3
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	b29a      	uxth	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	815a      	strh	r2, [r3, #10]
    	msv2->rx.crc_data[0] = (msv2->rx.data_len<<8) | msv2->rx.opcode;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	795b      	ldrb	r3, [r3, #5]
 800219c:	021b      	lsls	r3, r3, #8
 800219e:	b21a      	sxth	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	791b      	ldrb	r3, [r3, #4]
 80021a4:	b21b      	sxth	r3, r3
 80021a6:	4313      	orrs	r3, r2
 80021a8:	b21b      	sxth	r3, r3
 80021aa:	b29a      	uxth	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    	msv2->rx.counter = 0;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	819a      	strh	r2, [r3, #12]
    	msv2->rx.state = WAITING_DATA;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2204      	movs	r2, #4
 80021bc:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 80021be:	2301      	movs	r3, #1
 80021c0:	e07e      	b.n	80022c0 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_DATA) {
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	7a1b      	ldrb	r3, [r3, #8]
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d136      	bne.n	8002238 <msv2_decode_fragment+0x158>
    	msv2->rx.data[msv2->rx.counter] = d;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	899b      	ldrh	r3, [r3, #12]
 80021ce:	461a      	mov	r2, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4413      	add	r3, r2
 80021d4:	78fa      	ldrb	r2, [r7, #3]
 80021d6:	739a      	strb	r2, [r3, #14]
    	if(msv2->rx.counter & 0x01) { //LSB == '1'
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	899b      	ldrh	r3, [r3, #12]
 80021dc:	f003 0301 	and.w	r3, r3, #1
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d018      	beq.n	8002216 <msv2_decode_fragment+0x136>
    		msv2->rx.crc_data[msv2->rx.counter/2 + 1] = (msv2->rx.data[msv2->rx.counter - 1]) |  d<<8;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	899b      	ldrh	r3, [r3, #12]
 80021e8:	3b01      	subs	r3, #1
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	4413      	add	r3, r2
 80021ee:	7b9b      	ldrb	r3, [r3, #14]
 80021f0:	b21a      	sxth	r2, r3
 80021f2:	78fb      	ldrb	r3, [r7, #3]
 80021f4:	021b      	lsls	r3, r3, #8
 80021f6:	b21b      	sxth	r3, r3
 80021f8:	4313      	orrs	r3, r2
 80021fa:	b21a      	sxth	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	899b      	ldrh	r3, [r3, #12]
 8002200:	085b      	lsrs	r3, r3, #1
 8002202:	b29b      	uxth	r3, r3
 8002204:	3301      	adds	r3, #1
 8002206:	b291      	uxth	r1, r2
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	4413      	add	r3, r2
 8002212:	460a      	mov	r2, r1
 8002214:	80da      	strh	r2, [r3, #6]
    	}
    	msv2->rx.counter += 1;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	899b      	ldrh	r3, [r3, #12]
 800221a:	3301      	adds	r3, #1
 800221c:	b29a      	uxth	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	819a      	strh	r2, [r3, #12]
        //the length  is in WORDS, but we read BYTES
        if (msv2->rx.counter==msv2->rx.length) {
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	899a      	ldrh	r2, [r3, #12]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	895b      	ldrh	r3, [r3, #10]
 800222a:	429a      	cmp	r2, r3
 800222c:	d102      	bne.n	8002234 <msv2_decode_fragment+0x154>
        	msv2->rx.state = WAITING_CRC1;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2205      	movs	r2, #5
 8002232:	721a      	strb	r2, [r3, #8]
        }
        return MSV2_PROGRESS;
 8002234:	2301      	movs	r3, #1
 8002236:	e043      	b.n	80022c0 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_CRC1) {
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	7a1b      	ldrb	r3, [r3, #8]
 800223c:	2b05      	cmp	r3, #5
 800223e:	d108      	bne.n	8002252 <msv2_decode_fragment+0x172>
    	msv2->rx.crc = d;
 8002240:	78fb      	ldrb	r3, [r7, #3]
 8002242:	b29a      	uxth	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	80da      	strh	r2, [r3, #6]
    	msv2->rx.state = WAITING_CRC2;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2206      	movs	r2, #6
 800224c:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 800224e:	2301      	movs	r3, #1
 8002250:	e036      	b.n	80022c0 <msv2_decode_fragment+0x1e0>

    }

    if (msv2->rx.state == WAITING_CRC2) {
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	7a1b      	ldrb	r3, [r3, #8]
 8002256:	2b06      	cmp	r3, #6
 8002258:	d12e      	bne.n	80022b8 <msv2_decode_fragment+0x1d8>
    	msv2->rx.crc |= d<<8;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	88db      	ldrh	r3, [r3, #6]
 800225e:	b21a      	sxth	r2, r3
 8002260:	78fb      	ldrb	r3, [r7, #3]
 8002262:	021b      	lsls	r3, r3, #8
 8002264:	b21b      	sxth	r3, r3
 8002266:	4313      	orrs	r3, r2
 8002268:	b21b      	sxth	r3, r3
 800226a:	b29a      	uxth	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	80da      	strh	r2, [r3, #6]
    	msv2->rx.state = WAITING_DLE;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	721a      	strb	r2, [r3, #8]
    	msv2->rx.crc_data[msv2->rx.data_len+1] = 0;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	795b      	ldrb	r3, [r3, #5]
 800227a:	3301      	adds	r3, #1
 800227c:	687a      	ldr	r2, [r7, #4]
 800227e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	4413      	add	r3, r2
 8002286:	2200      	movs	r2, #0
 8002288:	80da      	strh	r2, [r3, #6]
    	uint16_t crc = calc_field_CRC(msv2->rx.crc_data, msv2->rx.data_len+2);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f203 420e 	addw	r2, r3, #1038	; 0x40e
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	795b      	ldrb	r3, [r3, #5]
 8002294:	b29b      	uxth	r3, r3
 8002296:	3302      	adds	r3, #2
 8002298:	b29b      	uxth	r3, r3
 800229a:	4619      	mov	r1, r3
 800229c:	4610      	mov	r0, r2
 800229e:	f7ff fde7 	bl	8001e70 <calc_field_CRC>
 80022a2:	4603      	mov	r3, r0
 80022a4:	81fb      	strh	r3, [r7, #14]
    	if(msv2->rx.crc == crc) {
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	88db      	ldrh	r3, [r3, #6]
 80022aa:	89fa      	ldrh	r2, [r7, #14]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d101      	bne.n	80022b4 <msv2_decode_fragment+0x1d4>
    		return MSV2_SUCCESS;
 80022b0:	2300      	movs	r3, #0
 80022b2:	e005      	b.n	80022c0 <msv2_decode_fragment+0x1e0>
    	} else {
    		return MSV2_WRONG_CRC;
 80022b4:	2302      	movs	r3, #2
 80022b6:	e003      	b.n	80022c0 <msv2_decode_fragment+0x1e0>
    	}
    }
    msv2->rx.state=WAITING_DLE;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	721a      	strb	r2, [r3, #8]
    return MSV2_PROGRESS;
 80022be:	2301      	movs	r3, #1
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <msv2_tx_data>:

uint8_t * msv2_rx_data(MSV2_INST_t * msv2) {
	return msv2->rx.data;
}

uint8_t * msv2_tx_data(MSV2_INST_t * msv2) {
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
	return msv2->tx.data;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f603 0312 	addw	r3, r3, #2066	; 0x812
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
	...

080022e4 <pipeline_init>:
/**********************
 *	DECLARATIONS
 **********************/


void pipeline_init(CM4_INST_t * cm4) {
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
	pipeline.cm4 = cm4;
 80022ec:	4a04      	ldr	r2, [pc, #16]	; (8002300 <pipeline_init+0x1c>)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	20001a24 	.word	0x20001a24

08002304 <pipeline_thread>:

void pipeline_thread(void * arg) {
 8002304:	b590      	push	{r4, r7, lr}
 8002306:	b087      	sub	sp, #28
 8002308:	af00      	add	r7, sp, #0
 800230a:	6178      	str	r0, [r7, #20]

	static TickType_t last_wake_time;
	static const TickType_t period = pdMS_TO_TICKS(PIPELINE_HEART_BEAT);

	last_wake_time = xTaskGetTickCount();
 800230c:	f008 fb54 	bl	800a9b8 <xTaskGetTickCount>
 8002310:	4603      	mov	r3, r0
 8002312:	4a6c      	ldr	r2, [pc, #432]	; (80024c4 <pipeline_thread+0x1c0>)
 8002314:	6013      	str	r3, [r2, #0]

	while(pipeline.cm4 == NULL) {
 8002316:	e002      	b.n	800231e <pipeline_thread+0x1a>
		osDelay(1);
 8002318:	2001      	movs	r0, #1
 800231a:	f007 faaf 	bl	800987c <osDelay>
	while(pipeline.cm4 == NULL) {
 800231e:	4b6a      	ldr	r3, [pc, #424]	; (80024c8 <pipeline_thread+0x1c4>)
 8002320:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0f7      	beq.n	8002318 <pipeline_thread+0x14>
	}

	for(;;) {

		//Receive all can messages
		while(can_msgPending()) {
 8002328:	e0bf      	b.n	80024aa <pipeline_thread+0x1a6>
			pipeline.msg = can_readBuffer();
 800232a:	4c67      	ldr	r4, [pc, #412]	; (80024c8 <pipeline_thread+0x1c4>)
 800232c:	463b      	mov	r3, r7
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe f9fc 	bl	800072c <can_readBuffer>
 8002334:	463b      	mov	r3, r7
 8002336:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002338:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


			if(pipeline.msg.id == DATA_ID_ALTITUDE){
 800233c:	4b62      	ldr	r3, [pc, #392]	; (80024c8 <pipeline_thread+0x1c4>)
 800233e:	791b      	ldrb	r3, [r3, #4]
 8002340:	2b31      	cmp	r3, #49	; 0x31
 8002342:	d10e      	bne.n	8002362 <pipeline_thread+0x5e>
				pipeline.sensors_data.alti = (int32_t) pipeline.msg.data;
 8002344:	4b60      	ldr	r3, [pc, #384]	; (80024c8 <pipeline_thread+0x1c4>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	461a      	mov	r2, r3
 800234a:	4b5f      	ldr	r3, [pc, #380]	; (80024c8 <pipeline_thread+0x1c4>)
 800234c:	66da      	str	r2, [r3, #108]	; 0x6c
				pipeline.sensors_flags |= PIPELINE_SENSORS_ALTI;
 800234e:	4b5e      	ldr	r3, [pc, #376]	; (80024c8 <pipeline_thread+0x1c4>)
 8002350:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002354:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002358:	b2da      	uxtb	r2, r3
 800235a:	4b5b      	ldr	r3, [pc, #364]	; (80024c8 <pipeline_thread+0x1c4>)
 800235c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8002360:	e083      	b.n	800246a <pipeline_thread+0x166>

			} else if(pipeline.msg.id == DATA_ID_ACCELERATION_X) {
 8002362:	4b59      	ldr	r3, [pc, #356]	; (80024c8 <pipeline_thread+0x1c4>)
 8002364:	791b      	ldrb	r3, [r3, #4]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d10e      	bne.n	8002388 <pipeline_thread+0x84>
				pipeline.sensors_data.acc_x = (int32_t) pipeline.msg.data;
 800236a:	4b57      	ldr	r3, [pc, #348]	; (80024c8 <pipeline_thread+0x1c4>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	461a      	mov	r2, r3
 8002370:	4b55      	ldr	r3, [pc, #340]	; (80024c8 <pipeline_thread+0x1c4>)
 8002372:	651a      	str	r2, [r3, #80]	; 0x50
				pipeline.sensors_flags |= PIPELINE_SENSORS_ACC_X;
 8002374:	4b54      	ldr	r3, [pc, #336]	; (80024c8 <pipeline_thread+0x1c4>)
 8002376:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800237a:	f043 0301 	orr.w	r3, r3, #1
 800237e:	b2da      	uxtb	r2, r3
 8002380:	4b51      	ldr	r3, [pc, #324]	; (80024c8 <pipeline_thread+0x1c4>)
 8002382:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8002386:	e070      	b.n	800246a <pipeline_thread+0x166>

			} else if(pipeline.msg.id == DATA_ID_ACCELERATION_Y) {
 8002388:	4b4f      	ldr	r3, [pc, #316]	; (80024c8 <pipeline_thread+0x1c4>)
 800238a:	791b      	ldrb	r3, [r3, #4]
 800238c:	2b02      	cmp	r3, #2
 800238e:	d10e      	bne.n	80023ae <pipeline_thread+0xaa>
				pipeline.sensors_data.acc_y = (int32_t) pipeline.msg.data;
 8002390:	4b4d      	ldr	r3, [pc, #308]	; (80024c8 <pipeline_thread+0x1c4>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	461a      	mov	r2, r3
 8002396:	4b4c      	ldr	r3, [pc, #304]	; (80024c8 <pipeline_thread+0x1c4>)
 8002398:	655a      	str	r2, [r3, #84]	; 0x54
				pipeline.sensors_flags |= PIPELINE_SENSORS_ACC_Y;
 800239a:	4b4b      	ldr	r3, [pc, #300]	; (80024c8 <pipeline_thread+0x1c4>)
 800239c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80023a0:	f043 0302 	orr.w	r3, r3, #2
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	4b48      	ldr	r3, [pc, #288]	; (80024c8 <pipeline_thread+0x1c4>)
 80023a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 80023ac:	e05d      	b.n	800246a <pipeline_thread+0x166>

			} else if(pipeline.msg.id == DATA_ID_ACCELERATION_Z) {
 80023ae:	4b46      	ldr	r3, [pc, #280]	; (80024c8 <pipeline_thread+0x1c4>)
 80023b0:	791b      	ldrb	r3, [r3, #4]
 80023b2:	2b03      	cmp	r3, #3
 80023b4:	d10e      	bne.n	80023d4 <pipeline_thread+0xd0>
				pipeline.sensors_data.acc_z = (int32_t) pipeline.msg.data;
 80023b6:	4b44      	ldr	r3, [pc, #272]	; (80024c8 <pipeline_thread+0x1c4>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	461a      	mov	r2, r3
 80023bc:	4b42      	ldr	r3, [pc, #264]	; (80024c8 <pipeline_thread+0x1c4>)
 80023be:	659a      	str	r2, [r3, #88]	; 0x58
				pipeline.sensors_flags |= PIPELINE_SENSORS_ACC_Z;
 80023c0:	4b41      	ldr	r3, [pc, #260]	; (80024c8 <pipeline_thread+0x1c4>)
 80023c2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80023c6:	f043 0304 	orr.w	r3, r3, #4
 80023ca:	b2da      	uxtb	r2, r3
 80023cc:	4b3e      	ldr	r3, [pc, #248]	; (80024c8 <pipeline_thread+0x1c4>)
 80023ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 80023d2:	e04a      	b.n	800246a <pipeline_thread+0x166>

			} else if(pipeline.msg.id == DATA_ID_GYRO_X) {
 80023d4:	4b3c      	ldr	r3, [pc, #240]	; (80024c8 <pipeline_thread+0x1c4>)
 80023d6:	791b      	ldrb	r3, [r3, #4]
 80023d8:	2b04      	cmp	r3, #4
 80023da:	d10e      	bne.n	80023fa <pipeline_thread+0xf6>
				pipeline.sensors_data.gyro_x = (int32_t) pipeline.msg.data;
 80023dc:	4b3a      	ldr	r3, [pc, #232]	; (80024c8 <pipeline_thread+0x1c4>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	461a      	mov	r2, r3
 80023e2:	4b39      	ldr	r3, [pc, #228]	; (80024c8 <pipeline_thread+0x1c4>)
 80023e4:	65da      	str	r2, [r3, #92]	; 0x5c
				pipeline.sensors_flags |= PIPELINE_SENSORS_GYRO_X;
 80023e6:	4b38      	ldr	r3, [pc, #224]	; (80024c8 <pipeline_thread+0x1c4>)
 80023e8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80023ec:	f043 0308 	orr.w	r3, r3, #8
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	4b35      	ldr	r3, [pc, #212]	; (80024c8 <pipeline_thread+0x1c4>)
 80023f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 80023f8:	e037      	b.n	800246a <pipeline_thread+0x166>

			} else if(pipeline.msg.id == DATA_ID_GYRO_Y) {
 80023fa:	4b33      	ldr	r3, [pc, #204]	; (80024c8 <pipeline_thread+0x1c4>)
 80023fc:	791b      	ldrb	r3, [r3, #4]
 80023fe:	2b05      	cmp	r3, #5
 8002400:	d10e      	bne.n	8002420 <pipeline_thread+0x11c>
				pipeline.sensors_data.gyro_y = (int32_t) pipeline.msg.data;
 8002402:	4b31      	ldr	r3, [pc, #196]	; (80024c8 <pipeline_thread+0x1c4>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	461a      	mov	r2, r3
 8002408:	4b2f      	ldr	r3, [pc, #188]	; (80024c8 <pipeline_thread+0x1c4>)
 800240a:	661a      	str	r2, [r3, #96]	; 0x60
				pipeline.sensors_flags |= PIPELINE_SENSORS_GYRO_Y;
 800240c:	4b2e      	ldr	r3, [pc, #184]	; (80024c8 <pipeline_thread+0x1c4>)
 800240e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002412:	f043 0310 	orr.w	r3, r3, #16
 8002416:	b2da      	uxtb	r2, r3
 8002418:	4b2b      	ldr	r3, [pc, #172]	; (80024c8 <pipeline_thread+0x1c4>)
 800241a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 800241e:	e024      	b.n	800246a <pipeline_thread+0x166>

			} else if(pipeline.msg.id == DATA_ID_GYRO_Z) {
 8002420:	4b29      	ldr	r3, [pc, #164]	; (80024c8 <pipeline_thread+0x1c4>)
 8002422:	791b      	ldrb	r3, [r3, #4]
 8002424:	2b06      	cmp	r3, #6
 8002426:	d10e      	bne.n	8002446 <pipeline_thread+0x142>
				pipeline.sensors_data.gyro_z = (int32_t) pipeline.msg.data;
 8002428:	4b27      	ldr	r3, [pc, #156]	; (80024c8 <pipeline_thread+0x1c4>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	461a      	mov	r2, r3
 800242e:	4b26      	ldr	r3, [pc, #152]	; (80024c8 <pipeline_thread+0x1c4>)
 8002430:	665a      	str	r2, [r3, #100]	; 0x64
				pipeline.sensors_flags |= PIPELINE_SENSORS_GYRO_Z;
 8002432:	4b25      	ldr	r3, [pc, #148]	; (80024c8 <pipeline_thread+0x1c4>)
 8002434:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002438:	f043 0320 	orr.w	r3, r3, #32
 800243c:	b2da      	uxtb	r2, r3
 800243e:	4b22      	ldr	r3, [pc, #136]	; (80024c8 <pipeline_thread+0x1c4>)
 8002440:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8002444:	e011      	b.n	800246a <pipeline_thread+0x166>

			} else if(pipeline.msg.id == DATA_ID_PRESS_2) {
 8002446:	4b20      	ldr	r3, [pc, #128]	; (80024c8 <pipeline_thread+0x1c4>)
 8002448:	791b      	ldrb	r3, [r3, #4]
 800244a:	2b56      	cmp	r3, #86	; 0x56
 800244c:	d10d      	bne.n	800246a <pipeline_thread+0x166>
				pipeline.feedback_data.cc_pressure = (int32_t) pipeline.msg.data;
 800244e:	4b1e      	ldr	r3, [pc, #120]	; (80024c8 <pipeline_thread+0x1c4>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	461a      	mov	r2, r3
 8002454:	4b1c      	ldr	r3, [pc, #112]	; (80024c8 <pipeline_thread+0x1c4>)
 8002456:	679a      	str	r2, [r3, #120]	; 0x78
				pipeline.feedback_flags |= PIPELINE_FEEDBACK_THRUST;
 8002458:	4b1b      	ldr	r3, [pc, #108]	; (80024c8 <pipeline_thread+0x1c4>)
 800245a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	b2da      	uxtb	r2, r3
 8002464:	4b18      	ldr	r3, [pc, #96]	; (80024c8 <pipeline_thread+0x1c4>)
 8002466:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
			}

			if(pipeline.sensors_flags == PIPELINE_SENSORS_ALL) {
 800246a:	4b17      	ldr	r3, [pc, #92]	; (80024c8 <pipeline_thread+0x1c4>)
 800246c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002470:	2b7f      	cmp	r3, #127	; 0x7f
 8002472:	d10a      	bne.n	800248a <pipeline_thread+0x186>
				pipeline.sensors_flags = 0;
 8002474:	4b14      	ldr	r3, [pc, #80]	; (80024c8 <pipeline_thread+0x1c4>)
 8002476:	2200      	movs	r2, #0
 8002478:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
				cm4_send_sensors(pipeline.cm4, &pipeline.sensors_data);
 800247c:	4b12      	ldr	r3, [pc, #72]	; (80024c8 <pipeline_thread+0x1c4>)
 800247e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002482:	4912      	ldr	r1, [pc, #72]	; (80024cc <pipeline_thread+0x1c8>)
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe fce9 	bl	8000e5c <cm4_send_sensors>
			}

			if(pipeline.feedback_flags == PIPELINE_FEEDBACK_ALL) {
 800248a:	4b0f      	ldr	r3, [pc, #60]	; (80024c8 <pipeline_thread+0x1c4>)
 800248c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002490:	2b1f      	cmp	r3, #31
 8002492:	d10a      	bne.n	80024aa <pipeline_thread+0x1a6>
				pipeline.feedback_flags = 0;
 8002494:	4b0c      	ldr	r3, [pc, #48]	; (80024c8 <pipeline_thread+0x1c4>)
 8002496:	2200      	movs	r2, #0
 8002498:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
				cm4_send_feedback(pipeline.cm4, &pipeline.feedback_data);
 800249c:	4b0a      	ldr	r3, [pc, #40]	; (80024c8 <pipeline_thread+0x1c4>)
 800249e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024a2:	490b      	ldr	r1, [pc, #44]	; (80024d0 <pipeline_thread+0x1cc>)
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7fe fd47 	bl	8000f38 <cm4_send_feedback>
		while(can_msgPending()) {
 80024aa:	f7fe f925 	bl	80006f8 <can_msgPending>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	f47f af3a 	bne.w	800232a <pipeline_thread+0x26>
			}
		}
		vTaskDelayUntil( &last_wake_time, period );
 80024b6:	4b07      	ldr	r3, [pc, #28]	; (80024d4 <pipeline_thread+0x1d0>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4619      	mov	r1, r3
 80024bc:	4801      	ldr	r0, [pc, #4]	; (80024c4 <pipeline_thread+0x1c0>)
 80024be:	f008 f8bd 	bl	800a63c <vTaskDelayUntil>
		while(can_msgPending()) {
 80024c2:	e7f2      	b.n	80024aa <pipeline_thread+0x1a6>
 80024c4:	20001ab4 	.word	0x20001ab4
 80024c8:	20001a24 	.word	0x20001a24
 80024cc:	20001a70 	.word	0x20001a70
 80024d0:	20001a98 	.word	0x20001a98
 80024d4:	0800b96c 	.word	0x0800b96c

080024d8 <pipeline_send_control>:
	}
}



void pipeline_send_control(CM4_PAYLOAD_COMMAND_t * cmd) {
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
	can_setFrame((uint32_t) cmd->thrust, DATA_ID_THRUST_CMD, cmd->timestamp);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	4618      	mov	r0, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	461a      	mov	r2, r3
 80024ec:	2164      	movs	r1, #100	; 0x64
 80024ee:	f7fe f893 	bl	8000618 <can_setFrame>
	can_setFrame((uint32_t) cmd->dynamixel[0], DATA_ID_VANE_CMD_1, cmd->timestamp);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	4618      	mov	r0, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	461a      	mov	r2, r3
 80024fe:	2165      	movs	r1, #101	; 0x65
 8002500:	f7fe f88a 	bl	8000618 <can_setFrame>
	can_setFrame((uint32_t) cmd->dynamixel[1], DATA_ID_VANE_CMD_2, cmd->timestamp);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	4618      	mov	r0, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	461a      	mov	r2, r3
 8002510:	2166      	movs	r1, #102	; 0x66
 8002512:	f7fe f881 	bl	8000618 <can_setFrame>
	can_setFrame((uint32_t) cmd->dynamixel[2], DATA_ID_VANE_CMD_3, cmd->timestamp);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	4618      	mov	r0, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	2167      	movs	r1, #103	; 0x67
 8002524:	f7fe f878 	bl	8000618 <can_setFrame>
	can_setFrame((uint32_t) cmd->dynamixel[3], DATA_ID_VANE_CMD_4, cmd->timestamp);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	695b      	ldr	r3, [r3, #20]
 800252c:	4618      	mov	r0, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	461a      	mov	r2, r3
 8002534:	2168      	movs	r1, #104	; 0x68
 8002536:	f7fe f86f 	bl	8000618 <can_setFrame>
	can_setFrame((uint32_t) cmd->position[2], DATA_ID_KALMAN_Z, cmd->timestamp);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a1b      	ldr	r3, [r3, #32]
 800253e:	4618      	mov	r0, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	461a      	mov	r2, r3
 8002546:	212a      	movs	r1, #42	; 0x2a
 8002548:	f7fe f866 	bl	8000618 <can_setFrame>
	can_setFrame((uint32_t) cmd->speed[2], DATA_ID_KALMAN_VZ, cmd->timestamp);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002550:	4618      	mov	r0, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	461a      	mov	r2, r3
 8002558:	212d      	movs	r1, #45	; 0x2d
 800255a:	f7fe f85d 	bl	8000618 <can_setFrame>
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <util_buffer_u8_init>:
static inline void util_buffer_u8_init(UTIL_BUFFER_U8_t * bfr, uint8_t * buffer, uint16_t bfr_len) {
 8002566:	b480      	push	{r7}
 8002568:	b085      	sub	sp, #20
 800256a:	af00      	add	r7, sp, #0
 800256c:	60f8      	str	r0, [r7, #12]
 800256e:	60b9      	str	r1, [r7, #8]
 8002570:	4613      	mov	r3, r2
 8002572:	80fb      	strh	r3, [r7, #6]
	bfr->c_ix = 0;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2200      	movs	r2, #0
 8002578:	801a      	strh	r2, [r3, #0]
	bfr->l_ix = 0;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2200      	movs	r2, #0
 800257e:	805a      	strh	r2, [r3, #2]
	bfr->bfr_len = bfr_len;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	88fa      	ldrh	r2, [r7, #6]
 8002584:	809a      	strh	r2, [r3, #4]
	bfr->buffer = buffer;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	68ba      	ldr	r2, [r7, #8]
 800258a:	609a      	str	r2, [r3, #8]
}
 800258c:	bf00      	nop
 800258e:	3714      	adds	r7, #20
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <util_buffer_u8_add>:
static inline void util_buffer_u8_add(UTIL_BUFFER_U8_t * bfr, uint8_t d) {
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	460b      	mov	r3, r1
 80025a2:	70fb      	strb	r3, [r7, #3]
	bfr->buffer[bfr->c_ix++] = d;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	881b      	ldrh	r3, [r3, #0]
 80025ac:	1c59      	adds	r1, r3, #1
 80025ae:	b288      	uxth	r0, r1
 80025b0:	6879      	ldr	r1, [r7, #4]
 80025b2:	8008      	strh	r0, [r1, #0]
 80025b4:	4413      	add	r3, r2
 80025b6:	78fa      	ldrb	r2, [r7, #3]
 80025b8:	701a      	strb	r2, [r3, #0]
	if(bfr->c_ix == bfr->bfr_len) bfr->c_ix = 0;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	881a      	ldrh	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	889b      	ldrh	r3, [r3, #4]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d102      	bne.n	80025cc <util_buffer_u8_add+0x34>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	801a      	strh	r2, [r3, #0]
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <util_buffer_u8_get>:
static inline uint8_t util_buffer_u8_get(UTIL_BUFFER_U8_t * bfr) {
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
	uint8_t tmp = bfr->buffer[bfr->l_ix++];
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	885b      	ldrh	r3, [r3, #2]
 80025e8:	1c59      	adds	r1, r3, #1
 80025ea:	b288      	uxth	r0, r1
 80025ec:	6879      	ldr	r1, [r7, #4]
 80025ee:	8048      	strh	r0, [r1, #2]
 80025f0:	4413      	add	r3, r2
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	73fb      	strb	r3, [r7, #15]
	if(bfr->l_ix == bfr->bfr_len) bfr->l_ix=0;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	885a      	ldrh	r2, [r3, #2]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	889b      	ldrh	r3, [r3, #4]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d102      	bne.n	8002608 <util_buffer_u8_get+0x30>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	805a      	strh	r2, [r3, #2]
	return tmp;
 8002608:	7bfb      	ldrb	r3, [r7, #15]
}
 800260a:	4618      	mov	r0, r3
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <util_buffer_u8_isempty>:
static inline uint8_t util_buffer_u8_isempty(UTIL_BUFFER_U8_t * bfr) {
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
	return bfr->l_ix == bfr->c_ix;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	885a      	ldrh	r2, [r3, #2]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	429a      	cmp	r2, r3
 8002628:	bf0c      	ite	eq
 800262a:	2301      	moveq	r3, #1
 800262c:	2300      	movne	r3, #0
 800262e:	b2db      	uxtb	r3, r3
}
 8002630:	4618      	mov	r0, r3
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <HAL_UART_RxCpltCallback>:

/*
 * UART RX ISR
 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002644:	2300      	movs	r3, #0
 8002646:	60bb      	str	r3, [r7, #8]
	for(uint16_t i = 0; i < serial_devices_count; i++) {
 8002648:	2300      	movs	r3, #0
 800264a:	81fb      	strh	r3, [r7, #14]
 800264c:	e025      	b.n	800269a <HAL_UART_RxCpltCallback+0x5e>
		if(serial_devices[i]->uart == huart) {
 800264e:	89fb      	ldrh	r3, [r7, #14]
 8002650:	4a1c      	ldr	r2, [pc, #112]	; (80026c4 <HAL_UART_RxCpltCallback+0x88>)
 8002652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	429a      	cmp	r2, r3
 800265c:	d11a      	bne.n	8002694 <HAL_UART_RxCpltCallback+0x58>
			util_buffer_u8_add(&serial_devices[i]->bfr, serial_devices[i]->dma_buffer);
 800265e:	89fb      	ldrh	r3, [r7, #14]
 8002660:	4a18      	ldr	r2, [pc, #96]	; (80026c4 <HAL_UART_RxCpltCallback+0x88>)
 8002662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002666:	f103 0210 	add.w	r2, r3, #16
 800266a:	89fb      	ldrh	r3, [r7, #14]
 800266c:	4915      	ldr	r1, [pc, #84]	; (80026c4 <HAL_UART_RxCpltCallback+0x88>)
 800266e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002672:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 8002676:	4619      	mov	r1, r3
 8002678:	4610      	mov	r0, r2
 800267a:	f7ff ff8d 	bl	8002598 <util_buffer_u8_add>
			xSemaphoreGiveFromISR( serial_rx_sem, &xHigherPriorityTaskWoken );
 800267e:	4b12      	ldr	r3, [pc, #72]	; (80026c8 <HAL_UART_RxCpltCallback+0x8c>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f107 0208 	add.w	r2, r7, #8
 8002686:	4611      	mov	r1, r2
 8002688:	4618      	mov	r0, r3
 800268a:	f007 fbed 	bl	8009e68 <xQueueGiveFromISR>
			if(i==2) {
 800268e:	89fb      	ldrh	r3, [r7, #14]
 8002690:	2b02      	cmp	r3, #2
				break;
			}
			break;
 8002692:	e007      	b.n	80026a4 <HAL_UART_RxCpltCallback+0x68>
	for(uint16_t i = 0; i < serial_devices_count; i++) {
 8002694:	89fb      	ldrh	r3, [r7, #14]
 8002696:	3301      	adds	r3, #1
 8002698:	81fb      	strh	r3, [r7, #14]
 800269a:	4b0c      	ldr	r3, [pc, #48]	; (80026cc <HAL_UART_RxCpltCallback+0x90>)
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	89fa      	ldrh	r2, [r7, #14]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d3d4      	bcc.n	800264e <HAL_UART_RxCpltCallback+0x12>
		}
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d007      	beq.n	80026ba <HAL_UART_RxCpltCallback+0x7e>
 80026aa:	4b09      	ldr	r3, [pc, #36]	; (80026d0 <HAL_UART_RxCpltCallback+0x94>)
 80026ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	f3bf 8f4f 	dsb	sy
 80026b6:	f3bf 8f6f 	isb	sy
}
 80026ba:	bf00      	nop
 80026bc:	3710      	adds	r7, #16
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	20001ab8 	.word	0x20001ab8
 80026c8:	20001afc 	.word	0x20001afc
 80026cc:	20001af8 	.word	0x20001af8
 80026d0:	e000ed04 	.word	0xe000ed04

080026d4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef * lol = huart;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	60fb      	str	r3, [r7, #12]
}
 80026e0:	bf00      	nop
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <serial_global_init>:



void serial_global_init(void) {
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af02      	add	r7, sp, #8
	serial_rx_sem = xSemaphoreCreateBinaryStatic( &serial_rx_sem_buffer );
 80026f2:	2303      	movs	r3, #3
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	4b06      	ldr	r3, [pc, #24]	; (8002710 <serial_global_init+0x24>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	2100      	movs	r1, #0
 80026fc:	2001      	movs	r0, #1
 80026fe:	f007 f9ed 	bl	8009adc <xQueueGenericCreateStatic>
 8002702:	4603      	mov	r3, r0
 8002704:	4a03      	ldr	r2, [pc, #12]	; (8002714 <serial_global_init+0x28>)
 8002706:	6013      	str	r3, [r2, #0]
}
 8002708:	bf00      	nop
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20001b00 	.word	0x20001b00
 8002714:	20001afc 	.word	0x20001afc

08002718 <serial_init>:


void serial_init(SERIAL_INST_t * ser, UART_HandleTypeDef * uart, void * inst, SERIAL_RET_t (*decode_fcn)(void *, uint8_t)) {
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
 8002724:	603b      	str	r3, [r7, #0]
	ser->id = serial_devices_count;
 8002726:	4b1a      	ldr	r3, [pc, #104]	; (8002790 <serial_init+0x78>)
 8002728:	881b      	ldrh	r3, [r3, #0]
 800272a:	461a      	mov	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	601a      	str	r2, [r3, #0]
	ser->uart = uart;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	68ba      	ldr	r2, [r7, #8]
 8002734:	605a      	str	r2, [r3, #4]
	ser->inst = inst;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	609a      	str	r2, [r3, #8]
	ser->decode_fcn = decode_fcn;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	683a      	ldr	r2, [r7, #0]
 8002740:	60da      	str	r2, [r3, #12]
	util_buffer_u8_init(&ser->bfr, ser->buffer, SERIAL_FIFO_LEN);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f103 0010 	add.w	r0, r3, #16
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	331c      	adds	r3, #28
 800274c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002750:	4619      	mov	r1, r3
 8002752:	f7ff ff08 	bl	8002566 <util_buffer_u8_init>
	if(serial_devices_count < SERIAL_MAX_INST) {
 8002756:	4b0e      	ldr	r3, [pc, #56]	; (8002790 <serial_init+0x78>)
 8002758:	881b      	ldrh	r3, [r3, #0]
 800275a:	2b0f      	cmp	r3, #15
 800275c:	d80e      	bhi.n	800277c <serial_init+0x64>
		HAL_UART_Receive_DMA(uart, &ser->dma_buffer, 1);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 8002764:	2201      	movs	r2, #1
 8002766:	4619      	mov	r1, r3
 8002768:	68b8      	ldr	r0, [r7, #8]
 800276a:	f005 ff7d 	bl	8008668 <HAL_UART_Receive_DMA>
		serial_devices[serial_devices_count] = ser;
 800276e:	4b08      	ldr	r3, [pc, #32]	; (8002790 <serial_init+0x78>)
 8002770:	881b      	ldrh	r3, [r3, #0]
 8002772:	4619      	mov	r1, r3
 8002774:	4a07      	ldr	r2, [pc, #28]	; (8002794 <serial_init+0x7c>)
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	}
	serial_devices_count++;
 800277c:	4b04      	ldr	r3, [pc, #16]	; (8002790 <serial_init+0x78>)
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	3301      	adds	r3, #1
 8002782:	b29a      	uxth	r2, r3
 8002784:	4b02      	ldr	r3, [pc, #8]	; (8002790 <serial_init+0x78>)
 8002786:	801a      	strh	r2, [r3, #0]
}
 8002788:	bf00      	nop
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20001af8 	.word	0x20001af8
 8002794:	20001ab8 	.word	0x20001ab8

08002798 <serial_send>:

void serial_send(SERIAL_INST_t * ser, uint8_t * data, uint16_t length) {
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	4613      	mov	r3, r2
 80027a4:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit_DMA(ser->uart, data, length);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	88fa      	ldrh	r2, [r7, #6]
 80027ac:	68b9      	ldr	r1, [r7, #8]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f005 feee 	bl	8008590 <HAL_UART_Transmit_DMA>
	//HAL_UART_Transmit(ser->uart, data, length, 500);
}
 80027b4:	bf00      	nop
 80027b6:	3710      	adds	r7, #16
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <serial_garbage_clean>:

void serial_garbage_clean(SERIAL_INST_t * ser) {
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(ser->uart, &ser->dma_buffer, 1);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6858      	ldr	r0, [r3, #4]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 80027ce:	2201      	movs	r2, #1
 80027d0:	4619      	mov	r1, r3
 80027d2:	f005 ff49 	bl	8008668 <HAL_UART_Receive_DMA>
}
 80027d6:	bf00      	nop
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
	...

080027e0 <serial_thread>:

void serial_thread(void * arg) {
 80027e0:	b5b0      	push	{r4, r5, r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]

	serial_global_init();
 80027e8:	f7ff ff80 	bl	80026ec <serial_global_init>

	for(;;) {
		if( xSemaphoreTake(serial_rx_sem, 0xffff) == pdTRUE ) {
 80027ec:	4b1b      	ldr	r3, [pc, #108]	; (800285c <serial_thread+0x7c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80027f4:	4618      	mov	r0, r3
 80027f6:	f007 fbc5 	bl	8009f84 <xQueueSemaphoreTake>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d1f5      	bne.n	80027ec <serial_thread+0xc>
			for(uint16_t i = 0; i < serial_devices_count; i++) {
 8002800:	2300      	movs	r3, #0
 8002802:	81fb      	strh	r3, [r7, #14]
 8002804:	e023      	b.n	800284e <serial_thread+0x6e>
				while(!util_buffer_u8_isempty(&serial_devices[i]->bfr)) {
					serial_devices[i]->decode_fcn(serial_devices[i]->inst, util_buffer_u8_get(&serial_devices[i]->bfr));
 8002806:	89fb      	ldrh	r3, [r7, #14]
 8002808:	4a15      	ldr	r2, [pc, #84]	; (8002860 <serial_thread+0x80>)
 800280a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800280e:	68dc      	ldr	r4, [r3, #12]
 8002810:	89fb      	ldrh	r3, [r7, #14]
 8002812:	4a13      	ldr	r2, [pc, #76]	; (8002860 <serial_thread+0x80>)
 8002814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002818:	689d      	ldr	r5, [r3, #8]
 800281a:	89fb      	ldrh	r3, [r7, #14]
 800281c:	4a10      	ldr	r2, [pc, #64]	; (8002860 <serial_thread+0x80>)
 800281e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002822:	3310      	adds	r3, #16
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff fed7 	bl	80025d8 <util_buffer_u8_get>
 800282a:	4603      	mov	r3, r0
 800282c:	4619      	mov	r1, r3
 800282e:	4628      	mov	r0, r5
 8002830:	47a0      	blx	r4
				while(!util_buffer_u8_isempty(&serial_devices[i]->bfr)) {
 8002832:	89fb      	ldrh	r3, [r7, #14]
 8002834:	4a0a      	ldr	r2, [pc, #40]	; (8002860 <serial_thread+0x80>)
 8002836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800283a:	3310      	adds	r3, #16
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff feea 	bl	8002616 <util_buffer_u8_isempty>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d0de      	beq.n	8002806 <serial_thread+0x26>
			for(uint16_t i = 0; i < serial_devices_count; i++) {
 8002848:	89fb      	ldrh	r3, [r7, #14]
 800284a:	3301      	adds	r3, #1
 800284c:	81fb      	strh	r3, [r7, #14]
 800284e:	4b05      	ldr	r3, [pc, #20]	; (8002864 <serial_thread+0x84>)
 8002850:	881b      	ldrh	r3, [r3, #0]
 8002852:	89fa      	ldrh	r2, [r7, #14]
 8002854:	429a      	cmp	r2, r3
 8002856:	d3ec      	bcc.n	8002832 <serial_thread+0x52>
		if( xSemaphoreTake(serial_rx_sem, 0xffff) == pdTRUE ) {
 8002858:	e7c8      	b.n	80027ec <serial_thread+0xc>
 800285a:	bf00      	nop
 800285c:	20001afc 	.word	0x20001afc
 8002860:	20001ab8 	.word	0x20001ab8
 8002864:	20001af8 	.word	0x20001af8

08002868 <storage_init>:

/**********************
 *	DECLARATIONS
 **********************/

void storage_init() {
 8002868:	b5b0      	push	{r4, r5, r7, lr}
 800286a:	b09c      	sub	sp, #112	; 0x70
 800286c:	af02      	add	r7, sp, #8
	static STORAGE_HEADER_t header;
	flash_init();
 800286e:	f006 fdd2 	bl	8009416 <flash_init>
	flash_read(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 8002872:	2210      	movs	r2, #16
 8002874:	4936      	ldr	r1, [pc, #216]	; (8002950 <storage_init+0xe8>)
 8002876:	2000      	movs	r0, #0
 8002878:	f006 fdf2 	bl	8009460 <flash_read>
	if(header.magic == MAGIC_NUMBER) {
 800287c:	4b34      	ldr	r3, [pc, #208]	; (8002950 <storage_init+0xe8>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a34      	ldr	r2, [pc, #208]	; (8002954 <storage_init+0xec>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d149      	bne.n	800291a <storage_init+0xb2>
		used_subsectors = header.used;
 8002886:	4b32      	ldr	r3, [pc, #200]	; (8002950 <storage_init+0xe8>)
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	4a33      	ldr	r2, [pc, #204]	; (8002958 <storage_init+0xf0>)
 800288c:	6013      	str	r3, [r2, #0]
		if(used_subsectors > 1) {
 800288e:	4b32      	ldr	r3, [pc, #200]	; (8002958 <storage_init+0xf0>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d93d      	bls.n	8002912 <storage_init+0xaa>
			STORAGE_DATA_t data = {0};
 8002896:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800289a:	2220      	movs	r2, #32
 800289c:	2100      	movs	r1, #0
 800289e:	4618      	mov	r0, r3
 80028a0:	f009 f824 	bl	800b8ec <memset>
			STORAGE_DATA_t last_valid_data = {0};
 80028a4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80028a8:	2220      	movs	r2, #32
 80028aa:	2100      	movs	r1, #0
 80028ac:	4618      	mov	r0, r3
 80028ae:	f009 f81d 	bl	800b8ec <memset>
			uint32_t count = (used_subsectors-2)*SAMPLES_PER_SS;
 80028b2:	4b29      	ldr	r3, [pc, #164]	; (8002958 <storage_init+0xf0>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	3b02      	subs	r3, #2
 80028b8:	01db      	lsls	r3, r3, #7
 80028ba:	667b      	str	r3, [r7, #100]	; 0x64
			data = read_data(count);
 80028bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028c0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80028c2:	4618      	mov	r0, r3
 80028c4:	f000 f878 	bl	80029b8 <read_data>
			while(data.sample_id == count){
 80028c8:	e01a      	b.n	8002900 <storage_init+0x98>
				last_valid_data = data;
 80028ca:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80028ce:	f107 0524 	add.w	r5, r7, #36	; 0x24
 80028d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028d6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80028da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				data = read_data(++count);
 80028de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028e0:	3301      	adds	r3, #1
 80028e2:	667b      	str	r3, [r7, #100]	; 0x64
 80028e4:	463b      	mov	r3, r7
 80028e6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80028e8:	4618      	mov	r0, r3
 80028ea:	f000 f865 	bl	80029b8 <read_data>
 80028ee:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80028f2:	463d      	mov	r5, r7
 80028f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028f8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80028fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			while(data.sample_id == count){
 8002900:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002902:	461a      	mov	r2, r3
 8002904:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002906:	4293      	cmp	r3, r2
 8002908:	d0df      	beq.n	80028ca <storage_init+0x62>
			}

			data_counter = count;
 800290a:	4a14      	ldr	r2, [pc, #80]	; (800295c <storage_init+0xf4>)
 800290c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800290e:	6013      	str	r3, [r2, #0]
 8002910:	e009      	b.n	8002926 <storage_init+0xbe>
		} else {
			data_counter = 0;
 8002912:	4b12      	ldr	r3, [pc, #72]	; (800295c <storage_init+0xf4>)
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	e005      	b.n	8002926 <storage_init+0xbe>
		}
	} else {
		write_header_used(1);
 800291a:	2001      	movs	r0, #1
 800291c:	f000 f828 	bl	8002970 <write_header_used>
		data_counter = 0;
 8002920:	4b0e      	ldr	r3, [pc, #56]	; (800295c <storage_init+0xf4>)
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
	}
	record_active = 0;
 8002926:	4b0e      	ldr	r3, [pc, #56]	; (8002960 <storage_init+0xf8>)
 8002928:	2200      	movs	r2, #0
 800292a:	701a      	strb	r2, [r3, #0]
	restart_required = 0;
 800292c:	4b0d      	ldr	r3, [pc, #52]	; (8002964 <storage_init+0xfc>)
 800292e:	2200      	movs	r2, #0
 8002930:	701a      	strb	r2, [r3, #0]
	storage_sem = xSemaphoreCreateBinaryStatic(&storage_sem_buffer);
 8002932:	2303      	movs	r3, #3
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	4b0c      	ldr	r3, [pc, #48]	; (8002968 <storage_init+0x100>)
 8002938:	2200      	movs	r2, #0
 800293a:	2100      	movs	r1, #0
 800293c:	2001      	movs	r0, #1
 800293e:	f007 f8cd 	bl	8009adc <xQueueGenericCreateStatic>
 8002942:	4603      	mov	r3, r0
 8002944:	4a09      	ldr	r2, [pc, #36]	; (800296c <storage_init+0x104>)
 8002946:	6013      	str	r3, [r2, #0]
}
 8002948:	bf00      	nop
 800294a:	3768      	adds	r7, #104	; 0x68
 800294c:	46bd      	mov	sp, r7
 800294e:	bdb0      	pop	{r4, r5, r7, pc}
 8002950:	20001ba4 	.word	0x20001ba4
 8002954:	cbe0c5e6 	.word	0xcbe0c5e6
 8002958:	20001b48 	.word	0x20001b48
 800295c:	20001b4c 	.word	0x20001b4c
 8002960:	20001b50 	.word	0x20001b50
 8002964:	20001b51 	.word	0x20001b51
 8002968:	20001b5c 	.word	0x20001b5c
 800296c:	20001b58 	.word	0x20001b58

08002970 <write_header_used>:

}



static void write_header_used(uint32_t used) {
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
	static STORAGE_HEADER_t header;
	flash_read(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 8002978:	2210      	movs	r2, #16
 800297a:	490c      	ldr	r1, [pc, #48]	; (80029ac <write_header_used+0x3c>)
 800297c:	2000      	movs	r0, #0
 800297e:	f006 fd6f 	bl	8009460 <flash_read>
	flash_erase_subsector(HEADER_ADDR);
 8002982:	2000      	movs	r0, #0
 8002984:	f006 fe64 	bl	8009650 <flash_erase_subsector>
	header.magic = MAGIC_NUMBER;
 8002988:	4b08      	ldr	r3, [pc, #32]	; (80029ac <write_header_used+0x3c>)
 800298a:	4a09      	ldr	r2, [pc, #36]	; (80029b0 <write_header_used+0x40>)
 800298c:	601a      	str	r2, [r3, #0]
	header.used = used;
 800298e:	4a07      	ldr	r2, [pc, #28]	; (80029ac <write_header_used+0x3c>)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6053      	str	r3, [r2, #4]
	flash_write(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 8002994:	2210      	movs	r2, #16
 8002996:	4905      	ldr	r1, [pc, #20]	; (80029ac <write_header_used+0x3c>)
 8002998:	2000      	movs	r0, #0
 800299a:	f006 fde2 	bl	8009562 <flash_write>
	used_subsectors = used;
 800299e:	4a05      	ldr	r2, [pc, #20]	; (80029b4 <write_header_used+0x44>)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6013      	str	r3, [r2, #0]
}
 80029a4:	bf00      	nop
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	20001bb4 	.word	0x20001bb4
 80029b0:	cbe0c5e6 	.word	0xcbe0c5e6
 80029b4:	20001b48 	.word	0x20001b48

080029b8 <read_data>:



static STORAGE_DATA_t read_data(uint32_t id) {
 80029b8:	b5b0      	push	{r4, r5, r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
	static STORAGE_DATA_t data;
	flash_read(ADDRESS(id), (uint8_t *) &data, sizeof(STORAGE_DATA_t));
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	3380      	adds	r3, #128	; 0x80
 80029c6:	015b      	lsls	r3, r3, #5
 80029c8:	2220      	movs	r2, #32
 80029ca:	4909      	ldr	r1, [pc, #36]	; (80029f0 <read_data+0x38>)
 80029cc:	4618      	mov	r0, r3
 80029ce:	f006 fd47 	bl	8009460 <flash_read>
	return data;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a06      	ldr	r2, [pc, #24]	; (80029f0 <read_data+0x38>)
 80029d6:	461c      	mov	r4, r3
 80029d8:	4615      	mov	r5, r2
 80029da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029de:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80029e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bdb0      	pop	{r4, r5, r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20001bc4 	.word	0x20001bc4

080029f4 <storage_get_used>:
		flash_erase_subsector(addr);
	}
	flash_write(addr, (uint8_t *) &data, sizeof(STORAGE_DATA_t));
}

uint32_t storage_get_used() {
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
	return data_counter;
 80029f8:	4b03      	ldr	r3, [pc, #12]	; (8002a08 <storage_get_used+0x14>)
 80029fa:	681b      	ldr	r3, [r3, #0]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	20001b4c 	.word	0x20001b4c

08002a0c <storage_get_sample>:

void storage_get_sample(uint32_t id, void * dest) {
 8002a0c:	b5b0      	push	{r4, r5, r7, lr}
 8002a0e:	b08a      	sub	sp, #40	; 0x28
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6278      	str	r0, [r7, #36]	; 0x24
 8002a14:	6239      	str	r1, [r7, #32]
	*((STORAGE_DATA_t *)dest) = read_data(id);
 8002a16:	6a3c      	ldr	r4, [r7, #32]
 8002a18:	463b      	mov	r3, r7
 8002a1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff ffcb 	bl	80029b8 <read_data>
 8002a22:	4625      	mov	r5, r4
 8002a24:	463c      	mov	r4, r7
 8002a26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a2a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002a2e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8002a32:	bf00      	nop
 8002a34:	3728      	adds	r7, #40	; 0x28
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002a3c <storage_disable>:

void storage_enable() {
	record_active = 1;
}

void storage_disable() {
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
	record_should_stop = STORAGE_AFTER_SAVE;
 8002a40:	4b04      	ldr	r3, [pc, #16]	; (8002a54 <storage_disable+0x18>)
 8002a42:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002a46:	601a      	str	r2, [r3, #0]
}
 8002a48:	bf00      	nop
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	20001b54 	.word	0x20001b54

08002a58 <storage_thread>:
		xSemaphoreGive(storage_sem);
	}
}


void storage_thread(void * arg) {
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]



	storage_init();
 8002a60:	f7ff ff02 	bl	8002868 <storage_init>




	for(;;) {
		last_time = time;
 8002a64:	4b1b      	ldr	r3, [pc, #108]	; (8002ad4 <storage_thread+0x7c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a1b      	ldr	r2, [pc, #108]	; (8002ad8 <storage_thread+0x80>)
 8002a6a:	6013      	str	r3, [r2, #0]
		time = HAL_GetTick();
 8002a6c:	f001 fa82 	bl	8003f74 <HAL_GetTick>
 8002a70:	4603      	mov	r3, r0
 8002a72:	4a18      	ldr	r2, [pc, #96]	; (8002ad4 <storage_thread+0x7c>)
 8002a74:	6013      	str	r3, [r2, #0]
		if(restart_required) {
 8002a76:	4b19      	ldr	r3, [pc, #100]	; (8002adc <storage_thread+0x84>)
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d008      	beq.n	8002a90 <storage_thread+0x38>
			write_header_used(1);
 8002a7e:	2001      	movs	r0, #1
 8002a80:	f7ff ff76 	bl	8002970 <write_header_used>
			data_counter = 0;
 8002a84:	4b16      	ldr	r3, [pc, #88]	; (8002ae0 <storage_thread+0x88>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	601a      	str	r2, [r3, #0]
			restart_required = 0;
 8002a8a:	4b14      	ldr	r3, [pc, #80]	; (8002adc <storage_thread+0x84>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	701a      	strb	r2, [r3, #0]
		}
		if(record_should_stop) {
 8002a90:	4b14      	ldr	r3, [pc, #80]	; (8002ae4 <storage_thread+0x8c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d014      	beq.n	8002ac2 <storage_thread+0x6a>
			record_should_stop -= time-last_time;;
 8002a98:	4b0f      	ldr	r3, [pc, #60]	; (8002ad8 <storage_thread+0x80>)
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	4b0d      	ldr	r3, [pc, #52]	; (8002ad4 <storage_thread+0x7c>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	4a10      	ldr	r2, [pc, #64]	; (8002ae4 <storage_thread+0x8c>)
 8002aa4:	6812      	ldr	r2, [r2, #0]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	4b0e      	ldr	r3, [pc, #56]	; (8002ae4 <storage_thread+0x8c>)
 8002aac:	601a      	str	r2, [r3, #0]
			if(record_should_stop<=0){
 8002aae:	4b0d      	ldr	r3, [pc, #52]	; (8002ae4 <storage_thread+0x8c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	dc05      	bgt.n	8002ac2 <storage_thread+0x6a>
				record_active=0;
 8002ab6:	4b0c      	ldr	r3, [pc, #48]	; (8002ae8 <storage_thread+0x90>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	701a      	strb	r2, [r3, #0]
				record_should_stop=0;
 8002abc:	4b09      	ldr	r3, [pc, #36]	; (8002ae4 <storage_thread+0x8c>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
			}
		}
		if(xSemaphoreTake(storage_sem, 0xffff) == pdTRUE) {
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <storage_thread+0x94>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002aca:	4618      	mov	r0, r3
 8002acc:	f007 fa5a 	bl	8009f84 <xQueueSemaphoreTake>
		last_time = time;
 8002ad0:	e7c8      	b.n	8002a64 <storage_thread+0xc>
 8002ad2:	bf00      	nop
 8002ad4:	20001be4 	.word	0x20001be4
 8002ad8:	20001be8 	.word	0x20001be8
 8002adc:	20001b51 	.word	0x20001b51
 8002ae0:	20001b4c 	.word	0x20001b4c
 8002ae4:	20001b54 	.word	0x20001b54
 8002ae8:	20001b50 	.word	0x20001b50
 8002aec:	20001b58 	.word	0x20001b58

08002af0 <threads_init>:
 **********************/

/*
 * Create all the threads needed by the software
 */
void threads_init(void) {
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af04      	add	r7, sp, #16


	serial_global_init();
 8002af6:	f7ff fdf9 	bl	80026ec <serial_global_init>
	static DEBUG_INST_t debug;
	debug_init(&debug);
 8002afa:	4824      	ldr	r0, [pc, #144]	; (8002b8c <threads_init+0x9c>)
 8002afc:	f7fe ff3c 	bl	8001978 <debug_init>

	can_init();
 8002b00:	f7fd feaa 	bl	8000858 <can_init>
	/*
	 * Storage thread
	 * lowest priority
	 */

	CREATE_THREAD(storage_handle, storage, storage_thread, STORAGE_SZ, STORAGE_PRIO);
 8002b04:	4b22      	ldr	r3, [pc, #136]	; (8002b90 <threads_init+0xa0>)
 8002b06:	9302      	str	r3, [sp, #8]
 8002b08:	4b22      	ldr	r3, [pc, #136]	; (8002b94 <threads_init+0xa4>)
 8002b0a:	9301      	str	r3, [sp, #4]
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	9300      	str	r3, [sp, #0]
 8002b10:	2300      	movs	r3, #0
 8002b12:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b16:	4920      	ldr	r1, [pc, #128]	; (8002b98 <threads_init+0xa8>)
 8002b18:	4820      	ldr	r0, [pc, #128]	; (8002b9c <threads_init+0xac>)
 8002b1a:	f007 fc41 	bl	800a3a0 <xTaskCreateStatic>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	4a1f      	ldr	r2, [pc, #124]	; (8002ba0 <threads_init+0xb0>)
 8002b22:	6013      	str	r3, [r2, #0]

	/*
	 *  Serial RX processing thread (Bottom half)
	 *  low priority
	 */
	CREATE_THREAD(serial_handle, serial, serial_thread, SERIAL_SZ, SERIAL_PRIO);
 8002b24:	4b1f      	ldr	r3, [pc, #124]	; (8002ba4 <threads_init+0xb4>)
 8002b26:	9302      	str	r3, [sp, #8]
 8002b28:	4b1f      	ldr	r3, [pc, #124]	; (8002ba8 <threads_init+0xb8>)
 8002b2a:	9301      	str	r3, [sp, #4]
 8002b2c:	2305      	movs	r3, #5
 8002b2e:	9300      	str	r3, [sp, #0]
 8002b30:	2300      	movs	r3, #0
 8002b32:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b36:	491d      	ldr	r1, [pc, #116]	; (8002bac <threads_init+0xbc>)
 8002b38:	481d      	ldr	r0, [pc, #116]	; (8002bb0 <threads_init+0xc0>)
 8002b3a:	f007 fc31 	bl	800a3a0 <xTaskCreateStatic>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	4a1c      	ldr	r2, [pc, #112]	; (8002bb4 <threads_init+0xc4>)
 8002b42:	6013      	str	r3, [r2, #0]

	/*
	 *  Main control thread
	 *  Highest priority
	 */
	CREATE_THREAD(control_handle, control, control_thread, CONTROL_SZ, CONTROL_PRIO);
 8002b44:	4b1c      	ldr	r3, [pc, #112]	; (8002bb8 <threads_init+0xc8>)
 8002b46:	9302      	str	r3, [sp, #8]
 8002b48:	4b1c      	ldr	r3, [pc, #112]	; (8002bbc <threads_init+0xcc>)
 8002b4a:	9301      	str	r3, [sp, #4]
 8002b4c:	2306      	movs	r3, #6
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	2300      	movs	r3, #0
 8002b52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b56:	491a      	ldr	r1, [pc, #104]	; (8002bc0 <threads_init+0xd0>)
 8002b58:	481a      	ldr	r0, [pc, #104]	; (8002bc4 <threads_init+0xd4>)
 8002b5a:	f007 fc21 	bl	800a3a0 <xTaskCreateStatic>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	4a19      	ldr	r2, [pc, #100]	; (8002bc8 <threads_init+0xd8>)
 8002b62:	6013      	str	r3, [r2, #0]

	/*
	 *  pipeline thread
	 *  Highest priority
	 */
	CREATE_THREAD(pipeline_handle, pipeline, pipeline_thread, CAN_SZ, CAN_PRIO);
 8002b64:	4b19      	ldr	r3, [pc, #100]	; (8002bcc <threads_init+0xdc>)
 8002b66:	9302      	str	r3, [sp, #8]
 8002b68:	4b19      	ldr	r3, [pc, #100]	; (8002bd0 <threads_init+0xe0>)
 8002b6a:	9301      	str	r3, [sp, #4]
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	2300      	movs	r3, #0
 8002b72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b76:	4917      	ldr	r1, [pc, #92]	; (8002bd4 <threads_init+0xe4>)
 8002b78:	4817      	ldr	r0, [pc, #92]	; (8002bd8 <threads_init+0xe8>)
 8002b7a:	f007 fc11 	bl	800a3a0 <xTaskCreateStatic>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	4a16      	ldr	r2, [pc, #88]	; (8002bdc <threads_init+0xec>)
 8002b82:	6013      	str	r3, [r2, #0]


}
 8002b84:	bf00      	nop
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	20001bfc 	.word	0x20001bfc
 8002b90:	20004034 	.word	0x20004034
 8002b94:	20003034 	.word	0x20003034
 8002b98:	0800b914 	.word	0x0800b914
 8002b9c:	08002a59 	.word	0x08002a59
 8002ba0:	20001bf4 	.word	0x20001bf4
 8002ba4:	2000508c 	.word	0x2000508c
 8002ba8:	2000408c 	.word	0x2000408c
 8002bac:	0800b91c 	.word	0x0800b91c
 8002bb0:	080027e1 	.word	0x080027e1
 8002bb4:	20001bf0 	.word	0x20001bf0
 8002bb8:	200060e4 	.word	0x200060e4
 8002bbc:	200050e4 	.word	0x200050e4
 8002bc0:	0800b924 	.word	0x0800b924
 8002bc4:	08001121 	.word	0x08001121
 8002bc8:	20001bec 	.word	0x20001bec
 8002bcc:	2000713c 	.word	0x2000713c
 8002bd0:	2000613c 	.word	0x2000613c
 8002bd4:	0800b92c 	.word	0x0800b92c
 8002bd8:	08002305 	.word	0x08002305
 8002bdc:	20001bf8 	.word	0x20001bf8

08002be0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002be4:	4b17      	ldr	r3, [pc, #92]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002be6:	4a18      	ldr	r2, [pc, #96]	; (8002c48 <MX_CAN1_Init+0x68>)
 8002be8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 8002bea:	4b16      	ldr	r3, [pc, #88]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002bec:	2209      	movs	r2, #9
 8002bee:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002bf0:	4b14      	ldr	r3, [pc, #80]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002bf6:	4b13      	ldr	r3, [pc, #76]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8002bfc:	4b11      	ldr	r3, [pc, #68]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002bfe:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8002c02:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002c04:	4b0f      	ldr	r3, [pc, #60]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002c06:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002c0a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002c0c:	4b0d      	ldr	r3, [pc, #52]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002c12:	4b0c      	ldr	r3, [pc, #48]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002c18:	4b0a      	ldr	r3, [pc, #40]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002c1e:	4b09      	ldr	r3, [pc, #36]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002c24:	4b07      	ldr	r3, [pc, #28]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002c2a:	4b06      	ldr	r3, [pc, #24]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002c30:	4804      	ldr	r0, [pc, #16]	; (8002c44 <MX_CAN1_Init+0x64>)
 8002c32:	f001 f9ab 	bl	8003f8c <HAL_CAN_Init>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002c3c:	f000 fa2c 	bl	8003098 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002c40:	bf00      	nop
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	20007978 	.word	0x20007978
 8002c48:	40006400 	.word	0x40006400

08002c4c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b08a      	sub	sp, #40	; 0x28
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c54:	f107 0314 	add.w	r3, r7, #20
 8002c58:	2200      	movs	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]
 8002c5c:	605a      	str	r2, [r3, #4]
 8002c5e:	609a      	str	r2, [r3, #8]
 8002c60:	60da      	str	r2, [r3, #12]
 8002c62:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a2d      	ldr	r2, [pc, #180]	; (8002d20 <HAL_CAN_MspInit+0xd4>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d153      	bne.n	8002d16 <HAL_CAN_MspInit+0xca>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002c6e:	2300      	movs	r3, #0
 8002c70:	613b      	str	r3, [r7, #16]
 8002c72:	4b2c      	ldr	r3, [pc, #176]	; (8002d24 <HAL_CAN_MspInit+0xd8>)
 8002c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c76:	4a2b      	ldr	r2, [pc, #172]	; (8002d24 <HAL_CAN_MspInit+0xd8>)
 8002c78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c7e:	4b29      	ldr	r3, [pc, #164]	; (8002d24 <HAL_CAN_MspInit+0xd8>)
 8002c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c86:	613b      	str	r3, [r7, #16]
 8002c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	4b25      	ldr	r3, [pc, #148]	; (8002d24 <HAL_CAN_MspInit+0xd8>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c92:	4a24      	ldr	r2, [pc, #144]	; (8002d24 <HAL_CAN_MspInit+0xd8>)
 8002c94:	f043 0301 	orr.w	r3, r3, #1
 8002c98:	6313      	str	r3, [r2, #48]	; 0x30
 8002c9a:	4b22      	ldr	r3, [pc, #136]	; (8002d24 <HAL_CAN_MspInit+0xd8>)
 8002c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	60fb      	str	r3, [r7, #12]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60bb      	str	r3, [r7, #8]
 8002caa:	4b1e      	ldr	r3, [pc, #120]	; (8002d24 <HAL_CAN_MspInit+0xd8>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	4a1d      	ldr	r2, [pc, #116]	; (8002d24 <HAL_CAN_MspInit+0xd8>)
 8002cb0:	f043 0302 	orr.w	r3, r3, #2
 8002cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cb6:	4b1b      	ldr	r3, [pc, #108]	; (8002d24 <HAL_CAN_MspInit+0xd8>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	60bb      	str	r3, [r7, #8]
 8002cc0:	68bb      	ldr	r3, [r7, #8]
    /**CAN1 GPIO Configuration
    PA12     ------> CAN1_TX
    PB8     ------> CAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002cc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc8:	2302      	movs	r3, #2
 8002cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002cd4:	2309      	movs	r3, #9
 8002cd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd8:	f107 0314 	add.w	r3, r7, #20
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4812      	ldr	r0, [pc, #72]	; (8002d28 <HAL_CAN_MspInit+0xdc>)
 8002ce0:	f002 fce6 	bl	80056b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ce4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ce8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cea:	2302      	movs	r3, #2
 8002cec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002cf6:	2309      	movs	r3, #9
 8002cf8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cfa:	f107 0314 	add.w	r3, r7, #20
 8002cfe:	4619      	mov	r1, r3
 8002d00:	480a      	ldr	r0, [pc, #40]	; (8002d2c <HAL_CAN_MspInit+0xe0>)
 8002d02:	f002 fcd5 	bl	80056b0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002d06:	2200      	movs	r2, #0
 8002d08:	2105      	movs	r1, #5
 8002d0a:	2014      	movs	r0, #20
 8002d0c:	f002 f8a4 	bl	8004e58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002d10:	2014      	movs	r0, #20
 8002d12:	f002 f8bd 	bl	8004e90 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8002d16:	bf00      	nop
 8002d18:	3728      	adds	r7, #40	; 0x28
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	40006400 	.word	0x40006400
 8002d24:	40023800 	.word	0x40023800
 8002d28:	40020000 	.word	0x40020000
 8002d2c:	40020400 	.word	0x40020400

08002d30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002d36:	2300      	movs	r3, #0
 8002d38:	607b      	str	r3, [r7, #4]
 8002d3a:	4b27      	ldr	r3, [pc, #156]	; (8002dd8 <MX_DMA_Init+0xa8>)
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3e:	4a26      	ldr	r2, [pc, #152]	; (8002dd8 <MX_DMA_Init+0xa8>)
 8002d40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002d44:	6313      	str	r3, [r2, #48]	; 0x30
 8002d46:	4b24      	ldr	r3, [pc, #144]	; (8002dd8 <MX_DMA_Init+0xa8>)
 8002d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d4e:	607b      	str	r3, [r7, #4]
 8002d50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	603b      	str	r3, [r7, #0]
 8002d56:	4b20      	ldr	r3, [pc, #128]	; (8002dd8 <MX_DMA_Init+0xa8>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5a:	4a1f      	ldr	r2, [pc, #124]	; (8002dd8 <MX_DMA_Init+0xa8>)
 8002d5c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d60:	6313      	str	r3, [r2, #48]	; 0x30
 8002d62:	4b1d      	ldr	r3, [pc, #116]	; (8002dd8 <MX_DMA_Init+0xa8>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d6a:	603b      	str	r3, [r7, #0]
 8002d6c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002d6e:	2200      	movs	r2, #0
 8002d70:	2105      	movs	r1, #5
 8002d72:	200c      	movs	r0, #12
 8002d74:	f002 f870 	bl	8004e58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002d78:	200c      	movs	r0, #12
 8002d7a:	f002 f889 	bl	8004e90 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8002d7e:	2200      	movs	r2, #0
 8002d80:	2105      	movs	r1, #5
 8002d82:	200e      	movs	r0, #14
 8002d84:	f002 f868 	bl	8004e58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002d88:	200e      	movs	r0, #14
 8002d8a:	f002 f881 	bl	8004e90 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002d8e:	2200      	movs	r2, #0
 8002d90:	2105      	movs	r1, #5
 8002d92:	203a      	movs	r0, #58	; 0x3a
 8002d94:	f002 f860 	bl	8004e58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002d98:	203a      	movs	r0, #58	; 0x3a
 8002d9a:	f002 f879 	bl	8004e90 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8002d9e:	2200      	movs	r2, #0
 8002da0:	2105      	movs	r1, #5
 8002da2:	2044      	movs	r0, #68	; 0x44
 8002da4:	f002 f858 	bl	8004e58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8002da8:	2044      	movs	r0, #68	; 0x44
 8002daa:	f002 f871 	bl	8004e90 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8002dae:	2200      	movs	r2, #0
 8002db0:	2105      	movs	r1, #5
 8002db2:	2045      	movs	r0, #69	; 0x45
 8002db4:	f002 f850 	bl	8004e58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002db8:	2045      	movs	r0, #69	; 0x45
 8002dba:	f002 f869 	bl	8004e90 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	2105      	movs	r1, #5
 8002dc2:	2046      	movs	r0, #70	; 0x46
 8002dc4:	f002 f848 	bl	8004e58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002dc8:	2046      	movs	r0, #70	; 0x46
 8002dca:	f002 f861 	bl	8004e90 <HAL_NVIC_EnableIRQ>

}
 8002dce:	bf00      	nop
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40023800 	.word	0x40023800

08002ddc <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
	TIM5->CR1 = 0b1;
 8002de0:	4b03      	ldr	r3, [pc, #12]	; (8002df0 <configureTimerForRunTimeStats+0x14>)
 8002de2:	2201      	movs	r2, #1
 8002de4:	601a      	str	r2, [r3, #0]
}
 8002de6:	bf00      	nop
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	40000c00 	.word	0x40000c00

08002df4 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
return TIM5->CNT;
 8002df8:	4b03      	ldr	r3, [pc, #12]	; (8002e08 <getRunTimeCounterValue+0x14>)
 8002dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40000c00 	.word	0x40000c00

08002e0c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	4a07      	ldr	r2, [pc, #28]	; (8002e38 <vApplicationGetIdleTaskMemory+0x2c>)
 8002e1c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	4a06      	ldr	r2, [pc, #24]	; (8002e3c <vApplicationGetIdleTaskMemory+0x30>)
 8002e22:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2280      	movs	r2, #128	; 0x80
 8002e28:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002e2a:	bf00      	nop
 8002e2c:	3714      	adds	r7, #20
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
 8002e36:	bf00      	nop
 8002e38:	20007194 	.word	0x20007194
 8002e3c:	200071ec 	.word	0x200071ec

08002e40 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002e40:	b5b0      	push	{r4, r5, r7, lr}
 8002e42:	b088      	sub	sp, #32
 8002e44:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128, defaultTaskBuffer, &defaultTaskControlBlock);
 8002e46:	4b0a      	ldr	r3, [pc, #40]	; (8002e70 <MX_FREERTOS_Init+0x30>)
 8002e48:	1d3c      	adds	r4, r7, #4
 8002e4a:	461d      	mov	r5, r3
 8002e4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e50:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002e54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002e58:	1d3b      	adds	r3, r7, #4
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f006 fce8 	bl	8009832 <osThreadCreate>
 8002e62:	4603      	mov	r3, r0
 8002e64:	4a03      	ldr	r2, [pc, #12]	; (8002e74 <MX_FREERTOS_Init+0x34>)
 8002e66:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002e68:	bf00      	nop
 8002e6a:	3720      	adds	r7, #32
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bdb0      	pop	{r4, r5, r7, pc}
 8002e70:	0800b944 	.word	0x0800b944
 8002e74:	200079a0 	.word	0x200079a0

08002e78 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002e80:	2001      	movs	r0, #1
 8002e82:	f006 fcfb 	bl	800987c <osDelay>
 8002e86:	e7fb      	b.n	8002e80 <StartDefaultTask+0x8>

08002e88 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b088      	sub	sp, #32
 8002e8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e8e:	f107 030c 	add.w	r3, r7, #12
 8002e92:	2200      	movs	r2, #0
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	605a      	str	r2, [r3, #4]
 8002e98:	609a      	str	r2, [r3, #8]
 8002e9a:	60da      	str	r2, [r3, #12]
 8002e9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	60bb      	str	r3, [r7, #8]
 8002ea2:	4b27      	ldr	r3, [pc, #156]	; (8002f40 <MX_GPIO_Init+0xb8>)
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea6:	4a26      	ldr	r2, [pc, #152]	; (8002f40 <MX_GPIO_Init+0xb8>)
 8002ea8:	f043 0301 	orr.w	r3, r3, #1
 8002eac:	6313      	str	r3, [r2, #48]	; 0x30
 8002eae:	4b24      	ldr	r3, [pc, #144]	; (8002f40 <MX_GPIO_Init+0xb8>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	60bb      	str	r3, [r7, #8]
 8002eb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eba:	2300      	movs	r3, #0
 8002ebc:	607b      	str	r3, [r7, #4]
 8002ebe:	4b20      	ldr	r3, [pc, #128]	; (8002f40 <MX_GPIO_Init+0xb8>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	4a1f      	ldr	r2, [pc, #124]	; (8002f40 <MX_GPIO_Init+0xb8>)
 8002ec4:	f043 0304 	orr.w	r3, r3, #4
 8002ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eca:	4b1d      	ldr	r3, [pc, #116]	; (8002f40 <MX_GPIO_Init+0xb8>)
 8002ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	607b      	str	r3, [r7, #4]
 8002ed4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	603b      	str	r3, [r7, #0]
 8002eda:	4b19      	ldr	r3, [pc, #100]	; (8002f40 <MX_GPIO_Init+0xb8>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ede:	4a18      	ldr	r2, [pc, #96]	; (8002f40 <MX_GPIO_Init+0xb8>)
 8002ee0:	f043 0302 	orr.w	r3, r3, #2
 8002ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ee6:	4b16      	ldr	r3, [pc, #88]	; (8002f40 <MX_GPIO_Init+0xb8>)
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	603b      	str	r3, [r7, #0]
 8002ef0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLOBAL_EN_GPIO_Port, GLOBAL_EN_Pin, GPIO_PIN_RESET);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ef8:	4812      	ldr	r0, [pc, #72]	; (8002f44 <MX_GPIO_Init+0xbc>)
 8002efa:	f002 fd6d 	bl	80059d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RUN_PG_Pin;
 8002efe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f04:	2300      	movs	r3, #0
 8002f06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RUN_PG_GPIO_Port, &GPIO_InitStruct);
 8002f0c:	f107 030c 	add.w	r3, r7, #12
 8002f10:	4619      	mov	r1, r3
 8002f12:	480d      	ldr	r0, [pc, #52]	; (8002f48 <MX_GPIO_Init+0xc0>)
 8002f14:	f002 fbcc 	bl	80056b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GLOBAL_EN_Pin;
 8002f18:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002f1e:	2311      	movs	r3, #17
 8002f20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f26:	2300      	movs	r3, #0
 8002f28:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GLOBAL_EN_GPIO_Port, &GPIO_InitStruct);
 8002f2a:	f107 030c 	add.w	r3, r7, #12
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4804      	ldr	r0, [pc, #16]	; (8002f44 <MX_GPIO_Init+0xbc>)
 8002f32:	f002 fbbd 	bl	80056b0 <HAL_GPIO_Init>

}
 8002f36:	bf00      	nop
 8002f38:	3720      	adds	r7, #32
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	40023800 	.word	0x40023800
 8002f44:	40020000 	.word	0x40020000
 8002f48:	40020400 	.word	0x40020400

08002f4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f50:	f000 ffda 	bl	8003f08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f54:	f000 f822 	bl	8002f9c <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f58:	f7ff ff96 	bl	8002e88 <MX_GPIO_Init>
  MX_DMA_Init();
 8002f5c:	f7ff fee8 	bl	8002d30 <MX_DMA_Init>
  MX_TIM8_Init();
 8002f60:	f000 fb68 	bl	8003634 <MX_TIM8_Init>
  MX_TIM2_Init();
 8002f64:	f000 fa7e 	bl	8003464 <MX_TIM2_Init>
  MX_USART6_UART_Init();
 8002f68:	f000 fd54 	bl	8003a14 <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 8002f6c:	f000 fd28 	bl	80039c0 <MX_USART3_UART_Init>
  MX_QUADSPI_Init();
 8002f70:	f000 f89a 	bl	80030a8 <MX_QUADSPI_Init>
  MX_TIM3_Init();
 8002f74:	f000 fac2 	bl	80034fc <MX_TIM3_Init>
  MX_CAN1_Init();
 8002f78:	f7ff fe32 	bl	8002be0 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8002f7c:	f000 fcf6 	bl	800396c <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8002f80:	f000 fb0a 	bl	8003598 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */



  threads_init();
 8002f84:	f7ff fdb4 	bl	8002af0 <threads_init>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002f88:	f7ff ff5a 	bl	8002e40 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8002f8c:	f006 fc4a 	bl	8009824 <osKernelStart>



  while (1)
  {
	osDelay(1000);
 8002f90:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f94:	f006 fc72 	bl	800987c <osDelay>
 8002f98:	e7fa      	b.n	8002f90 <main+0x44>
	...

08002f9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b094      	sub	sp, #80	; 0x50
 8002fa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002fa2:	f107 031c 	add.w	r3, r7, #28
 8002fa6:	2234      	movs	r2, #52	; 0x34
 8002fa8:	2100      	movs	r1, #0
 8002faa:	4618      	mov	r0, r3
 8002fac:	f008 fc9e 	bl	800b8ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002fb0:	f107 0308 	add.w	r3, r7, #8
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	605a      	str	r2, [r3, #4]
 8002fba:	609a      	str	r2, [r3, #8]
 8002fbc:	60da      	str	r2, [r3, #12]
 8002fbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	607b      	str	r3, [r7, #4]
 8002fc4:	4b29      	ldr	r3, [pc, #164]	; (800306c <SystemClock_Config+0xd0>)
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc8:	4a28      	ldr	r2, [pc, #160]	; (800306c <SystemClock_Config+0xd0>)
 8002fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fce:	6413      	str	r3, [r2, #64]	; 0x40
 8002fd0:	4b26      	ldr	r3, [pc, #152]	; (800306c <SystemClock_Config+0xd0>)
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd8:	607b      	str	r3, [r7, #4]
 8002fda:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002fdc:	2300      	movs	r3, #0
 8002fde:	603b      	str	r3, [r7, #0]
 8002fe0:	4b23      	ldr	r3, [pc, #140]	; (8003070 <SystemClock_Config+0xd4>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002fe8:	4a21      	ldr	r2, [pc, #132]	; (8003070 <SystemClock_Config+0xd4>)
 8002fea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fee:	6013      	str	r3, [r2, #0]
 8002ff0:	4b1f      	ldr	r3, [pc, #124]	; (8003070 <SystemClock_Config+0xd4>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ff8:	603b      	str	r3, [r7, #0]
 8002ffa:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003000:	2301      	movs	r3, #1
 8003002:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003004:	2310      	movs	r3, #16
 8003006:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003008:	2302      	movs	r3, #2
 800300a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800300c:	2300      	movs	r3, #0
 800300e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003010:	2308      	movs	r3, #8
 8003012:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8003014:	2348      	movs	r3, #72	; 0x48
 8003016:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003018:	2302      	movs	r3, #2
 800301a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800301c:	2303      	movs	r3, #3
 800301e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003020:	2302      	movs	r3, #2
 8003022:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003024:	f107 031c 	add.w	r3, r7, #28
 8003028:	4618      	mov	r0, r3
 800302a:	f003 fef9 	bl	8006e20 <HAL_RCC_OscConfig>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003034:	f000 f830 	bl	8003098 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003038:	230f      	movs	r3, #15
 800303a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800303c:	2302      	movs	r3, #2
 800303e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003040:	2300      	movs	r3, #0
 8003042:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003044:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003048:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800304a:	2300      	movs	r3, #0
 800304c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800304e:	f107 0308 	add.w	r3, r7, #8
 8003052:	2102      	movs	r1, #2
 8003054:	4618      	mov	r0, r3
 8003056:	f003 fc3b 	bl	80068d0 <HAL_RCC_ClockConfig>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d001      	beq.n	8003064 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003060:	f000 f81a 	bl	8003098 <Error_Handler>
  }
}
 8003064:	bf00      	nop
 8003066:	3750      	adds	r7, #80	; 0x50
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	40023800 	.word	0x40023800
 8003070:	40007000 	.word	0x40007000

08003074 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a04      	ldr	r2, [pc, #16]	; (8003094 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d101      	bne.n	800308a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003086:	f000 ff61 	bl	8003f4c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800308a:	bf00      	nop
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	40010000 	.word	0x40010000

08003098 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800309c:	bf00      	nop
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
	...

080030a8 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 80030ac:	4b12      	ldr	r3, [pc, #72]	; (80030f8 <MX_QUADSPI_Init+0x50>)
 80030ae:	4a13      	ldr	r2, [pc, #76]	; (80030fc <MX_QUADSPI_Init+0x54>)
 80030b0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 100;
 80030b2:	4b11      	ldr	r3, [pc, #68]	; (80030f8 <MX_QUADSPI_Init+0x50>)
 80030b4:	2264      	movs	r2, #100	; 0x64
 80030b6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80030b8:	4b0f      	ldr	r3, [pc, #60]	; (80030f8 <MX_QUADSPI_Init+0x50>)
 80030ba:	2201      	movs	r2, #1
 80030bc:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80030be:	4b0e      	ldr	r3, [pc, #56]	; (80030f8 <MX_QUADSPI_Init+0x50>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 26;
 80030c4:	4b0c      	ldr	r3, [pc, #48]	; (80030f8 <MX_QUADSPI_Init+0x50>)
 80030c6:	221a      	movs	r2, #26
 80030c8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80030ca:	4b0b      	ldr	r3, [pc, #44]	; (80030f8 <MX_QUADSPI_Init+0x50>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80030d0:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <MX_QUADSPI_Init+0x50>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80030d6:	4b08      	ldr	r3, [pc, #32]	; (80030f8 <MX_QUADSPI_Init+0x50>)
 80030d8:	2200      	movs	r2, #0
 80030da:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80030dc:	4b06      	ldr	r3, [pc, #24]	; (80030f8 <MX_QUADSPI_Init+0x50>)
 80030de:	2200      	movs	r2, #0
 80030e0:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80030e2:	4805      	ldr	r0, [pc, #20]	; (80030f8 <MX_QUADSPI_Init+0x50>)
 80030e4:	f002 fc92 	bl	8005a0c <HAL_QSPI_Init>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 80030ee:	f7ff ffd3 	bl	8003098 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80030f2:	bf00      	nop
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	20007bfc 	.word	0x20007bfc
 80030fc:	a0001000 	.word	0xa0001000

08003100 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b08a      	sub	sp, #40	; 0x28
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003108:	f107 0314 	add.w	r3, r7, #20
 800310c:	2200      	movs	r2, #0
 800310e:	601a      	str	r2, [r3, #0]
 8003110:	605a      	str	r2, [r3, #4]
 8003112:	609a      	str	r2, [r3, #8]
 8003114:	60da      	str	r2, [r3, #12]
 8003116:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a34      	ldr	r2, [pc, #208]	; (80031f0 <HAL_QSPI_MspInit+0xf0>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d162      	bne.n	80031e8 <HAL_QSPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003122:	2300      	movs	r3, #0
 8003124:	613b      	str	r3, [r7, #16]
 8003126:	4b33      	ldr	r3, [pc, #204]	; (80031f4 <HAL_QSPI_MspInit+0xf4>)
 8003128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312a:	4a32      	ldr	r2, [pc, #200]	; (80031f4 <HAL_QSPI_MspInit+0xf4>)
 800312c:	f043 0302 	orr.w	r3, r3, #2
 8003130:	6393      	str	r3, [r2, #56]	; 0x38
 8003132:	4b30      	ldr	r3, [pc, #192]	; (80031f4 <HAL_QSPI_MspInit+0xf4>)
 8003134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	613b      	str	r3, [r7, #16]
 800313c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800313e:	2300      	movs	r3, #0
 8003140:	60fb      	str	r3, [r7, #12]
 8003142:	4b2c      	ldr	r3, [pc, #176]	; (80031f4 <HAL_QSPI_MspInit+0xf4>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003146:	4a2b      	ldr	r2, [pc, #172]	; (80031f4 <HAL_QSPI_MspInit+0xf4>)
 8003148:	f043 0302 	orr.w	r3, r3, #2
 800314c:	6313      	str	r3, [r2, #48]	; 0x30
 800314e:	4b29      	ldr	r3, [pc, #164]	; (80031f4 <HAL_QSPI_MspInit+0xf4>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	60fb      	str	r3, [r7, #12]
 8003158:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800315a:	2300      	movs	r3, #0
 800315c:	60bb      	str	r3, [r7, #8]
 800315e:	4b25      	ldr	r3, [pc, #148]	; (80031f4 <HAL_QSPI_MspInit+0xf4>)
 8003160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003162:	4a24      	ldr	r2, [pc, #144]	; (80031f4 <HAL_QSPI_MspInit+0xf4>)
 8003164:	f043 0304 	orr.w	r3, r3, #4
 8003168:	6313      	str	r3, [r2, #48]	; 0x30
 800316a:	4b22      	ldr	r3, [pc, #136]	; (80031f4 <HAL_QSPI_MspInit+0xf4>)
 800316c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	60bb      	str	r3, [r7, #8]
 8003174:	68bb      	ldr	r3, [r7, #8]
    PB2     ------> QUADSPI_CLK
    PC9     ------> QUADSPI_BK1_IO0
    PC10     ------> QUADSPI_BK1_IO1
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003176:	2304      	movs	r3, #4
 8003178:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800317a:	2302      	movs	r3, #2
 800317c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317e:	2300      	movs	r3, #0
 8003180:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003182:	2303      	movs	r3, #3
 8003184:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8003186:	2309      	movs	r3, #9
 8003188:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800318a:	f107 0314 	add.w	r3, r7, #20
 800318e:	4619      	mov	r1, r3
 8003190:	4819      	ldr	r0, [pc, #100]	; (80031f8 <HAL_QSPI_MspInit+0xf8>)
 8003192:	f002 fa8d 	bl	80056b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003196:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800319a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319c:	2302      	movs	r3, #2
 800319e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a0:	2300      	movs	r3, #0
 80031a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031a4:	2303      	movs	r3, #3
 80031a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 80031a8:	2309      	movs	r3, #9
 80031aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031ac:	f107 0314 	add.w	r3, r7, #20
 80031b0:	4619      	mov	r1, r3
 80031b2:	4812      	ldr	r0, [pc, #72]	; (80031fc <HAL_QSPI_MspInit+0xfc>)
 80031b4:	f002 fa7c 	bl	80056b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80031b8:	2340      	movs	r3, #64	; 0x40
 80031ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031bc:	2302      	movs	r3, #2
 80031be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c0:	2300      	movs	r3, #0
 80031c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031c4:	2303      	movs	r3, #3
 80031c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 80031c8:	230a      	movs	r3, #10
 80031ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031cc:	f107 0314 	add.w	r3, r7, #20
 80031d0:	4619      	mov	r1, r3
 80031d2:	4809      	ldr	r0, [pc, #36]	; (80031f8 <HAL_QSPI_MspInit+0xf8>)
 80031d4:	f002 fa6c 	bl	80056b0 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 5, 0);
 80031d8:	2200      	movs	r2, #0
 80031da:	2105      	movs	r1, #5
 80031dc:	205c      	movs	r0, #92	; 0x5c
 80031de:	f001 fe3b 	bl	8004e58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 80031e2:	205c      	movs	r0, #92	; 0x5c
 80031e4:	f001 fe54 	bl	8004e90 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 80031e8:	bf00      	nop
 80031ea:	3728      	adds	r7, #40	; 0x28
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	a0001000 	.word	0xa0001000
 80031f4:	40023800 	.word	0x40023800
 80031f8:	40020400 	.word	0x40020400
 80031fc:	40020800 	.word	0x40020800

08003200 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003206:	2300      	movs	r3, #0
 8003208:	607b      	str	r3, [r7, #4]
 800320a:	4b12      	ldr	r3, [pc, #72]	; (8003254 <HAL_MspInit+0x54>)
 800320c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800320e:	4a11      	ldr	r2, [pc, #68]	; (8003254 <HAL_MspInit+0x54>)
 8003210:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003214:	6453      	str	r3, [r2, #68]	; 0x44
 8003216:	4b0f      	ldr	r3, [pc, #60]	; (8003254 <HAL_MspInit+0x54>)
 8003218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800321e:	607b      	str	r3, [r7, #4]
 8003220:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003222:	2300      	movs	r3, #0
 8003224:	603b      	str	r3, [r7, #0]
 8003226:	4b0b      	ldr	r3, [pc, #44]	; (8003254 <HAL_MspInit+0x54>)
 8003228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322a:	4a0a      	ldr	r2, [pc, #40]	; (8003254 <HAL_MspInit+0x54>)
 800322c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003230:	6413      	str	r3, [r2, #64]	; 0x40
 8003232:	4b08      	ldr	r3, [pc, #32]	; (8003254 <HAL_MspInit+0x54>)
 8003234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800323a:	603b      	str	r3, [r7, #0]
 800323c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800323e:	2200      	movs	r2, #0
 8003240:	210f      	movs	r1, #15
 8003242:	f06f 0001 	mvn.w	r0, #1
 8003246:	f001 fe07 	bl	8004e58 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800324a:	bf00      	nop
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40023800 	.word	0x40023800

08003258 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b08c      	sub	sp, #48	; 0x30
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003260:	2300      	movs	r3, #0
 8003262:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003264:	2300      	movs	r3, #0
 8003266:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8003268:	2200      	movs	r2, #0
 800326a:	6879      	ldr	r1, [r7, #4]
 800326c:	2019      	movs	r0, #25
 800326e:	f001 fdf3 	bl	8004e58 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003272:	2019      	movs	r0, #25
 8003274:	f001 fe0c 	bl	8004e90 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003278:	2300      	movs	r3, #0
 800327a:	60fb      	str	r3, [r7, #12]
 800327c:	4b1e      	ldr	r3, [pc, #120]	; (80032f8 <HAL_InitTick+0xa0>)
 800327e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003280:	4a1d      	ldr	r2, [pc, #116]	; (80032f8 <HAL_InitTick+0xa0>)
 8003282:	f043 0301 	orr.w	r3, r3, #1
 8003286:	6453      	str	r3, [r2, #68]	; 0x44
 8003288:	4b1b      	ldr	r3, [pc, #108]	; (80032f8 <HAL_InitTick+0xa0>)
 800328a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	60fb      	str	r3, [r7, #12]
 8003292:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003294:	f107 0210 	add.w	r2, r7, #16
 8003298:	f107 0314 	add.w	r3, r7, #20
 800329c:	4611      	mov	r1, r2
 800329e:	4618      	mov	r0, r3
 80032a0:	f003 fc30 	bl	8006b04 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80032a4:	f003 fc1a 	bl	8006adc <HAL_RCC_GetPCLK2Freq>
 80032a8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80032aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ac:	4a13      	ldr	r2, [pc, #76]	; (80032fc <HAL_InitTick+0xa4>)
 80032ae:	fba2 2303 	umull	r2, r3, r2, r3
 80032b2:	0c9b      	lsrs	r3, r3, #18
 80032b4:	3b01      	subs	r3, #1
 80032b6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80032b8:	4b11      	ldr	r3, [pc, #68]	; (8003300 <HAL_InitTick+0xa8>)
 80032ba:	4a12      	ldr	r2, [pc, #72]	; (8003304 <HAL_InitTick+0xac>)
 80032bc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80032be:	4b10      	ldr	r3, [pc, #64]	; (8003300 <HAL_InitTick+0xa8>)
 80032c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80032c4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80032c6:	4a0e      	ldr	r2, [pc, #56]	; (8003300 <HAL_InitTick+0xa8>)
 80032c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ca:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80032cc:	4b0c      	ldr	r3, [pc, #48]	; (8003300 <HAL_InitTick+0xa8>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032d2:	4b0b      	ldr	r3, [pc, #44]	; (8003300 <HAL_InitTick+0xa8>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80032d8:	4809      	ldr	r0, [pc, #36]	; (8003300 <HAL_InitTick+0xa8>)
 80032da:	f004 f83f 	bl	800735c <HAL_TIM_Base_Init>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d104      	bne.n	80032ee <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80032e4:	4806      	ldr	r0, [pc, #24]	; (8003300 <HAL_InitTick+0xa8>)
 80032e6:	f004 f889 	bl	80073fc <HAL_TIM_Base_Start_IT>
 80032ea:	4603      	mov	r3, r0
 80032ec:	e000      	b.n	80032f0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3730      	adds	r7, #48	; 0x30
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	40023800 	.word	0x40023800
 80032fc:	431bde83 	.word	0x431bde83
 8003300:	20007c48 	.word	0x20007c48
 8003304:	40010000 	.word	0x40010000

08003308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800330c:	bf00      	nop
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr

08003316 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	af00      	add	r7, sp, #0
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */

	  led_set_color(LED_WHITE);
 800331a:	222f      	movs	r2, #47	; 0x2f
 800331c:	212f      	movs	r1, #47	; 0x2f
 800331e:	202f      	movs	r0, #47	; 0x2f
 8003320:	f7fe fd88 	bl	8001e34 <led_set_color>
 8003324:	e7f9      	b.n	800331a <HardFault_Handler+0x4>

08003326 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003326:	b480      	push	{r7}
 8003328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800332a:	e7fe      	b.n	800332a <MemManage_Handler+0x4>

0800332c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003330:	e7fe      	b.n	8003330 <BusFault_Handler+0x4>

08003332 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003332:	b480      	push	{r7}
 8003334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003336:	e7fe      	b.n	8003336 <UsageFault_Handler+0x4>

08003338 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800333c:	bf00      	nop
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
	...

08003348 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800334c:	4802      	ldr	r0, [pc, #8]	; (8003358 <DMA1_Stream1_IRQHandler+0x10>)
 800334e:	f001 ff45 	bl	80051dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003352:	bf00      	nop
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	20007e10 	.word	0x20007e10

0800335c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003360:	4802      	ldr	r0, [pc, #8]	; (800336c <DMA1_Stream3_IRQHandler+0x10>)
 8003362:	f001 ff3b 	bl	80051dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003366:	bf00      	nop
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20007eb4 	.word	0x20007eb4

08003370 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003374:	4802      	ldr	r0, [pc, #8]	; (8003380 <CAN1_RX0_IRQHandler+0x10>)
 8003376:	f001 fa88 	bl	800488a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800337a:	bf00      	nop
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	20007978 	.word	0x20007978

08003384 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003388:	4802      	ldr	r0, [pc, #8]	; (8003394 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800338a:	f004 f900 	bl	800758e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800338e:	bf00      	nop
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20007c48 	.word	0x20007c48

08003398 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800339c:	4802      	ldr	r0, [pc, #8]	; (80033a8 <USART1_IRQHandler+0x10>)
 800339e:	f005 f993 	bl	80086c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20008034 	.word	0x20008034

080033ac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80033b0:	4802      	ldr	r0, [pc, #8]	; (80033bc <USART3_IRQHandler+0x10>)
 80033b2:	f005 f989 	bl	80086c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80033b6:	bf00      	nop
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	20007e70 	.word	0x20007e70

080033c0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80033c4:	4802      	ldr	r0, [pc, #8]	; (80033d0 <DMA2_Stream2_IRQHandler+0x10>)
 80033c6:	f001 ff09 	bl	80051dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80033ca:	bf00      	nop
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	20007db0 	.word	0x20007db0

080033d4 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80033d8:	4802      	ldr	r0, [pc, #8]	; (80033e4 <DMA2_Stream5_IRQHandler+0x10>)
 80033da:	f001 feff 	bl	80051dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80033de:	bf00      	nop
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	20007fd4 	.word	0x20007fd4

080033e8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80033ec:	4802      	ldr	r0, [pc, #8]	; (80033f8 <DMA2_Stream6_IRQHandler+0x10>)
 80033ee:	f001 fef5 	bl	80051dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80033f2:	bf00      	nop
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	20007f74 	.word	0x20007f74

080033fc <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003400:	4802      	ldr	r0, [pc, #8]	; (800340c <DMA2_Stream7_IRQHandler+0x10>)
 8003402:	f001 feeb 	bl	80051dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003406:	bf00      	nop
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	20007f14 	.word	0x20007f14

08003410 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003414:	4802      	ldr	r0, [pc, #8]	; (8003420 <USART6_IRQHandler+0x10>)
 8003416:	f005 f957 	bl	80086c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800341a:	bf00      	nop
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	20008078 	.word	0x20008078

08003424 <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8003428:	4802      	ldr	r0, [pc, #8]	; (8003434 <QUADSPI_IRQHandler+0x10>)
 800342a:	f002 fb6b 	bl	8005b04 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	20007bfc 	.word	0x20007bfc

08003438 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800343c:	4b08      	ldr	r3, [pc, #32]	; (8003460 <SystemInit+0x28>)
 800343e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003442:	4a07      	ldr	r2, [pc, #28]	; (8003460 <SystemInit+0x28>)
 8003444:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003448:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800344c:	4b04      	ldr	r3, [pc, #16]	; (8003460 <SystemInit+0x28>)
 800344e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003452:	609a      	str	r2, [r3, #8]
#endif
}
 8003454:	bf00      	nop
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	e000ed00 	.word	0xe000ed00

08003464 <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800346a:	f107 0308 	add.w	r3, r7, #8
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	605a      	str	r2, [r3, #4]
 8003474:	609a      	str	r2, [r3, #8]
 8003476:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003478:	463b      	mov	r3, r7
 800347a:	2200      	movs	r2, #0
 800347c:	601a      	str	r2, [r3, #0]
 800347e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003480:	4b1d      	ldr	r3, [pc, #116]	; (80034f8 <MX_TIM2_Init+0x94>)
 8003482:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003486:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49;
 8003488:	4b1b      	ldr	r3, [pc, #108]	; (80034f8 <MX_TIM2_Init+0x94>)
 800348a:	2231      	movs	r2, #49	; 0x31
 800348c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800348e:	4b1a      	ldr	r3, [pc, #104]	; (80034f8 <MX_TIM2_Init+0x94>)
 8003490:	2210      	movs	r2, #16
 8003492:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8003494:	4b18      	ldr	r3, [pc, #96]	; (80034f8 <MX_TIM2_Init+0x94>)
 8003496:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800349a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800349c:	4b16      	ldr	r3, [pc, #88]	; (80034f8 <MX_TIM2_Init+0x94>)
 800349e:	2200      	movs	r2, #0
 80034a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034a2:	4b15      	ldr	r3, [pc, #84]	; (80034f8 <MX_TIM2_Init+0x94>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80034a8:	4813      	ldr	r0, [pc, #76]	; (80034f8 <MX_TIM2_Init+0x94>)
 80034aa:	f003 ff57 	bl	800735c <HAL_TIM_Base_Init>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80034b4:	f7ff fdf0 	bl	8003098 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80034be:	f107 0308 	add.w	r3, r7, #8
 80034c2:	4619      	mov	r1, r3
 80034c4:	480c      	ldr	r0, [pc, #48]	; (80034f8 <MX_TIM2_Init+0x94>)
 80034c6:	f004 fa29 	bl	800791c <HAL_TIM_ConfigClockSource>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80034d0:	f7ff fde2 	bl	8003098 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034d4:	2300      	movs	r3, #0
 80034d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034d8:	2300      	movs	r3, #0
 80034da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80034dc:	463b      	mov	r3, r7
 80034de:	4619      	mov	r1, r3
 80034e0:	4805      	ldr	r0, [pc, #20]	; (80034f8 <MX_TIM2_Init+0x94>)
 80034e2:	f004 feab 	bl	800823c <HAL_TIMEx_MasterConfigSynchronization>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80034ec:	f7ff fdd4 	bl	8003098 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80034f0:	bf00      	nop
 80034f2:	3718      	adds	r7, #24
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	20007d68 	.word	0x20007d68

080034fc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b086      	sub	sp, #24
 8003500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003502:	f107 0308 	add.w	r3, r7, #8
 8003506:	2200      	movs	r2, #0
 8003508:	601a      	str	r2, [r3, #0]
 800350a:	605a      	str	r2, [r3, #4]
 800350c:	609a      	str	r2, [r3, #8]
 800350e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003510:	463b      	mov	r3, r7
 8003512:	2200      	movs	r2, #0
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003518:	4b1d      	ldr	r3, [pc, #116]	; (8003590 <MX_TIM3_Init+0x94>)
 800351a:	4a1e      	ldr	r2, [pc, #120]	; (8003594 <MX_TIM3_Init+0x98>)
 800351c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800351e:	4b1c      	ldr	r3, [pc, #112]	; (8003590 <MX_TIM3_Init+0x94>)
 8003520:	2200      	movs	r2, #0
 8003522:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003524:	4b1a      	ldr	r3, [pc, #104]	; (8003590 <MX_TIM3_Init+0x94>)
 8003526:	2200      	movs	r2, #0
 8003528:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1125;
 800352a:	4b19      	ldr	r3, [pc, #100]	; (8003590 <MX_TIM3_Init+0x94>)
 800352c:	f240 4265 	movw	r2, #1125	; 0x465
 8003530:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003532:	4b17      	ldr	r3, [pc, #92]	; (8003590 <MX_TIM3_Init+0x94>)
 8003534:	2200      	movs	r2, #0
 8003536:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003538:	4b15      	ldr	r3, [pc, #84]	; (8003590 <MX_TIM3_Init+0x94>)
 800353a:	2200      	movs	r2, #0
 800353c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800353e:	4814      	ldr	r0, [pc, #80]	; (8003590 <MX_TIM3_Init+0x94>)
 8003540:	f003 ff0c 	bl	800735c <HAL_TIM_Base_Init>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d001      	beq.n	800354e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800354a:	f7ff fda5 	bl	8003098 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800354e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003552:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003554:	f107 0308 	add.w	r3, r7, #8
 8003558:	4619      	mov	r1, r3
 800355a:	480d      	ldr	r0, [pc, #52]	; (8003590 <MX_TIM3_Init+0x94>)
 800355c:	f004 f9de 	bl	800791c <HAL_TIM_ConfigClockSource>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003566:	f7ff fd97 	bl	8003098 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800356a:	2320      	movs	r3, #32
 800356c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800356e:	2300      	movs	r3, #0
 8003570:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003572:	463b      	mov	r3, r7
 8003574:	4619      	mov	r1, r3
 8003576:	4806      	ldr	r0, [pc, #24]	; (8003590 <MX_TIM3_Init+0x94>)
 8003578:	f004 fe60 	bl	800823c <HAL_TIMEx_MasterConfigSynchronization>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003582:	f7ff fd89 	bl	8003098 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003586:	bf00      	nop
 8003588:	3718      	adds	r7, #24
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	20007d20 	.word	0x20007d20
 8003594:	40000400 	.word	0x40000400

08003598 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800359e:	f107 0308 	add.w	r3, r7, #8
 80035a2:	2200      	movs	r2, #0
 80035a4:	601a      	str	r2, [r3, #0]
 80035a6:	605a      	str	r2, [r3, #4]
 80035a8:	609a      	str	r2, [r3, #8]
 80035aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035ac:	463b      	mov	r3, r7
 80035ae:	2200      	movs	r2, #0
 80035b0:	601a      	str	r2, [r3, #0]
 80035b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80035b4:	4b1d      	ldr	r3, [pc, #116]	; (800362c <MX_TIM5_Init+0x94>)
 80035b6:	4a1e      	ldr	r2, [pc, #120]	; (8003630 <MX_TIM5_Init+0x98>)
 80035b8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 7199;
 80035ba:	4b1c      	ldr	r3, [pc, #112]	; (800362c <MX_TIM5_Init+0x94>)
 80035bc:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80035c0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035c2:	4b1a      	ldr	r3, [pc, #104]	; (800362c <MX_TIM5_Init+0x94>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80035c8:	4b18      	ldr	r3, [pc, #96]	; (800362c <MX_TIM5_Init+0x94>)
 80035ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035ce:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035d0:	4b16      	ldr	r3, [pc, #88]	; (800362c <MX_TIM5_Init+0x94>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035d6:	4b15      	ldr	r3, [pc, #84]	; (800362c <MX_TIM5_Init+0x94>)
 80035d8:	2200      	movs	r2, #0
 80035da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80035dc:	4813      	ldr	r0, [pc, #76]	; (800362c <MX_TIM5_Init+0x94>)
 80035de:	f003 febd 	bl	800735c <HAL_TIM_Base_Init>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80035e8:	f7ff fd56 	bl	8003098 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80035f2:	f107 0308 	add.w	r3, r7, #8
 80035f6:	4619      	mov	r1, r3
 80035f8:	480c      	ldr	r0, [pc, #48]	; (800362c <MX_TIM5_Init+0x94>)
 80035fa:	f004 f98f 	bl	800791c <HAL_TIM_ConfigClockSource>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d001      	beq.n	8003608 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003604:	f7ff fd48 	bl	8003098 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003608:	2300      	movs	r3, #0
 800360a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800360c:	2300      	movs	r3, #0
 800360e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003610:	463b      	mov	r3, r7
 8003612:	4619      	mov	r1, r3
 8003614:	4805      	ldr	r0, [pc, #20]	; (800362c <MX_TIM5_Init+0x94>)
 8003616:	f004 fe11 	bl	800823c <HAL_TIMEx_MasterConfigSynchronization>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003620:	f7ff fd3a 	bl	8003098 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003624:	bf00      	nop
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	20007cd8 	.word	0x20007cd8
 8003630:	40000c00 	.word	0x40000c00

08003634 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b096      	sub	sp, #88	; 0x58
 8003638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800363a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800363e:	2200      	movs	r2, #0
 8003640:	601a      	str	r2, [r3, #0]
 8003642:	605a      	str	r2, [r3, #4]
 8003644:	609a      	str	r2, [r3, #8]
 8003646:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003648:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800364c:	2200      	movs	r2, #0
 800364e:	601a      	str	r2, [r3, #0]
 8003650:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003652:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003656:	2200      	movs	r2, #0
 8003658:	601a      	str	r2, [r3, #0]
 800365a:	605a      	str	r2, [r3, #4]
 800365c:	609a      	str	r2, [r3, #8]
 800365e:	60da      	str	r2, [r3, #12]
 8003660:	611a      	str	r2, [r3, #16]
 8003662:	615a      	str	r2, [r3, #20]
 8003664:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003666:	1d3b      	adds	r3, r7, #4
 8003668:	2220      	movs	r2, #32
 800366a:	2100      	movs	r1, #0
 800366c:	4618      	mov	r0, r3
 800366e:	f008 f93d 	bl	800b8ec <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003672:	4b4b      	ldr	r3, [pc, #300]	; (80037a0 <MX_TIM8_Init+0x16c>)
 8003674:	4a4b      	ldr	r2, [pc, #300]	; (80037a4 <MX_TIM8_Init+0x170>)
 8003676:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003678:	4b49      	ldr	r3, [pc, #292]	; (80037a0 <MX_TIM8_Init+0x16c>)
 800367a:	2200      	movs	r2, #0
 800367c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800367e:	4b48      	ldr	r3, [pc, #288]	; (80037a0 <MX_TIM8_Init+0x16c>)
 8003680:	2200      	movs	r2, #0
 8003682:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 255;
 8003684:	4b46      	ldr	r3, [pc, #280]	; (80037a0 <MX_TIM8_Init+0x16c>)
 8003686:	22ff      	movs	r2, #255	; 0xff
 8003688:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800368a:	4b45      	ldr	r3, [pc, #276]	; (80037a0 <MX_TIM8_Init+0x16c>)
 800368c:	2200      	movs	r2, #0
 800368e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003690:	4b43      	ldr	r3, [pc, #268]	; (80037a0 <MX_TIM8_Init+0x16c>)
 8003692:	2200      	movs	r2, #0
 8003694:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003696:	4b42      	ldr	r3, [pc, #264]	; (80037a0 <MX_TIM8_Init+0x16c>)
 8003698:	2200      	movs	r2, #0
 800369a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800369c:	4840      	ldr	r0, [pc, #256]	; (80037a0 <MX_TIM8_Init+0x16c>)
 800369e:	f003 fe5d 	bl	800735c <HAL_TIM_Base_Init>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 80036a8:	f7ff fcf6 	bl	8003098 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036b0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80036b2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80036b6:	4619      	mov	r1, r3
 80036b8:	4839      	ldr	r0, [pc, #228]	; (80037a0 <MX_TIM8_Init+0x16c>)
 80036ba:	f004 f92f 	bl	800791c <HAL_TIM_ConfigClockSource>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d001      	beq.n	80036c8 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 80036c4:	f7ff fce8 	bl	8003098 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80036c8:	4835      	ldr	r0, [pc, #212]	; (80037a0 <MX_TIM8_Init+0x16c>)
 80036ca:	f003 ff07 	bl	80074dc <HAL_TIM_PWM_Init>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80036d4:	f7ff fce0 	bl	8003098 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036d8:	2300      	movs	r3, #0
 80036da:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036dc:	2300      	movs	r3, #0
 80036de:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80036e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80036e4:	4619      	mov	r1, r3
 80036e6:	482e      	ldr	r0, [pc, #184]	; (80037a0 <MX_TIM8_Init+0x16c>)
 80036e8:	f004 fda8 	bl	800823c <HAL_TIMEx_MasterConfigSynchronization>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80036f2:	f7ff fcd1 	bl	8003098 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036f6:	2360      	movs	r3, #96	; 0x60
 80036f8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 128;
 80036fa:	2380      	movs	r3, #128	; 0x80
 80036fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036fe:	2300      	movs	r3, #0
 8003700:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8003702:	2308      	movs	r3, #8
 8003704:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003706:	2300      	movs	r3, #0
 8003708:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800370a:	2300      	movs	r3, #0
 800370c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800370e:	2300      	movs	r3, #0
 8003710:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003712:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003716:	2200      	movs	r2, #0
 8003718:	4619      	mov	r1, r3
 800371a:	4821      	ldr	r0, [pc, #132]	; (80037a0 <MX_TIM8_Init+0x16c>)
 800371c:	f004 f840 	bl	80077a0 <HAL_TIM_PWM_ConfigChannel>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8003726:	f7ff fcb7 	bl	8003098 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800372a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800372e:	2204      	movs	r2, #4
 8003730:	4619      	mov	r1, r3
 8003732:	481b      	ldr	r0, [pc, #108]	; (80037a0 <MX_TIM8_Init+0x16c>)
 8003734:	f004 f834 	bl	80077a0 <HAL_TIM_PWM_ConfigChannel>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 800373e:	f7ff fcab 	bl	8003098 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8003742:	2300      	movs	r3, #0
 8003744:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003746:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800374a:	2208      	movs	r2, #8
 800374c:	4619      	mov	r1, r3
 800374e:	4814      	ldr	r0, [pc, #80]	; (80037a0 <MX_TIM8_Init+0x16c>)
 8003750:	f004 f826 	bl	80077a0 <HAL_TIM_PWM_ConfigChannel>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 800375a:	f7ff fc9d 	bl	8003098 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800375e:	2300      	movs	r3, #0
 8003760:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003762:	2300      	movs	r3, #0
 8003764:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003766:	2300      	movs	r3, #0
 8003768:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800376a:	2300      	movs	r3, #0
 800376c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800376e:	2300      	movs	r3, #0
 8003770:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003772:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003776:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003778:	2300      	movs	r3, #0
 800377a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800377c:	1d3b      	adds	r3, r7, #4
 800377e:	4619      	mov	r1, r3
 8003780:	4807      	ldr	r0, [pc, #28]	; (80037a0 <MX_TIM8_Init+0x16c>)
 8003782:	f004 fdd7 	bl	8008334 <HAL_TIMEx_ConfigBreakDeadTime>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d001      	beq.n	8003790 <MX_TIM8_Init+0x15c>
  {
    Error_Handler();
 800378c:	f7ff fc84 	bl	8003098 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003790:	4803      	ldr	r0, [pc, #12]	; (80037a0 <MX_TIM8_Init+0x16c>)
 8003792:	f000 f891 	bl	80038b8 <HAL_TIM_MspPostInit>

}
 8003796:	bf00      	nop
 8003798:	3758      	adds	r7, #88	; 0x58
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	20007c90 	.word	0x20007c90
 80037a4:	40010400 	.word	0x40010400

080037a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b08c      	sub	sp, #48	; 0x30
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037b0:	f107 031c 	add.w	r3, r7, #28
 80037b4:	2200      	movs	r2, #0
 80037b6:	601a      	str	r2, [r3, #0]
 80037b8:	605a      	str	r2, [r3, #4]
 80037ba:	609a      	str	r2, [r3, #8]
 80037bc:	60da      	str	r2, [r3, #12]
 80037be:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037c8:	d10e      	bne.n	80037e8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80037ca:	2300      	movs	r3, #0
 80037cc:	61bb      	str	r3, [r7, #24]
 80037ce:	4b35      	ldr	r3, [pc, #212]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 80037d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d2:	4a34      	ldr	r2, [pc, #208]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 80037d4:	f043 0301 	orr.w	r3, r3, #1
 80037d8:	6413      	str	r3, [r2, #64]	; 0x40
 80037da:	4b32      	ldr	r3, [pc, #200]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	61bb      	str	r3, [r7, #24]
 80037e4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80037e6:	e058      	b.n	800389a <HAL_TIM_Base_MspInit+0xf2>
  else if(tim_baseHandle->Instance==TIM3)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a2e      	ldr	r2, [pc, #184]	; (80038a8 <HAL_TIM_Base_MspInit+0x100>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d10e      	bne.n	8003810 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80037f2:	2300      	movs	r3, #0
 80037f4:	617b      	str	r3, [r7, #20]
 80037f6:	4b2b      	ldr	r3, [pc, #172]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	4a2a      	ldr	r2, [pc, #168]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 80037fc:	f043 0302 	orr.w	r3, r3, #2
 8003800:	6413      	str	r3, [r2, #64]	; 0x40
 8003802:	4b28      	ldr	r3, [pc, #160]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	617b      	str	r3, [r7, #20]
 800380c:	697b      	ldr	r3, [r7, #20]
}
 800380e:	e044      	b.n	800389a <HAL_TIM_Base_MspInit+0xf2>
  else if(tim_baseHandle->Instance==TIM5)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a25      	ldr	r2, [pc, #148]	; (80038ac <HAL_TIM_Base_MspInit+0x104>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d12c      	bne.n	8003874 <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800381a:	2300      	movs	r3, #0
 800381c:	613b      	str	r3, [r7, #16]
 800381e:	4b21      	ldr	r3, [pc, #132]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	4a20      	ldr	r2, [pc, #128]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003824:	f043 0308 	orr.w	r3, r3, #8
 8003828:	6413      	str	r3, [r2, #64]	; 0x40
 800382a:	4b1e      	ldr	r3, [pc, #120]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	613b      	str	r3, [r7, #16]
 8003834:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003836:	2300      	movs	r3, #0
 8003838:	60fb      	str	r3, [r7, #12]
 800383a:	4b1a      	ldr	r3, [pc, #104]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 800383c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383e:	4a19      	ldr	r2, [pc, #100]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003840:	f043 0301 	orr.w	r3, r3, #1
 8003844:	6313      	str	r3, [r2, #48]	; 0x30
 8003846:	4b17      	ldr	r3, [pc, #92]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	60fb      	str	r3, [r7, #12]
 8003850:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003852:	230f      	movs	r3, #15
 8003854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003856:	2302      	movs	r3, #2
 8003858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385a:	2300      	movs	r3, #0
 800385c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800385e:	2300      	movs	r3, #0
 8003860:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003862:	2302      	movs	r3, #2
 8003864:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003866:	f107 031c 	add.w	r3, r7, #28
 800386a:	4619      	mov	r1, r3
 800386c:	4810      	ldr	r0, [pc, #64]	; (80038b0 <HAL_TIM_Base_MspInit+0x108>)
 800386e:	f001 ff1f 	bl	80056b0 <HAL_GPIO_Init>
}
 8003872:	e012      	b.n	800389a <HAL_TIM_Base_MspInit+0xf2>
  else if(tim_baseHandle->Instance==TIM8)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a0e      	ldr	r2, [pc, #56]	; (80038b4 <HAL_TIM_Base_MspInit+0x10c>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d10d      	bne.n	800389a <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800387e:	2300      	movs	r3, #0
 8003880:	60bb      	str	r3, [r7, #8]
 8003882:	4b08      	ldr	r3, [pc, #32]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003886:	4a07      	ldr	r2, [pc, #28]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003888:	f043 0302 	orr.w	r3, r3, #2
 800388c:	6453      	str	r3, [r2, #68]	; 0x44
 800388e:	4b05      	ldr	r3, [pc, #20]	; (80038a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	60bb      	str	r3, [r7, #8]
 8003898:	68bb      	ldr	r3, [r7, #8]
}
 800389a:	bf00      	nop
 800389c:	3730      	adds	r7, #48	; 0x30
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	40023800 	.word	0x40023800
 80038a8:	40000400 	.word	0x40000400
 80038ac:	40000c00 	.word	0x40000c00
 80038b0:	40020000 	.word	0x40020000
 80038b4:	40010400 	.word	0x40010400

080038b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b08a      	sub	sp, #40	; 0x28
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038c0:	f107 0314 	add.w	r3, r7, #20
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	605a      	str	r2, [r3, #4]
 80038ca:	609a      	str	r2, [r3, #8]
 80038cc:	60da      	str	r2, [r3, #12]
 80038ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a21      	ldr	r2, [pc, #132]	; (800395c <HAL_TIM_MspPostInit+0xa4>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d13c      	bne.n	8003954 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038da:	2300      	movs	r3, #0
 80038dc:	613b      	str	r3, [r7, #16]
 80038de:	4b20      	ldr	r3, [pc, #128]	; (8003960 <HAL_TIM_MspPostInit+0xa8>)
 80038e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e2:	4a1f      	ldr	r2, [pc, #124]	; (8003960 <HAL_TIM_MspPostInit+0xa8>)
 80038e4:	f043 0301 	orr.w	r3, r3, #1
 80038e8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ea:	4b1d      	ldr	r3, [pc, #116]	; (8003960 <HAL_TIM_MspPostInit+0xa8>)
 80038ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	613b      	str	r3, [r7, #16]
 80038f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038f6:	2300      	movs	r3, #0
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	4b19      	ldr	r3, [pc, #100]	; (8003960 <HAL_TIM_MspPostInit+0xa8>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	4a18      	ldr	r2, [pc, #96]	; (8003960 <HAL_TIM_MspPostInit+0xa8>)
 8003900:	f043 0302 	orr.w	r3, r3, #2
 8003904:	6313      	str	r3, [r2, #48]	; 0x30
 8003906:	4b16      	ldr	r3, [pc, #88]	; (8003960 <HAL_TIM_MspPostInit+0xa8>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PA7     ------> TIM8_CH1N
    PB14     ------> TIM8_CH2N
    PB15     ------> TIM8_CH3N
    */
    GPIO_InitStruct.Pin = LED_RED_Pin;
 8003912:	2380      	movs	r3, #128	; 0x80
 8003914:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003916:	2302      	movs	r3, #2
 8003918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391a:	2300      	movs	r3, #0
 800391c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800391e:	2300      	movs	r3, #0
 8003920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003922:	2303      	movs	r3, #3
 8003924:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8003926:	f107 0314 	add.w	r3, r7, #20
 800392a:	4619      	mov	r1, r3
 800392c:	480d      	ldr	r0, [pc, #52]	; (8003964 <HAL_TIM_MspPostInit+0xac>)
 800392e:	f001 febf 	bl	80056b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_BLUE_Pin;
 8003932:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003936:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003938:	2302      	movs	r3, #2
 800393a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393c:	2300      	movs	r3, #0
 800393e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003940:	2300      	movs	r3, #0
 8003942:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003944:	2303      	movs	r3, #3
 8003946:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003948:	f107 0314 	add.w	r3, r7, #20
 800394c:	4619      	mov	r1, r3
 800394e:	4806      	ldr	r0, [pc, #24]	; (8003968 <HAL_TIM_MspPostInit+0xb0>)
 8003950:	f001 feae 	bl	80056b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003954:	bf00      	nop
 8003956:	3728      	adds	r7, #40	; 0x28
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	40010400 	.word	0x40010400
 8003960:	40023800 	.word	0x40023800
 8003964:	40020000 	.word	0x40020000
 8003968:	40020400 	.word	0x40020400

0800396c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003970:	4b11      	ldr	r3, [pc, #68]	; (80039b8 <MX_USART1_UART_Init+0x4c>)
 8003972:	4a12      	ldr	r2, [pc, #72]	; (80039bc <MX_USART1_UART_Init+0x50>)
 8003974:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003976:	4b10      	ldr	r3, [pc, #64]	; (80039b8 <MX_USART1_UART_Init+0x4c>)
 8003978:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800397c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800397e:	4b0e      	ldr	r3, [pc, #56]	; (80039b8 <MX_USART1_UART_Init+0x4c>)
 8003980:	2200      	movs	r2, #0
 8003982:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003984:	4b0c      	ldr	r3, [pc, #48]	; (80039b8 <MX_USART1_UART_Init+0x4c>)
 8003986:	2200      	movs	r2, #0
 8003988:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800398a:	4b0b      	ldr	r3, [pc, #44]	; (80039b8 <MX_USART1_UART_Init+0x4c>)
 800398c:	2200      	movs	r2, #0
 800398e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003990:	4b09      	ldr	r3, [pc, #36]	; (80039b8 <MX_USART1_UART_Init+0x4c>)
 8003992:	220c      	movs	r2, #12
 8003994:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003996:	4b08      	ldr	r3, [pc, #32]	; (80039b8 <MX_USART1_UART_Init+0x4c>)
 8003998:	2200      	movs	r2, #0
 800399a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800399c:	4b06      	ldr	r3, [pc, #24]	; (80039b8 <MX_USART1_UART_Init+0x4c>)
 800399e:	2200      	movs	r2, #0
 80039a0:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80039a2:	4805      	ldr	r0, [pc, #20]	; (80039b8 <MX_USART1_UART_Init+0x4c>)
 80039a4:	f004 fd9e 	bl	80084e4 <HAL_HalfDuplex_Init>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80039ae:	f7ff fb73 	bl	8003098 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80039b2:	bf00      	nop
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	20008034 	.word	0x20008034
 80039bc:	40011000 	.word	0x40011000

080039c0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80039c4:	4b11      	ldr	r3, [pc, #68]	; (8003a0c <MX_USART3_UART_Init+0x4c>)
 80039c6:	4a12      	ldr	r2, [pc, #72]	; (8003a10 <MX_USART3_UART_Init+0x50>)
 80039c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80039ca:	4b10      	ldr	r3, [pc, #64]	; (8003a0c <MX_USART3_UART_Init+0x4c>)
 80039cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80039d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80039d2:	4b0e      	ldr	r3, [pc, #56]	; (8003a0c <MX_USART3_UART_Init+0x4c>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80039d8:	4b0c      	ldr	r3, [pc, #48]	; (8003a0c <MX_USART3_UART_Init+0x4c>)
 80039da:	2200      	movs	r2, #0
 80039dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80039de:	4b0b      	ldr	r3, [pc, #44]	; (8003a0c <MX_USART3_UART_Init+0x4c>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80039e4:	4b09      	ldr	r3, [pc, #36]	; (8003a0c <MX_USART3_UART_Init+0x4c>)
 80039e6:	220c      	movs	r2, #12
 80039e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039ea:	4b08      	ldr	r3, [pc, #32]	; (8003a0c <MX_USART3_UART_Init+0x4c>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80039f0:	4b06      	ldr	r3, [pc, #24]	; (8003a0c <MX_USART3_UART_Init+0x4c>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80039f6:	4805      	ldr	r0, [pc, #20]	; (8003a0c <MX_USART3_UART_Init+0x4c>)
 80039f8:	f004 fd27 	bl	800844a <HAL_UART_Init>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003a02:	f7ff fb49 	bl	8003098 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003a06:	bf00      	nop
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	20007e70 	.word	0x20007e70
 8003a10:	40004800 	.word	0x40004800

08003a14 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003a18:	4b11      	ldr	r3, [pc, #68]	; (8003a60 <MX_USART6_UART_Init+0x4c>)
 8003a1a:	4a12      	ldr	r2, [pc, #72]	; (8003a64 <MX_USART6_UART_Init+0x50>)
 8003a1c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8003a1e:	4b10      	ldr	r3, [pc, #64]	; (8003a60 <MX_USART6_UART_Init+0x4c>)
 8003a20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003a24:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003a26:	4b0e      	ldr	r3, [pc, #56]	; (8003a60 <MX_USART6_UART_Init+0x4c>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003a2c:	4b0c      	ldr	r3, [pc, #48]	; (8003a60 <MX_USART6_UART_Init+0x4c>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003a32:	4b0b      	ldr	r3, [pc, #44]	; (8003a60 <MX_USART6_UART_Init+0x4c>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003a38:	4b09      	ldr	r3, [pc, #36]	; (8003a60 <MX_USART6_UART_Init+0x4c>)
 8003a3a:	220c      	movs	r2, #12
 8003a3c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a3e:	4b08      	ldr	r3, [pc, #32]	; (8003a60 <MX_USART6_UART_Init+0x4c>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a44:	4b06      	ldr	r3, [pc, #24]	; (8003a60 <MX_USART6_UART_Init+0x4c>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003a4a:	4805      	ldr	r0, [pc, #20]	; (8003a60 <MX_USART6_UART_Init+0x4c>)
 8003a4c:	f004 fcfd 	bl	800844a <HAL_UART_Init>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003a56:	f7ff fb1f 	bl	8003098 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003a5a:	bf00      	nop
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	20008078 	.word	0x20008078
 8003a64:	40011400 	.word	0x40011400

08003a68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b08e      	sub	sp, #56	; 0x38
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
 8003a78:	605a      	str	r2, [r3, #4]
 8003a7a:	609a      	str	r2, [r3, #8]
 8003a7c:	60da      	str	r2, [r3, #12]
 8003a7e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a4b      	ldr	r2, [pc, #300]	; (8003bb4 <HAL_UART_MspInit+0x14c>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	f040 80a2 	bne.w	8003bd0 <HAL_UART_MspInit+0x168>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	623b      	str	r3, [r7, #32]
 8003a90:	4b49      	ldr	r3, [pc, #292]	; (8003bb8 <HAL_UART_MspInit+0x150>)
 8003a92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a94:	4a48      	ldr	r2, [pc, #288]	; (8003bb8 <HAL_UART_MspInit+0x150>)
 8003a96:	f043 0310 	orr.w	r3, r3, #16
 8003a9a:	6453      	str	r3, [r2, #68]	; 0x44
 8003a9c:	4b46      	ldr	r3, [pc, #280]	; (8003bb8 <HAL_UART_MspInit+0x150>)
 8003a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa0:	f003 0310 	and.w	r3, r3, #16
 8003aa4:	623b      	str	r3, [r7, #32]
 8003aa6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	61fb      	str	r3, [r7, #28]
 8003aac:	4b42      	ldr	r3, [pc, #264]	; (8003bb8 <HAL_UART_MspInit+0x150>)
 8003aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab0:	4a41      	ldr	r2, [pc, #260]	; (8003bb8 <HAL_UART_MspInit+0x150>)
 8003ab2:	f043 0301 	orr.w	r3, r3, #1
 8003ab6:	6313      	str	r3, [r2, #48]	; 0x30
 8003ab8:	4b3f      	ldr	r3, [pc, #252]	; (8003bb8 <HAL_UART_MspInit+0x150>)
 8003aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	61fb      	str	r3, [r7, #28]
 8003ac2:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = SERVO_TX_Pin;
 8003ac4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ac8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003aca:	2312      	movs	r3, #18
 8003acc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ad6:	2307      	movs	r3, #7
 8003ad8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SERVO_TX_GPIO_Port, &GPIO_InitStruct);
 8003ada:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ade:	4619      	mov	r1, r3
 8003ae0:	4836      	ldr	r0, [pc, #216]	; (8003bbc <HAL_UART_MspInit+0x154>)
 8003ae2:	f001 fde5 	bl	80056b0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 8003ae6:	4b36      	ldr	r3, [pc, #216]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003ae8:	4a36      	ldr	r2, [pc, #216]	; (8003bc4 <HAL_UART_MspInit+0x15c>)
 8003aea:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003aec:	4b34      	ldr	r3, [pc, #208]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003aee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003af2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003af4:	4b32      	ldr	r3, [pc, #200]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003afa:	4b31      	ldr	r3, [pc, #196]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003b00:	4b2f      	ldr	r3, [pc, #188]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003b02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b06:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b08:	4b2d      	ldr	r3, [pc, #180]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b0e:	4b2c      	ldr	r3, [pc, #176]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003b14:	4b2a      	ldr	r3, [pc, #168]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003b16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b1a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003b1c:	4b28      	ldr	r3, [pc, #160]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003b1e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003b22:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b24:	4b26      	ldr	r3, [pc, #152]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003b2a:	4825      	ldr	r0, [pc, #148]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003b2c:	f001 f9be 	bl	8004eac <HAL_DMA_Init>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 8003b36:	f7ff faaf 	bl	8003098 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a20      	ldr	r2, [pc, #128]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003b3e:	639a      	str	r2, [r3, #56]	; 0x38
 8003b40:	4a1f      	ldr	r2, [pc, #124]	; (8003bc0 <HAL_UART_MspInit+0x158>)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8003b46:	4b20      	ldr	r3, [pc, #128]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b48:	4a20      	ldr	r2, [pc, #128]	; (8003bcc <HAL_UART_MspInit+0x164>)
 8003b4a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003b4c:	4b1e      	ldr	r3, [pc, #120]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b4e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b52:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b54:	4b1c      	ldr	r3, [pc, #112]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b56:	2240      	movs	r2, #64	; 0x40
 8003b58:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b5a:	4b1b      	ldr	r3, [pc, #108]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b60:	4b19      	ldr	r3, [pc, #100]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b66:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b68:	4b17      	ldr	r3, [pc, #92]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b6e:	4b16      	ldr	r3, [pc, #88]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003b74:	4b14      	ldr	r3, [pc, #80]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b7a:	4b13      	ldr	r3, [pc, #76]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b80:	4b11      	ldr	r3, [pc, #68]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003b86:	4810      	ldr	r0, [pc, #64]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b88:	f001 f990 	bl	8004eac <HAL_DMA_Init>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8003b92:	f7ff fa81 	bl	8003098 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a0b      	ldr	r2, [pc, #44]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b9a:	635a      	str	r2, [r3, #52]	; 0x34
 8003b9c:	4a0a      	ldr	r2, [pc, #40]	; (8003bc8 <HAL_UART_MspInit+0x160>)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	2105      	movs	r1, #5
 8003ba6:	2025      	movs	r0, #37	; 0x25
 8003ba8:	f001 f956 	bl	8004e58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003bac:	2025      	movs	r0, #37	; 0x25
 8003bae:	f001 f96f 	bl	8004e90 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8003bb2:	e16d      	b.n	8003e90 <HAL_UART_MspInit+0x428>
 8003bb4:	40011000 	.word	0x40011000
 8003bb8:	40023800 	.word	0x40023800
 8003bbc:	40020000 	.word	0x40020000
 8003bc0:	20007fd4 	.word	0x20007fd4
 8003bc4:	40026488 	.word	0x40026488
 8003bc8:	20007f14 	.word	0x20007f14
 8003bcc:	400264b8 	.word	0x400264b8
  else if(uartHandle->Instance==USART3)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a5a      	ldr	r2, [pc, #360]	; (8003d40 <HAL_UART_MspInit+0x2d8>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	f040 80c2 	bne.w	8003d60 <HAL_UART_MspInit+0x2f8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003bdc:	2300      	movs	r3, #0
 8003bde:	61bb      	str	r3, [r7, #24]
 8003be0:	4b58      	ldr	r3, [pc, #352]	; (8003d44 <HAL_UART_MspInit+0x2dc>)
 8003be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be4:	4a57      	ldr	r2, [pc, #348]	; (8003d44 <HAL_UART_MspInit+0x2dc>)
 8003be6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bea:	6413      	str	r3, [r2, #64]	; 0x40
 8003bec:	4b55      	ldr	r3, [pc, #340]	; (8003d44 <HAL_UART_MspInit+0x2dc>)
 8003bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bf4:	61bb      	str	r3, [r7, #24]
 8003bf6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	617b      	str	r3, [r7, #20]
 8003bfc:	4b51      	ldr	r3, [pc, #324]	; (8003d44 <HAL_UART_MspInit+0x2dc>)
 8003bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c00:	4a50      	ldr	r2, [pc, #320]	; (8003d44 <HAL_UART_MspInit+0x2dc>)
 8003c02:	f043 0304 	orr.w	r3, r3, #4
 8003c06:	6313      	str	r3, [r2, #48]	; 0x30
 8003c08:	4b4e      	ldr	r3, [pc, #312]	; (8003d44 <HAL_UART_MspInit+0x2dc>)
 8003c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0c:	f003 0304 	and.w	r3, r3, #4
 8003c10:	617b      	str	r3, [r7, #20]
 8003c12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c14:	2300      	movs	r3, #0
 8003c16:	613b      	str	r3, [r7, #16]
 8003c18:	4b4a      	ldr	r3, [pc, #296]	; (8003d44 <HAL_UART_MspInit+0x2dc>)
 8003c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1c:	4a49      	ldr	r2, [pc, #292]	; (8003d44 <HAL_UART_MspInit+0x2dc>)
 8003c1e:	f043 0302 	orr.w	r3, r3, #2
 8003c22:	6313      	str	r3, [r2, #48]	; 0x30
 8003c24:	4b47      	ldr	r3, [pc, #284]	; (8003d44 <HAL_UART_MspInit+0x2dc>)
 8003c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	613b      	str	r3, [r7, #16]
 8003c2e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DEBUG_RX_Pin;
 8003c30:	2320      	movs	r3, #32
 8003c32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c34:	2302      	movs	r3, #2
 8003c36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003c40:	2307      	movs	r3, #7
 8003c42:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DEBUG_RX_GPIO_Port, &GPIO_InitStruct);
 8003c44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c48:	4619      	mov	r1, r3
 8003c4a:	483f      	ldr	r0, [pc, #252]	; (8003d48 <HAL_UART_MspInit+0x2e0>)
 8003c4c:	f001 fd30 	bl	80056b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DEBUG_TX_Pin;
 8003c50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c56:	2302      	movs	r3, #2
 8003c58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003c62:	2307      	movs	r3, #7
 8003c64:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DEBUG_TX_GPIO_Port, &GPIO_InitStruct);
 8003c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	4837      	ldr	r0, [pc, #220]	; (8003d4c <HAL_UART_MspInit+0x2e4>)
 8003c6e:	f001 fd1f 	bl	80056b0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003c72:	4b37      	ldr	r3, [pc, #220]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003c74:	4a37      	ldr	r2, [pc, #220]	; (8003d54 <HAL_UART_MspInit+0x2ec>)
 8003c76:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003c78:	4b35      	ldr	r3, [pc, #212]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003c7a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003c7e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c80:	4b33      	ldr	r3, [pc, #204]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c86:	4b32      	ldr	r3, [pc, #200]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c8c:	4b30      	ldr	r3, [pc, #192]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003c8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c92:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c94:	4b2e      	ldr	r3, [pc, #184]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c9a:	4b2d      	ldr	r3, [pc, #180]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003ca0:	4b2b      	ldr	r3, [pc, #172]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003ca2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ca6:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003ca8:	4b29      	ldr	r3, [pc, #164]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003caa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003cae:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003cb0:	4b27      	ldr	r3, [pc, #156]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003cb6:	4826      	ldr	r0, [pc, #152]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003cb8:	f001 f8f8 	bl	8004eac <HAL_DMA_Init>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_UART_MspInit+0x25e>
      Error_Handler();
 8003cc2:	f7ff f9e9 	bl	8003098 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a21      	ldr	r2, [pc, #132]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003cca:	639a      	str	r2, [r3, #56]	; 0x38
 8003ccc:	4a20      	ldr	r2, [pc, #128]	; (8003d50 <HAL_UART_MspInit+0x2e8>)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003cd2:	4b21      	ldr	r3, [pc, #132]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003cd4:	4a21      	ldr	r2, [pc, #132]	; (8003d5c <HAL_UART_MspInit+0x2f4>)
 8003cd6:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003cd8:	4b1f      	ldr	r3, [pc, #124]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003cda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003cde:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ce0:	4b1d      	ldr	r3, [pc, #116]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003ce2:	2240      	movs	r2, #64	; 0x40
 8003ce4:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ce6:	4b1c      	ldr	r3, [pc, #112]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003cec:	4b1a      	ldr	r3, [pc, #104]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003cee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cf2:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cf4:	4b18      	ldr	r3, [pc, #96]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cfa:	4b17      	ldr	r3, [pc, #92]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003d00:	4b15      	ldr	r3, [pc, #84]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003d06:	4b14      	ldr	r3, [pc, #80]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d0c:	4b12      	ldr	r3, [pc, #72]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003d12:	4811      	ldr	r0, [pc, #68]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003d14:	f001 f8ca 	bl	8004eac <HAL_DMA_Init>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <HAL_UART_MspInit+0x2ba>
      Error_Handler();
 8003d1e:	f7ff f9bb 	bl	8003098 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a0c      	ldr	r2, [pc, #48]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003d26:	635a      	str	r2, [r3, #52]	; 0x34
 8003d28:	4a0b      	ldr	r2, [pc, #44]	; (8003d58 <HAL_UART_MspInit+0x2f0>)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2105      	movs	r1, #5
 8003d32:	2027      	movs	r0, #39	; 0x27
 8003d34:	f001 f890 	bl	8004e58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003d38:	2027      	movs	r0, #39	; 0x27
 8003d3a:	f001 f8a9 	bl	8004e90 <HAL_NVIC_EnableIRQ>
}
 8003d3e:	e0a7      	b.n	8003e90 <HAL_UART_MspInit+0x428>
 8003d40:	40004800 	.word	0x40004800
 8003d44:	40023800 	.word	0x40023800
 8003d48:	40020800 	.word	0x40020800
 8003d4c:	40020400 	.word	0x40020400
 8003d50:	20007e10 	.word	0x20007e10
 8003d54:	40026028 	.word	0x40026028
 8003d58:	20007eb4 	.word	0x20007eb4
 8003d5c:	40026058 	.word	0x40026058
  else if(uartHandle->Instance==USART6)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a4c      	ldr	r2, [pc, #304]	; (8003e98 <HAL_UART_MspInit+0x430>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	f040 8092 	bne.w	8003e90 <HAL_UART_MspInit+0x428>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	60fb      	str	r3, [r7, #12]
 8003d70:	4b4a      	ldr	r3, [pc, #296]	; (8003e9c <HAL_UART_MspInit+0x434>)
 8003d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d74:	4a49      	ldr	r2, [pc, #292]	; (8003e9c <HAL_UART_MspInit+0x434>)
 8003d76:	f043 0320 	orr.w	r3, r3, #32
 8003d7a:	6453      	str	r3, [r2, #68]	; 0x44
 8003d7c:	4b47      	ldr	r3, [pc, #284]	; (8003e9c <HAL_UART_MspInit+0x434>)
 8003d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d80:	f003 0320 	and.w	r3, r3, #32
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d88:	2300      	movs	r3, #0
 8003d8a:	60bb      	str	r3, [r7, #8]
 8003d8c:	4b43      	ldr	r3, [pc, #268]	; (8003e9c <HAL_UART_MspInit+0x434>)
 8003d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d90:	4a42      	ldr	r2, [pc, #264]	; (8003e9c <HAL_UART_MspInit+0x434>)
 8003d92:	f043 0304 	orr.w	r3, r3, #4
 8003d96:	6313      	str	r3, [r2, #48]	; 0x30
 8003d98:	4b40      	ldr	r3, [pc, #256]	; (8003e9c <HAL_UART_MspInit+0x434>)
 8003d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	60bb      	str	r3, [r7, #8]
 8003da2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CM4_TX_Pin|CM4_RX_Pin;
 8003da4:	23c0      	movs	r3, #192	; 0xc0
 8003da6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003da8:	2302      	movs	r3, #2
 8003daa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dac:	2300      	movs	r3, #0
 8003dae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003db0:	2303      	movs	r3, #3
 8003db2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003db4:	2308      	movs	r3, #8
 8003db6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003db8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	4838      	ldr	r0, [pc, #224]	; (8003ea0 <HAL_UART_MspInit+0x438>)
 8003dc0:	f001 fc76 	bl	80056b0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream2;
 8003dc4:	4b37      	ldr	r3, [pc, #220]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003dc6:	4a38      	ldr	r2, [pc, #224]	; (8003ea8 <HAL_UART_MspInit+0x440>)
 8003dc8:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003dca:	4b36      	ldr	r3, [pc, #216]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003dcc:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003dd0:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003dd2:	4b34      	ldr	r3, [pc, #208]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003dd8:	4b32      	ldr	r3, [pc, #200]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003dde:	4b31      	ldr	r3, [pc, #196]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003de0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003de4:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003de6:	4b2f      	ldr	r3, [pc, #188]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003dec:	4b2d      	ldr	r3, [pc, #180]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003dee:	2200      	movs	r2, #0
 8003df0:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8003df2:	4b2c      	ldr	r3, [pc, #176]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003df4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003df8:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003dfa:	4b2a      	ldr	r3, [pc, #168]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003dfc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003e00:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e02:	4b28      	ldr	r3, [pc, #160]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003e08:	4826      	ldr	r0, [pc, #152]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003e0a:	f001 f84f 	bl	8004eac <HAL_DMA_Init>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d001      	beq.n	8003e18 <HAL_UART_MspInit+0x3b0>
      Error_Handler();
 8003e14:	f7ff f940 	bl	8003098 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a22      	ldr	r2, [pc, #136]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003e1c:	639a      	str	r2, [r3, #56]	; 0x38
 8003e1e:	4a21      	ldr	r2, [pc, #132]	; (8003ea4 <HAL_UART_MspInit+0x43c>)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8003e24:	4b21      	ldr	r3, [pc, #132]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e26:	4a22      	ldr	r2, [pc, #136]	; (8003eb0 <HAL_UART_MspInit+0x448>)
 8003e28:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8003e2a:	4b20      	ldr	r3, [pc, #128]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e2c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003e30:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e32:	4b1e      	ldr	r3, [pc, #120]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e34:	2240      	movs	r2, #64	; 0x40
 8003e36:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e38:	4b1c      	ldr	r3, [pc, #112]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e3e:	4b1b      	ldr	r3, [pc, #108]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e44:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e46:	4b19      	ldr	r3, [pc, #100]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e4c:	4b17      	ldr	r3, [pc, #92]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8003e52:	4b16      	ldr	r3, [pc, #88]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003e58:	4b14      	ldr	r3, [pc, #80]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e5e:	4b13      	ldr	r3, [pc, #76]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8003e64:	4811      	ldr	r0, [pc, #68]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e66:	f001 f821 	bl	8004eac <HAL_DMA_Init>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d001      	beq.n	8003e74 <HAL_UART_MspInit+0x40c>
      Error_Handler();
 8003e70:	f7ff f912 	bl	8003098 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	4a0d      	ldr	r2, [pc, #52]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e78:	635a      	str	r2, [r3, #52]	; 0x34
 8003e7a:	4a0c      	ldr	r2, [pc, #48]	; (8003eac <HAL_UART_MspInit+0x444>)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8003e80:	2200      	movs	r2, #0
 8003e82:	2105      	movs	r1, #5
 8003e84:	2047      	movs	r0, #71	; 0x47
 8003e86:	f000 ffe7 	bl	8004e58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003e8a:	2047      	movs	r0, #71	; 0x47
 8003e8c:	f001 f800 	bl	8004e90 <HAL_NVIC_EnableIRQ>
}
 8003e90:	bf00      	nop
 8003e92:	3738      	adds	r7, #56	; 0x38
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	40011400 	.word	0x40011400
 8003e9c:	40023800 	.word	0x40023800
 8003ea0:	40020800 	.word	0x40020800
 8003ea4:	20007db0 	.word	0x20007db0
 8003ea8:	40026440 	.word	0x40026440
 8003eac:	20007f74 	.word	0x20007f74
 8003eb0:	400264a0 	.word	0x400264a0

08003eb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003eb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003eec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003eb8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003eba:	e003      	b.n	8003ec4 <LoopCopyDataInit>

08003ebc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003ebc:	4b0c      	ldr	r3, [pc, #48]	; (8003ef0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003ebe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003ec0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003ec2:	3104      	adds	r1, #4

08003ec4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003ec4:	480b      	ldr	r0, [pc, #44]	; (8003ef4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003ec6:	4b0c      	ldr	r3, [pc, #48]	; (8003ef8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003ec8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003eca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003ecc:	d3f6      	bcc.n	8003ebc <CopyDataInit>
  ldr  r2, =_sbss
 8003ece:	4a0b      	ldr	r2, [pc, #44]	; (8003efc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003ed0:	e002      	b.n	8003ed8 <LoopFillZerobss>

08003ed2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003ed2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003ed4:	f842 3b04 	str.w	r3, [r2], #4

08003ed8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003ed8:	4b09      	ldr	r3, [pc, #36]	; (8003f00 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003eda:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003edc:	d3f9      	bcc.n	8003ed2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003ede:	f7ff faab 	bl	8003438 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ee2:	f007 fcd1 	bl	800b888 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ee6:	f7ff f831 	bl	8002f4c <main>
  bx  lr    
 8003eea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003eec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003ef0:	0800b9a0 	.word	0x0800b9a0
  ldr  r0, =_sdata
 8003ef4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003ef8:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 8003efc:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 8003f00:	200080c0 	.word	0x200080c0

08003f04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f04:	e7fe      	b.n	8003f04 <ADC_IRQHandler>
	...

08003f08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f0c:	4b0e      	ldr	r3, [pc, #56]	; (8003f48 <HAL_Init+0x40>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a0d      	ldr	r2, [pc, #52]	; (8003f48 <HAL_Init+0x40>)
 8003f12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f18:	4b0b      	ldr	r3, [pc, #44]	; (8003f48 <HAL_Init+0x40>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a0a      	ldr	r2, [pc, #40]	; (8003f48 <HAL_Init+0x40>)
 8003f1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f24:	4b08      	ldr	r3, [pc, #32]	; (8003f48 <HAL_Init+0x40>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a07      	ldr	r2, [pc, #28]	; (8003f48 <HAL_Init+0x40>)
 8003f2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f30:	2003      	movs	r0, #3
 8003f32:	f000 ff86 	bl	8004e42 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f36:	2000      	movs	r0, #0
 8003f38:	f7ff f98e 	bl	8003258 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f3c:	f7ff f960 	bl	8003200 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40023c00 	.word	0x40023c00

08003f4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f50:	4b06      	ldr	r3, [pc, #24]	; (8003f6c <HAL_IncTick+0x20>)
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	461a      	mov	r2, r3
 8003f56:	4b06      	ldr	r3, [pc, #24]	; (8003f70 <HAL_IncTick+0x24>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	4a04      	ldr	r2, [pc, #16]	; (8003f70 <HAL_IncTick+0x24>)
 8003f5e:	6013      	str	r3, [r2, #0]
}
 8003f60:	bf00      	nop
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	2000007c 	.word	0x2000007c
 8003f70:	200080bc 	.word	0x200080bc

08003f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	af00      	add	r7, sp, #0
  return uwTick;
 8003f78:	4b03      	ldr	r3, [pc, #12]	; (8003f88 <HAL_GetTick+0x14>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	200080bc 	.word	0x200080bc

08003f8c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e0ed      	b.n	800417a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d102      	bne.n	8003fb0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7fe fe4e 	bl	8002c4c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f022 0202 	bic.w	r2, r2, #2
 8003fbe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fc0:	f7ff ffd8 	bl	8003f74 <HAL_GetTick>
 8003fc4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003fc6:	e012      	b.n	8003fee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003fc8:	f7ff ffd4 	bl	8003f74 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b0a      	cmp	r3, #10
 8003fd4:	d90b      	bls.n	8003fee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2205      	movs	r2, #5
 8003fe6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e0c5      	b.n	800417a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d1e5      	bne.n	8003fc8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 0201 	orr.w	r2, r2, #1
 800400a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800400c:	f7ff ffb2 	bl	8003f74 <HAL_GetTick>
 8004010:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004012:	e012      	b.n	800403a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004014:	f7ff ffae 	bl	8003f74 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b0a      	cmp	r3, #10
 8004020:	d90b      	bls.n	800403a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004026:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2205      	movs	r2, #5
 8004032:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e09f      	b.n	800417a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f003 0301 	and.w	r3, r3, #1
 8004044:	2b00      	cmp	r3, #0
 8004046:	d0e5      	beq.n	8004014 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	7e1b      	ldrb	r3, [r3, #24]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d108      	bne.n	8004062 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800405e:	601a      	str	r2, [r3, #0]
 8004060:	e007      	b.n	8004072 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004070:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	7e5b      	ldrb	r3, [r3, #25]
 8004076:	2b01      	cmp	r3, #1
 8004078:	d108      	bne.n	800408c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004088:	601a      	str	r2, [r3, #0]
 800408a:	e007      	b.n	800409c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800409a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	7e9b      	ldrb	r3, [r3, #26]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d108      	bne.n	80040b6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0220 	orr.w	r2, r2, #32
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	e007      	b.n	80040c6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0220 	bic.w	r2, r2, #32
 80040c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	7edb      	ldrb	r3, [r3, #27]
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d108      	bne.n	80040e0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f022 0210 	bic.w	r2, r2, #16
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	e007      	b.n	80040f0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 0210 	orr.w	r2, r2, #16
 80040ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	7f1b      	ldrb	r3, [r3, #28]
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d108      	bne.n	800410a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f042 0208 	orr.w	r2, r2, #8
 8004106:	601a      	str	r2, [r3, #0]
 8004108:	e007      	b.n	800411a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f022 0208 	bic.w	r2, r2, #8
 8004118:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	7f5b      	ldrb	r3, [r3, #29]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d108      	bne.n	8004134 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f042 0204 	orr.w	r2, r2, #4
 8004130:	601a      	str	r2, [r3, #0]
 8004132:	e007      	b.n	8004144 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f022 0204 	bic.w	r2, r2, #4
 8004142:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689a      	ldr	r2, [r3, #8]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	431a      	orrs	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	431a      	orrs	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	ea42 0103 	orr.w	r1, r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	1e5a      	subs	r2, r3, #1
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	430a      	orrs	r2, r1
 8004168:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
	...

08004184 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004184:	b480      	push	{r7}
 8004186:	b087      	sub	sp, #28
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3020 	ldrb.w	r3, [r3, #32]
 800419a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800419c:	7cfb      	ldrb	r3, [r7, #19]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d003      	beq.n	80041aa <HAL_CAN_ConfigFilter+0x26>
 80041a2:	7cfb      	ldrb	r3, [r7, #19]
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	f040 80be 	bne.w	8004326 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80041aa:	4b65      	ldr	r3, [pc, #404]	; (8004340 <HAL_CAN_ConfigFilter+0x1bc>)
 80041ac:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80041b4:	f043 0201 	orr.w	r2, r3, #1
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80041c4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d8:	021b      	lsls	r3, r3, #8
 80041da:	431a      	orrs	r2, r3
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	f003 031f 	and.w	r3, r3, #31
 80041ea:	2201      	movs	r2, #1
 80041ec:	fa02 f303 	lsl.w	r3, r2, r3
 80041f0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	43db      	mvns	r3, r3
 80041fc:	401a      	ands	r2, r3
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	69db      	ldr	r3, [r3, #28]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d123      	bne.n	8004254 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	43db      	mvns	r3, r3
 8004216:	401a      	ands	r2, r3
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800422a:	683a      	ldr	r2, [r7, #0]
 800422c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800422e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	3248      	adds	r2, #72	; 0x48
 8004234:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004248:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800424a:	6979      	ldr	r1, [r7, #20]
 800424c:	3348      	adds	r3, #72	; 0x48
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	440b      	add	r3, r1
 8004252:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	69db      	ldr	r3, [r3, #28]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d122      	bne.n	80042a2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	431a      	orrs	r2, r3
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004278:	683a      	ldr	r2, [r7, #0]
 800427a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800427c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	3248      	adds	r2, #72	; 0x48
 8004282:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004296:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004298:	6979      	ldr	r1, [r7, #20]
 800429a:	3348      	adds	r3, #72	; 0x48
 800429c:	00db      	lsls	r3, r3, #3
 800429e:	440b      	add	r3, r1
 80042a0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d109      	bne.n	80042be <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	43db      	mvns	r3, r3
 80042b4:	401a      	ands	r2, r3
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80042bc:	e007      	b.n	80042ce <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	431a      	orrs	r2, r3
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d109      	bne.n	80042ea <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	43db      	mvns	r3, r3
 80042e0:	401a      	ands	r2, r3
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80042e8:	e007      	b.n	80042fa <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	431a      	orrs	r2, r3
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d107      	bne.n	8004312 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	431a      	orrs	r2, r3
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004318:	f023 0201 	bic.w	r2, r3, #1
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004322:	2300      	movs	r3, #0
 8004324:	e006      	b.n	8004334 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
  }
}
 8004334:	4618      	mov	r0, r3
 8004336:	371c      	adds	r7, #28
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr
 8004340:	40006400 	.word	0x40006400

08004344 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b01      	cmp	r3, #1
 8004356:	d12e      	bne.n	80043b6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2202      	movs	r2, #2
 800435c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f022 0201 	bic.w	r2, r2, #1
 800436e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004370:	f7ff fe00 	bl	8003f74 <HAL_GetTick>
 8004374:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004376:	e012      	b.n	800439e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004378:	f7ff fdfc 	bl	8003f74 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b0a      	cmp	r3, #10
 8004384:	d90b      	bls.n	800439e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2205      	movs	r2, #5
 8004396:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e012      	b.n	80043c4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f003 0301 	and.w	r3, r3, #1
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1e5      	bne.n	8004378 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80043b2:	2300      	movs	r3, #0
 80043b4:	e006      	b.n	80043c4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ba:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
  }
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b089      	sub	sp, #36	; 0x24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
 80043d8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043e0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80043ea:	7ffb      	ldrb	r3, [r7, #31]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d003      	beq.n	80043f8 <HAL_CAN_AddTxMessage+0x2c>
 80043f0:	7ffb      	ldrb	r3, [r7, #31]
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	f040 80b8 	bne.w	8004568 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d10a      	bne.n	8004418 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004408:	2b00      	cmp	r3, #0
 800440a:	d105      	bne.n	8004418 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 80a0 	beq.w	8004558 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	0e1b      	lsrs	r3, r3, #24
 800441c:	f003 0303 	and.w	r3, r3, #3
 8004420:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	2b02      	cmp	r3, #2
 8004426:	d907      	bls.n	8004438 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e09e      	b.n	8004576 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004438:	2201      	movs	r2, #1
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	409a      	lsls	r2, r3
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10d      	bne.n	8004466 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004454:	68f9      	ldr	r1, [r7, #12]
 8004456:	6809      	ldr	r1, [r1, #0]
 8004458:	431a      	orrs	r2, r3
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	3318      	adds	r3, #24
 800445e:	011b      	lsls	r3, r3, #4
 8004460:	440b      	add	r3, r1
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	e00f      	b.n	8004486 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004470:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004476:	68f9      	ldr	r1, [r7, #12]
 8004478:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800447a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	3318      	adds	r3, #24
 8004480:	011b      	lsls	r3, r3, #4
 8004482:	440b      	add	r3, r1
 8004484:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6819      	ldr	r1, [r3, #0]
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	691a      	ldr	r2, [r3, #16]
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	3318      	adds	r3, #24
 8004492:	011b      	lsls	r3, r3, #4
 8004494:	440b      	add	r3, r1
 8004496:	3304      	adds	r3, #4
 8004498:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	7d1b      	ldrb	r3, [r3, #20]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d111      	bne.n	80044c6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	3318      	adds	r3, #24
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	4413      	add	r3, r2
 80044ae:	3304      	adds	r3, #4
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	6811      	ldr	r1, [r2, #0]
 80044b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	3318      	adds	r3, #24
 80044be:	011b      	lsls	r3, r3, #4
 80044c0:	440b      	add	r3, r1
 80044c2:	3304      	adds	r3, #4
 80044c4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	3307      	adds	r3, #7
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	061a      	lsls	r2, r3, #24
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	3306      	adds	r3, #6
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	041b      	lsls	r3, r3, #16
 80044d6:	431a      	orrs	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	3305      	adds	r3, #5
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	021b      	lsls	r3, r3, #8
 80044e0:	4313      	orrs	r3, r2
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	3204      	adds	r2, #4
 80044e6:	7812      	ldrb	r2, [r2, #0]
 80044e8:	4610      	mov	r0, r2
 80044ea:	68fa      	ldr	r2, [r7, #12]
 80044ec:	6811      	ldr	r1, [r2, #0]
 80044ee:	ea43 0200 	orr.w	r2, r3, r0
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	011b      	lsls	r3, r3, #4
 80044f6:	440b      	add	r3, r1
 80044f8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80044fc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	3303      	adds	r3, #3
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	061a      	lsls	r2, r3, #24
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	3302      	adds	r3, #2
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	041b      	lsls	r3, r3, #16
 800450e:	431a      	orrs	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	3301      	adds	r3, #1
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	021b      	lsls	r3, r3, #8
 8004518:	4313      	orrs	r3, r2
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	7812      	ldrb	r2, [r2, #0]
 800451e:	4610      	mov	r0, r2
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	6811      	ldr	r1, [r2, #0]
 8004524:	ea43 0200 	orr.w	r2, r3, r0
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	011b      	lsls	r3, r3, #4
 800452c:	440b      	add	r3, r1
 800452e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004532:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	3318      	adds	r3, #24
 800453c:	011b      	lsls	r3, r3, #4
 800453e:	4413      	add	r3, r2
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	6811      	ldr	r1, [r2, #0]
 8004546:	f043 0201 	orr.w	r2, r3, #1
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	3318      	adds	r3, #24
 800454e:	011b      	lsls	r3, r3, #4
 8004550:	440b      	add	r3, r1
 8004552:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004554:	2300      	movs	r3, #0
 8004556:	e00e      	b.n	8004576 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e006      	b.n	8004576 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
  }
}
 8004576:	4618      	mov	r0, r3
 8004578:	3724      	adds	r7, #36	; 0x24
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr

08004582 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8004582:	b480      	push	{r7}
 8004584:	b085      	sub	sp, #20
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
 800458a:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 800458c:	2300      	movs	r3, #0
 800458e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004596:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8004598:	7afb      	ldrb	r3, [r7, #11]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d002      	beq.n	80045a4 <HAL_CAN_IsTxMessagePending+0x22>
 800459e:	7afb      	ldrb	r3, [r7, #11]
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d10b      	bne.n	80045bc <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	689a      	ldr	r2, [r3, #8]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	069b      	lsls	r3, r3, #26
 80045ae:	401a      	ands	r2, r3
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	069b      	lsls	r3, r3, #26
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d001      	beq.n	80045bc <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 80045b8:	2301      	movs	r3, #1
 80045ba:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 80045bc:	68fb      	ldr	r3, [r7, #12]
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3714      	adds	r7, #20
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr

080045ca <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80045ca:	b480      	push	{r7}
 80045cc:	b087      	sub	sp, #28
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	60f8      	str	r0, [r7, #12]
 80045d2:	60b9      	str	r1, [r7, #8]
 80045d4:	607a      	str	r2, [r7, #4]
 80045d6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045de:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80045e0:	7dfb      	ldrb	r3, [r7, #23]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d003      	beq.n	80045ee <HAL_CAN_GetRxMessage+0x24>
 80045e6:	7dfb      	ldrb	r3, [r7, #23]
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	f040 80f3 	bne.w	80047d4 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d10e      	bne.n	8004612 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d116      	bne.n	8004630 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004606:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e0e7      	b.n	80047e2 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	691b      	ldr	r3, [r3, #16]
 8004618:	f003 0303 	and.w	r3, r3, #3
 800461c:	2b00      	cmp	r3, #0
 800461e:	d107      	bne.n	8004630 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004624:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e0d8      	b.n	80047e2 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	331b      	adds	r3, #27
 8004638:	011b      	lsls	r3, r3, #4
 800463a:	4413      	add	r3, r2
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0204 	and.w	r2, r3, #4
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10c      	bne.n	8004668 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	331b      	adds	r3, #27
 8004656:	011b      	lsls	r3, r3, #4
 8004658:	4413      	add	r3, r2
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	0d5b      	lsrs	r3, r3, #21
 800465e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	601a      	str	r2, [r3, #0]
 8004666:	e00b      	b.n	8004680 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	331b      	adds	r3, #27
 8004670:	011b      	lsls	r3, r3, #4
 8004672:	4413      	add	r3, r2
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	08db      	lsrs	r3, r3, #3
 8004678:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	331b      	adds	r3, #27
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	4413      	add	r3, r2
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0202 	and.w	r2, r3, #2
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	331b      	adds	r3, #27
 800469e:	011b      	lsls	r3, r3, #4
 80046a0:	4413      	add	r3, r2
 80046a2:	3304      	adds	r3, #4
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 020f 	and.w	r2, r3, #15
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	331b      	adds	r3, #27
 80046b6:	011b      	lsls	r3, r3, #4
 80046b8:	4413      	add	r3, r2
 80046ba:	3304      	adds	r3, #4
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	0a1b      	lsrs	r3, r3, #8
 80046c0:	b2da      	uxtb	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	331b      	adds	r3, #27
 80046ce:	011b      	lsls	r3, r3, #4
 80046d0:	4413      	add	r3, r2
 80046d2:	3304      	adds	r3, #4
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	0c1b      	lsrs	r3, r3, #16
 80046d8:	b29a      	uxth	r2, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	011b      	lsls	r3, r3, #4
 80046e6:	4413      	add	r3, r2
 80046e8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	b2da      	uxtb	r2, r3
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	011b      	lsls	r3, r3, #4
 80046fc:	4413      	add	r3, r2
 80046fe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	0a1a      	lsrs	r2, r3, #8
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	3301      	adds	r3, #1
 800470a:	b2d2      	uxtb	r2, r2
 800470c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	011b      	lsls	r3, r3, #4
 8004716:	4413      	add	r3, r2
 8004718:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	0c1a      	lsrs	r2, r3, #16
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	3302      	adds	r3, #2
 8004724:	b2d2      	uxtb	r2, r2
 8004726:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	011b      	lsls	r3, r3, #4
 8004730:	4413      	add	r3, r2
 8004732:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	0e1a      	lsrs	r2, r3, #24
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	3303      	adds	r3, #3
 800473e:	b2d2      	uxtb	r2, r2
 8004740:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	011b      	lsls	r3, r3, #4
 800474a:	4413      	add	r3, r2
 800474c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	3304      	adds	r3, #4
 8004756:	b2d2      	uxtb	r2, r2
 8004758:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	011b      	lsls	r3, r3, #4
 8004762:	4413      	add	r3, r2
 8004764:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	0a1a      	lsrs	r2, r3, #8
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	3305      	adds	r3, #5
 8004770:	b2d2      	uxtb	r2, r2
 8004772:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	011b      	lsls	r3, r3, #4
 800477c:	4413      	add	r3, r2
 800477e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	0c1a      	lsrs	r2, r3, #16
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	3306      	adds	r3, #6
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	011b      	lsls	r3, r3, #4
 8004796:	4413      	add	r3, r2
 8004798:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	0e1a      	lsrs	r2, r3, #24
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	3307      	adds	r3, #7
 80047a4:	b2d2      	uxtb	r2, r2
 80047a6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d108      	bne.n	80047c0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68da      	ldr	r2, [r3, #12]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 0220 	orr.w	r2, r2, #32
 80047bc:	60da      	str	r2, [r3, #12]
 80047be:	e007      	b.n	80047d0 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	691a      	ldr	r2, [r3, #16]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f042 0220 	orr.w	r2, r2, #32
 80047ce:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80047d0:	2300      	movs	r3, #0
 80047d2:	e006      	b.n	80047e2 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
  }
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	371c      	adds	r7, #28
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr

080047ee <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80047ee:	b480      	push	{r7}
 80047f0:	b085      	sub	sp, #20
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
 80047f6:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80047f8:	2300      	movs	r3, #0
 80047fa:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004802:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004804:	7afb      	ldrb	r3, [r7, #11]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d002      	beq.n	8004810 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800480a:	7afb      	ldrb	r3, [r7, #11]
 800480c:	2b02      	cmp	r3, #2
 800480e:	d10f      	bne.n	8004830 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d106      	bne.n	8004824 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	f003 0303 	and.w	r3, r3, #3
 8004820:	60fb      	str	r3, [r7, #12]
 8004822:	e005      	b.n	8004830 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	691b      	ldr	r3, [r3, #16]
 800482a:	f003 0303 	and.w	r3, r3, #3
 800482e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8004830:	68fb      	ldr	r3, [r7, #12]
}
 8004832:	4618      	mov	r0, r3
 8004834:	3714      	adds	r7, #20
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800483e:	b480      	push	{r7}
 8004840:	b085      	sub	sp, #20
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
 8004846:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800484e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004850:	7bfb      	ldrb	r3, [r7, #15]
 8004852:	2b01      	cmp	r3, #1
 8004854:	d002      	beq.n	800485c <HAL_CAN_ActivateNotification+0x1e>
 8004856:	7bfb      	ldrb	r3, [r7, #15]
 8004858:	2b02      	cmp	r3, #2
 800485a:	d109      	bne.n	8004870 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6959      	ldr	r1, [r3, #20]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	430a      	orrs	r2, r1
 800486a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800486c:	2300      	movs	r3, #0
 800486e:	e006      	b.n	800487e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004874:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
  }
}
 800487e:	4618      	mov	r0, r3
 8004880:	3714      	adds	r7, #20
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800488a:	b580      	push	{r7, lr}
 800488c:	b08a      	sub	sp, #40	; 0x28
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004892:	2300      	movs	r3, #0
 8004894:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	695b      	ldr	r3, [r3, #20]
 800489c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80048c6:	6a3b      	ldr	r3, [r7, #32]
 80048c8:	f003 0301 	and.w	r3, r3, #1
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d07c      	beq.n	80049ca <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d023      	beq.n	8004922 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2201      	movs	r2, #1
 80048e0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d003      	beq.n	80048f4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 f983 	bl	8004bf8 <HAL_CAN_TxMailbox0CompleteCallback>
 80048f2:	e016      	b.n	8004922 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	f003 0304 	and.w	r3, r3, #4
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d004      	beq.n	8004908 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80048fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004900:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004904:	627b      	str	r3, [r7, #36]	; 0x24
 8004906:	e00c      	b.n	8004922 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	f003 0308 	and.w	r3, r3, #8
 800490e:	2b00      	cmp	r3, #0
 8004910:	d004      	beq.n	800491c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004914:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004918:	627b      	str	r3, [r7, #36]	; 0x24
 800491a:	e002      	b.n	8004922 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f000 f989 	bl	8004c34 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004928:	2b00      	cmp	r3, #0
 800492a:	d024      	beq.n	8004976 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004934:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800493c:	2b00      	cmp	r3, #0
 800493e:	d003      	beq.n	8004948 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 f963 	bl	8004c0c <HAL_CAN_TxMailbox1CompleteCallback>
 8004946:	e016      	b.n	8004976 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800494e:	2b00      	cmp	r3, #0
 8004950:	d004      	beq.n	800495c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004954:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004958:	627b      	str	r3, [r7, #36]	; 0x24
 800495a:	e00c      	b.n	8004976 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004962:	2b00      	cmp	r3, #0
 8004964:	d004      	beq.n	8004970 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004968:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800496c:	627b      	str	r3, [r7, #36]	; 0x24
 800496e:	e002      	b.n	8004976 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 f969 	bl	8004c48 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d024      	beq.n	80049ca <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004988:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800498a:	69bb      	ldr	r3, [r7, #24]
 800498c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d003      	beq.n	800499c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f000 f943 	bl	8004c20 <HAL_CAN_TxMailbox2CompleteCallback>
 800499a:	e016      	b.n	80049ca <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d004      	beq.n	80049b0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80049a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049ac:	627b      	str	r3, [r7, #36]	; 0x24
 80049ae:	e00c      	b.n	80049ca <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d004      	beq.n	80049c4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80049ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049c0:	627b      	str	r3, [r7, #36]	; 0x24
 80049c2:	e002      	b.n	80049ca <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 f949 	bl	8004c5c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80049ca:	6a3b      	ldr	r3, [r7, #32]
 80049cc:	f003 0308 	and.w	r3, r3, #8
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00c      	beq.n	80049ee <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	f003 0310 	and.w	r3, r3, #16
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d007      	beq.n	80049ee <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80049de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049e4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2210      	movs	r2, #16
 80049ec:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80049ee:	6a3b      	ldr	r3, [r7, #32]
 80049f0:	f003 0304 	and.w	r3, r3, #4
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00b      	beq.n	8004a10 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	f003 0308 	and.w	r3, r3, #8
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d006      	beq.n	8004a10 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2208      	movs	r2, #8
 8004a08:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 f930 	bl	8004c70 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004a10:	6a3b      	ldr	r3, [r7, #32]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d009      	beq.n	8004a2e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	f003 0303 	and.w	r3, r3, #3
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d002      	beq.n	8004a2e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f7fb fe55 	bl	80006d8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00c      	beq.n	8004a52 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	f003 0310 	and.w	r3, r3, #16
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d007      	beq.n	8004a52 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a44:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a48:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	2210      	movs	r2, #16
 8004a50:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	f003 0320 	and.w	r3, r3, #32
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d00b      	beq.n	8004a74 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	f003 0308 	and.w	r3, r3, #8
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d006      	beq.n	8004a74 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2208      	movs	r2, #8
 8004a6c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f912 	bl	8004c98 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004a74:	6a3b      	ldr	r3, [r7, #32]
 8004a76:	f003 0310 	and.w	r3, r3, #16
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d009      	beq.n	8004a92 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	691b      	ldr	r3, [r3, #16]
 8004a84:	f003 0303 	and.w	r3, r3, #3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d002      	beq.n	8004a92 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 f8f9 	bl	8004c84 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004a92:	6a3b      	ldr	r3, [r7, #32]
 8004a94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d00b      	beq.n	8004ab4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	f003 0310 	and.w	r3, r3, #16
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d006      	beq.n	8004ab4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2210      	movs	r2, #16
 8004aac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f000 f8fc 	bl	8004cac <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004ab4:	6a3b      	ldr	r3, [r7, #32]
 8004ab6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d00b      	beq.n	8004ad6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	f003 0308 	and.w	r3, r3, #8
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d006      	beq.n	8004ad6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2208      	movs	r2, #8
 8004ace:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f8f5 	bl	8004cc0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004ad6:	6a3b      	ldr	r3, [r7, #32]
 8004ad8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d07b      	beq.n	8004bd8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	f003 0304 	and.w	r3, r3, #4
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d072      	beq.n	8004bd0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004aea:	6a3b      	ldr	r3, [r7, #32]
 8004aec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d008      	beq.n	8004b06 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d003      	beq.n	8004b06 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b00:	f043 0301 	orr.w	r3, r3, #1
 8004b04:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004b06:	6a3b      	ldr	r3, [r7, #32]
 8004b08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d008      	beq.n	8004b22 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d003      	beq.n	8004b22 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1c:	f043 0302 	orr.w	r3, r3, #2
 8004b20:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004b22:	6a3b      	ldr	r3, [r7, #32]
 8004b24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d008      	beq.n	8004b3e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d003      	beq.n	8004b3e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b38:	f043 0304 	orr.w	r3, r3, #4
 8004b3c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004b3e:	6a3b      	ldr	r3, [r7, #32]
 8004b40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d043      	beq.n	8004bd0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d03e      	beq.n	8004bd0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004b58:	2b60      	cmp	r3, #96	; 0x60
 8004b5a:	d02b      	beq.n	8004bb4 <HAL_CAN_IRQHandler+0x32a>
 8004b5c:	2b60      	cmp	r3, #96	; 0x60
 8004b5e:	d82e      	bhi.n	8004bbe <HAL_CAN_IRQHandler+0x334>
 8004b60:	2b50      	cmp	r3, #80	; 0x50
 8004b62:	d022      	beq.n	8004baa <HAL_CAN_IRQHandler+0x320>
 8004b64:	2b50      	cmp	r3, #80	; 0x50
 8004b66:	d82a      	bhi.n	8004bbe <HAL_CAN_IRQHandler+0x334>
 8004b68:	2b40      	cmp	r3, #64	; 0x40
 8004b6a:	d019      	beq.n	8004ba0 <HAL_CAN_IRQHandler+0x316>
 8004b6c:	2b40      	cmp	r3, #64	; 0x40
 8004b6e:	d826      	bhi.n	8004bbe <HAL_CAN_IRQHandler+0x334>
 8004b70:	2b30      	cmp	r3, #48	; 0x30
 8004b72:	d010      	beq.n	8004b96 <HAL_CAN_IRQHandler+0x30c>
 8004b74:	2b30      	cmp	r3, #48	; 0x30
 8004b76:	d822      	bhi.n	8004bbe <HAL_CAN_IRQHandler+0x334>
 8004b78:	2b10      	cmp	r3, #16
 8004b7a:	d002      	beq.n	8004b82 <HAL_CAN_IRQHandler+0x2f8>
 8004b7c:	2b20      	cmp	r3, #32
 8004b7e:	d005      	beq.n	8004b8c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004b80:	e01d      	b.n	8004bbe <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b84:	f043 0308 	orr.w	r3, r3, #8
 8004b88:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b8a:	e019      	b.n	8004bc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8e:	f043 0310 	orr.w	r3, r3, #16
 8004b92:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b94:	e014      	b.n	8004bc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b98:	f043 0320 	orr.w	r3, r3, #32
 8004b9c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b9e:	e00f      	b.n	8004bc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ba6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004ba8:	e00a      	b.n	8004bc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bb0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004bb2:	e005      	b.n	8004bc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004bbc:	e000      	b.n	8004bc0 <HAL_CAN_IRQHandler+0x336>
            break;
 8004bbe:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	699a      	ldr	r2, [r3, #24]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004bce:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2204      	movs	r2, #4
 8004bd6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d008      	beq.n	8004bf0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be4:	431a      	orrs	r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f000 f872 	bl	8004cd4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004bf0:	bf00      	nop
 8004bf2:	3728      	adds	r7, #40	; 0x28
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004c14:	bf00      	nop
 8004c16:	370c      	adds	r7, #12
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004c28:	bf00      	nop
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004c3c:	bf00      	nop
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f003 0307 	and.w	r3, r3, #7
 8004cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cf8:	4b0c      	ldr	r3, [pc, #48]	; (8004d2c <__NVIC_SetPriorityGrouping+0x44>)
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cfe:	68ba      	ldr	r2, [r7, #8]
 8004d00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d04:	4013      	ands	r3, r2
 8004d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d1a:	4a04      	ldr	r2, [pc, #16]	; (8004d2c <__NVIC_SetPriorityGrouping+0x44>)
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	60d3      	str	r3, [r2, #12]
}
 8004d20:	bf00      	nop
 8004d22:	3714      	adds	r7, #20
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr
 8004d2c:	e000ed00 	.word	0xe000ed00

08004d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d34:	4b04      	ldr	r3, [pc, #16]	; (8004d48 <__NVIC_GetPriorityGrouping+0x18>)
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	0a1b      	lsrs	r3, r3, #8
 8004d3a:	f003 0307 	and.w	r3, r3, #7
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	e000ed00 	.word	0xe000ed00

08004d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	4603      	mov	r3, r0
 8004d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	db0b      	blt.n	8004d76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d5e:	79fb      	ldrb	r3, [r7, #7]
 8004d60:	f003 021f 	and.w	r2, r3, #31
 8004d64:	4907      	ldr	r1, [pc, #28]	; (8004d84 <__NVIC_EnableIRQ+0x38>)
 8004d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d6a:	095b      	lsrs	r3, r3, #5
 8004d6c:	2001      	movs	r0, #1
 8004d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8004d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004d76:	bf00      	nop
 8004d78:	370c      	adds	r7, #12
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	e000e100 	.word	0xe000e100

08004d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	4603      	mov	r3, r0
 8004d90:	6039      	str	r1, [r7, #0]
 8004d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	db0a      	blt.n	8004db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	b2da      	uxtb	r2, r3
 8004da0:	490c      	ldr	r1, [pc, #48]	; (8004dd4 <__NVIC_SetPriority+0x4c>)
 8004da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004da6:	0112      	lsls	r2, r2, #4
 8004da8:	b2d2      	uxtb	r2, r2
 8004daa:	440b      	add	r3, r1
 8004dac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004db0:	e00a      	b.n	8004dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	b2da      	uxtb	r2, r3
 8004db6:	4908      	ldr	r1, [pc, #32]	; (8004dd8 <__NVIC_SetPriority+0x50>)
 8004db8:	79fb      	ldrb	r3, [r7, #7]
 8004dba:	f003 030f 	and.w	r3, r3, #15
 8004dbe:	3b04      	subs	r3, #4
 8004dc0:	0112      	lsls	r2, r2, #4
 8004dc2:	b2d2      	uxtb	r2, r2
 8004dc4:	440b      	add	r3, r1
 8004dc6:	761a      	strb	r2, [r3, #24]
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr
 8004dd4:	e000e100 	.word	0xe000e100
 8004dd8:	e000ed00 	.word	0xe000ed00

08004ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b089      	sub	sp, #36	; 0x24
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f003 0307 	and.w	r3, r3, #7
 8004dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	f1c3 0307 	rsb	r3, r3, #7
 8004df6:	2b04      	cmp	r3, #4
 8004df8:	bf28      	it	cs
 8004dfa:	2304      	movcs	r3, #4
 8004dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	3304      	adds	r3, #4
 8004e02:	2b06      	cmp	r3, #6
 8004e04:	d902      	bls.n	8004e0c <NVIC_EncodePriority+0x30>
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	3b03      	subs	r3, #3
 8004e0a:	e000      	b.n	8004e0e <NVIC_EncodePriority+0x32>
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1a:	43da      	mvns	r2, r3
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	401a      	ands	r2, r3
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e2e:	43d9      	mvns	r1, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e34:	4313      	orrs	r3, r2
         );
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3724      	adds	r7, #36	; 0x24
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr

08004e42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e42:	b580      	push	{r7, lr}
 8004e44:	b082      	sub	sp, #8
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f7ff ff4c 	bl	8004ce8 <__NVIC_SetPriorityGrouping>
}
 8004e50:	bf00      	nop
 8004e52:	3708      	adds	r7, #8
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	4603      	mov	r3, r0
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
 8004e64:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e6a:	f7ff ff61 	bl	8004d30 <__NVIC_GetPriorityGrouping>
 8004e6e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	68b9      	ldr	r1, [r7, #8]
 8004e74:	6978      	ldr	r0, [r7, #20]
 8004e76:	f7ff ffb1 	bl	8004ddc <NVIC_EncodePriority>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e80:	4611      	mov	r1, r2
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7ff ff80 	bl	8004d88 <__NVIC_SetPriority>
}
 8004e88:	bf00      	nop
 8004e8a:	3718      	adds	r7, #24
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	4603      	mov	r3, r0
 8004e98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f7ff ff54 	bl	8004d4c <__NVIC_EnableIRQ>
}
 8004ea4:	bf00      	nop
 8004ea6:	3708      	adds	r7, #8
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004eb8:	f7ff f85c 	bl	8003f74 <HAL_GetTick>
 8004ebc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e099      	b.n	8004ffc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f022 0201 	bic.w	r2, r2, #1
 8004ee6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ee8:	e00f      	b.n	8004f0a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004eea:	f7ff f843 	bl	8003f74 <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	2b05      	cmp	r3, #5
 8004ef6:	d908      	bls.n	8004f0a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2220      	movs	r2, #32
 8004efc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2203      	movs	r2, #3
 8004f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004f06:	2303      	movs	r3, #3
 8004f08:	e078      	b.n	8004ffc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0301 	and.w	r3, r3, #1
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1e8      	bne.n	8004eea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	4b38      	ldr	r3, [pc, #224]	; (8005004 <HAL_DMA_Init+0x158>)
 8004f24:	4013      	ands	r3, r2
 8004f26:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	685a      	ldr	r2, [r3, #4]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f36:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f42:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f4e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a1b      	ldr	r3, [r3, #32]
 8004f54:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f60:	2b04      	cmp	r3, #4
 8004f62:	d107      	bne.n	8004f74 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	697a      	ldr	r2, [r7, #20]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	697a      	ldr	r2, [r7, #20]
 8004f7a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	f023 0307 	bic.w	r3, r3, #7
 8004f8a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	d117      	bne.n	8004fce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d00e      	beq.n	8004fce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 fb01 	bl	80055b8 <DMA_CheckFifoParam>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d008      	beq.n	8004fce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2240      	movs	r2, #64	; 0x40
 8004fc0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e016      	b.n	8004ffc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 fab8 	bl	800554c <DMA_CalcBaseAndBitshift>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fe4:	223f      	movs	r2, #63	; 0x3f
 8004fe6:	409a      	lsls	r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3718      	adds	r7, #24
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	f010803f 	.word	0xf010803f

08005008 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
 8005014:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005016:	2300      	movs	r3, #0
 8005018:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800501e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005026:	2b01      	cmp	r3, #1
 8005028:	d101      	bne.n	800502e <HAL_DMA_Start_IT+0x26>
 800502a:	2302      	movs	r3, #2
 800502c:	e040      	b.n	80050b0 <HAL_DMA_Start_IT+0xa8>
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2201      	movs	r2, #1
 8005032:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800503c:	b2db      	uxtb	r3, r3
 800503e:	2b01      	cmp	r3, #1
 8005040:	d12f      	bne.n	80050a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2202      	movs	r2, #2
 8005046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	68b9      	ldr	r1, [r7, #8]
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	f000 fa4a 	bl	80054f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005060:	223f      	movs	r2, #63	; 0x3f
 8005062:	409a      	lsls	r2, r3
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f042 0216 	orr.w	r2, r2, #22
 8005076:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507c:	2b00      	cmp	r3, #0
 800507e:	d007      	beq.n	8005090 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f042 0208 	orr.w	r2, r2, #8
 800508e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f042 0201 	orr.w	r2, r2, #1
 800509e:	601a      	str	r2, [r3, #0]
 80050a0:	e005      	b.n	80050ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80050aa:	2302      	movs	r3, #2
 80050ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80050ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3718      	adds	r7, #24
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80050c6:	f7fe ff55 	bl	8003f74 <HAL_GetTick>
 80050ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d008      	beq.n	80050ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2280      	movs	r2, #128	; 0x80
 80050dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e052      	b.n	8005190 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 0216 	bic.w	r2, r2, #22
 80050f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	695a      	ldr	r2, [r3, #20]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005108:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510e:	2b00      	cmp	r3, #0
 8005110:	d103      	bne.n	800511a <HAL_DMA_Abort+0x62>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005116:	2b00      	cmp	r3, #0
 8005118:	d007      	beq.n	800512a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f022 0208 	bic.w	r2, r2, #8
 8005128:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 0201 	bic.w	r2, r2, #1
 8005138:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800513a:	e013      	b.n	8005164 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800513c:	f7fe ff1a 	bl	8003f74 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b05      	cmp	r3, #5
 8005148:	d90c      	bls.n	8005164 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2220      	movs	r2, #32
 800514e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2203      	movs	r2, #3
 800515c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e015      	b.n	8005190 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1e4      	bne.n	800513c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005176:	223f      	movs	r2, #63	; 0x3f
 8005178:	409a      	lsls	r2, r3
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d004      	beq.n	80051b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2280      	movs	r2, #128	; 0x80
 80051b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e00c      	b.n	80051d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2205      	movs	r2, #5
 80051ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f022 0201 	bic.w	r2, r2, #1
 80051cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80051ce:	2300      	movs	r3, #0
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b086      	sub	sp, #24
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80051e8:	4b92      	ldr	r3, [pc, #584]	; (8005434 <HAL_DMA_IRQHandler+0x258>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a92      	ldr	r2, [pc, #584]	; (8005438 <HAL_DMA_IRQHandler+0x25c>)
 80051ee:	fba2 2303 	umull	r2, r3, r2, r3
 80051f2:	0a9b      	lsrs	r3, r3, #10
 80051f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005206:	2208      	movs	r2, #8
 8005208:	409a      	lsls	r2, r3
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	4013      	ands	r3, r2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d01a      	beq.n	8005248 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0304 	and.w	r3, r3, #4
 800521c:	2b00      	cmp	r3, #0
 800521e:	d013      	beq.n	8005248 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f022 0204 	bic.w	r2, r2, #4
 800522e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005234:	2208      	movs	r2, #8
 8005236:	409a      	lsls	r2, r3
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005240:	f043 0201 	orr.w	r2, r3, #1
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800524c:	2201      	movs	r2, #1
 800524e:	409a      	lsls	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	4013      	ands	r3, r2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d012      	beq.n	800527e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00b      	beq.n	800527e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800526a:	2201      	movs	r2, #1
 800526c:	409a      	lsls	r2, r3
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005276:	f043 0202 	orr.w	r2, r3, #2
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005282:	2204      	movs	r2, #4
 8005284:	409a      	lsls	r2, r3
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	4013      	ands	r3, r2
 800528a:	2b00      	cmp	r3, #0
 800528c:	d012      	beq.n	80052b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 0302 	and.w	r3, r3, #2
 8005298:	2b00      	cmp	r3, #0
 800529a:	d00b      	beq.n	80052b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052a0:	2204      	movs	r2, #4
 80052a2:	409a      	lsls	r2, r3
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ac:	f043 0204 	orr.w	r2, r3, #4
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052b8:	2210      	movs	r2, #16
 80052ba:	409a      	lsls	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4013      	ands	r3, r2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d043      	beq.n	800534c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0308 	and.w	r3, r3, #8
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d03c      	beq.n	800534c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052d6:	2210      	movs	r2, #16
 80052d8:	409a      	lsls	r2, r3
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d018      	beq.n	800531e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d108      	bne.n	800530c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d024      	beq.n	800534c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	4798      	blx	r3
 800530a:	e01f      	b.n	800534c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005310:	2b00      	cmp	r3, #0
 8005312:	d01b      	beq.n	800534c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	4798      	blx	r3
 800531c:	e016      	b.n	800534c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005328:	2b00      	cmp	r3, #0
 800532a:	d107      	bne.n	800533c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 0208 	bic.w	r2, r2, #8
 800533a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005340:	2b00      	cmp	r3, #0
 8005342:	d003      	beq.n	800534c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005350:	2220      	movs	r2, #32
 8005352:	409a      	lsls	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	4013      	ands	r3, r2
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 808e 	beq.w	800547a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 0310 	and.w	r3, r3, #16
 8005368:	2b00      	cmp	r3, #0
 800536a:	f000 8086 	beq.w	800547a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005372:	2220      	movs	r2, #32
 8005374:	409a      	lsls	r2, r3
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005380:	b2db      	uxtb	r3, r3
 8005382:	2b05      	cmp	r3, #5
 8005384:	d136      	bne.n	80053f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f022 0216 	bic.w	r2, r2, #22
 8005394:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	695a      	ldr	r2, [r3, #20]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d103      	bne.n	80053b6 <HAL_DMA_IRQHandler+0x1da>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d007      	beq.n	80053c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f022 0208 	bic.w	r2, r2, #8
 80053c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ca:	223f      	movs	r2, #63	; 0x3f
 80053cc:	409a      	lsls	r2, r3
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d07d      	beq.n	80054e6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	4798      	blx	r3
        }
        return;
 80053f2:	e078      	b.n	80054e6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d01c      	beq.n	800543c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d108      	bne.n	8005422 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005414:	2b00      	cmp	r3, #0
 8005416:	d030      	beq.n	800547a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	4798      	blx	r3
 8005420:	e02b      	b.n	800547a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005426:	2b00      	cmp	r3, #0
 8005428:	d027      	beq.n	800547a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	4798      	blx	r3
 8005432:	e022      	b.n	800547a <HAL_DMA_IRQHandler+0x29e>
 8005434:	20000074 	.word	0x20000074
 8005438:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10f      	bne.n	800546a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f022 0210 	bic.w	r2, r2, #16
 8005458:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2201      	movs	r2, #1
 8005466:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800546e:	2b00      	cmp	r3, #0
 8005470:	d003      	beq.n	800547a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800547e:	2b00      	cmp	r3, #0
 8005480:	d032      	beq.n	80054e8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d022      	beq.n	80054d4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2205      	movs	r2, #5
 8005492:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f022 0201 	bic.w	r2, r2, #1
 80054a4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	3301      	adds	r3, #1
 80054aa:	60bb      	str	r3, [r7, #8]
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d307      	bcc.n	80054c2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1f2      	bne.n	80054a6 <HAL_DMA_IRQHandler+0x2ca>
 80054c0:	e000      	b.n	80054c4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80054c2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d005      	beq.n	80054e8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	4798      	blx	r3
 80054e4:	e000      	b.n	80054e8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80054e6:	bf00      	nop
    }
  }
}
 80054e8:	3718      	adds	r7, #24
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop

080054f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	607a      	str	r2, [r7, #4]
 80054fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800550c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	683a      	ldr	r2, [r7, #0]
 8005514:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	2b40      	cmp	r3, #64	; 0x40
 800551c:	d108      	bne.n	8005530 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800552e:	e007      	b.n	8005540 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68ba      	ldr	r2, [r7, #8]
 8005536:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	60da      	str	r2, [r3, #12]
}
 8005540:	bf00      	nop
 8005542:	3714      	adds	r7, #20
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	b2db      	uxtb	r3, r3
 800555a:	3b10      	subs	r3, #16
 800555c:	4a14      	ldr	r2, [pc, #80]	; (80055b0 <DMA_CalcBaseAndBitshift+0x64>)
 800555e:	fba2 2303 	umull	r2, r3, r2, r3
 8005562:	091b      	lsrs	r3, r3, #4
 8005564:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005566:	4a13      	ldr	r2, [pc, #76]	; (80055b4 <DMA_CalcBaseAndBitshift+0x68>)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4413      	add	r3, r2
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	461a      	mov	r2, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2b03      	cmp	r3, #3
 8005578:	d909      	bls.n	800558e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005582:	f023 0303 	bic.w	r3, r3, #3
 8005586:	1d1a      	adds	r2, r3, #4
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	659a      	str	r2, [r3, #88]	; 0x58
 800558c:	e007      	b.n	800559e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005596:	f023 0303 	bic.w	r3, r3, #3
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3714      	adds	r7, #20
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop
 80055b0:	aaaaaaab 	.word	0xaaaaaaab
 80055b4:	0800b988 	.word	0x0800b988

080055b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055c0:	2300      	movs	r3, #0
 80055c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d11f      	bne.n	8005612 <DMA_CheckFifoParam+0x5a>
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b03      	cmp	r3, #3
 80055d6:	d856      	bhi.n	8005686 <DMA_CheckFifoParam+0xce>
 80055d8:	a201      	add	r2, pc, #4	; (adr r2, 80055e0 <DMA_CheckFifoParam+0x28>)
 80055da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055de:	bf00      	nop
 80055e0:	080055f1 	.word	0x080055f1
 80055e4:	08005603 	.word	0x08005603
 80055e8:	080055f1 	.word	0x080055f1
 80055ec:	08005687 	.word	0x08005687
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d046      	beq.n	800568a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005600:	e043      	b.n	800568a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005606:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800560a:	d140      	bne.n	800568e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005610:	e03d      	b.n	800568e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800561a:	d121      	bne.n	8005660 <DMA_CheckFifoParam+0xa8>
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	2b03      	cmp	r3, #3
 8005620:	d837      	bhi.n	8005692 <DMA_CheckFifoParam+0xda>
 8005622:	a201      	add	r2, pc, #4	; (adr r2, 8005628 <DMA_CheckFifoParam+0x70>)
 8005624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005628:	08005639 	.word	0x08005639
 800562c:	0800563f 	.word	0x0800563f
 8005630:	08005639 	.word	0x08005639
 8005634:	08005651 	.word	0x08005651
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	73fb      	strb	r3, [r7, #15]
      break;
 800563c:	e030      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005642:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005646:	2b00      	cmp	r3, #0
 8005648:	d025      	beq.n	8005696 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800564e:	e022      	b.n	8005696 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005654:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005658:	d11f      	bne.n	800569a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800565e:	e01c      	b.n	800569a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	2b02      	cmp	r3, #2
 8005664:	d903      	bls.n	800566e <DMA_CheckFifoParam+0xb6>
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	2b03      	cmp	r3, #3
 800566a:	d003      	beq.n	8005674 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800566c:	e018      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	73fb      	strb	r3, [r7, #15]
      break;
 8005672:	e015      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005678:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d00e      	beq.n	800569e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	73fb      	strb	r3, [r7, #15]
      break;
 8005684:	e00b      	b.n	800569e <DMA_CheckFifoParam+0xe6>
      break;
 8005686:	bf00      	nop
 8005688:	e00a      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;
 800568a:	bf00      	nop
 800568c:	e008      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;
 800568e:	bf00      	nop
 8005690:	e006      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;
 8005692:	bf00      	nop
 8005694:	e004      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;
 8005696:	bf00      	nop
 8005698:	e002      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800569a:	bf00      	nop
 800569c:	e000      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;
 800569e:	bf00      	nop
    }
  } 
  
  return status; 
 80056a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop

080056b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b089      	sub	sp, #36	; 0x24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80056ba:	2300      	movs	r3, #0
 80056bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80056be:	2300      	movs	r3, #0
 80056c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056c6:	2300      	movs	r3, #0
 80056c8:	61fb      	str	r3, [r7, #28]
 80056ca:	e165      	b.n	8005998 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80056cc:	2201      	movs	r2, #1
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	fa02 f303 	lsl.w	r3, r2, r3
 80056d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	4013      	ands	r3, r2
 80056de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80056e0:	693a      	ldr	r2, [r7, #16]
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	429a      	cmp	r2, r3
 80056e6:	f040 8154 	bne.w	8005992 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f003 0303 	and.w	r3, r3, #3
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d005      	beq.n	8005702 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d130      	bne.n	8005764 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	005b      	lsls	r3, r3, #1
 800570c:	2203      	movs	r2, #3
 800570e:	fa02 f303 	lsl.w	r3, r2, r3
 8005712:	43db      	mvns	r3, r3
 8005714:	69ba      	ldr	r2, [r7, #24]
 8005716:	4013      	ands	r3, r2
 8005718:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	005b      	lsls	r3, r3, #1
 8005722:	fa02 f303 	lsl.w	r3, r2, r3
 8005726:	69ba      	ldr	r2, [r7, #24]
 8005728:	4313      	orrs	r3, r2
 800572a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	69ba      	ldr	r2, [r7, #24]
 8005730:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005738:	2201      	movs	r2, #1
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	fa02 f303 	lsl.w	r3, r2, r3
 8005740:	43db      	mvns	r3, r3
 8005742:	69ba      	ldr	r2, [r7, #24]
 8005744:	4013      	ands	r3, r2
 8005746:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	091b      	lsrs	r3, r3, #4
 800574e:	f003 0201 	and.w	r2, r3, #1
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	fa02 f303 	lsl.w	r3, r2, r3
 8005758:	69ba      	ldr	r2, [r7, #24]
 800575a:	4313      	orrs	r3, r2
 800575c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	69ba      	ldr	r2, [r7, #24]
 8005762:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	f003 0303 	and.w	r3, r3, #3
 800576c:	2b03      	cmp	r3, #3
 800576e:	d017      	beq.n	80057a0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	005b      	lsls	r3, r3, #1
 800577a:	2203      	movs	r2, #3
 800577c:	fa02 f303 	lsl.w	r3, r2, r3
 8005780:	43db      	mvns	r3, r3
 8005782:	69ba      	ldr	r2, [r7, #24]
 8005784:	4013      	ands	r3, r2
 8005786:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	005b      	lsls	r3, r3, #1
 8005790:	fa02 f303 	lsl.w	r3, r2, r3
 8005794:	69ba      	ldr	r2, [r7, #24]
 8005796:	4313      	orrs	r3, r2
 8005798:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	69ba      	ldr	r2, [r7, #24]
 800579e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f003 0303 	and.w	r3, r3, #3
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d123      	bne.n	80057f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	08da      	lsrs	r2, r3, #3
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	3208      	adds	r2, #8
 80057b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	f003 0307 	and.w	r3, r3, #7
 80057c0:	009b      	lsls	r3, r3, #2
 80057c2:	220f      	movs	r2, #15
 80057c4:	fa02 f303 	lsl.w	r3, r2, r3
 80057c8:	43db      	mvns	r3, r3
 80057ca:	69ba      	ldr	r2, [r7, #24]
 80057cc:	4013      	ands	r3, r2
 80057ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	691a      	ldr	r2, [r3, #16]
 80057d4:	69fb      	ldr	r3, [r7, #28]
 80057d6:	f003 0307 	and.w	r3, r3, #7
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	fa02 f303 	lsl.w	r3, r2, r3
 80057e0:	69ba      	ldr	r2, [r7, #24]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	08da      	lsrs	r2, r3, #3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	3208      	adds	r2, #8
 80057ee:	69b9      	ldr	r1, [r7, #24]
 80057f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	005b      	lsls	r3, r3, #1
 80057fe:	2203      	movs	r2, #3
 8005800:	fa02 f303 	lsl.w	r3, r2, r3
 8005804:	43db      	mvns	r3, r3
 8005806:	69ba      	ldr	r2, [r7, #24]
 8005808:	4013      	ands	r3, r2
 800580a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f003 0203 	and.w	r2, r3, #3
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	005b      	lsls	r3, r3, #1
 8005818:	fa02 f303 	lsl.w	r3, r2, r3
 800581c:	69ba      	ldr	r2, [r7, #24]
 800581e:	4313      	orrs	r3, r2
 8005820:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	69ba      	ldr	r2, [r7, #24]
 8005826:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005830:	2b00      	cmp	r3, #0
 8005832:	f000 80ae 	beq.w	8005992 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005836:	2300      	movs	r3, #0
 8005838:	60fb      	str	r3, [r7, #12]
 800583a:	4b5d      	ldr	r3, [pc, #372]	; (80059b0 <HAL_GPIO_Init+0x300>)
 800583c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800583e:	4a5c      	ldr	r2, [pc, #368]	; (80059b0 <HAL_GPIO_Init+0x300>)
 8005840:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005844:	6453      	str	r3, [r2, #68]	; 0x44
 8005846:	4b5a      	ldr	r3, [pc, #360]	; (80059b0 <HAL_GPIO_Init+0x300>)
 8005848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800584a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800584e:	60fb      	str	r3, [r7, #12]
 8005850:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005852:	4a58      	ldr	r2, [pc, #352]	; (80059b4 <HAL_GPIO_Init+0x304>)
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	089b      	lsrs	r3, r3, #2
 8005858:	3302      	adds	r3, #2
 800585a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800585e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	f003 0303 	and.w	r3, r3, #3
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	220f      	movs	r2, #15
 800586a:	fa02 f303 	lsl.w	r3, r2, r3
 800586e:	43db      	mvns	r3, r3
 8005870:	69ba      	ldr	r2, [r7, #24]
 8005872:	4013      	ands	r3, r2
 8005874:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a4f      	ldr	r2, [pc, #316]	; (80059b8 <HAL_GPIO_Init+0x308>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d025      	beq.n	80058ca <HAL_GPIO_Init+0x21a>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a4e      	ldr	r2, [pc, #312]	; (80059bc <HAL_GPIO_Init+0x30c>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d01f      	beq.n	80058c6 <HAL_GPIO_Init+0x216>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a4d      	ldr	r2, [pc, #308]	; (80059c0 <HAL_GPIO_Init+0x310>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d019      	beq.n	80058c2 <HAL_GPIO_Init+0x212>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a4c      	ldr	r2, [pc, #304]	; (80059c4 <HAL_GPIO_Init+0x314>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d013      	beq.n	80058be <HAL_GPIO_Init+0x20e>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a4b      	ldr	r2, [pc, #300]	; (80059c8 <HAL_GPIO_Init+0x318>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d00d      	beq.n	80058ba <HAL_GPIO_Init+0x20a>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a4a      	ldr	r2, [pc, #296]	; (80059cc <HAL_GPIO_Init+0x31c>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d007      	beq.n	80058b6 <HAL_GPIO_Init+0x206>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a49      	ldr	r2, [pc, #292]	; (80059d0 <HAL_GPIO_Init+0x320>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d101      	bne.n	80058b2 <HAL_GPIO_Init+0x202>
 80058ae:	2306      	movs	r3, #6
 80058b0:	e00c      	b.n	80058cc <HAL_GPIO_Init+0x21c>
 80058b2:	2307      	movs	r3, #7
 80058b4:	e00a      	b.n	80058cc <HAL_GPIO_Init+0x21c>
 80058b6:	2305      	movs	r3, #5
 80058b8:	e008      	b.n	80058cc <HAL_GPIO_Init+0x21c>
 80058ba:	2304      	movs	r3, #4
 80058bc:	e006      	b.n	80058cc <HAL_GPIO_Init+0x21c>
 80058be:	2303      	movs	r3, #3
 80058c0:	e004      	b.n	80058cc <HAL_GPIO_Init+0x21c>
 80058c2:	2302      	movs	r3, #2
 80058c4:	e002      	b.n	80058cc <HAL_GPIO_Init+0x21c>
 80058c6:	2301      	movs	r3, #1
 80058c8:	e000      	b.n	80058cc <HAL_GPIO_Init+0x21c>
 80058ca:	2300      	movs	r3, #0
 80058cc:	69fa      	ldr	r2, [r7, #28]
 80058ce:	f002 0203 	and.w	r2, r2, #3
 80058d2:	0092      	lsls	r2, r2, #2
 80058d4:	4093      	lsls	r3, r2
 80058d6:	69ba      	ldr	r2, [r7, #24]
 80058d8:	4313      	orrs	r3, r2
 80058da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058dc:	4935      	ldr	r1, [pc, #212]	; (80059b4 <HAL_GPIO_Init+0x304>)
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	089b      	lsrs	r3, r3, #2
 80058e2:	3302      	adds	r3, #2
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80058ea:	4b3a      	ldr	r3, [pc, #232]	; (80059d4 <HAL_GPIO_Init+0x324>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	43db      	mvns	r3, r3
 80058f4:	69ba      	ldr	r2, [r7, #24]
 80058f6:	4013      	ands	r3, r2
 80058f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005906:	69ba      	ldr	r2, [r7, #24]
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	4313      	orrs	r3, r2
 800590c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800590e:	4a31      	ldr	r2, [pc, #196]	; (80059d4 <HAL_GPIO_Init+0x324>)
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005914:	4b2f      	ldr	r3, [pc, #188]	; (80059d4 <HAL_GPIO_Init+0x324>)
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	43db      	mvns	r3, r3
 800591e:	69ba      	ldr	r2, [r7, #24]
 8005920:	4013      	ands	r3, r2
 8005922:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d003      	beq.n	8005938 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005930:	69ba      	ldr	r2, [r7, #24]
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	4313      	orrs	r3, r2
 8005936:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005938:	4a26      	ldr	r2, [pc, #152]	; (80059d4 <HAL_GPIO_Init+0x324>)
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800593e:	4b25      	ldr	r3, [pc, #148]	; (80059d4 <HAL_GPIO_Init+0x324>)
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	43db      	mvns	r3, r3
 8005948:	69ba      	ldr	r2, [r7, #24]
 800594a:	4013      	ands	r3, r2
 800594c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800595a:	69ba      	ldr	r2, [r7, #24]
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	4313      	orrs	r3, r2
 8005960:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005962:	4a1c      	ldr	r2, [pc, #112]	; (80059d4 <HAL_GPIO_Init+0x324>)
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005968:	4b1a      	ldr	r3, [pc, #104]	; (80059d4 <HAL_GPIO_Init+0x324>)
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	43db      	mvns	r3, r3
 8005972:	69ba      	ldr	r2, [r7, #24]
 8005974:	4013      	ands	r3, r2
 8005976:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005980:	2b00      	cmp	r3, #0
 8005982:	d003      	beq.n	800598c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	4313      	orrs	r3, r2
 800598a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800598c:	4a11      	ldr	r2, [pc, #68]	; (80059d4 <HAL_GPIO_Init+0x324>)
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	3301      	adds	r3, #1
 8005996:	61fb      	str	r3, [r7, #28]
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	2b0f      	cmp	r3, #15
 800599c:	f67f ae96 	bls.w	80056cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80059a0:	bf00      	nop
 80059a2:	bf00      	nop
 80059a4:	3724      	adds	r7, #36	; 0x24
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	40023800 	.word	0x40023800
 80059b4:	40013800 	.word	0x40013800
 80059b8:	40020000 	.word	0x40020000
 80059bc:	40020400 	.word	0x40020400
 80059c0:	40020800 	.word	0x40020800
 80059c4:	40020c00 	.word	0x40020c00
 80059c8:	40021000 	.word	0x40021000
 80059cc:	40021400 	.word	0x40021400
 80059d0:	40021800 	.word	0x40021800
 80059d4:	40013c00 	.word	0x40013c00

080059d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	460b      	mov	r3, r1
 80059e2:	807b      	strh	r3, [r7, #2]
 80059e4:	4613      	mov	r3, r2
 80059e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80059e8:	787b      	ldrb	r3, [r7, #1]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d003      	beq.n	80059f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80059ee:	887a      	ldrh	r2, [r7, #2]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80059f4:	e003      	b.n	80059fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80059f6:	887b      	ldrh	r3, [r7, #2]
 80059f8:	041a      	lsls	r2, r3, #16
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	619a      	str	r2, [r3, #24]
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
	...

08005a0c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b086      	sub	sp, #24
 8005a10:	af02      	add	r7, sp, #8
 8005a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005a14:	f7fe faae 	bl	8003f74 <HAL_GetTick>
 8005a18:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d101      	bne.n	8005a24 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e069      	b.n	8005af8 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10b      	bne.n	8005a48 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f7fd fb61 	bl	8003100 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005a3e:	f241 3188 	movw	r1, #5000	; 0x1388
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 fd46 	bl	80064d4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	3b01      	subs	r3, #1
 8005a58:	021a      	lsls	r2, r3, #8
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	430a      	orrs	r2, r1
 8005a60:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a66:	9300      	str	r3, [sp, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	2120      	movs	r1, #32
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 fd71 	bl	8006556 <QSPI_WaitFlagStateUntilTimeout>
 8005a74:	4603      	mov	r3, r0
 8005a76:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005a78:	7afb      	ldrb	r3, [r7, #11]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d137      	bne.n	8005aee <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005a88:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	6852      	ldr	r2, [r2, #4]
 8005a90:	0611      	lsls	r1, r2, #24
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	68d2      	ldr	r2, [r2, #12]
 8005a96:	4311      	orrs	r1, r2
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	69d2      	ldr	r2, [r2, #28]
 8005a9c:	4311      	orrs	r1, r2
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	6a12      	ldr	r2, [r2, #32]
 8005aa2:	4311      	orrs	r1, r2
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	6812      	ldr	r2, [r2, #0]
 8005aa8:	430b      	orrs	r3, r1
 8005aaa:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	685a      	ldr	r2, [r3, #4]
 8005ab2:	4b13      	ldr	r3, [pc, #76]	; (8005b00 <HAL_QSPI_Init+0xf4>)
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	6912      	ldr	r2, [r2, #16]
 8005aba:	0411      	lsls	r1, r2, #16
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	6952      	ldr	r2, [r2, #20]
 8005ac0:	4311      	orrs	r1, r2
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	6992      	ldr	r2, [r2, #24]
 8005ac6:	4311      	orrs	r1, r2
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	6812      	ldr	r2, [r2, #0]
 8005acc:	430b      	orrs	r3, r1
 8005ace:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f042 0201 	orr.w	r2, r2, #1
 8005ade:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8005af6:	7afb      	ldrb	r3, [r7, #11]
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	ffe0f8fe 	.word	0xffe0f8fe

08005b04 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	f003 0304 	and.w	r3, r3, #4
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d064      	beq.n	8005bf0 <HAL_QSPI_IRQHandler+0xec>
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d05f      	beq.n	8005bf0 <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	3320      	adds	r3, #32
 8005b36:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	2b12      	cmp	r3, #18
 8005b42:	d125      	bne.n	8005b90 <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005b44:	e01c      	b.n	8005b80 <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d00f      	beq.n	8005b6e <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b52:	781a      	ldrb	r2, [r3, #0]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b5c:	1c5a      	adds	r2, r3, #1
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	625a      	str	r2, [r3, #36]	; 0x24
          hqspi->TxXferCount--;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b66:	1e5a      	subs	r2, r3, #1
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	62da      	str	r2, [r3, #44]	; 0x2c
 8005b6c:	e008      	b.n	8005b80 <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b7c:	601a      	str	r2, [r3, #0]
          break;
 8005b7e:	e033      	b.n	8005be8 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	f003 0304 	and.w	r3, r3, #4
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1db      	bne.n	8005b46 <HAL_QSPI_IRQHandler+0x42>
 8005b8e:	e02b      	b.n	8005be8 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b22      	cmp	r3, #34	; 0x22
 8005b9a:	d125      	bne.n	8005be8 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005b9c:	e01d      	b.n	8005bda <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d010      	beq.n	8005bc8 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005baa:	68fa      	ldr	r2, [r7, #12]
 8005bac:	7812      	ldrb	r2, [r2, #0]
 8005bae:	b2d2      	uxtb	r2, r2
 8005bb0:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb6:	1c5a      	adds	r2, r3, #1
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	631a      	str	r2, [r3, #48]	; 0x30
          hqspi->RxXferCount--;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc0:	1e5a      	subs	r2, r3, #1
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	639a      	str	r2, [r3, #56]	; 0x38
 8005bc6:	e008      	b.n	8005bda <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005bd6:	601a      	str	r2, [r3, #0]
          break;
 8005bd8:	e006      	b.n	8005be8 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	f003 0304 	and.w	r3, r3, #4
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1da      	bne.n	8005b9e <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 fb8b 	bl	8006304 <HAL_QSPI_FifoThresholdCallback>
 8005bee:	e142      	b.n	8005e76 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f003 0302 	and.w	r3, r3, #2
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f000 80b6 	beq.w	8005d68 <HAL_QSPI_IRQHandler+0x264>
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 80b0 	beq.w	8005d68 <HAL_QSPI_IRQHandler+0x264>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2202      	movs	r2, #2
 8005c0e:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8005c1e:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b12      	cmp	r3, #18
 8005c2a:	d123      	bne.n	8005c74 <HAL_QSPI_IRQHandler+0x170>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0304 	and.w	r3, r3, #4
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d011      	beq.n	8005c5e <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 0204 	bic.w	r2, r2, #4
 8005c48:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 0201 	bic.w	r2, r2, #1
 8005c5c:	601a      	str	r2, [r3, #0]
      }

      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 fbdc 	bl	800641c <HAL_QSPI_Abort_IT>

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 fb3f 	bl	80062f0 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005c72:	e0fd      	b.n	8005e70 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b22      	cmp	r3, #34	; 0x22
 8005c7e:	d146      	bne.n	8005d0e <HAL_QSPI_IRQHandler+0x20a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0304 	and.w	r3, r3, #4
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d012      	beq.n	8005cb4 <HAL_QSPI_IRQHandler+0x1b0>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f022 0204 	bic.w	r2, r2, #4
 8005c9c:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f022 0201 	bic.w	r2, r2, #1
 8005cb0:	601a      	str	r2, [r3, #0]
 8005cb2:	e021      	b.n	8005cf8 <HAL_QSPI_IRQHandler+0x1f4>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	3320      	adds	r3, #32
 8005cba:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8005cbc:	e013      	b.n	8005ce6 <HAL_QSPI_IRQHandler+0x1e2>
        {
          if (hqspi->RxXferCount > 0U)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d017      	beq.n	8005cf6 <HAL_QSPI_IRQHandler+0x1f2>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	7812      	ldrb	r2, [r2, #0]
 8005cce:	b2d2      	uxtb	r2, r2
 8005cd0:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cd6:	1c5a      	adds	r2, r3, #1
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	631a      	str	r2, [r3, #48]	; 0x30
            hqspi->RxXferCount--;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce0:	1e5a      	subs	r2, r3, #1
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	639a      	str	r2, [r3, #56]	; 0x38
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d1e4      	bne.n	8005cbe <HAL_QSPI_IRQHandler+0x1ba>
 8005cf4:	e000      	b.n	8005cf8 <HAL_QSPI_IRQHandler+0x1f4>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8005cf6:	bf00      	nop
          }
        }
      }

      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 fb8f 	bl	800641c <HAL_QSPI_Abort_IT>

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 fae8 	bl	80062dc <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005d0c:	e0b0      	b.n	8005e70 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	2b02      	cmp	r3, #2
 8005d18:	d107      	bne.n	8005d2a <HAL_QSPI_IRQHandler+0x226>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f000 fad0 	bl	80062c8 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005d28:	e0a2      	b.n	8005e70 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	2b08      	cmp	r3, #8
 8005d34:	f040 809c 	bne.w	8005e70 <HAL_QSPI_IRQHandler+0x36c>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	695a      	ldr	r2, [r3, #20]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005d46:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d103      	bne.n	8005d60 <HAL_QSPI_IRQHandler+0x25c>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f000 faab 	bl	80062b4 <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005d5e:	e087      	b.n	8005e70 <HAL_QSPI_IRQHandler+0x36c>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f000 fa9d 	bl	80062a0 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005d66:	e083      	b.n	8005e70 <HAL_QSPI_IRQHandler+0x36c>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	f003 0308 	and.w	r3, r3, #8
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d01f      	beq.n	8005db2 <HAL_QSPI_IRQHandler+0x2ae>
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d01a      	beq.n	8005db2 <HAL_QSPI_IRQHandler+0x2ae>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2208      	movs	r2, #8
 8005d82:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00b      	beq.n	8005daa <HAL_QSPI_IRQHandler+0x2a6>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8005da0:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2201      	movs	r2, #1
 8005da6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 fab4 	bl	8006318 <HAL_QSPI_StatusMatchCallback>
 8005db0:	e061      	b.n	8005e76 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	f003 0301 	and.w	r3, r3, #1
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d047      	beq.n	8005e4c <HAL_QSPI_IRQHandler+0x348>
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d042      	beq.n	8005e4c <HAL_QSPI_IRQHandler+0x348>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8005ddc:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005de2:	f043 0202 	orr.w	r2, r3, #2
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	645a      	str	r2, [r3, #68]	; 0x44

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 0304 	and.w	r3, r3, #4
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d021      	beq.n	8005e3c <HAL_QSPI_IRQHandler+0x338>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f022 0204 	bic.w	r2, r2, #4
 8005e06:	601a      	str	r2, [r3, #0]

      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e0c:	4a1c      	ldr	r2, [pc, #112]	; (8005e80 <HAL_QSPI_IRQHandler+0x37c>)
 8005e0e:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e14:	4618      	mov	r0, r3
 8005e16:	f7ff f9bf 	bl	8005198 <HAL_DMA_Abort_IT>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d029      	beq.n	8005e74 <HAL_QSPI_IRQHandler+0x370>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e24:	f043 0204 	orr.w	r2, r3, #4
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 fa33 	bl	80062a0 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005e3a:	e01b      	b.n	8005e74 <HAL_QSPI_IRQHandler+0x370>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 fa2b 	bl	80062a0 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005e4a:	e013      	b.n	8005e74 <HAL_QSPI_IRQHandler+0x370>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	f003 0310 	and.w	r3, r3, #16
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d00f      	beq.n	8005e76 <HAL_QSPI_IRQHandler+0x372>
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00a      	beq.n	8005e76 <HAL_QSPI_IRQHandler+0x372>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2210      	movs	r2, #16
 8005e66:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f000 fa5f 	bl	800632c <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 8005e6e:	e002      	b.n	8005e76 <HAL_QSPI_IRQHandler+0x372>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005e70:	bf00      	nop
 8005e72:	e000      	b.n	8005e76 <HAL_QSPI_IRQHandler+0x372>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005e74:	bf00      	nop
}
 8005e76:	bf00      	nop
 8005e78:	3718      	adds	r7, #24
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}
 8005e7e:	bf00      	nop
 8005e80:	080064f1 	.word	0x080064f1

08005e84 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b088      	sub	sp, #32
 8005e88:	af02      	add	r7, sp, #8
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005e90:	f7fe f870 	bl	8003f74 <HAL_GetTick>
 8005e94:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d101      	bne.n	8005ea6 <HAL_QSPI_Command+0x22>
 8005ea2:	2302      	movs	r3, #2
 8005ea4:	e048      	b.n	8005f38 <HAL_QSPI_Command+0xb4>
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d137      	bne.n	8005f2a <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2202      	movs	r2, #2
 8005ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	2120      	movs	r1, #32
 8005ed2:	68f8      	ldr	r0, [r7, #12]
 8005ed4:	f000 fb3f 	bl	8006556 <QSPI_WaitFlagStateUntilTimeout>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8005edc:	7dfb      	ldrb	r3, [r7, #23]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d125      	bne.n	8005f2e <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	68b9      	ldr	r1, [r7, #8]
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f000 fb6c 	bl	80065c4 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d115      	bne.n	8005f20 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	9300      	str	r3, [sp, #0]
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	2201      	movs	r2, #1
 8005efc:	2102      	movs	r1, #2
 8005efe:	68f8      	ldr	r0, [r7, #12]
 8005f00:	f000 fb29 	bl	8006556 <QSPI_WaitFlagStateUntilTimeout>
 8005f04:	4603      	mov	r3, r0
 8005f06:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8005f08:	7dfb      	ldrb	r3, [r7, #23]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d10f      	bne.n	8005f2e <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	2202      	movs	r2, #2
 8005f14:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f1e:	e006      	b.n	8005f2e <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f28:	e001      	b.n	8005f2e <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8005f2a:	2302      	movs	r3, #2
 8005f2c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8005f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3718      	adds	r7, #24
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b08a      	sub	sp, #40	; 0x28
 8005f44:	af02      	add	r7, sp, #8
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8005f50:	f7fe f810 	bl	8003f74 <HAL_GetTick>
 8005f54:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	3320      	adds	r3, #32
 8005f5c:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d101      	bne.n	8005f6e <HAL_QSPI_Transmit+0x2e>
 8005f6a:	2302      	movs	r3, #2
 8005f6c:	e07b      	b.n	8006066 <HAL_QSPI_Transmit+0x126>
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d16a      	bne.n	8006058 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d05b      	beq.n	8006046 <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2212      	movs	r2, #18
 8005f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	1c5a      	adds	r2, r3, #1
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	1c5a      	adds	r2, r3, #1
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	68ba      	ldr	r2, [r7, #8]
 8005fb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	695a      	ldr	r2, [r3, #20]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005fc2:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8005fc4:	e01b      	b.n	8005ffe <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	9300      	str	r3, [sp, #0]
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	2104      	movs	r1, #4
 8005fd0:	68f8      	ldr	r0, [r7, #12]
 8005fd2:	f000 fac0 	bl	8006556 <QSPI_WaitFlagStateUntilTimeout>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8005fda:	7ffb      	ldrb	r3, [r7, #31]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d113      	bne.n	8006008 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe4:	781a      	ldrb	r2, [r3, #0]
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fee:	1c5a      	adds	r2, r3, #1
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff8:	1e5a      	subs	r2, r3, #1
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006002:	2b00      	cmp	r3, #0
 8006004:	d1df      	bne.n	8005fc6 <HAL_QSPI_Transmit+0x86>
 8006006:	e000      	b.n	800600a <HAL_QSPI_Transmit+0xca>
          break;
 8006008:	bf00      	nop
      }

      if (status == HAL_OK)
 800600a:	7ffb      	ldrb	r3, [r7, #31]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d115      	bne.n	800603c <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	9300      	str	r3, [sp, #0]
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	2201      	movs	r2, #1
 8006018:	2102      	movs	r1, #2
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f000 fa9b 	bl	8006556 <QSPI_WaitFlagStateUntilTimeout>
 8006020:	4603      	mov	r3, r0
 8006022:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8006024:	7ffb      	ldrb	r3, [r7, #31]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d108      	bne.n	800603c <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2202      	movs	r2, #2
 8006030:	60da      	str	r2, [r3, #12]

          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f000 f984 	bl	8006340 <HAL_QSPI_Abort>
 8006038:	4603      	mov	r3, r0
 800603a:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006044:	e00a      	b.n	800605c <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800604a:	f043 0208 	orr.w	r2, r3, #8
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	77fb      	strb	r3, [r7, #31]
 8006056:	e001      	b.n	800605c <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8006058:	2302      	movs	r3, #2
 800605a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8006064:	7ffb      	ldrb	r3, [r7, #31]
}
 8006066:	4618      	mov	r0, r3
 8006068:	3720      	adds	r7, #32
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}

0800606e <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800606e:	b580      	push	{r7, lr}
 8006070:	b08a      	sub	sp, #40	; 0x28
 8006072:	af02      	add	r7, sp, #8
 8006074:	60f8      	str	r0, [r7, #12]
 8006076:	60b9      	str	r1, [r7, #8]
 8006078:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800607a:	2300      	movs	r3, #0
 800607c:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800607e:	f7fd ff79 	bl	8003f74 <HAL_GetTick>
 8006082:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	699b      	ldr	r3, [r3, #24]
 800608a:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	3320      	adds	r3, #32
 8006092:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800609a:	b2db      	uxtb	r3, r3
 800609c:	2b01      	cmp	r3, #1
 800609e:	d101      	bne.n	80060a4 <HAL_QSPI_Receive+0x36>
 80060a0:	2302      	movs	r3, #2
 80060a2:	e082      	b.n	80061aa <HAL_QSPI_Receive+0x13c>
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d171      	bne.n	800619c <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d062      	beq.n	800618a <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2222      	movs	r2, #34	; 0x22
 80060c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	1c5a      	adds	r2, r3, #1
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	691b      	ldr	r3, [r3, #16]
 80060de:	1c5a      	adds	r2, r3, #1
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	68ba      	ldr	r2, [r7, #8]
 80060e8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	695b      	ldr	r3, [r3, #20]
 80060f0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80060fc:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	697a      	ldr	r2, [r7, #20]
 8006104:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8006106:	e01c      	b.n	8006142 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	9300      	str	r3, [sp, #0]
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	2201      	movs	r2, #1
 8006110:	2106      	movs	r1, #6
 8006112:	68f8      	ldr	r0, [r7, #12]
 8006114:	f000 fa1f 	bl	8006556 <QSPI_WaitFlagStateUntilTimeout>
 8006118:	4603      	mov	r3, r0
 800611a:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800611c:	7ffb      	ldrb	r3, [r7, #31]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d114      	bne.n	800614c <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006126:	693a      	ldr	r2, [r7, #16]
 8006128:	7812      	ldrb	r2, [r2, #0]
 800612a:	b2d2      	uxtb	r2, r2
 800612c:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006132:	1c5a      	adds	r2, r3, #1
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800613c:	1e5a      	subs	r2, r3, #1
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1de      	bne.n	8006108 <HAL_QSPI_Receive+0x9a>
 800614a:	e000      	b.n	800614e <HAL_QSPI_Receive+0xe0>
          break;
 800614c:	bf00      	nop
      }

      if (status == HAL_OK)
 800614e:	7ffb      	ldrb	r3, [r7, #31]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d115      	bne.n	8006180 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	9300      	str	r3, [sp, #0]
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	2201      	movs	r2, #1
 800615c:	2102      	movs	r1, #2
 800615e:	68f8      	ldr	r0, [r7, #12]
 8006160:	f000 f9f9 	bl	8006556 <QSPI_WaitFlagStateUntilTimeout>
 8006164:	4603      	mov	r3, r0
 8006166:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8006168:	7ffb      	ldrb	r3, [r7, #31]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d108      	bne.n	8006180 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2202      	movs	r2, #2
 8006174:	60da      	str	r2, [r3, #12]

          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 8006176:	68f8      	ldr	r0, [r7, #12]
 8006178:	f000 f8e2 	bl	8006340 <HAL_QSPI_Abort>
 800617c:	4603      	mov	r3, r0
 800617e:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006188:	e00a      	b.n	80061a0 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800618e:	f043 0208 	orr.w	r2, r3, #8
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	77fb      	strb	r3, [r7, #31]
 800619a:	e001      	b.n	80061a0 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 800619c:	2302      	movs	r3, #2
 800619e:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 80061a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3720      	adds	r7, #32
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b088      	sub	sp, #32
 80061b6:	af02      	add	r7, sp, #8
 80061b8:	60f8      	str	r0, [r7, #12]
 80061ba:	60b9      	str	r1, [r7, #8]
 80061bc:	607a      	str	r2, [r7, #4]
 80061be:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80061c0:	f7fd fed8 	bl	8003f74 <HAL_GetTick>
 80061c4:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d101      	bne.n	80061d6 <HAL_QSPI_AutoPolling+0x24>
 80061d2:	2302      	movs	r3, #2
 80061d4:	e060      	b.n	8006298 <HAL_QSPI_AutoPolling+0xe6>
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d14f      	bne.n	800628a <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2242      	movs	r2, #66	; 0x42
 80061f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	9300      	str	r3, [sp, #0]
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	2200      	movs	r2, #0
 8006200:	2120      	movs	r1, #32
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	f000 f9a7 	bl	8006556 <QSPI_WaitFlagStateUntilTimeout>
 8006208:	4603      	mov	r3, r0
 800620a:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800620c:	7dfb      	ldrb	r3, [r7, #23]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d13d      	bne.n	800628e <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	6812      	ldr	r2, [r2, #0]
 800621a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	6852      	ldr	r2, [r2, #4]
 8006224:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	6892      	ldr	r2, [r2, #8]
 800622e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	431a      	orrs	r2, r3
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006248:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	68da      	ldr	r2, [r3, #12]
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8006252:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006256:	68b9      	ldr	r1, [r7, #8]
 8006258:	68f8      	ldr	r0, [r7, #12]
 800625a:	f000 f9b3 	bl	80065c4 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	9300      	str	r3, [sp, #0]
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	2201      	movs	r2, #1
 8006266:	2108      	movs	r1, #8
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f000 f974 	bl	8006556 <QSPI_WaitFlagStateUntilTimeout>
 800626e:	4603      	mov	r3, r0
 8006270:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8006272:	7dfb      	ldrb	r3, [r7, #23]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d10a      	bne.n	800628e <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2208      	movs	r2, #8
 800627e:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006288:	e001      	b.n	800628e <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800628a:	2302      	movs	r3, #2
 800628c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8006296:	7dfb      	ldrb	r3, [r7, #23]
}
 8006298:	4618      	mov	r0, r3
 800629a:	3718      	adds	r7, #24
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 80062a8:	bf00      	nop
 80062aa:	370c      	adds	r7, #12
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr

080062b4 <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8006304:	b480      	push	{r7}
 8006306:	b083      	sub	sp, #12
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 800630c:	bf00      	nop
 800630e:	370c      	adds	r7, #12
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr

08006318 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 8006318:	b480      	push	{r7}
 800631a:	b083      	sub	sp, #12
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 8006320:	bf00      	nop
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 8006334:	bf00      	nop
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr

08006340 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b086      	sub	sp, #24
 8006344:	af02      	add	r7, sp, #8
 8006346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006348:	2300      	movs	r3, #0
 800634a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800634c:	f7fd fe12 	bl	8003f74 <HAL_GetTick>
 8006350:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006358:	b2db      	uxtb	r3, r3
 800635a:	f003 0302 	and.w	r3, r3, #2
 800635e:	2b00      	cmp	r3, #0
 8006360:	d056      	beq.n	8006410 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0304 	and.w	r3, r3, #4
 8006374:	2b00      	cmp	r3, #0
 8006376:	d017      	beq.n	80063a8 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f022 0204 	bic.w	r2, r2, #4
 8006386:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800638c:	4618      	mov	r0, r3
 800638e:	f7fe fe93 	bl	80050b8 <HAL_DMA_Abort>
 8006392:	4603      	mov	r3, r0
 8006394:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 8006396:	7bfb      	ldrb	r3, [r7, #15]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d005      	beq.n	80063a8 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063a0:	f043 0204 	orr.w	r2, r3, #4
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f042 0202 	orr.w	r2, r2, #2
 80063b6:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063bc:	9300      	str	r3, [sp, #0]
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	2201      	movs	r2, #1
 80063c2:	2102      	movs	r1, #2
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 f8c6 	bl	8006556 <QSPI_WaitFlagStateUntilTimeout>
 80063ca:	4603      	mov	r3, r0
 80063cc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80063ce:	7bfb      	ldrb	r3, [r7, #15]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d10e      	bne.n	80063f2 <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2202      	movs	r2, #2
 80063da:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063e0:	9300      	str	r3, [sp, #0]
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	2200      	movs	r2, #0
 80063e6:	2120      	movs	r1, #32
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f000 f8b4 	bl	8006556 <QSPI_WaitFlagStateUntilTimeout>
 80063ee:	4603      	mov	r3, r0
 80063f0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d10b      	bne.n	8006410 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	695a      	ldr	r2, [r3, #20]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8006406:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
  }

  return status;
 8006410:	7bfb      	ldrb	r3, [r7, #15]
}
 8006412:	4618      	mov	r0, r3
 8006414:	3710      	adds	r7, #16
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}
	...

0800641c <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006424:	2300      	movs	r3, #0
 8006426:	73fb      	strb	r3, [r7, #15]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800642e:	b2db      	uxtb	r3, r3
 8006430:	f003 0302 	and.w	r3, r3, #2
 8006434:	2b00      	cmp	r3, #0
 8006436:	d046      	beq.n	80064c6 <HAL_QSPI_Abort_IT+0xaa>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2208      	movs	r2, #8
 8006444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8006456:	601a      	str	r2, [r3, #0]

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0304 	and.w	r3, r3, #4
 8006462:	2b00      	cmp	r3, #0
 8006464:	d01b      	beq.n	800649e <HAL_QSPI_Abort_IT+0x82>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f022 0204 	bic.w	r2, r2, #4
 8006474:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800647a:	4a15      	ldr	r2, [pc, #84]	; (80064d0 <HAL_QSPI_Abort_IT+0xb4>)
 800647c:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006482:	4618      	mov	r0, r3
 8006484:	f7fe fe88 	bl	8005198 <HAL_DMA_Abort_IT>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d01b      	beq.n	80064c6 <HAL_QSPI_Abort_IT+0xaa>
      {
        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2201      	movs	r2, #1
 8006492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f7ff ff0c 	bl	80062b4 <HAL_QSPI_AbortCpltCallback>
 800649c:	e013      	b.n	80064c6 <HAL_QSPI_Abort_IT+0xaa>
      }
    }
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2202      	movs	r2, #2
 80064a4:	60da      	str	r2, [r3, #12]

      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80064b4:	601a      	str	r2, [r3, #0]

      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f042 0202 	orr.w	r2, r2, #2
 80064c4:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3710      	adds	r7, #16
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	080064f1 	.word	0x080064f1

080064d4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	683a      	ldr	r2, [r7, #0]
 80064e2:	649a      	str	r2, [r3, #72]	; 0x48
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064fc:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2200      	movs	r2, #0
 8006502:	639a      	str	r2, [r3, #56]	; 0x38
  hqspi->TxXferCount = 0U;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2200      	movs	r2, #0
 8006508:	62da      	str	r2, [r3, #44]	; 0x2c

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006510:	b2db      	uxtb	r3, r3
 8006512:	2b08      	cmp	r3, #8
 8006514:	d114      	bne.n	8006540 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	2202      	movs	r2, #2
 800651c:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800652c:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f042 0202 	orr.w	r2, r2, #2
 800653c:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 800653e:	e006      	b.n	800654e <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    HAL_QSPI_ErrorCallback(hqspi);
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f7ff fea9 	bl	80062a0 <HAL_QSPI_ErrorCallback>
}
 800654e:	bf00      	nop
 8006550:	3710      	adds	r7, #16
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}

08006556 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006556:	b580      	push	{r7, lr}
 8006558:	b084      	sub	sp, #16
 800655a:	af00      	add	r7, sp, #0
 800655c:	60f8      	str	r0, [r7, #12]
 800655e:	60b9      	str	r1, [r7, #8]
 8006560:	603b      	str	r3, [r7, #0]
 8006562:	4613      	mov	r3, r2
 8006564:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006566:	e01a      	b.n	800659e <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800656e:	d016      	beq.n	800659e <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006570:	f7fd fd00 	bl	8003f74 <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	69ba      	ldr	r2, [r7, #24]
 800657c:	429a      	cmp	r2, r3
 800657e:	d302      	bcc.n	8006586 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10b      	bne.n	800659e <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2204      	movs	r2, #4
 800658a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006592:	f043 0201 	orr.w	r2, r3, #1
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e00e      	b.n	80065bc <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	689a      	ldr	r2, [r3, #8]
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	4013      	ands	r3, r2
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	bf14      	ite	ne
 80065ac:	2301      	movne	r3, #1
 80065ae:	2300      	moveq	r3, #0
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	461a      	mov	r2, r3
 80065b4:	79fb      	ldrb	r3, [r7, #7]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d1d6      	bne.n	8006568 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3710      	adds	r7, #16
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b085      	sub	sp, #20
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d009      	beq.n	80065ec <QSPI_Config+0x28>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80065de:	d005      	beq.n	80065ec <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	3a01      	subs	r2, #1
 80065ea:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	699b      	ldr	r3, [r3, #24]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f000 80b9 	beq.w	8006768 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	6a1b      	ldr	r3, [r3, #32]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d05f      	beq.n	80066be <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	68ba      	ldr	r2, [r7, #8]
 8006604:	6892      	ldr	r2, [r2, #8]
 8006606:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	69db      	ldr	r3, [r3, #28]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d031      	beq.n	8006674 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006618:	431a      	orrs	r2, r3
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800661e:	431a      	orrs	r2, r3
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006624:	431a      	orrs	r2, r3
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	049b      	lsls	r3, r3, #18
 800662c:	431a      	orrs	r2, r3
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	431a      	orrs	r2, r3
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	6a1b      	ldr	r3, [r3, #32]
 8006638:	431a      	orrs	r2, r3
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	431a      	orrs	r2, r3
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	69db      	ldr	r3, [r3, #28]
 8006644:	431a      	orrs	r2, r3
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	699b      	ldr	r3, [r3, #24]
 800664a:	431a      	orrs	r2, r3
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	ea42 0103 	orr.w	r1, r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	687a      	ldr	r2, [r7, #4]
 800665a:	430a      	orrs	r2, r1
 800665c:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006664:	f000 812e 	beq.w	80068c4 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68ba      	ldr	r2, [r7, #8]
 800666e:	6852      	ldr	r2, [r2, #4]
 8006670:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8006672:	e127      	b.n	80068c4 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800667c:	431a      	orrs	r2, r3
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006682:	431a      	orrs	r2, r3
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006688:	431a      	orrs	r2, r3
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	695b      	ldr	r3, [r3, #20]
 800668e:	049b      	lsls	r3, r3, #18
 8006690:	431a      	orrs	r2, r3
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	431a      	orrs	r2, r3
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	6a1b      	ldr	r3, [r3, #32]
 800669c:	431a      	orrs	r2, r3
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	69db      	ldr	r3, [r3, #28]
 80066a2:	431a      	orrs	r2, r3
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	431a      	orrs	r2, r3
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	ea42 0103 	orr.w	r1, r2, r3
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	687a      	ldr	r2, [r7, #4]
 80066b8:	430a      	orrs	r2, r1
 80066ba:	615a      	str	r2, [r3, #20]
}
 80066bc:	e102      	b.n	80068c4 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	69db      	ldr	r3, [r3, #28]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d02e      	beq.n	8006724 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ce:	431a      	orrs	r2, r3
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066d4:	431a      	orrs	r2, r3
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066da:	431a      	orrs	r2, r3
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	695b      	ldr	r3, [r3, #20]
 80066e0:	049b      	lsls	r3, r3, #18
 80066e2:	431a      	orrs	r2, r3
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	6a1b      	ldr	r3, [r3, #32]
 80066e8:	431a      	orrs	r2, r3
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	431a      	orrs	r2, r3
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	69db      	ldr	r3, [r3, #28]
 80066f4:	431a      	orrs	r2, r3
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	431a      	orrs	r2, r3
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	ea42 0103 	orr.w	r1, r2, r3
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	430a      	orrs	r2, r1
 800670c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006714:	f000 80d6 	beq.w	80068c4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68ba      	ldr	r2, [r7, #8]
 800671e:	6852      	ldr	r2, [r2, #4]
 8006720:	619a      	str	r2, [r3, #24]
}
 8006722:	e0cf      	b.n	80068c4 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800672c:	431a      	orrs	r2, r3
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006732:	431a      	orrs	r2, r3
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006738:	431a      	orrs	r2, r3
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	049b      	lsls	r3, r3, #18
 8006740:	431a      	orrs	r2, r3
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	431a      	orrs	r2, r3
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	69db      	ldr	r3, [r3, #28]
 800674c:	431a      	orrs	r2, r3
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	431a      	orrs	r2, r3
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	ea42 0103 	orr.w	r1, r2, r3
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	430a      	orrs	r2, r1
 8006764:	615a      	str	r2, [r3, #20]
}
 8006766:	e0ad      	b.n	80068c4 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	6a1b      	ldr	r3, [r3, #32]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d058      	beq.n	8006822 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68ba      	ldr	r2, [r7, #8]
 8006776:	6892      	ldr	r2, [r2, #8]
 8006778:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	69db      	ldr	r3, [r3, #28]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d02d      	beq.n	80067de <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800678a:	431a      	orrs	r2, r3
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006790:	431a      	orrs	r2, r3
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006796:	431a      	orrs	r2, r3
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	695b      	ldr	r3, [r3, #20]
 800679c:	049b      	lsls	r3, r3, #18
 800679e:	431a      	orrs	r2, r3
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	691b      	ldr	r3, [r3, #16]
 80067a4:	431a      	orrs	r2, r3
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	6a1b      	ldr	r3, [r3, #32]
 80067aa:	431a      	orrs	r2, r3
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	431a      	orrs	r2, r3
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	69db      	ldr	r3, [r3, #28]
 80067b6:	431a      	orrs	r2, r3
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	699b      	ldr	r3, [r3, #24]
 80067bc:	ea42 0103 	orr.w	r1, r2, r3
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	687a      	ldr	r2, [r7, #4]
 80067c6:	430a      	orrs	r2, r1
 80067c8:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80067d0:	d078      	beq.n	80068c4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	68ba      	ldr	r2, [r7, #8]
 80067d8:	6852      	ldr	r2, [r2, #4]
 80067da:	619a      	str	r2, [r3, #24]
}
 80067dc:	e072      	b.n	80068c4 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e6:	431a      	orrs	r2, r3
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067ec:	431a      	orrs	r2, r3
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f2:	431a      	orrs	r2, r3
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	695b      	ldr	r3, [r3, #20]
 80067f8:	049b      	lsls	r3, r3, #18
 80067fa:	431a      	orrs	r2, r3
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	431a      	orrs	r2, r3
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	431a      	orrs	r2, r3
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	69db      	ldr	r3, [r3, #28]
 800680c:	431a      	orrs	r2, r3
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	ea42 0103 	orr.w	r1, r2, r3
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	430a      	orrs	r2, r1
 800681e:	615a      	str	r2, [r3, #20]
}
 8006820:	e050      	b.n	80068c4 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	69db      	ldr	r3, [r3, #28]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d02a      	beq.n	8006880 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006832:	431a      	orrs	r2, r3
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006838:	431a      	orrs	r2, r3
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800683e:	431a      	orrs	r2, r3
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	695b      	ldr	r3, [r3, #20]
 8006844:	049b      	lsls	r3, r3, #18
 8006846:	431a      	orrs	r2, r3
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	6a1b      	ldr	r3, [r3, #32]
 800684c:	431a      	orrs	r2, r3
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	431a      	orrs	r2, r3
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	69db      	ldr	r3, [r3, #28]
 8006858:	431a      	orrs	r2, r3
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	699b      	ldr	r3, [r3, #24]
 800685e:	ea42 0103 	orr.w	r1, r2, r3
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	687a      	ldr	r2, [r7, #4]
 8006868:	430a      	orrs	r2, r1
 800686a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006872:	d027      	beq.n	80068c4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	68ba      	ldr	r2, [r7, #8]
 800687a:	6852      	ldr	r2, [r2, #4]
 800687c:	619a      	str	r2, [r3, #24]
}
 800687e:	e021      	b.n	80068c4 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006884:	2b00      	cmp	r3, #0
 8006886:	d01d      	beq.n	80068c4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006890:	431a      	orrs	r2, r3
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006896:	431a      	orrs	r2, r3
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689c:	431a      	orrs	r2, r3
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	695b      	ldr	r3, [r3, #20]
 80068a2:	049b      	lsls	r3, r3, #18
 80068a4:	431a      	orrs	r2, r3
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	431a      	orrs	r2, r3
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	69db      	ldr	r3, [r3, #28]
 80068b0:	431a      	orrs	r2, r3
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	699b      	ldr	r3, [r3, #24]
 80068b6:	ea42 0103 	orr.w	r1, r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	430a      	orrs	r2, r1
 80068c2:	615a      	str	r2, [r3, #20]
}
 80068c4:	bf00      	nop
 80068c6:	3714      	adds	r7, #20
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d101      	bne.n	80068e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e0cc      	b.n	8006a7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80068e4:	4b68      	ldr	r3, [pc, #416]	; (8006a88 <HAL_RCC_ClockConfig+0x1b8>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 030f 	and.w	r3, r3, #15
 80068ec:	683a      	ldr	r2, [r7, #0]
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d90c      	bls.n	800690c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068f2:	4b65      	ldr	r3, [pc, #404]	; (8006a88 <HAL_RCC_ClockConfig+0x1b8>)
 80068f4:	683a      	ldr	r2, [r7, #0]
 80068f6:	b2d2      	uxtb	r2, r2
 80068f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068fa:	4b63      	ldr	r3, [pc, #396]	; (8006a88 <HAL_RCC_ClockConfig+0x1b8>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 030f 	and.w	r3, r3, #15
 8006902:	683a      	ldr	r2, [r7, #0]
 8006904:	429a      	cmp	r2, r3
 8006906:	d001      	beq.n	800690c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e0b8      	b.n	8006a7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 0302 	and.w	r3, r3, #2
 8006914:	2b00      	cmp	r3, #0
 8006916:	d020      	beq.n	800695a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0304 	and.w	r3, r3, #4
 8006920:	2b00      	cmp	r3, #0
 8006922:	d005      	beq.n	8006930 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006924:	4b59      	ldr	r3, [pc, #356]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	4a58      	ldr	r2, [pc, #352]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 800692a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800692e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 0308 	and.w	r3, r3, #8
 8006938:	2b00      	cmp	r3, #0
 800693a:	d005      	beq.n	8006948 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800693c:	4b53      	ldr	r3, [pc, #332]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	4a52      	ldr	r2, [pc, #328]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 8006942:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006946:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006948:	4b50      	ldr	r3, [pc, #320]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	494d      	ldr	r1, [pc, #308]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 8006956:	4313      	orrs	r3, r2
 8006958:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f003 0301 	and.w	r3, r3, #1
 8006962:	2b00      	cmp	r3, #0
 8006964:	d044      	beq.n	80069f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	2b01      	cmp	r3, #1
 800696c:	d107      	bne.n	800697e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800696e:	4b47      	ldr	r3, [pc, #284]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d119      	bne.n	80069ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e07f      	b.n	8006a7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	2b02      	cmp	r3, #2
 8006984:	d003      	beq.n	800698e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800698a:	2b03      	cmp	r3, #3
 800698c:	d107      	bne.n	800699e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800698e:	4b3f      	ldr	r3, [pc, #252]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006996:	2b00      	cmp	r3, #0
 8006998:	d109      	bne.n	80069ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	e06f      	b.n	8006a7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800699e:	4b3b      	ldr	r3, [pc, #236]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 0302 	and.w	r3, r3, #2
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d101      	bne.n	80069ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e067      	b.n	8006a7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80069ae:	4b37      	ldr	r3, [pc, #220]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	f023 0203 	bic.w	r2, r3, #3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	4934      	ldr	r1, [pc, #208]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 80069bc:	4313      	orrs	r3, r2
 80069be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80069c0:	f7fd fad8 	bl	8003f74 <HAL_GetTick>
 80069c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069c6:	e00a      	b.n	80069de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069c8:	f7fd fad4 	bl	8003f74 <HAL_GetTick>
 80069cc:	4602      	mov	r2, r0
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d901      	bls.n	80069de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	e04f      	b.n	8006a7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069de:	4b2b      	ldr	r3, [pc, #172]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	f003 020c 	and.w	r2, r3, #12
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d1eb      	bne.n	80069c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80069f0:	4b25      	ldr	r3, [pc, #148]	; (8006a88 <HAL_RCC_ClockConfig+0x1b8>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 030f 	and.w	r3, r3, #15
 80069f8:	683a      	ldr	r2, [r7, #0]
 80069fa:	429a      	cmp	r2, r3
 80069fc:	d20c      	bcs.n	8006a18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069fe:	4b22      	ldr	r3, [pc, #136]	; (8006a88 <HAL_RCC_ClockConfig+0x1b8>)
 8006a00:	683a      	ldr	r2, [r7, #0]
 8006a02:	b2d2      	uxtb	r2, r2
 8006a04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a06:	4b20      	ldr	r3, [pc, #128]	; (8006a88 <HAL_RCC_ClockConfig+0x1b8>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 030f 	and.w	r3, r3, #15
 8006a0e:	683a      	ldr	r2, [r7, #0]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d001      	beq.n	8006a18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	e032      	b.n	8006a7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 0304 	and.w	r3, r3, #4
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d008      	beq.n	8006a36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a24:	4b19      	ldr	r3, [pc, #100]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	4916      	ldr	r1, [pc, #88]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a32:	4313      	orrs	r3, r2
 8006a34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f003 0308 	and.w	r3, r3, #8
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d009      	beq.n	8006a56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a42:	4b12      	ldr	r3, [pc, #72]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	00db      	lsls	r3, r3, #3
 8006a50:	490e      	ldr	r1, [pc, #56]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006a56:	f000 f887 	bl	8006b68 <HAL_RCC_GetSysClockFreq>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	4b0b      	ldr	r3, [pc, #44]	; (8006a8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	091b      	lsrs	r3, r3, #4
 8006a62:	f003 030f 	and.w	r3, r3, #15
 8006a66:	490a      	ldr	r1, [pc, #40]	; (8006a90 <HAL_RCC_ClockConfig+0x1c0>)
 8006a68:	5ccb      	ldrb	r3, [r1, r3]
 8006a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a6e:	4a09      	ldr	r2, [pc, #36]	; (8006a94 <HAL_RCC_ClockConfig+0x1c4>)
 8006a70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006a72:	4b09      	ldr	r3, [pc, #36]	; (8006a98 <HAL_RCC_ClockConfig+0x1c8>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4618      	mov	r0, r3
 8006a78:	f7fc fbee 	bl	8003258 <HAL_InitTick>

  return HAL_OK;
 8006a7c:	2300      	movs	r3, #0
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3710      	adds	r7, #16
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	40023c00 	.word	0x40023c00
 8006a8c:	40023800 	.word	0x40023800
 8006a90:	0800b970 	.word	0x0800b970
 8006a94:	20000074 	.word	0x20000074
 8006a98:	20000078 	.word	0x20000078

08006a9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006aa0:	4b03      	ldr	r3, [pc, #12]	; (8006ab0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	20000074 	.word	0x20000074

08006ab4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006ab8:	f7ff fff0 	bl	8006a9c <HAL_RCC_GetHCLKFreq>
 8006abc:	4602      	mov	r2, r0
 8006abe:	4b05      	ldr	r3, [pc, #20]	; (8006ad4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	0a9b      	lsrs	r3, r3, #10
 8006ac4:	f003 0307 	and.w	r3, r3, #7
 8006ac8:	4903      	ldr	r1, [pc, #12]	; (8006ad8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006aca:	5ccb      	ldrb	r3, [r1, r3]
 8006acc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	40023800 	.word	0x40023800
 8006ad8:	0800b980 	.word	0x0800b980

08006adc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006ae0:	f7ff ffdc 	bl	8006a9c <HAL_RCC_GetHCLKFreq>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	4b05      	ldr	r3, [pc, #20]	; (8006afc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	0b5b      	lsrs	r3, r3, #13
 8006aec:	f003 0307 	and.w	r3, r3, #7
 8006af0:	4903      	ldr	r1, [pc, #12]	; (8006b00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006af2:	5ccb      	ldrb	r3, [r1, r3]
 8006af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	bd80      	pop	{r7, pc}
 8006afc:	40023800 	.word	0x40023800
 8006b00:	0800b980 	.word	0x0800b980

08006b04 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	220f      	movs	r2, #15
 8006b12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006b14:	4b12      	ldr	r3, [pc, #72]	; (8006b60 <HAL_RCC_GetClockConfig+0x5c>)
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	f003 0203 	and.w	r2, r3, #3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006b20:	4b0f      	ldr	r3, [pc, #60]	; (8006b60 <HAL_RCC_GetClockConfig+0x5c>)
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006b2c:	4b0c      	ldr	r3, [pc, #48]	; (8006b60 <HAL_RCC_GetClockConfig+0x5c>)
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006b38:	4b09      	ldr	r3, [pc, #36]	; (8006b60 <HAL_RCC_GetClockConfig+0x5c>)
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	08db      	lsrs	r3, r3, #3
 8006b3e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006b46:	4b07      	ldr	r3, [pc, #28]	; (8006b64 <HAL_RCC_GetClockConfig+0x60>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 020f 	and.w	r2, r3, #15
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	601a      	str	r2, [r3, #0]
}
 8006b52:	bf00      	nop
 8006b54:	370c      	adds	r7, #12
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr
 8006b5e:	bf00      	nop
 8006b60:	40023800 	.word	0x40023800
 8006b64:	40023c00 	.word	0x40023c00

08006b68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b6c:	b087      	sub	sp, #28
 8006b6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006b70:	2600      	movs	r6, #0
 8006b72:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 8006b74:	2600      	movs	r6, #0
 8006b76:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 8006b78:	2600      	movs	r6, #0
 8006b7a:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 8006b7c:	2600      	movs	r6, #0
 8006b7e:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006b80:	2600      	movs	r6, #0
 8006b82:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b84:	4ea3      	ldr	r6, [pc, #652]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006b86:	68b6      	ldr	r6, [r6, #8]
 8006b88:	f006 060c 	and.w	r6, r6, #12
 8006b8c:	2e0c      	cmp	r6, #12
 8006b8e:	f200 8137 	bhi.w	8006e00 <HAL_RCC_GetSysClockFreq+0x298>
 8006b92:	f20f 0c08 	addw	ip, pc, #8
 8006b96:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 8006b9a:	bf00      	nop
 8006b9c:	08006bd1 	.word	0x08006bd1
 8006ba0:	08006e01 	.word	0x08006e01
 8006ba4:	08006e01 	.word	0x08006e01
 8006ba8:	08006e01 	.word	0x08006e01
 8006bac:	08006bd7 	.word	0x08006bd7
 8006bb0:	08006e01 	.word	0x08006e01
 8006bb4:	08006e01 	.word	0x08006e01
 8006bb8:	08006e01 	.word	0x08006e01
 8006bbc:	08006bdd 	.word	0x08006bdd
 8006bc0:	08006e01 	.word	0x08006e01
 8006bc4:	08006e01 	.word	0x08006e01
 8006bc8:	08006e01 	.word	0x08006e01
 8006bcc:	08006cf3 	.word	0x08006cf3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006bd0:	4b91      	ldr	r3, [pc, #580]	; (8006e18 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8006bd2:	613b      	str	r3, [r7, #16]
       break;
 8006bd4:	e117      	b.n	8006e06 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bd6:	4b91      	ldr	r3, [pc, #580]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006bd8:	613b      	str	r3, [r7, #16]
      break;
 8006bda:	e114      	b.n	8006e06 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bdc:	4b8d      	ldr	r3, [pc, #564]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006be4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006be6:	4b8b      	ldr	r3, [pc, #556]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d024      	beq.n	8006c3c <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bf2:	4b88      	ldr	r3, [pc, #544]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	099b      	lsrs	r3, r3, #6
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	f04f 0300 	mov.w	r3, #0
 8006bfe:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006c02:	f04f 0500 	mov.w	r5, #0
 8006c06:	ea02 0004 	and.w	r0, r2, r4
 8006c0a:	ea03 0105 	and.w	r1, r3, r5
 8006c0e:	4b83      	ldr	r3, [pc, #524]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006c10:	fb03 f201 	mul.w	r2, r3, r1
 8006c14:	2300      	movs	r3, #0
 8006c16:	fb03 f300 	mul.w	r3, r3, r0
 8006c1a:	4413      	add	r3, r2
 8006c1c:	4a7f      	ldr	r2, [pc, #508]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006c1e:	fba0 0102 	umull	r0, r1, r0, r2
 8006c22:	440b      	add	r3, r1
 8006c24:	4619      	mov	r1, r3
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	461a      	mov	r2, r3
 8006c2a:	f04f 0300 	mov.w	r3, #0
 8006c2e:	f7f9 faef 	bl	8000210 <__aeabi_uldivmod>
 8006c32:	4602      	mov	r2, r0
 8006c34:	460b      	mov	r3, r1
 8006c36:	4613      	mov	r3, r2
 8006c38:	617b      	str	r3, [r7, #20]
 8006c3a:	e04c      	b.n	8006cd6 <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c3c:	4b75      	ldr	r3, [pc, #468]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	099b      	lsrs	r3, r3, #6
 8006c42:	461a      	mov	r2, r3
 8006c44:	f04f 0300 	mov.w	r3, #0
 8006c48:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006c4c:	f04f 0100 	mov.w	r1, #0
 8006c50:	ea02 0800 	and.w	r8, r2, r0
 8006c54:	ea03 0901 	and.w	r9, r3, r1
 8006c58:	4640      	mov	r0, r8
 8006c5a:	4649      	mov	r1, r9
 8006c5c:	f04f 0200 	mov.w	r2, #0
 8006c60:	f04f 0300 	mov.w	r3, #0
 8006c64:	014b      	lsls	r3, r1, #5
 8006c66:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006c6a:	0142      	lsls	r2, r0, #5
 8006c6c:	4610      	mov	r0, r2
 8006c6e:	4619      	mov	r1, r3
 8006c70:	ebb0 0008 	subs.w	r0, r0, r8
 8006c74:	eb61 0109 	sbc.w	r1, r1, r9
 8006c78:	f04f 0200 	mov.w	r2, #0
 8006c7c:	f04f 0300 	mov.w	r3, #0
 8006c80:	018b      	lsls	r3, r1, #6
 8006c82:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006c86:	0182      	lsls	r2, r0, #6
 8006c88:	1a12      	subs	r2, r2, r0
 8006c8a:	eb63 0301 	sbc.w	r3, r3, r1
 8006c8e:	f04f 0000 	mov.w	r0, #0
 8006c92:	f04f 0100 	mov.w	r1, #0
 8006c96:	00d9      	lsls	r1, r3, #3
 8006c98:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006c9c:	00d0      	lsls	r0, r2, #3
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	eb12 0208 	adds.w	r2, r2, r8
 8006ca6:	eb43 0309 	adc.w	r3, r3, r9
 8006caa:	f04f 0000 	mov.w	r0, #0
 8006cae:	f04f 0100 	mov.w	r1, #0
 8006cb2:	0299      	lsls	r1, r3, #10
 8006cb4:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006cb8:	0290      	lsls	r0, r2, #10
 8006cba:	4602      	mov	r2, r0
 8006cbc:	460b      	mov	r3, r1
 8006cbe:	4610      	mov	r0, r2
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	f04f 0300 	mov.w	r3, #0
 8006cca:	f7f9 faa1 	bl	8000210 <__aeabi_uldivmod>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	4613      	mov	r3, r2
 8006cd4:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006cd6:	4b4f      	ldr	r3, [pc, #316]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	0c1b      	lsrs	r3, r3, #16
 8006cdc:	f003 0303 	and.w	r3, r3, #3
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	005b      	lsls	r3, r3, #1
 8006ce4:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cee:	613b      	str	r3, [r7, #16]
      break;
 8006cf0:	e089      	b.n	8006e06 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006cf2:	4948      	ldr	r1, [pc, #288]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006cf4:	6849      	ldr	r1, [r1, #4]
 8006cf6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006cfa:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006cfc:	4945      	ldr	r1, [pc, #276]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006cfe:	6849      	ldr	r1, [r1, #4]
 8006d00:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006d04:	2900      	cmp	r1, #0
 8006d06:	d024      	beq.n	8006d52 <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d08:	4942      	ldr	r1, [pc, #264]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006d0a:	6849      	ldr	r1, [r1, #4]
 8006d0c:	0989      	lsrs	r1, r1, #6
 8006d0e:	4608      	mov	r0, r1
 8006d10:	f04f 0100 	mov.w	r1, #0
 8006d14:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006d18:	f04f 0500 	mov.w	r5, #0
 8006d1c:	ea00 0204 	and.w	r2, r0, r4
 8006d20:	ea01 0305 	and.w	r3, r1, r5
 8006d24:	493d      	ldr	r1, [pc, #244]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006d26:	fb01 f003 	mul.w	r0, r1, r3
 8006d2a:	2100      	movs	r1, #0
 8006d2c:	fb01 f102 	mul.w	r1, r1, r2
 8006d30:	1844      	adds	r4, r0, r1
 8006d32:	493a      	ldr	r1, [pc, #232]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006d34:	fba2 0101 	umull	r0, r1, r2, r1
 8006d38:	1863      	adds	r3, r4, r1
 8006d3a:	4619      	mov	r1, r3
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	461a      	mov	r2, r3
 8006d40:	f04f 0300 	mov.w	r3, #0
 8006d44:	f7f9 fa64 	bl	8000210 <__aeabi_uldivmod>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	460b      	mov	r3, r1
 8006d4c:	4613      	mov	r3, r2
 8006d4e:	617b      	str	r3, [r7, #20]
 8006d50:	e04a      	b.n	8006de8 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d52:	4b30      	ldr	r3, [pc, #192]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	099b      	lsrs	r3, r3, #6
 8006d58:	461a      	mov	r2, r3
 8006d5a:	f04f 0300 	mov.w	r3, #0
 8006d5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006d62:	f04f 0100 	mov.w	r1, #0
 8006d66:	ea02 0400 	and.w	r4, r2, r0
 8006d6a:	ea03 0501 	and.w	r5, r3, r1
 8006d6e:	4620      	mov	r0, r4
 8006d70:	4629      	mov	r1, r5
 8006d72:	f04f 0200 	mov.w	r2, #0
 8006d76:	f04f 0300 	mov.w	r3, #0
 8006d7a:	014b      	lsls	r3, r1, #5
 8006d7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006d80:	0142      	lsls	r2, r0, #5
 8006d82:	4610      	mov	r0, r2
 8006d84:	4619      	mov	r1, r3
 8006d86:	1b00      	subs	r0, r0, r4
 8006d88:	eb61 0105 	sbc.w	r1, r1, r5
 8006d8c:	f04f 0200 	mov.w	r2, #0
 8006d90:	f04f 0300 	mov.w	r3, #0
 8006d94:	018b      	lsls	r3, r1, #6
 8006d96:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006d9a:	0182      	lsls	r2, r0, #6
 8006d9c:	1a12      	subs	r2, r2, r0
 8006d9e:	eb63 0301 	sbc.w	r3, r3, r1
 8006da2:	f04f 0000 	mov.w	r0, #0
 8006da6:	f04f 0100 	mov.w	r1, #0
 8006daa:	00d9      	lsls	r1, r3, #3
 8006dac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006db0:	00d0      	lsls	r0, r2, #3
 8006db2:	4602      	mov	r2, r0
 8006db4:	460b      	mov	r3, r1
 8006db6:	1912      	adds	r2, r2, r4
 8006db8:	eb45 0303 	adc.w	r3, r5, r3
 8006dbc:	f04f 0000 	mov.w	r0, #0
 8006dc0:	f04f 0100 	mov.w	r1, #0
 8006dc4:	0299      	lsls	r1, r3, #10
 8006dc6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006dca:	0290      	lsls	r0, r2, #10
 8006dcc:	4602      	mov	r2, r0
 8006dce:	460b      	mov	r3, r1
 8006dd0:	4610      	mov	r0, r2
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	f04f 0300 	mov.w	r3, #0
 8006ddc:	f7f9 fa18 	bl	8000210 <__aeabi_uldivmod>
 8006de0:	4602      	mov	r2, r0
 8006de2:	460b      	mov	r3, r1
 8006de4:	4613      	mov	r3, r2
 8006de6:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006de8:	4b0a      	ldr	r3, [pc, #40]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	0f1b      	lsrs	r3, r3, #28
 8006dee:	f003 0307 	and.w	r3, r3, #7
 8006df2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8006df4:	697a      	ldr	r2, [r7, #20]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dfc:	613b      	str	r3, [r7, #16]
      break;
 8006dfe:	e002      	b.n	8006e06 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e00:	4b05      	ldr	r3, [pc, #20]	; (8006e18 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8006e02:	613b      	str	r3, [r7, #16]
      break;
 8006e04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e06:	693b      	ldr	r3, [r7, #16]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	371c      	adds	r7, #28
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e12:	bf00      	nop
 8006e14:	40023800 	.word	0x40023800
 8006e18:	00f42400 	.word	0x00f42400
 8006e1c:	017d7840 	.word	0x017d7840

08006e20 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b086      	sub	sp, #24
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e28d      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	f000 8083 	beq.w	8006f46 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006e40:	4b94      	ldr	r3, [pc, #592]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	f003 030c 	and.w	r3, r3, #12
 8006e48:	2b04      	cmp	r3, #4
 8006e4a:	d019      	beq.n	8006e80 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006e4c:	4b91      	ldr	r3, [pc, #580]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006e54:	2b08      	cmp	r3, #8
 8006e56:	d106      	bne.n	8006e66 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006e58:	4b8e      	ldr	r3, [pc, #568]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e64:	d00c      	beq.n	8006e80 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e66:	4b8b      	ldr	r3, [pc, #556]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006e6e:	2b0c      	cmp	r3, #12
 8006e70:	d112      	bne.n	8006e98 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e72:	4b88      	ldr	r3, [pc, #544]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e7e:	d10b      	bne.n	8006e98 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e80:	4b84      	ldr	r3, [pc, #528]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d05b      	beq.n	8006f44 <HAL_RCC_OscConfig+0x124>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d157      	bne.n	8006f44 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e25a      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ea0:	d106      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x90>
 8006ea2:	4b7c      	ldr	r3, [pc, #496]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a7b      	ldr	r2, [pc, #492]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006ea8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006eac:	6013      	str	r3, [r2, #0]
 8006eae:	e01d      	b.n	8006eec <HAL_RCC_OscConfig+0xcc>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006eb8:	d10c      	bne.n	8006ed4 <HAL_RCC_OscConfig+0xb4>
 8006eba:	4b76      	ldr	r3, [pc, #472]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a75      	ldr	r2, [pc, #468]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006ec0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ec4:	6013      	str	r3, [r2, #0]
 8006ec6:	4b73      	ldr	r3, [pc, #460]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a72      	ldr	r2, [pc, #456]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006ecc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ed0:	6013      	str	r3, [r2, #0]
 8006ed2:	e00b      	b.n	8006eec <HAL_RCC_OscConfig+0xcc>
 8006ed4:	4b6f      	ldr	r3, [pc, #444]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a6e      	ldr	r2, [pc, #440]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006eda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ede:	6013      	str	r3, [r2, #0]
 8006ee0:	4b6c      	ldr	r3, [pc, #432]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a6b      	ldr	r2, [pc, #428]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006ee6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006eea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d013      	beq.n	8006f1c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ef4:	f7fd f83e 	bl	8003f74 <HAL_GetTick>
 8006ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006efa:	e008      	b.n	8006f0e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006efc:	f7fd f83a 	bl	8003f74 <HAL_GetTick>
 8006f00:	4602      	mov	r2, r0
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	1ad3      	subs	r3, r2, r3
 8006f06:	2b64      	cmp	r3, #100	; 0x64
 8006f08:	d901      	bls.n	8006f0e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e21f      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f0e:	4b61      	ldr	r3, [pc, #388]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d0f0      	beq.n	8006efc <HAL_RCC_OscConfig+0xdc>
 8006f1a:	e014      	b.n	8006f46 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f1c:	f7fd f82a 	bl	8003f74 <HAL_GetTick>
 8006f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f22:	e008      	b.n	8006f36 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f24:	f7fd f826 	bl	8003f74 <HAL_GetTick>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	2b64      	cmp	r3, #100	; 0x64
 8006f30:	d901      	bls.n	8006f36 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006f32:	2303      	movs	r3, #3
 8006f34:	e20b      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f36:	4b57      	ldr	r3, [pc, #348]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1f0      	bne.n	8006f24 <HAL_RCC_OscConfig+0x104>
 8006f42:	e000      	b.n	8006f46 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0302 	and.w	r3, r3, #2
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d06f      	beq.n	8007032 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006f52:	4b50      	ldr	r3, [pc, #320]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	f003 030c 	and.w	r3, r3, #12
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d017      	beq.n	8006f8e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006f5e:	4b4d      	ldr	r3, [pc, #308]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006f66:	2b08      	cmp	r3, #8
 8006f68:	d105      	bne.n	8006f76 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006f6a:	4b4a      	ldr	r3, [pc, #296]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00b      	beq.n	8006f8e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f76:	4b47      	ldr	r3, [pc, #284]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006f7e:	2b0c      	cmp	r3, #12
 8006f80:	d11c      	bne.n	8006fbc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f82:	4b44      	ldr	r3, [pc, #272]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d116      	bne.n	8006fbc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f8e:	4b41      	ldr	r3, [pc, #260]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 0302 	and.w	r3, r3, #2
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d005      	beq.n	8006fa6 <HAL_RCC_OscConfig+0x186>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d001      	beq.n	8006fa6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e1d3      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fa6:	4b3b      	ldr	r3, [pc, #236]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	691b      	ldr	r3, [r3, #16]
 8006fb2:	00db      	lsls	r3, r3, #3
 8006fb4:	4937      	ldr	r1, [pc, #220]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fba:	e03a      	b.n	8007032 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d020      	beq.n	8007006 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006fc4:	4b34      	ldr	r3, [pc, #208]	; (8007098 <HAL_RCC_OscConfig+0x278>)
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fca:	f7fc ffd3 	bl	8003f74 <HAL_GetTick>
 8006fce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fd0:	e008      	b.n	8006fe4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006fd2:	f7fc ffcf 	bl	8003f74 <HAL_GetTick>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	1ad3      	subs	r3, r2, r3
 8006fdc:	2b02      	cmp	r3, #2
 8006fde:	d901      	bls.n	8006fe4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006fe0:	2303      	movs	r3, #3
 8006fe2:	e1b4      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fe4:	4b2b      	ldr	r3, [pc, #172]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f003 0302 	and.w	r3, r3, #2
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d0f0      	beq.n	8006fd2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ff0:	4b28      	ldr	r3, [pc, #160]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	691b      	ldr	r3, [r3, #16]
 8006ffc:	00db      	lsls	r3, r3, #3
 8006ffe:	4925      	ldr	r1, [pc, #148]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8007000:	4313      	orrs	r3, r2
 8007002:	600b      	str	r3, [r1, #0]
 8007004:	e015      	b.n	8007032 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007006:	4b24      	ldr	r3, [pc, #144]	; (8007098 <HAL_RCC_OscConfig+0x278>)
 8007008:	2200      	movs	r2, #0
 800700a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800700c:	f7fc ffb2 	bl	8003f74 <HAL_GetTick>
 8007010:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007012:	e008      	b.n	8007026 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007014:	f7fc ffae 	bl	8003f74 <HAL_GetTick>
 8007018:	4602      	mov	r2, r0
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	2b02      	cmp	r3, #2
 8007020:	d901      	bls.n	8007026 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e193      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007026:	4b1b      	ldr	r3, [pc, #108]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 0302 	and.w	r3, r3, #2
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1f0      	bne.n	8007014 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0308 	and.w	r3, r3, #8
 800703a:	2b00      	cmp	r3, #0
 800703c:	d036      	beq.n	80070ac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	695b      	ldr	r3, [r3, #20]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d016      	beq.n	8007074 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007046:	4b15      	ldr	r3, [pc, #84]	; (800709c <HAL_RCC_OscConfig+0x27c>)
 8007048:	2201      	movs	r2, #1
 800704a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800704c:	f7fc ff92 	bl	8003f74 <HAL_GetTick>
 8007050:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007052:	e008      	b.n	8007066 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007054:	f7fc ff8e 	bl	8003f74 <HAL_GetTick>
 8007058:	4602      	mov	r2, r0
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	1ad3      	subs	r3, r2, r3
 800705e:	2b02      	cmp	r3, #2
 8007060:	d901      	bls.n	8007066 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007062:	2303      	movs	r3, #3
 8007064:	e173      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007066:	4b0b      	ldr	r3, [pc, #44]	; (8007094 <HAL_RCC_OscConfig+0x274>)
 8007068:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800706a:	f003 0302 	and.w	r3, r3, #2
 800706e:	2b00      	cmp	r3, #0
 8007070:	d0f0      	beq.n	8007054 <HAL_RCC_OscConfig+0x234>
 8007072:	e01b      	b.n	80070ac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007074:	4b09      	ldr	r3, [pc, #36]	; (800709c <HAL_RCC_OscConfig+0x27c>)
 8007076:	2200      	movs	r2, #0
 8007078:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800707a:	f7fc ff7b 	bl	8003f74 <HAL_GetTick>
 800707e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007080:	e00e      	b.n	80070a0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007082:	f7fc ff77 	bl	8003f74 <HAL_GetTick>
 8007086:	4602      	mov	r2, r0
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	1ad3      	subs	r3, r2, r3
 800708c:	2b02      	cmp	r3, #2
 800708e:	d907      	bls.n	80070a0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	e15c      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
 8007094:	40023800 	.word	0x40023800
 8007098:	42470000 	.word	0x42470000
 800709c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070a0:	4b8a      	ldr	r3, [pc, #552]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 80070a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070a4:	f003 0302 	and.w	r3, r3, #2
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d1ea      	bne.n	8007082 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f003 0304 	and.w	r3, r3, #4
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f000 8097 	beq.w	80071e8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070ba:	2300      	movs	r3, #0
 80070bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070be:	4b83      	ldr	r3, [pc, #524]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 80070c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d10f      	bne.n	80070ea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80070ca:	2300      	movs	r3, #0
 80070cc:	60bb      	str	r3, [r7, #8]
 80070ce:	4b7f      	ldr	r3, [pc, #508]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 80070d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d2:	4a7e      	ldr	r2, [pc, #504]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 80070d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070d8:	6413      	str	r3, [r2, #64]	; 0x40
 80070da:	4b7c      	ldr	r3, [pc, #496]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 80070dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070e2:	60bb      	str	r3, [r7, #8]
 80070e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80070e6:	2301      	movs	r3, #1
 80070e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070ea:	4b79      	ldr	r3, [pc, #484]	; (80072d0 <HAL_RCC_OscConfig+0x4b0>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d118      	bne.n	8007128 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80070f6:	4b76      	ldr	r3, [pc, #472]	; (80072d0 <HAL_RCC_OscConfig+0x4b0>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a75      	ldr	r2, [pc, #468]	; (80072d0 <HAL_RCC_OscConfig+0x4b0>)
 80070fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007100:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007102:	f7fc ff37 	bl	8003f74 <HAL_GetTick>
 8007106:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007108:	e008      	b.n	800711c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800710a:	f7fc ff33 	bl	8003f74 <HAL_GetTick>
 800710e:	4602      	mov	r2, r0
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	1ad3      	subs	r3, r2, r3
 8007114:	2b02      	cmp	r3, #2
 8007116:	d901      	bls.n	800711c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007118:	2303      	movs	r3, #3
 800711a:	e118      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800711c:	4b6c      	ldr	r3, [pc, #432]	; (80072d0 <HAL_RCC_OscConfig+0x4b0>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007124:	2b00      	cmp	r3, #0
 8007126:	d0f0      	beq.n	800710a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	2b01      	cmp	r3, #1
 800712e:	d106      	bne.n	800713e <HAL_RCC_OscConfig+0x31e>
 8007130:	4b66      	ldr	r3, [pc, #408]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 8007132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007134:	4a65      	ldr	r2, [pc, #404]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 8007136:	f043 0301 	orr.w	r3, r3, #1
 800713a:	6713      	str	r3, [r2, #112]	; 0x70
 800713c:	e01c      	b.n	8007178 <HAL_RCC_OscConfig+0x358>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	2b05      	cmp	r3, #5
 8007144:	d10c      	bne.n	8007160 <HAL_RCC_OscConfig+0x340>
 8007146:	4b61      	ldr	r3, [pc, #388]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 8007148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800714a:	4a60      	ldr	r2, [pc, #384]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 800714c:	f043 0304 	orr.w	r3, r3, #4
 8007150:	6713      	str	r3, [r2, #112]	; 0x70
 8007152:	4b5e      	ldr	r3, [pc, #376]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 8007154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007156:	4a5d      	ldr	r2, [pc, #372]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 8007158:	f043 0301 	orr.w	r3, r3, #1
 800715c:	6713      	str	r3, [r2, #112]	; 0x70
 800715e:	e00b      	b.n	8007178 <HAL_RCC_OscConfig+0x358>
 8007160:	4b5a      	ldr	r3, [pc, #360]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 8007162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007164:	4a59      	ldr	r2, [pc, #356]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 8007166:	f023 0301 	bic.w	r3, r3, #1
 800716a:	6713      	str	r3, [r2, #112]	; 0x70
 800716c:	4b57      	ldr	r3, [pc, #348]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 800716e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007170:	4a56      	ldr	r2, [pc, #344]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 8007172:	f023 0304 	bic.w	r3, r3, #4
 8007176:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	689b      	ldr	r3, [r3, #8]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d015      	beq.n	80071ac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007180:	f7fc fef8 	bl	8003f74 <HAL_GetTick>
 8007184:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007186:	e00a      	b.n	800719e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007188:	f7fc fef4 	bl	8003f74 <HAL_GetTick>
 800718c:	4602      	mov	r2, r0
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	1ad3      	subs	r3, r2, r3
 8007192:	f241 3288 	movw	r2, #5000	; 0x1388
 8007196:	4293      	cmp	r3, r2
 8007198:	d901      	bls.n	800719e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e0d7      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800719e:	4b4b      	ldr	r3, [pc, #300]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 80071a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071a2:	f003 0302 	and.w	r3, r3, #2
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d0ee      	beq.n	8007188 <HAL_RCC_OscConfig+0x368>
 80071aa:	e014      	b.n	80071d6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071ac:	f7fc fee2 	bl	8003f74 <HAL_GetTick>
 80071b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071b2:	e00a      	b.n	80071ca <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071b4:	f7fc fede 	bl	8003f74 <HAL_GetTick>
 80071b8:	4602      	mov	r2, r0
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	f241 3288 	movw	r2, #5000	; 0x1388
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d901      	bls.n	80071ca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80071c6:	2303      	movs	r3, #3
 80071c8:	e0c1      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071ca:	4b40      	ldr	r3, [pc, #256]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 80071cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071ce:	f003 0302 	and.w	r3, r3, #2
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1ee      	bne.n	80071b4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80071d6:	7dfb      	ldrb	r3, [r7, #23]
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d105      	bne.n	80071e8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80071dc:	4b3b      	ldr	r3, [pc, #236]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 80071de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071e0:	4a3a      	ldr	r2, [pc, #232]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 80071e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	699b      	ldr	r3, [r3, #24]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	f000 80ad 	beq.w	800734c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80071f2:	4b36      	ldr	r3, [pc, #216]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f003 030c 	and.w	r3, r3, #12
 80071fa:	2b08      	cmp	r3, #8
 80071fc:	d060      	beq.n	80072c0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	2b02      	cmp	r3, #2
 8007204:	d145      	bne.n	8007292 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007206:	4b33      	ldr	r3, [pc, #204]	; (80072d4 <HAL_RCC_OscConfig+0x4b4>)
 8007208:	2200      	movs	r2, #0
 800720a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800720c:	f7fc feb2 	bl	8003f74 <HAL_GetTick>
 8007210:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007212:	e008      	b.n	8007226 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007214:	f7fc feae 	bl	8003f74 <HAL_GetTick>
 8007218:	4602      	mov	r2, r0
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	1ad3      	subs	r3, r2, r3
 800721e:	2b02      	cmp	r3, #2
 8007220:	d901      	bls.n	8007226 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e093      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007226:	4b29      	ldr	r3, [pc, #164]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800722e:	2b00      	cmp	r3, #0
 8007230:	d1f0      	bne.n	8007214 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	69da      	ldr	r2, [r3, #28]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a1b      	ldr	r3, [r3, #32]
 800723a:	431a      	orrs	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007240:	019b      	lsls	r3, r3, #6
 8007242:	431a      	orrs	r2, r3
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007248:	085b      	lsrs	r3, r3, #1
 800724a:	3b01      	subs	r3, #1
 800724c:	041b      	lsls	r3, r3, #16
 800724e:	431a      	orrs	r2, r3
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007254:	061b      	lsls	r3, r3, #24
 8007256:	431a      	orrs	r2, r3
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800725c:	071b      	lsls	r3, r3, #28
 800725e:	491b      	ldr	r1, [pc, #108]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 8007260:	4313      	orrs	r3, r2
 8007262:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007264:	4b1b      	ldr	r3, [pc, #108]	; (80072d4 <HAL_RCC_OscConfig+0x4b4>)
 8007266:	2201      	movs	r2, #1
 8007268:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800726a:	f7fc fe83 	bl	8003f74 <HAL_GetTick>
 800726e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007270:	e008      	b.n	8007284 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007272:	f7fc fe7f 	bl	8003f74 <HAL_GetTick>
 8007276:	4602      	mov	r2, r0
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	2b02      	cmp	r3, #2
 800727e:	d901      	bls.n	8007284 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007280:	2303      	movs	r3, #3
 8007282:	e064      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007284:	4b11      	ldr	r3, [pc, #68]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800728c:	2b00      	cmp	r3, #0
 800728e:	d0f0      	beq.n	8007272 <HAL_RCC_OscConfig+0x452>
 8007290:	e05c      	b.n	800734c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007292:	4b10      	ldr	r3, [pc, #64]	; (80072d4 <HAL_RCC_OscConfig+0x4b4>)
 8007294:	2200      	movs	r2, #0
 8007296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007298:	f7fc fe6c 	bl	8003f74 <HAL_GetTick>
 800729c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800729e:	e008      	b.n	80072b2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072a0:	f7fc fe68 	bl	8003f74 <HAL_GetTick>
 80072a4:	4602      	mov	r2, r0
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	1ad3      	subs	r3, r2, r3
 80072aa:	2b02      	cmp	r3, #2
 80072ac:	d901      	bls.n	80072b2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e04d      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072b2:	4b06      	ldr	r3, [pc, #24]	; (80072cc <HAL_RCC_OscConfig+0x4ac>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d1f0      	bne.n	80072a0 <HAL_RCC_OscConfig+0x480>
 80072be:	e045      	b.n	800734c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	699b      	ldr	r3, [r3, #24]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d107      	bne.n	80072d8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80072c8:	2301      	movs	r3, #1
 80072ca:	e040      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
 80072cc:	40023800 	.word	0x40023800
 80072d0:	40007000 	.word	0x40007000
 80072d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80072d8:	4b1f      	ldr	r3, [pc, #124]	; (8007358 <HAL_RCC_OscConfig+0x538>)
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	699b      	ldr	r3, [r3, #24]
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d030      	beq.n	8007348 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d129      	bne.n	8007348 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072fe:	429a      	cmp	r2, r3
 8007300:	d122      	bne.n	8007348 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007302:	68fa      	ldr	r2, [r7, #12]
 8007304:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007308:	4013      	ands	r3, r2
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800730e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007310:	4293      	cmp	r3, r2
 8007312:	d119      	bne.n	8007348 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800731e:	085b      	lsrs	r3, r3, #1
 8007320:	3b01      	subs	r3, #1
 8007322:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007324:	429a      	cmp	r2, r3
 8007326:	d10f      	bne.n	8007348 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007332:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007334:	429a      	cmp	r2, r3
 8007336:	d107      	bne.n	8007348 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007342:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007344:	429a      	cmp	r2, r3
 8007346:	d001      	beq.n	800734c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8007348:	2301      	movs	r3, #1
 800734a:	e000      	b.n	800734e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800734c:	2300      	movs	r3, #0
}
 800734e:	4618      	mov	r0, r3
 8007350:	3718      	adds	r7, #24
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	40023800 	.word	0x40023800

0800735c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d101      	bne.n	800736e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e041      	b.n	80073f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007374:	b2db      	uxtb	r3, r3
 8007376:	2b00      	cmp	r3, #0
 8007378:	d106      	bne.n	8007388 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f7fc fa10 	bl	80037a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2202      	movs	r2, #2
 800738c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	3304      	adds	r3, #4
 8007398:	4619      	mov	r1, r3
 800739a:	4610      	mov	r0, r2
 800739c:	f000 fbaa 	bl	8007af4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2201      	movs	r2, #1
 80073b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2201      	movs	r2, #1
 80073dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073f0:	2300      	movs	r3, #0
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3708      	adds	r7, #8
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
	...

080073fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b085      	sub	sp, #20
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800740a:	b2db      	uxtb	r3, r3
 800740c:	2b01      	cmp	r3, #1
 800740e:	d001      	beq.n	8007414 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	e04e      	b.n	80074b2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2202      	movs	r2, #2
 8007418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68da      	ldr	r2, [r3, #12]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f042 0201 	orr.w	r2, r2, #1
 800742a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a23      	ldr	r2, [pc, #140]	; (80074c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d022      	beq.n	800747c <HAL_TIM_Base_Start_IT+0x80>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800743e:	d01d      	beq.n	800747c <HAL_TIM_Base_Start_IT+0x80>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4a1f      	ldr	r2, [pc, #124]	; (80074c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d018      	beq.n	800747c <HAL_TIM_Base_Start_IT+0x80>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a1e      	ldr	r2, [pc, #120]	; (80074c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d013      	beq.n	800747c <HAL_TIM_Base_Start_IT+0x80>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a1c      	ldr	r2, [pc, #112]	; (80074cc <HAL_TIM_Base_Start_IT+0xd0>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d00e      	beq.n	800747c <HAL_TIM_Base_Start_IT+0x80>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a1b      	ldr	r2, [pc, #108]	; (80074d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d009      	beq.n	800747c <HAL_TIM_Base_Start_IT+0x80>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a19      	ldr	r2, [pc, #100]	; (80074d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d004      	beq.n	800747c <HAL_TIM_Base_Start_IT+0x80>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4a18      	ldr	r2, [pc, #96]	; (80074d8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d111      	bne.n	80074a0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	689b      	ldr	r3, [r3, #8]
 8007482:	f003 0307 	and.w	r3, r3, #7
 8007486:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2b06      	cmp	r3, #6
 800748c:	d010      	beq.n	80074b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f042 0201 	orr.w	r2, r2, #1
 800749c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800749e:	e007      	b.n	80074b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	681a      	ldr	r2, [r3, #0]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f042 0201 	orr.w	r2, r2, #1
 80074ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3714      	adds	r7, #20
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr
 80074be:	bf00      	nop
 80074c0:	40010000 	.word	0x40010000
 80074c4:	40000400 	.word	0x40000400
 80074c8:	40000800 	.word	0x40000800
 80074cc:	40000c00 	.word	0x40000c00
 80074d0:	40010400 	.word	0x40010400
 80074d4:	40014000 	.word	0x40014000
 80074d8:	40001800 	.word	0x40001800

080074dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d101      	bne.n	80074ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e041      	b.n	8007572 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d106      	bne.n	8007508 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f839 	bl	800757a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2202      	movs	r2, #2
 800750c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	3304      	adds	r3, #4
 8007518:	4619      	mov	r1, r3
 800751a:	4610      	mov	r0, r2
 800751c:	f000 faea 	bl	8007af4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007570:	2300      	movs	r3, #0
}
 8007572:	4618      	mov	r0, r3
 8007574:	3708      	adds	r7, #8
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}

0800757a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800757a:	b480      	push	{r7}
 800757c:	b083      	sub	sp, #12
 800757e:	af00      	add	r7, sp, #0
 8007580:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007582:	bf00      	nop
 8007584:	370c      	adds	r7, #12
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr

0800758e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800758e:	b580      	push	{r7, lr}
 8007590:	b082      	sub	sp, #8
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	691b      	ldr	r3, [r3, #16]
 800759c:	f003 0302 	and.w	r3, r3, #2
 80075a0:	2b02      	cmp	r3, #2
 80075a2:	d122      	bne.n	80075ea <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	f003 0302 	and.w	r3, r3, #2
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d11b      	bne.n	80075ea <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f06f 0202 	mvn.w	r2, #2
 80075ba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	699b      	ldr	r3, [r3, #24]
 80075c8:	f003 0303 	and.w	r3, r3, #3
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d003      	beq.n	80075d8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 fa71 	bl	8007ab8 <HAL_TIM_IC_CaptureCallback>
 80075d6:	e005      	b.n	80075e4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 fa63 	bl	8007aa4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 fa74 	bl	8007acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2200      	movs	r2, #0
 80075e8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	691b      	ldr	r3, [r3, #16]
 80075f0:	f003 0304 	and.w	r3, r3, #4
 80075f4:	2b04      	cmp	r3, #4
 80075f6:	d122      	bne.n	800763e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	68db      	ldr	r3, [r3, #12]
 80075fe:	f003 0304 	and.w	r3, r3, #4
 8007602:	2b04      	cmp	r3, #4
 8007604:	d11b      	bne.n	800763e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f06f 0204 	mvn.w	r2, #4
 800760e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2202      	movs	r2, #2
 8007614:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	699b      	ldr	r3, [r3, #24]
 800761c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007620:	2b00      	cmp	r3, #0
 8007622:	d003      	beq.n	800762c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 fa47 	bl	8007ab8 <HAL_TIM_IC_CaptureCallback>
 800762a:	e005      	b.n	8007638 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f000 fa39 	bl	8007aa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 fa4a 	bl	8007acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2200      	movs	r2, #0
 800763c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	691b      	ldr	r3, [r3, #16]
 8007644:	f003 0308 	and.w	r3, r3, #8
 8007648:	2b08      	cmp	r3, #8
 800764a:	d122      	bne.n	8007692 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	68db      	ldr	r3, [r3, #12]
 8007652:	f003 0308 	and.w	r3, r3, #8
 8007656:	2b08      	cmp	r3, #8
 8007658:	d11b      	bne.n	8007692 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f06f 0208 	mvn.w	r2, #8
 8007662:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2204      	movs	r2, #4
 8007668:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	69db      	ldr	r3, [r3, #28]
 8007670:	f003 0303 	and.w	r3, r3, #3
 8007674:	2b00      	cmp	r3, #0
 8007676:	d003      	beq.n	8007680 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f000 fa1d 	bl	8007ab8 <HAL_TIM_IC_CaptureCallback>
 800767e:	e005      	b.n	800768c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 fa0f 	bl	8007aa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 fa20 	bl	8007acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	691b      	ldr	r3, [r3, #16]
 8007698:	f003 0310 	and.w	r3, r3, #16
 800769c:	2b10      	cmp	r3, #16
 800769e:	d122      	bne.n	80076e6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	f003 0310 	and.w	r3, r3, #16
 80076aa:	2b10      	cmp	r3, #16
 80076ac:	d11b      	bne.n	80076e6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f06f 0210 	mvn.w	r2, #16
 80076b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2208      	movs	r2, #8
 80076bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	69db      	ldr	r3, [r3, #28]
 80076c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d003      	beq.n	80076d4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f000 f9f3 	bl	8007ab8 <HAL_TIM_IC_CaptureCallback>
 80076d2:	e005      	b.n	80076e0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 f9e5 	bl	8007aa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 f9f6 	bl	8007acc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	691b      	ldr	r3, [r3, #16]
 80076ec:	f003 0301 	and.w	r3, r3, #1
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d10e      	bne.n	8007712 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	f003 0301 	and.w	r3, r3, #1
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d107      	bne.n	8007712 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f06f 0201 	mvn.w	r2, #1
 800770a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f7fb fcb1 	bl	8003074 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	691b      	ldr	r3, [r3, #16]
 8007718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800771c:	2b80      	cmp	r3, #128	; 0x80
 800771e:	d10e      	bne.n	800773e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800772a:	2b80      	cmp	r3, #128	; 0x80
 800772c:	d107      	bne.n	800773e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007736:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f000 fe57 	bl	80083ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	691b      	ldr	r3, [r3, #16]
 8007744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007748:	2b40      	cmp	r3, #64	; 0x40
 800774a:	d10e      	bne.n	800776a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007756:	2b40      	cmp	r3, #64	; 0x40
 8007758:	d107      	bne.n	800776a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007762:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 f9bb 	bl	8007ae0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	f003 0320 	and.w	r3, r3, #32
 8007774:	2b20      	cmp	r3, #32
 8007776:	d10e      	bne.n	8007796 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	68db      	ldr	r3, [r3, #12]
 800777e:	f003 0320 	and.w	r3, r3, #32
 8007782:	2b20      	cmp	r3, #32
 8007784:	d107      	bne.n	8007796 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f06f 0220 	mvn.w	r2, #32
 800778e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f000 fe21 	bl	80083d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007796:	bf00      	nop
 8007798:	3708      	adds	r7, #8
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
	...

080077a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	60f8      	str	r0, [r7, #12]
 80077a8:	60b9      	str	r1, [r7, #8]
 80077aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d101      	bne.n	80077ba <HAL_TIM_PWM_ConfigChannel+0x1a>
 80077b6:	2302      	movs	r3, #2
 80077b8:	e0ac      	b.n	8007914 <HAL_TIM_PWM_ConfigChannel+0x174>
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2201      	movs	r2, #1
 80077be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b0c      	cmp	r3, #12
 80077c6:	f200 809f 	bhi.w	8007908 <HAL_TIM_PWM_ConfigChannel+0x168>
 80077ca:	a201      	add	r2, pc, #4	; (adr r2, 80077d0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80077cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d0:	08007805 	.word	0x08007805
 80077d4:	08007909 	.word	0x08007909
 80077d8:	08007909 	.word	0x08007909
 80077dc:	08007909 	.word	0x08007909
 80077e0:	08007845 	.word	0x08007845
 80077e4:	08007909 	.word	0x08007909
 80077e8:	08007909 	.word	0x08007909
 80077ec:	08007909 	.word	0x08007909
 80077f0:	08007887 	.word	0x08007887
 80077f4:	08007909 	.word	0x08007909
 80077f8:	08007909 	.word	0x08007909
 80077fc:	08007909 	.word	0x08007909
 8007800:	080078c7 	.word	0x080078c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68b9      	ldr	r1, [r7, #8]
 800780a:	4618      	mov	r0, r3
 800780c:	f000 fa12 	bl	8007c34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	699a      	ldr	r2, [r3, #24]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f042 0208 	orr.w	r2, r2, #8
 800781e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	699a      	ldr	r2, [r3, #24]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f022 0204 	bic.w	r2, r2, #4
 800782e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	6999      	ldr	r1, [r3, #24]
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	691a      	ldr	r2, [r3, #16]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	430a      	orrs	r2, r1
 8007840:	619a      	str	r2, [r3, #24]
      break;
 8007842:	e062      	b.n	800790a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	68b9      	ldr	r1, [r7, #8]
 800784a:	4618      	mov	r0, r3
 800784c:	f000 fa62 	bl	8007d14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	699a      	ldr	r2, [r3, #24]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800785e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	699a      	ldr	r2, [r3, #24]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800786e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6999      	ldr	r1, [r3, #24]
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	021a      	lsls	r2, r3, #8
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	430a      	orrs	r2, r1
 8007882:	619a      	str	r2, [r3, #24]
      break;
 8007884:	e041      	b.n	800790a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	68b9      	ldr	r1, [r7, #8]
 800788c:	4618      	mov	r0, r3
 800788e:	f000 fab7 	bl	8007e00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	69da      	ldr	r2, [r3, #28]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f042 0208 	orr.w	r2, r2, #8
 80078a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	69da      	ldr	r2, [r3, #28]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f022 0204 	bic.w	r2, r2, #4
 80078b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	69d9      	ldr	r1, [r3, #28]
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	691a      	ldr	r2, [r3, #16]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	430a      	orrs	r2, r1
 80078c2:	61da      	str	r2, [r3, #28]
      break;
 80078c4:	e021      	b.n	800790a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	68b9      	ldr	r1, [r7, #8]
 80078cc:	4618      	mov	r0, r3
 80078ce:	f000 fb0b 	bl	8007ee8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	69da      	ldr	r2, [r3, #28]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80078e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	69da      	ldr	r2, [r3, #28]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	69d9      	ldr	r1, [r3, #28]
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	691b      	ldr	r3, [r3, #16]
 80078fc:	021a      	lsls	r2, r3, #8
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	430a      	orrs	r2, r1
 8007904:	61da      	str	r2, [r3, #28]
      break;
 8007906:	e000      	b.n	800790a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007908:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2200      	movs	r2, #0
 800790e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	3710      	adds	r7, #16
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800792c:	2b01      	cmp	r3, #1
 800792e:	d101      	bne.n	8007934 <HAL_TIM_ConfigClockSource+0x18>
 8007930:	2302      	movs	r3, #2
 8007932:	e0b3      	b.n	8007a9c <HAL_TIM_ConfigClockSource+0x180>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2202      	movs	r2, #2
 8007940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007952:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800795a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800796c:	d03e      	beq.n	80079ec <HAL_TIM_ConfigClockSource+0xd0>
 800796e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007972:	f200 8087 	bhi.w	8007a84 <HAL_TIM_ConfigClockSource+0x168>
 8007976:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800797a:	f000 8085 	beq.w	8007a88 <HAL_TIM_ConfigClockSource+0x16c>
 800797e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007982:	d87f      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x168>
 8007984:	2b70      	cmp	r3, #112	; 0x70
 8007986:	d01a      	beq.n	80079be <HAL_TIM_ConfigClockSource+0xa2>
 8007988:	2b70      	cmp	r3, #112	; 0x70
 800798a:	d87b      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x168>
 800798c:	2b60      	cmp	r3, #96	; 0x60
 800798e:	d050      	beq.n	8007a32 <HAL_TIM_ConfigClockSource+0x116>
 8007990:	2b60      	cmp	r3, #96	; 0x60
 8007992:	d877      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x168>
 8007994:	2b50      	cmp	r3, #80	; 0x50
 8007996:	d03c      	beq.n	8007a12 <HAL_TIM_ConfigClockSource+0xf6>
 8007998:	2b50      	cmp	r3, #80	; 0x50
 800799a:	d873      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x168>
 800799c:	2b40      	cmp	r3, #64	; 0x40
 800799e:	d058      	beq.n	8007a52 <HAL_TIM_ConfigClockSource+0x136>
 80079a0:	2b40      	cmp	r3, #64	; 0x40
 80079a2:	d86f      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x168>
 80079a4:	2b30      	cmp	r3, #48	; 0x30
 80079a6:	d064      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x156>
 80079a8:	2b30      	cmp	r3, #48	; 0x30
 80079aa:	d86b      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x168>
 80079ac:	2b20      	cmp	r3, #32
 80079ae:	d060      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x156>
 80079b0:	2b20      	cmp	r3, #32
 80079b2:	d867      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x168>
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d05c      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x156>
 80079b8:	2b10      	cmp	r3, #16
 80079ba:	d05a      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80079bc:	e062      	b.n	8007a84 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6818      	ldr	r0, [r3, #0]
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	6899      	ldr	r1, [r3, #8]
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	685a      	ldr	r2, [r3, #4]
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	f000 fb5b 	bl	8008088 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80079e0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	609a      	str	r2, [r3, #8]
      break;
 80079ea:	e04e      	b.n	8007a8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6818      	ldr	r0, [r3, #0]
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	6899      	ldr	r1, [r3, #8]
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	685a      	ldr	r2, [r3, #4]
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	f000 fb44 	bl	8008088 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	689a      	ldr	r2, [r3, #8]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a0e:	609a      	str	r2, [r3, #8]
      break;
 8007a10:	e03b      	b.n	8007a8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6818      	ldr	r0, [r3, #0]
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	6859      	ldr	r1, [r3, #4]
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	461a      	mov	r2, r3
 8007a20:	f000 fab8 	bl	8007f94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2150      	movs	r1, #80	; 0x50
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f000 fb11 	bl	8008052 <TIM_ITRx_SetConfig>
      break;
 8007a30:	e02b      	b.n	8007a8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6818      	ldr	r0, [r3, #0]
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	6859      	ldr	r1, [r3, #4]
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	f000 fad7 	bl	8007ff2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2160      	movs	r1, #96	; 0x60
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f000 fb01 	bl	8008052 <TIM_ITRx_SetConfig>
      break;
 8007a50:	e01b      	b.n	8007a8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6818      	ldr	r0, [r3, #0]
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	6859      	ldr	r1, [r3, #4]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	f000 fa98 	bl	8007f94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2140      	movs	r1, #64	; 0x40
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f000 faf1 	bl	8008052 <TIM_ITRx_SetConfig>
      break;
 8007a70:	e00b      	b.n	8007a8a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	4610      	mov	r0, r2
 8007a7e:	f000 fae8 	bl	8008052 <TIM_ITRx_SetConfig>
        break;
 8007a82:	e002      	b.n	8007a8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007a84:	bf00      	nop
 8007a86:	e000      	b.n	8007a8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007a88:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3710      	adds	r7, #16
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}

08007aa4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007aac:	bf00      	nop
 8007aae:	370c      	adds	r7, #12
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab6:	4770      	bx	lr

08007ab8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b083      	sub	sp, #12
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007ac0:	bf00      	nop
 8007ac2:	370c      	adds	r7, #12
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ad4:	bf00      	nop
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ae8:	bf00      	nop
 8007aea:	370c      	adds	r7, #12
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr

08007af4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b085      	sub	sp, #20
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a40      	ldr	r2, [pc, #256]	; (8007c08 <TIM_Base_SetConfig+0x114>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d013      	beq.n	8007b34 <TIM_Base_SetConfig+0x40>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b12:	d00f      	beq.n	8007b34 <TIM_Base_SetConfig+0x40>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	4a3d      	ldr	r2, [pc, #244]	; (8007c0c <TIM_Base_SetConfig+0x118>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d00b      	beq.n	8007b34 <TIM_Base_SetConfig+0x40>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a3c      	ldr	r2, [pc, #240]	; (8007c10 <TIM_Base_SetConfig+0x11c>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d007      	beq.n	8007b34 <TIM_Base_SetConfig+0x40>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a3b      	ldr	r2, [pc, #236]	; (8007c14 <TIM_Base_SetConfig+0x120>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d003      	beq.n	8007b34 <TIM_Base_SetConfig+0x40>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a3a      	ldr	r2, [pc, #232]	; (8007c18 <TIM_Base_SetConfig+0x124>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d108      	bne.n	8007b46 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	68fa      	ldr	r2, [r7, #12]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a2f      	ldr	r2, [pc, #188]	; (8007c08 <TIM_Base_SetConfig+0x114>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d02b      	beq.n	8007ba6 <TIM_Base_SetConfig+0xb2>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b54:	d027      	beq.n	8007ba6 <TIM_Base_SetConfig+0xb2>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a2c      	ldr	r2, [pc, #176]	; (8007c0c <TIM_Base_SetConfig+0x118>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d023      	beq.n	8007ba6 <TIM_Base_SetConfig+0xb2>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a2b      	ldr	r2, [pc, #172]	; (8007c10 <TIM_Base_SetConfig+0x11c>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d01f      	beq.n	8007ba6 <TIM_Base_SetConfig+0xb2>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a2a      	ldr	r2, [pc, #168]	; (8007c14 <TIM_Base_SetConfig+0x120>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d01b      	beq.n	8007ba6 <TIM_Base_SetConfig+0xb2>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a29      	ldr	r2, [pc, #164]	; (8007c18 <TIM_Base_SetConfig+0x124>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d017      	beq.n	8007ba6 <TIM_Base_SetConfig+0xb2>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a28      	ldr	r2, [pc, #160]	; (8007c1c <TIM_Base_SetConfig+0x128>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d013      	beq.n	8007ba6 <TIM_Base_SetConfig+0xb2>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a27      	ldr	r2, [pc, #156]	; (8007c20 <TIM_Base_SetConfig+0x12c>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d00f      	beq.n	8007ba6 <TIM_Base_SetConfig+0xb2>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a26      	ldr	r2, [pc, #152]	; (8007c24 <TIM_Base_SetConfig+0x130>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d00b      	beq.n	8007ba6 <TIM_Base_SetConfig+0xb2>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a25      	ldr	r2, [pc, #148]	; (8007c28 <TIM_Base_SetConfig+0x134>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d007      	beq.n	8007ba6 <TIM_Base_SetConfig+0xb2>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a24      	ldr	r2, [pc, #144]	; (8007c2c <TIM_Base_SetConfig+0x138>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d003      	beq.n	8007ba6 <TIM_Base_SetConfig+0xb2>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a23      	ldr	r2, [pc, #140]	; (8007c30 <TIM_Base_SetConfig+0x13c>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d108      	bne.n	8007bb8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	695b      	ldr	r3, [r3, #20]
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	689a      	ldr	r2, [r3, #8]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	4a0a      	ldr	r2, [pc, #40]	; (8007c08 <TIM_Base_SetConfig+0x114>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d003      	beq.n	8007bec <TIM_Base_SetConfig+0xf8>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	4a0c      	ldr	r2, [pc, #48]	; (8007c18 <TIM_Base_SetConfig+0x124>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d103      	bne.n	8007bf4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	691a      	ldr	r2, [r3, #16]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	615a      	str	r2, [r3, #20]
}
 8007bfa:	bf00      	nop
 8007bfc:	3714      	adds	r7, #20
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr
 8007c06:	bf00      	nop
 8007c08:	40010000 	.word	0x40010000
 8007c0c:	40000400 	.word	0x40000400
 8007c10:	40000800 	.word	0x40000800
 8007c14:	40000c00 	.word	0x40000c00
 8007c18:	40010400 	.word	0x40010400
 8007c1c:	40014000 	.word	0x40014000
 8007c20:	40014400 	.word	0x40014400
 8007c24:	40014800 	.word	0x40014800
 8007c28:	40001800 	.word	0x40001800
 8007c2c:	40001c00 	.word	0x40001c00
 8007c30:	40002000 	.word	0x40002000

08007c34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b087      	sub	sp, #28
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
 8007c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a1b      	ldr	r3, [r3, #32]
 8007c42:	f023 0201 	bic.w	r2, r3, #1
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a1b      	ldr	r3, [r3, #32]
 8007c4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	699b      	ldr	r3, [r3, #24]
 8007c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f023 0303 	bic.w	r3, r3, #3
 8007c6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68fa      	ldr	r2, [r7, #12]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	f023 0302 	bic.w	r3, r3, #2
 8007c7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	697a      	ldr	r2, [r7, #20]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	4a20      	ldr	r2, [pc, #128]	; (8007d0c <TIM_OC1_SetConfig+0xd8>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d003      	beq.n	8007c98 <TIM_OC1_SetConfig+0x64>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	4a1f      	ldr	r2, [pc, #124]	; (8007d10 <TIM_OC1_SetConfig+0xdc>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d10c      	bne.n	8007cb2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	f023 0308 	bic.w	r3, r3, #8
 8007c9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	697a      	ldr	r2, [r7, #20]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	f023 0304 	bic.w	r3, r3, #4
 8007cb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	4a15      	ldr	r2, [pc, #84]	; (8007d0c <TIM_OC1_SetConfig+0xd8>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d003      	beq.n	8007cc2 <TIM_OC1_SetConfig+0x8e>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4a14      	ldr	r2, [pc, #80]	; (8007d10 <TIM_OC1_SetConfig+0xdc>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d111      	bne.n	8007ce6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007cc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	695b      	ldr	r3, [r3, #20]
 8007cd6:	693a      	ldr	r2, [r7, #16]
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	699b      	ldr	r3, [r3, #24]
 8007ce0:	693a      	ldr	r2, [r7, #16]
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	693a      	ldr	r2, [r7, #16]
 8007cea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	68fa      	ldr	r2, [r7, #12]
 8007cf0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	685a      	ldr	r2, [r3, #4]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	697a      	ldr	r2, [r7, #20]
 8007cfe:	621a      	str	r2, [r3, #32]
}
 8007d00:	bf00      	nop
 8007d02:	371c      	adds	r7, #28
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr
 8007d0c:	40010000 	.word	0x40010000
 8007d10:	40010400 	.word	0x40010400

08007d14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b087      	sub	sp, #28
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6a1b      	ldr	r3, [r3, #32]
 8007d22:	f023 0210 	bic.w	r2, r3, #16
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6a1b      	ldr	r3, [r3, #32]
 8007d2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	699b      	ldr	r3, [r3, #24]
 8007d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	021b      	lsls	r3, r3, #8
 8007d52:	68fa      	ldr	r2, [r7, #12]
 8007d54:	4313      	orrs	r3, r2
 8007d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	f023 0320 	bic.w	r3, r3, #32
 8007d5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	011b      	lsls	r3, r3, #4
 8007d66:	697a      	ldr	r2, [r7, #20]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	4a22      	ldr	r2, [pc, #136]	; (8007df8 <TIM_OC2_SetConfig+0xe4>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d003      	beq.n	8007d7c <TIM_OC2_SetConfig+0x68>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	4a21      	ldr	r2, [pc, #132]	; (8007dfc <TIM_OC2_SetConfig+0xe8>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d10d      	bne.n	8007d98 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	011b      	lsls	r3, r3, #4
 8007d8a:	697a      	ldr	r2, [r7, #20]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d96:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	4a17      	ldr	r2, [pc, #92]	; (8007df8 <TIM_OC2_SetConfig+0xe4>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d003      	beq.n	8007da8 <TIM_OC2_SetConfig+0x94>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a16      	ldr	r2, [pc, #88]	; (8007dfc <TIM_OC2_SetConfig+0xe8>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d113      	bne.n	8007dd0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007dae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007db6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	695b      	ldr	r3, [r3, #20]
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	693a      	ldr	r2, [r7, #16]
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	699b      	ldr	r3, [r3, #24]
 8007dc8:	009b      	lsls	r3, r3, #2
 8007dca:	693a      	ldr	r2, [r7, #16]
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	693a      	ldr	r2, [r7, #16]
 8007dd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	68fa      	ldr	r2, [r7, #12]
 8007dda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	685a      	ldr	r2, [r3, #4]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	697a      	ldr	r2, [r7, #20]
 8007de8:	621a      	str	r2, [r3, #32]
}
 8007dea:	bf00      	nop
 8007dec:	371c      	adds	r7, #28
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop
 8007df8:	40010000 	.word	0x40010000
 8007dfc:	40010400 	.word	0x40010400

08007e00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b087      	sub	sp, #28
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6a1b      	ldr	r3, [r3, #32]
 8007e0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6a1b      	ldr	r3, [r3, #32]
 8007e1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	69db      	ldr	r3, [r3, #28]
 8007e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f023 0303 	bic.w	r3, r3, #3
 8007e36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	68fa      	ldr	r2, [r7, #12]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007e48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	021b      	lsls	r3, r3, #8
 8007e50:	697a      	ldr	r2, [r7, #20]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	4a21      	ldr	r2, [pc, #132]	; (8007ee0 <TIM_OC3_SetConfig+0xe0>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d003      	beq.n	8007e66 <TIM_OC3_SetConfig+0x66>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	4a20      	ldr	r2, [pc, #128]	; (8007ee4 <TIM_OC3_SetConfig+0xe4>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d10d      	bne.n	8007e82 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	021b      	lsls	r3, r3, #8
 8007e74:	697a      	ldr	r2, [r7, #20]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4a16      	ldr	r2, [pc, #88]	; (8007ee0 <TIM_OC3_SetConfig+0xe0>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d003      	beq.n	8007e92 <TIM_OC3_SetConfig+0x92>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	4a15      	ldr	r2, [pc, #84]	; (8007ee4 <TIM_OC3_SetConfig+0xe4>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d113      	bne.n	8007eba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ea0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	695b      	ldr	r3, [r3, #20]
 8007ea6:	011b      	lsls	r3, r3, #4
 8007ea8:	693a      	ldr	r2, [r7, #16]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	699b      	ldr	r3, [r3, #24]
 8007eb2:	011b      	lsls	r3, r3, #4
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	693a      	ldr	r2, [r7, #16]
 8007ebe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	68fa      	ldr	r2, [r7, #12]
 8007ec4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	685a      	ldr	r2, [r3, #4]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	697a      	ldr	r2, [r7, #20]
 8007ed2:	621a      	str	r2, [r3, #32]
}
 8007ed4:	bf00      	nop
 8007ed6:	371c      	adds	r7, #28
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr
 8007ee0:	40010000 	.word	0x40010000
 8007ee4:	40010400 	.word	0x40010400

08007ee8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b087      	sub	sp, #28
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6a1b      	ldr	r3, [r3, #32]
 8007ef6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6a1b      	ldr	r3, [r3, #32]
 8007f02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	69db      	ldr	r3, [r3, #28]
 8007f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	021b      	lsls	r3, r3, #8
 8007f26:	68fa      	ldr	r2, [r7, #12]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	031b      	lsls	r3, r3, #12
 8007f3a:	693a      	ldr	r2, [r7, #16]
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	4a12      	ldr	r2, [pc, #72]	; (8007f8c <TIM_OC4_SetConfig+0xa4>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d003      	beq.n	8007f50 <TIM_OC4_SetConfig+0x68>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	4a11      	ldr	r2, [pc, #68]	; (8007f90 <TIM_OC4_SetConfig+0xa8>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d109      	bne.n	8007f64 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	695b      	ldr	r3, [r3, #20]
 8007f5c:	019b      	lsls	r3, r3, #6
 8007f5e:	697a      	ldr	r2, [r7, #20]
 8007f60:	4313      	orrs	r3, r2
 8007f62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	697a      	ldr	r2, [r7, #20]
 8007f68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	68fa      	ldr	r2, [r7, #12]
 8007f6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	685a      	ldr	r2, [r3, #4]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	693a      	ldr	r2, [r7, #16]
 8007f7c:	621a      	str	r2, [r3, #32]
}
 8007f7e:	bf00      	nop
 8007f80:	371c      	adds	r7, #28
 8007f82:	46bd      	mov	sp, r7
 8007f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f88:	4770      	bx	lr
 8007f8a:	bf00      	nop
 8007f8c:	40010000 	.word	0x40010000
 8007f90:	40010400 	.word	0x40010400

08007f94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b087      	sub	sp, #28
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6a1b      	ldr	r3, [r3, #32]
 8007fa4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6a1b      	ldr	r3, [r3, #32]
 8007faa:	f023 0201 	bic.w	r2, r3, #1
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	699b      	ldr	r3, [r3, #24]
 8007fb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	011b      	lsls	r3, r3, #4
 8007fc4:	693a      	ldr	r2, [r7, #16]
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	f023 030a 	bic.w	r3, r3, #10
 8007fd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007fd2:	697a      	ldr	r2, [r7, #20]
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	693a      	ldr	r2, [r7, #16]
 8007fde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	697a      	ldr	r2, [r7, #20]
 8007fe4:	621a      	str	r2, [r3, #32]
}
 8007fe6:	bf00      	nop
 8007fe8:	371c      	adds	r7, #28
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr

08007ff2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ff2:	b480      	push	{r7}
 8007ff4:	b087      	sub	sp, #28
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	60f8      	str	r0, [r7, #12]
 8007ffa:	60b9      	str	r1, [r7, #8]
 8007ffc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	6a1b      	ldr	r3, [r3, #32]
 8008002:	f023 0210 	bic.w	r2, r3, #16
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	699b      	ldr	r3, [r3, #24]
 800800e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	6a1b      	ldr	r3, [r3, #32]
 8008014:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800801c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	031b      	lsls	r3, r3, #12
 8008022:	697a      	ldr	r2, [r7, #20]
 8008024:	4313      	orrs	r3, r2
 8008026:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800802e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	011b      	lsls	r3, r3, #4
 8008034:	693a      	ldr	r2, [r7, #16]
 8008036:	4313      	orrs	r3, r2
 8008038:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	697a      	ldr	r2, [r7, #20]
 800803e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	693a      	ldr	r2, [r7, #16]
 8008044:	621a      	str	r2, [r3, #32]
}
 8008046:	bf00      	nop
 8008048:	371c      	adds	r7, #28
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr

08008052 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008052:	b480      	push	{r7}
 8008054:	b085      	sub	sp, #20
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008068:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800806a:	683a      	ldr	r2, [r7, #0]
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	4313      	orrs	r3, r2
 8008070:	f043 0307 	orr.w	r3, r3, #7
 8008074:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	68fa      	ldr	r2, [r7, #12]
 800807a:	609a      	str	r2, [r3, #8]
}
 800807c:	bf00      	nop
 800807e:	3714      	adds	r7, #20
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008088:	b480      	push	{r7}
 800808a:	b087      	sub	sp, #28
 800808c:	af00      	add	r7, sp, #0
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	60b9      	str	r1, [r7, #8]
 8008092:	607a      	str	r2, [r7, #4]
 8008094:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	689b      	ldr	r3, [r3, #8]
 800809a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80080a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	021a      	lsls	r2, r3, #8
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	431a      	orrs	r2, r3
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	4313      	orrs	r3, r2
 80080b0:	697a      	ldr	r2, [r7, #20]
 80080b2:	4313      	orrs	r3, r2
 80080b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	697a      	ldr	r2, [r7, #20]
 80080ba:	609a      	str	r2, [r3, #8]
}
 80080bc:	bf00      	nop
 80080be:	371c      	adds	r7, #28
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b084      	sub	sp, #16
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d109      	bne.n	80080ec <HAL_TIMEx_PWMN_Start+0x24>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	bf14      	ite	ne
 80080e4:	2301      	movne	r3, #1
 80080e6:	2300      	moveq	r3, #0
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	e022      	b.n	8008132 <HAL_TIMEx_PWMN_Start+0x6a>
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	2b04      	cmp	r3, #4
 80080f0:	d109      	bne.n	8008106 <HAL_TIMEx_PWMN_Start+0x3e>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	2b01      	cmp	r3, #1
 80080fc:	bf14      	ite	ne
 80080fe:	2301      	movne	r3, #1
 8008100:	2300      	moveq	r3, #0
 8008102:	b2db      	uxtb	r3, r3
 8008104:	e015      	b.n	8008132 <HAL_TIMEx_PWMN_Start+0x6a>
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	2b08      	cmp	r3, #8
 800810a:	d109      	bne.n	8008120 <HAL_TIMEx_PWMN_Start+0x58>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008112:	b2db      	uxtb	r3, r3
 8008114:	2b01      	cmp	r3, #1
 8008116:	bf14      	ite	ne
 8008118:	2301      	movne	r3, #1
 800811a:	2300      	moveq	r3, #0
 800811c:	b2db      	uxtb	r3, r3
 800811e:	e008      	b.n	8008132 <HAL_TIMEx_PWMN_Start+0x6a>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008126:	b2db      	uxtb	r3, r3
 8008128:	2b01      	cmp	r3, #1
 800812a:	bf14      	ite	ne
 800812c:	2301      	movne	r3, #1
 800812e:	2300      	moveq	r3, #0
 8008130:	b2db      	uxtb	r3, r3
 8008132:	2b00      	cmp	r3, #0
 8008134:	d001      	beq.n	800813a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	e06d      	b.n	8008216 <HAL_TIMEx_PWMN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d104      	bne.n	800814a <HAL_TIMEx_PWMN_Start+0x82>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2202      	movs	r2, #2
 8008144:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008148:	e013      	b.n	8008172 <HAL_TIMEx_PWMN_Start+0xaa>
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	2b04      	cmp	r3, #4
 800814e:	d104      	bne.n	800815a <HAL_TIMEx_PWMN_Start+0x92>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2202      	movs	r2, #2
 8008154:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008158:	e00b      	b.n	8008172 <HAL_TIMEx_PWMN_Start+0xaa>
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	2b08      	cmp	r3, #8
 800815e:	d104      	bne.n	800816a <HAL_TIMEx_PWMN_Start+0xa2>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2202      	movs	r2, #2
 8008164:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008168:	e003      	b.n	8008172 <HAL_TIMEx_PWMN_Start+0xaa>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2202      	movs	r2, #2
 800816e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2204      	movs	r2, #4
 8008178:	6839      	ldr	r1, [r7, #0]
 800817a:	4618      	mov	r0, r3
 800817c:	f000 f940 	bl	8008400 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800818e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	4a22      	ldr	r2, [pc, #136]	; (8008220 <HAL_TIMEx_PWMN_Start+0x158>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d022      	beq.n	80081e0 <HAL_TIMEx_PWMN_Start+0x118>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081a2:	d01d      	beq.n	80081e0 <HAL_TIMEx_PWMN_Start+0x118>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a1e      	ldr	r2, [pc, #120]	; (8008224 <HAL_TIMEx_PWMN_Start+0x15c>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d018      	beq.n	80081e0 <HAL_TIMEx_PWMN_Start+0x118>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4a1d      	ldr	r2, [pc, #116]	; (8008228 <HAL_TIMEx_PWMN_Start+0x160>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d013      	beq.n	80081e0 <HAL_TIMEx_PWMN_Start+0x118>
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a1b      	ldr	r2, [pc, #108]	; (800822c <HAL_TIMEx_PWMN_Start+0x164>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d00e      	beq.n	80081e0 <HAL_TIMEx_PWMN_Start+0x118>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a1a      	ldr	r2, [pc, #104]	; (8008230 <HAL_TIMEx_PWMN_Start+0x168>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d009      	beq.n	80081e0 <HAL_TIMEx_PWMN_Start+0x118>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a18      	ldr	r2, [pc, #96]	; (8008234 <HAL_TIMEx_PWMN_Start+0x16c>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d004      	beq.n	80081e0 <HAL_TIMEx_PWMN_Start+0x118>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a17      	ldr	r2, [pc, #92]	; (8008238 <HAL_TIMEx_PWMN_Start+0x170>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d111      	bne.n	8008204 <HAL_TIMEx_PWMN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	f003 0307 	and.w	r3, r3, #7
 80081ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2b06      	cmp	r3, #6
 80081f0:	d010      	beq.n	8008214 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681a      	ldr	r2, [r3, #0]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f042 0201 	orr.w	r2, r2, #1
 8008200:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008202:	e007      	b.n	8008214 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	681a      	ldr	r2, [r3, #0]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f042 0201 	orr.w	r2, r2, #1
 8008212:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008214:	2300      	movs	r3, #0
}
 8008216:	4618      	mov	r0, r3
 8008218:	3710      	adds	r7, #16
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	40010000 	.word	0x40010000
 8008224:	40000400 	.word	0x40000400
 8008228:	40000800 	.word	0x40000800
 800822c:	40000c00 	.word	0x40000c00
 8008230:	40010400 	.word	0x40010400
 8008234:	40014000 	.word	0x40014000
 8008238:	40001800 	.word	0x40001800

0800823c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800823c:	b480      	push	{r7}
 800823e:	b085      	sub	sp, #20
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800824c:	2b01      	cmp	r3, #1
 800824e:	d101      	bne.n	8008254 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008250:	2302      	movs	r3, #2
 8008252:	e05a      	b.n	800830a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2201      	movs	r2, #1
 8008258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2202      	movs	r2, #2
 8008260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	689b      	ldr	r3, [r3, #8]
 8008272:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800827a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	68fa      	ldr	r2, [r7, #12]
 8008282:	4313      	orrs	r3, r2
 8008284:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	68fa      	ldr	r2, [r7, #12]
 800828c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a21      	ldr	r2, [pc, #132]	; (8008318 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d022      	beq.n	80082de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082a0:	d01d      	beq.n	80082de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a1d      	ldr	r2, [pc, #116]	; (800831c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d018      	beq.n	80082de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a1b      	ldr	r2, [pc, #108]	; (8008320 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d013      	beq.n	80082de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a1a      	ldr	r2, [pc, #104]	; (8008324 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d00e      	beq.n	80082de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4a18      	ldr	r2, [pc, #96]	; (8008328 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d009      	beq.n	80082de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a17      	ldr	r2, [pc, #92]	; (800832c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d004      	beq.n	80082de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a15      	ldr	r2, [pc, #84]	; (8008330 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d10c      	bne.n	80082f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	68ba      	ldr	r2, [r7, #8]
 80082ec:	4313      	orrs	r3, r2
 80082ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68ba      	ldr	r2, [r7, #8]
 80082f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2200      	movs	r2, #0
 8008304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008308:	2300      	movs	r3, #0
}
 800830a:	4618      	mov	r0, r3
 800830c:	3714      	adds	r7, #20
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr
 8008316:	bf00      	nop
 8008318:	40010000 	.word	0x40010000
 800831c:	40000400 	.word	0x40000400
 8008320:	40000800 	.word	0x40000800
 8008324:	40000c00 	.word	0x40000c00
 8008328:	40010400 	.word	0x40010400
 800832c:	40014000 	.word	0x40014000
 8008330:	40001800 	.word	0x40001800

08008334 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008334:	b480      	push	{r7}
 8008336:	b085      	sub	sp, #20
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
 800833c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800833e:	2300      	movs	r3, #0
 8008340:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008348:	2b01      	cmp	r3, #1
 800834a:	d101      	bne.n	8008350 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800834c:	2302      	movs	r3, #2
 800834e:	e03d      	b.n	80083cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	4313      	orrs	r3, r2
 8008364:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	4313      	orrs	r3, r2
 8008372:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	4313      	orrs	r3, r2
 8008380:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4313      	orrs	r3, r2
 800838e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	691b      	ldr	r3, [r3, #16]
 800839a:	4313      	orrs	r3, r2
 800839c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	695b      	ldr	r3, [r3, #20]
 80083a8:	4313      	orrs	r3, r2
 80083aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	69db      	ldr	r3, [r3, #28]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	68fa      	ldr	r2, [r7, #12]
 80083c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2200      	movs	r2, #0
 80083c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083ca:	2300      	movs	r3, #0
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3714      	adds	r7, #20
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr

080083d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80083e0:	bf00      	nop
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083f4:	bf00      	nop
 80083f6:	370c      	adds	r7, #12
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008400:	b480      	push	{r7}
 8008402:	b087      	sub	sp, #28
 8008404:	af00      	add	r7, sp, #0
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	f003 031f 	and.w	r3, r3, #31
 8008412:	2204      	movs	r2, #4
 8008414:	fa02 f303 	lsl.w	r3, r2, r3
 8008418:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	6a1a      	ldr	r2, [r3, #32]
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	43db      	mvns	r3, r3
 8008422:	401a      	ands	r2, r3
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	6a1a      	ldr	r2, [r3, #32]
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	f003 031f 	and.w	r3, r3, #31
 8008432:	6879      	ldr	r1, [r7, #4]
 8008434:	fa01 f303 	lsl.w	r3, r1, r3
 8008438:	431a      	orrs	r2, r3
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	621a      	str	r2, [r3, #32]
}
 800843e:	bf00      	nop
 8008440:	371c      	adds	r7, #28
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr

0800844a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b082      	sub	sp, #8
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d101      	bne.n	800845c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008458:	2301      	movs	r3, #1
 800845a:	e03f      	b.n	80084dc <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008462:	b2db      	uxtb	r3, r3
 8008464:	2b00      	cmp	r3, #0
 8008466:	d106      	bne.n	8008476 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f7fb faf9 	bl	8003a68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2224      	movs	r2, #36	; 0x24
 800847a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	68da      	ldr	r2, [r3, #12]
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800848c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f000 fd92 	bl	8008fb8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	691a      	ldr	r2, [r3, #16]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80084a2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	695a      	ldr	r2, [r3, #20]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80084b2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	68da      	ldr	r2, [r3, #12]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80084c2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2220      	movs	r2, #32
 80084ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2220      	movs	r2, #32
 80084d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80084da:	2300      	movs	r3, #0
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3708      	adds	r7, #8
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}

080084e4 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b082      	sub	sp, #8
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d101      	bne.n	80084f6 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	e047      	b.n	8008586 <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d106      	bne.n	8008510 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f7fb faac 	bl	8003a68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2224      	movs	r2, #36	; 0x24
 8008514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	68da      	ldr	r2, [r3, #12]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008526:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f000 fd45 	bl	8008fb8 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	691a      	ldr	r2, [r3, #16]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800853c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	695a      	ldr	r2, [r3, #20]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800854c:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	695a      	ldr	r2, [r3, #20]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f042 0208 	orr.w	r2, r2, #8
 800855c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	68da      	ldr	r2, [r3, #12]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800856c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2220      	movs	r2, #32
 8008578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2220      	movs	r2, #32
 8008580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3708      	adds	r7, #8
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
	...

08008590 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b086      	sub	sp, #24
 8008594:	af00      	add	r7, sp, #0
 8008596:	60f8      	str	r0, [r7, #12]
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	4613      	mov	r3, r2
 800859c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085a4:	b2db      	uxtb	r3, r3
 80085a6:	2b20      	cmp	r3, #32
 80085a8:	d153      	bne.n	8008652 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d002      	beq.n	80085b6 <HAL_UART_Transmit_DMA+0x26>
 80085b0:	88fb      	ldrh	r3, [r7, #6]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d101      	bne.n	80085ba <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80085b6:	2301      	movs	r3, #1
 80085b8:	e04c      	b.n	8008654 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085c0:	2b01      	cmp	r3, #1
 80085c2:	d101      	bne.n	80085c8 <HAL_UART_Transmit_DMA+0x38>
 80085c4:	2302      	movs	r3, #2
 80085c6:	e045      	b.n	8008654 <HAL_UART_Transmit_DMA+0xc4>
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	2201      	movs	r2, #1
 80085cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80085d0:	68ba      	ldr	r2, [r7, #8]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	88fa      	ldrh	r2, [r7, #6]
 80085da:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	88fa      	ldrh	r2, [r7, #6]
 80085e0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2200      	movs	r2, #0
 80085e6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2221      	movs	r2, #33	; 0x21
 80085ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085f4:	4a19      	ldr	r2, [pc, #100]	; (800865c <HAL_UART_Transmit_DMA+0xcc>)
 80085f6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085fc:	4a18      	ldr	r2, [pc, #96]	; (8008660 <HAL_UART_Transmit_DMA+0xd0>)
 80085fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008604:	4a17      	ldr	r2, [pc, #92]	; (8008664 <HAL_UART_Transmit_DMA+0xd4>)
 8008606:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800860c:	2200      	movs	r2, #0
 800860e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8008610:	f107 0308 	add.w	r3, r7, #8
 8008614:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	6819      	ldr	r1, [r3, #0]
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	3304      	adds	r3, #4
 8008624:	461a      	mov	r2, r3
 8008626:	88fb      	ldrh	r3, [r7, #6]
 8008628:	f7fc fcee 	bl	8005008 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008634:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2200      	movs	r2, #0
 800863a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	695a      	ldr	r2, [r3, #20]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800864c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800864e:	2300      	movs	r3, #0
 8008650:	e000      	b.n	8008654 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8008652:	2302      	movs	r3, #2
  }
}
 8008654:	4618      	mov	r0, r3
 8008656:	3718      	adds	r7, #24
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}
 800865c:	08008a75 	.word	0x08008a75
 8008660:	08008ac7 	.word	0x08008ac7
 8008664:	08008baf 	.word	0x08008baf

08008668 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b084      	sub	sp, #16
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	4613      	mov	r3, r2
 8008674:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800867c:	b2db      	uxtb	r3, r3
 800867e:	2b20      	cmp	r3, #32
 8008680:	d11d      	bne.n	80086be <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d002      	beq.n	800868e <HAL_UART_Receive_DMA+0x26>
 8008688:	88fb      	ldrh	r3, [r7, #6]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d101      	bne.n	8008692 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800868e:	2301      	movs	r3, #1
 8008690:	e016      	b.n	80086c0 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008698:	2b01      	cmp	r3, #1
 800869a:	d101      	bne.n	80086a0 <HAL_UART_Receive_DMA+0x38>
 800869c:	2302      	movs	r3, #2
 800869e:	e00f      	b.n	80086c0 <HAL_UART_Receive_DMA+0x58>
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2200      	movs	r2, #0
 80086ac:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80086ae:	88fb      	ldrh	r3, [r7, #6]
 80086b0:	461a      	mov	r2, r3
 80086b2:	68b9      	ldr	r1, [r7, #8]
 80086b4:	68f8      	ldr	r0, [r7, #12]
 80086b6:	f000 fac5 	bl	8008c44 <UART_Start_Receive_DMA>
 80086ba:	4603      	mov	r3, r0
 80086bc:	e000      	b.n	80086c0 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80086be:	2302      	movs	r3, #2
  }
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3710      	adds	r7, #16
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b08a      	sub	sp, #40	; 0x28
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	68db      	ldr	r3, [r3, #12]
 80086de:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	695b      	ldr	r3, [r3, #20]
 80086e6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80086e8:	2300      	movs	r3, #0
 80086ea:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80086ec:	2300      	movs	r3, #0
 80086ee:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80086f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f2:	f003 030f 	and.w	r3, r3, #15
 80086f6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80086f8:	69bb      	ldr	r3, [r7, #24]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d10d      	bne.n	800871a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80086fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008700:	f003 0320 	and.w	r3, r3, #32
 8008704:	2b00      	cmp	r3, #0
 8008706:	d008      	beq.n	800871a <HAL_UART_IRQHandler+0x52>
 8008708:	6a3b      	ldr	r3, [r7, #32]
 800870a:	f003 0320 	and.w	r3, r3, #32
 800870e:	2b00      	cmp	r3, #0
 8008710:	d003      	beq.n	800871a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 fbb9 	bl	8008e8a <UART_Receive_IT>
      return;
 8008718:	e17c      	b.n	8008a14 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800871a:	69bb      	ldr	r3, [r7, #24]
 800871c:	2b00      	cmp	r3, #0
 800871e:	f000 80b1 	beq.w	8008884 <HAL_UART_IRQHandler+0x1bc>
 8008722:	69fb      	ldr	r3, [r7, #28]
 8008724:	f003 0301 	and.w	r3, r3, #1
 8008728:	2b00      	cmp	r3, #0
 800872a:	d105      	bne.n	8008738 <HAL_UART_IRQHandler+0x70>
 800872c:	6a3b      	ldr	r3, [r7, #32]
 800872e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008732:	2b00      	cmp	r3, #0
 8008734:	f000 80a6 	beq.w	8008884 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873a:	f003 0301 	and.w	r3, r3, #1
 800873e:	2b00      	cmp	r3, #0
 8008740:	d00a      	beq.n	8008758 <HAL_UART_IRQHandler+0x90>
 8008742:	6a3b      	ldr	r3, [r7, #32]
 8008744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008748:	2b00      	cmp	r3, #0
 800874a:	d005      	beq.n	8008758 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008750:	f043 0201 	orr.w	r2, r3, #1
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800875a:	f003 0304 	and.w	r3, r3, #4
 800875e:	2b00      	cmp	r3, #0
 8008760:	d00a      	beq.n	8008778 <HAL_UART_IRQHandler+0xb0>
 8008762:	69fb      	ldr	r3, [r7, #28]
 8008764:	f003 0301 	and.w	r3, r3, #1
 8008768:	2b00      	cmp	r3, #0
 800876a:	d005      	beq.n	8008778 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008770:	f043 0202 	orr.w	r2, r3, #2
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800877a:	f003 0302 	and.w	r3, r3, #2
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00a      	beq.n	8008798 <HAL_UART_IRQHandler+0xd0>
 8008782:	69fb      	ldr	r3, [r7, #28]
 8008784:	f003 0301 	and.w	r3, r3, #1
 8008788:	2b00      	cmp	r3, #0
 800878a:	d005      	beq.n	8008798 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008790:	f043 0204 	orr.w	r2, r3, #4
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800879a:	f003 0308 	and.w	r3, r3, #8
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d00f      	beq.n	80087c2 <HAL_UART_IRQHandler+0xfa>
 80087a2:	6a3b      	ldr	r3, [r7, #32]
 80087a4:	f003 0320 	and.w	r3, r3, #32
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d104      	bne.n	80087b6 <HAL_UART_IRQHandler+0xee>
 80087ac:	69fb      	ldr	r3, [r7, #28]
 80087ae:	f003 0301 	and.w	r3, r3, #1
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d005      	beq.n	80087c2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ba:	f043 0208 	orr.w	r2, r3, #8
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	f000 811f 	beq.w	8008a0a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80087cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ce:	f003 0320 	and.w	r3, r3, #32
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d007      	beq.n	80087e6 <HAL_UART_IRQHandler+0x11e>
 80087d6:	6a3b      	ldr	r3, [r7, #32]
 80087d8:	f003 0320 	and.w	r3, r3, #32
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d002      	beq.n	80087e6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 fb52 	bl	8008e8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	695b      	ldr	r3, [r3, #20]
 80087ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087f0:	2b40      	cmp	r3, #64	; 0x40
 80087f2:	bf0c      	ite	eq
 80087f4:	2301      	moveq	r3, #1
 80087f6:	2300      	movne	r3, #0
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008800:	f003 0308 	and.w	r3, r3, #8
 8008804:	2b00      	cmp	r3, #0
 8008806:	d102      	bne.n	800880e <HAL_UART_IRQHandler+0x146>
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d031      	beq.n	8008872 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f000 fa92 	bl	8008d38 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	695b      	ldr	r3, [r3, #20]
 800881a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800881e:	2b40      	cmp	r3, #64	; 0x40
 8008820:	d123      	bne.n	800886a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	695a      	ldr	r2, [r3, #20]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008830:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008836:	2b00      	cmp	r3, #0
 8008838:	d013      	beq.n	8008862 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800883e:	4a77      	ldr	r2, [pc, #476]	; (8008a1c <HAL_UART_IRQHandler+0x354>)
 8008840:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008846:	4618      	mov	r0, r3
 8008848:	f7fc fca6 	bl	8005198 <HAL_DMA_Abort_IT>
 800884c:	4603      	mov	r3, r0
 800884e:	2b00      	cmp	r3, #0
 8008850:	d016      	beq.n	8008880 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008856:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008858:	687a      	ldr	r2, [r7, #4]
 800885a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800885c:	4610      	mov	r0, r2
 800885e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008860:	e00e      	b.n	8008880 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f7f9 ff36 	bl	80026d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008868:	e00a      	b.n	8008880 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f7f9 ff32 	bl	80026d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008870:	e006      	b.n	8008880 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f7f9 ff2e 	bl	80026d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800887e:	e0c4      	b.n	8008a0a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008880:	bf00      	nop
    return;
 8008882:	e0c2      	b.n	8008a0a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008888:	2b01      	cmp	r3, #1
 800888a:	f040 80a2 	bne.w	80089d2 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800888e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008890:	f003 0310 	and.w	r3, r3, #16
 8008894:	2b00      	cmp	r3, #0
 8008896:	f000 809c 	beq.w	80089d2 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800889a:	6a3b      	ldr	r3, [r7, #32]
 800889c:	f003 0310 	and.w	r3, r3, #16
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	f000 8096 	beq.w	80089d2 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80088a6:	2300      	movs	r3, #0
 80088a8:	60fb      	str	r3, [r7, #12]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	60fb      	str	r3, [r7, #12]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	60fb      	str	r3, [r7, #12]
 80088ba:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	695b      	ldr	r3, [r3, #20]
 80088c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088c6:	2b40      	cmp	r3, #64	; 0x40
 80088c8:	d14f      	bne.n	800896a <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	685b      	ldr	r3, [r3, #4]
 80088d2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80088d4:	8a3b      	ldrh	r3, [r7, #16]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	f000 8099 	beq.w	8008a0e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80088e0:	8a3a      	ldrh	r2, [r7, #16]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	f080 8093 	bcs.w	8008a0e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	8a3a      	ldrh	r2, [r7, #16]
 80088ec:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088f2:	69db      	ldr	r3, [r3, #28]
 80088f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088f8:	d02b      	beq.n	8008952 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68da      	ldr	r2, [r3, #12]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008908:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	695a      	ldr	r2, [r3, #20]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f022 0201 	bic.w	r2, r2, #1
 8008918:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	695a      	ldr	r2, [r3, #20]
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008928:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2220      	movs	r2, #32
 800892e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2200      	movs	r2, #0
 8008936:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	68da      	ldr	r2, [r3, #12]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f022 0210 	bic.w	r2, r2, #16
 8008946:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800894c:	4618      	mov	r0, r3
 800894e:	f7fc fbb3 	bl	80050b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800895a:	b29b      	uxth	r3, r3
 800895c:	1ad3      	subs	r3, r2, r3
 800895e:	b29b      	uxth	r3, r3
 8008960:	4619      	mov	r1, r3
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f000 f87a 	bl	8008a5c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008968:	e051      	b.n	8008a0e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008972:	b29b      	uxth	r3, r3
 8008974:	1ad3      	subs	r3, r2, r3
 8008976:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800897c:	b29b      	uxth	r3, r3
 800897e:	2b00      	cmp	r3, #0
 8008980:	d047      	beq.n	8008a12 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8008982:	8a7b      	ldrh	r3, [r7, #18]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d044      	beq.n	8008a12 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	68da      	ldr	r2, [r3, #12]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008996:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	695a      	ldr	r2, [r3, #20]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f022 0201 	bic.w	r2, r2, #1
 80089a6:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2220      	movs	r2, #32
 80089ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2200      	movs	r2, #0
 80089b4:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	68da      	ldr	r2, [r3, #12]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f022 0210 	bic.w	r2, r2, #16
 80089c4:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80089c6:	8a7b      	ldrh	r3, [r7, #18]
 80089c8:	4619      	mov	r1, r3
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 f846 	bl	8008a5c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80089d0:	e01f      	b.n	8008a12 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80089d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d008      	beq.n	80089ee <HAL_UART_IRQHandler+0x326>
 80089dc:	6a3b      	ldr	r3, [r7, #32]
 80089de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d003      	beq.n	80089ee <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 f9e7 	bl	8008dba <UART_Transmit_IT>
    return;
 80089ec:	e012      	b.n	8008a14 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80089ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d00d      	beq.n	8008a14 <HAL_UART_IRQHandler+0x34c>
 80089f8:	6a3b      	ldr	r3, [r7, #32]
 80089fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d008      	beq.n	8008a14 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 fa29 	bl	8008e5a <UART_EndTransmit_IT>
    return;
 8008a08:	e004      	b.n	8008a14 <HAL_UART_IRQHandler+0x34c>
    return;
 8008a0a:	bf00      	nop
 8008a0c:	e002      	b.n	8008a14 <HAL_UART_IRQHandler+0x34c>
      return;
 8008a0e:	bf00      	nop
 8008a10:	e000      	b.n	8008a14 <HAL_UART_IRQHandler+0x34c>
      return;
 8008a12:	bf00      	nop
  }
}
 8008a14:	3728      	adds	r7, #40	; 0x28
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}
 8008a1a:	bf00      	nop
 8008a1c:	08008d93 	.word	0x08008d93

08008a20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b083      	sub	sp, #12
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008a28:	bf00      	nop
 8008a2a:	370c      	adds	r7, #12
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b083      	sub	sp, #12
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008a3c:	bf00      	nop
 8008a3e:	370c      	adds	r7, #12
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr

08008a48 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008a50:	bf00      	nop
 8008a52:	370c      	adds	r7, #12
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr

08008a5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	460b      	mov	r3, r1
 8008a66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a68:	bf00      	nop
 8008a6a:	370c      	adds	r7, #12
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr

08008a74 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b084      	sub	sp, #16
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a80:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d113      	bne.n	8008ab8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2200      	movs	r2, #0
 8008a94:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	695a      	ldr	r2, [r3, #20]
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008aa4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	68da      	ldr	r2, [r3, #12]
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ab4:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008ab6:	e002      	b.n	8008abe <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8008ab8:	68f8      	ldr	r0, [r7, #12]
 8008aba:	f7ff ffb1 	bl	8008a20 <HAL_UART_TxCpltCallback>
}
 8008abe:	bf00      	nop
 8008ac0:	3710      	adds	r7, #16
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}

08008ac6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008ac6:	b580      	push	{r7, lr}
 8008ac8:	b084      	sub	sp, #16
 8008aca:	af00      	add	r7, sp, #0
 8008acc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008ad4:	68f8      	ldr	r0, [r7, #12]
 8008ad6:	f7ff ffad 	bl	8008a34 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ada:	bf00      	nop
 8008adc:	3710      	adds	r7, #16
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}

08008ae2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008ae2:	b580      	push	{r7, lr}
 8008ae4:	b084      	sub	sp, #16
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aee:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d12a      	bne.n	8008b54 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	68da      	ldr	r2, [r3, #12]
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b12:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	695a      	ldr	r2, [r3, #20]
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f022 0201 	bic.w	r2, r2, #1
 8008b22:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	695a      	ldr	r2, [r3, #20]
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b32:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2220      	movs	r2, #32
 8008b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d107      	bne.n	8008b54 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	68da      	ldr	r2, [r3, #12]
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f022 0210 	bic.w	r2, r2, #16
 8008b52:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	d106      	bne.n	8008b6a <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b60:	4619      	mov	r1, r3
 8008b62:	68f8      	ldr	r0, [r7, #12]
 8008b64:	f7ff ff7a 	bl	8008a5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008b68:	e002      	b.n	8008b70 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8008b6a:	68f8      	ldr	r0, [r7, #12]
 8008b6c:	f7f9 fd66 	bl	800263c <HAL_UART_RxCpltCallback>
}
 8008b70:	bf00      	nop
 8008b72:	3710      	adds	r7, #16
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}

08008b78 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b084      	sub	sp, #16
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b84:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b8a:	2b01      	cmp	r3, #1
 8008b8c:	d108      	bne.n	8008ba0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b92:	085b      	lsrs	r3, r3, #1
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	4619      	mov	r1, r3
 8008b98:	68f8      	ldr	r0, [r7, #12]
 8008b9a:	f7ff ff5f 	bl	8008a5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008b9e:	e002      	b.n	8008ba6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008ba0:	68f8      	ldr	r0, [r7, #12]
 8008ba2:	f7ff ff51 	bl	8008a48 <HAL_UART_RxHalfCpltCallback>
}
 8008ba6:	bf00      	nop
 8008ba8:	3710      	adds	r7, #16
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}

08008bae <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008bae:	b580      	push	{r7, lr}
 8008bb0:	b084      	sub	sp, #16
 8008bb2:	af00      	add	r7, sp, #0
 8008bb4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bbe:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	695b      	ldr	r3, [r3, #20]
 8008bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bca:	2b80      	cmp	r3, #128	; 0x80
 8008bcc:	bf0c      	ite	eq
 8008bce:	2301      	moveq	r3, #1
 8008bd0:	2300      	movne	r3, #0
 8008bd2:	b2db      	uxtb	r3, r3
 8008bd4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	2b21      	cmp	r3, #33	; 0x21
 8008be0:	d108      	bne.n	8008bf4 <UART_DMAError+0x46>
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d005      	beq.n	8008bf4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	2200      	movs	r2, #0
 8008bec:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008bee:	68b8      	ldr	r0, [r7, #8]
 8008bf0:	f000 f88c 	bl	8008d0c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	695b      	ldr	r3, [r3, #20]
 8008bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bfe:	2b40      	cmp	r3, #64	; 0x40
 8008c00:	bf0c      	ite	eq
 8008c02:	2301      	moveq	r3, #1
 8008c04:	2300      	movne	r3, #0
 8008c06:	b2db      	uxtb	r3, r3
 8008c08:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c10:	b2db      	uxtb	r3, r3
 8008c12:	2b22      	cmp	r3, #34	; 0x22
 8008c14:	d108      	bne.n	8008c28 <UART_DMAError+0x7a>
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d005      	beq.n	8008c28 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008c22:	68b8      	ldr	r0, [r7, #8]
 8008c24:	f000 f888 	bl	8008d38 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2c:	f043 0210 	orr.w	r2, r3, #16
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c34:	68b8      	ldr	r0, [r7, #8]
 8008c36:	f7f9 fd4d 	bl	80026d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c3a:	bf00      	nop
 8008c3c:	3710      	adds	r7, #16
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}
	...

08008c44 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b086      	sub	sp, #24
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	60f8      	str	r0, [r7, #12]
 8008c4c:	60b9      	str	r1, [r7, #8]
 8008c4e:	4613      	mov	r3, r2
 8008c50:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008c52:	68ba      	ldr	r2, [r7, #8]
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	88fa      	ldrh	r2, [r7, #6]
 8008c5c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	2200      	movs	r2, #0
 8008c62:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2222      	movs	r2, #34	; 0x22
 8008c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c70:	4a23      	ldr	r2, [pc, #140]	; (8008d00 <UART_Start_Receive_DMA+0xbc>)
 8008c72:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c78:	4a22      	ldr	r2, [pc, #136]	; (8008d04 <UART_Start_Receive_DMA+0xc0>)
 8008c7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c80:	4a21      	ldr	r2, [pc, #132]	; (8008d08 <UART_Start_Receive_DMA+0xc4>)
 8008c82:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c88:	2200      	movs	r2, #0
 8008c8a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008c8c:	f107 0308 	add.w	r3, r7, #8
 8008c90:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	3304      	adds	r3, #4
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	88fb      	ldrh	r3, [r7, #6]
 8008ca4:	f7fc f9b0 	bl	8005008 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008ca8:	2300      	movs	r3, #0
 8008caa:	613b      	str	r3, [r7, #16]
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	613b      	str	r3, [r7, #16]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	613b      	str	r3, [r7, #16]
 8008cbc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	68da      	ldr	r2, [r3, #12]
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008cd4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	695a      	ldr	r2, [r3, #20]
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f042 0201 	orr.w	r2, r2, #1
 8008ce4:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	695a      	ldr	r2, [r3, #20]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008cf4:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8008cf6:	2300      	movs	r3, #0
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3718      	adds	r7, #24
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}
 8008d00:	08008ae3 	.word	0x08008ae3
 8008d04:	08008b79 	.word	0x08008b79
 8008d08:	08008baf 	.word	0x08008baf

08008d0c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	68da      	ldr	r2, [r3, #12]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008d22:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2220      	movs	r2, #32
 8008d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008d2c:	bf00      	nop
 8008d2e:	370c      	adds	r7, #12
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr

08008d38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	68da      	ldr	r2, [r3, #12]
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008d4e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	695a      	ldr	r2, [r3, #20]
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f022 0201 	bic.w	r2, r2, #1
 8008d5e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	d107      	bne.n	8008d78 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	68da      	ldr	r2, [r3, #12]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f022 0210 	bic.w	r2, r2, #16
 8008d76:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2220      	movs	r2, #32
 8008d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2200      	movs	r2, #0
 8008d84:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008d86:	bf00      	nop
 8008d88:	370c      	adds	r7, #12
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr

08008d92 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b084      	sub	sp, #16
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2200      	movs	r2, #0
 8008da4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	2200      	movs	r2, #0
 8008daa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f7f9 fc91 	bl	80026d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008db2:	bf00      	nop
 8008db4:	3710      	adds	r7, #16
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bd80      	pop	{r7, pc}

08008dba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008dba:	b480      	push	{r7}
 8008dbc:	b085      	sub	sp, #20
 8008dbe:	af00      	add	r7, sp, #0
 8008dc0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dc8:	b2db      	uxtb	r3, r3
 8008dca:	2b21      	cmp	r3, #33	; 0x21
 8008dcc:	d13e      	bne.n	8008e4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dd6:	d114      	bne.n	8008e02 <UART_Transmit_IT+0x48>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	691b      	ldr	r3, [r3, #16]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d110      	bne.n	8008e02 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6a1b      	ldr	r3, [r3, #32]
 8008de4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	881b      	ldrh	r3, [r3, #0]
 8008dea:	461a      	mov	r2, r3
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008df4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6a1b      	ldr	r3, [r3, #32]
 8008dfa:	1c9a      	adds	r2, r3, #2
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	621a      	str	r2, [r3, #32]
 8008e00:	e008      	b.n	8008e14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6a1b      	ldr	r3, [r3, #32]
 8008e06:	1c59      	adds	r1, r3, #1
 8008e08:	687a      	ldr	r2, [r7, #4]
 8008e0a:	6211      	str	r1, [r2, #32]
 8008e0c:	781a      	ldrb	r2, [r3, #0]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008e18:	b29b      	uxth	r3, r3
 8008e1a:	3b01      	subs	r3, #1
 8008e1c:	b29b      	uxth	r3, r3
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	4619      	mov	r1, r3
 8008e22:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d10f      	bne.n	8008e48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	68da      	ldr	r2, [r3, #12]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	68da      	ldr	r2, [r3, #12]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	e000      	b.n	8008e4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008e4c:	2302      	movs	r3, #2
  }
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3714      	adds	r7, #20
 8008e52:	46bd      	mov	sp, r7
 8008e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e58:	4770      	bx	lr

08008e5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e5a:	b580      	push	{r7, lr}
 8008e5c:	b082      	sub	sp, #8
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	68da      	ldr	r2, [r3, #12]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2220      	movs	r2, #32
 8008e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f7ff fdd0 	bl	8008a20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e80:	2300      	movs	r3, #0
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3708      	adds	r7, #8
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}

08008e8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e8a:	b580      	push	{r7, lr}
 8008e8c:	b084      	sub	sp, #16
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e98:	b2db      	uxtb	r3, r3
 8008e9a:	2b22      	cmp	r3, #34	; 0x22
 8008e9c:	f040 8087 	bne.w	8008fae <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ea8:	d117      	bne.n	8008eda <UART_Receive_IT+0x50>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	691b      	ldr	r3, [r3, #16]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d113      	bne.n	8008eda <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eba:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ec8:	b29a      	uxth	r2, r3
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ed2:	1c9a      	adds	r2, r3, #2
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	629a      	str	r2, [r3, #40]	; 0x28
 8008ed8:	e026      	b.n	8008f28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ede:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008eec:	d007      	beq.n	8008efe <UART_Receive_IT+0x74>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d10a      	bne.n	8008f0c <UART_Receive_IT+0x82>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	691b      	ldr	r3, [r3, #16]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d106      	bne.n	8008f0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	b2da      	uxtb	r2, r3
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	701a      	strb	r2, [r3, #0]
 8008f0a:	e008      	b.n	8008f1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f18:	b2da      	uxtb	r2, r3
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f22:	1c5a      	adds	r2, r3, #1
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	3b01      	subs	r3, #1
 8008f30:	b29b      	uxth	r3, r3
 8008f32:	687a      	ldr	r2, [r7, #4]
 8008f34:	4619      	mov	r1, r3
 8008f36:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d136      	bne.n	8008faa <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	68da      	ldr	r2, [r3, #12]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f022 0220 	bic.w	r2, r2, #32
 8008f4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	68da      	ldr	r2, [r3, #12]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	695a      	ldr	r2, [r3, #20]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f022 0201 	bic.w	r2, r2, #1
 8008f6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2220      	movs	r2, #32
 8008f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f78:	2b01      	cmp	r3, #1
 8008f7a:	d10e      	bne.n	8008f9a <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68da      	ldr	r2, [r3, #12]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f022 0210 	bic.w	r2, r2, #16
 8008f8a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008f90:	4619      	mov	r1, r3
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f7ff fd62 	bl	8008a5c <HAL_UARTEx_RxEventCallback>
 8008f98:	e002      	b.n	8008fa0 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f7f9 fb4e 	bl	800263c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	e002      	b.n	8008fb0 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8008faa:	2300      	movs	r3, #0
 8008fac:	e000      	b.n	8008fb0 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008fae:	2302      	movs	r3, #2
  }
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3710      	adds	r7, #16
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fbc:	b09f      	sub	sp, #124	; 0x7c
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	691b      	ldr	r3, [r3, #16]
 8008fc8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008fcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fce:	68d9      	ldr	r1, [r3, #12]
 8008fd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	ea40 0301 	orr.w	r3, r0, r1
 8008fd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008fda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fdc:	689a      	ldr	r2, [r3, #8]
 8008fde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fe0:	691b      	ldr	r3, [r3, #16]
 8008fe2:	431a      	orrs	r2, r3
 8008fe4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fe6:	695b      	ldr	r3, [r3, #20]
 8008fe8:	431a      	orrs	r2, r3
 8008fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fec:	69db      	ldr	r3, [r3, #28]
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008ff2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008ffc:	f021 010c 	bic.w	r1, r1, #12
 8009000:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009002:	681a      	ldr	r2, [r3, #0]
 8009004:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009006:	430b      	orrs	r3, r1
 8009008:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800900a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	695b      	ldr	r3, [r3, #20]
 8009010:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009014:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009016:	6999      	ldr	r1, [r3, #24]
 8009018:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	ea40 0301 	orr.w	r3, r0, r1
 8009020:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009022:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	4bc5      	ldr	r3, [pc, #788]	; (800933c <UART_SetConfig+0x384>)
 8009028:	429a      	cmp	r2, r3
 800902a:	d004      	beq.n	8009036 <UART_SetConfig+0x7e>
 800902c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	4bc3      	ldr	r3, [pc, #780]	; (8009340 <UART_SetConfig+0x388>)
 8009032:	429a      	cmp	r2, r3
 8009034:	d103      	bne.n	800903e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009036:	f7fd fd51 	bl	8006adc <HAL_RCC_GetPCLK2Freq>
 800903a:	6778      	str	r0, [r7, #116]	; 0x74
 800903c:	e002      	b.n	8009044 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800903e:	f7fd fd39 	bl	8006ab4 <HAL_RCC_GetPCLK1Freq>
 8009042:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009044:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009046:	69db      	ldr	r3, [r3, #28]
 8009048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800904c:	f040 80b6 	bne.w	80091bc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009050:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009052:	461c      	mov	r4, r3
 8009054:	f04f 0500 	mov.w	r5, #0
 8009058:	4622      	mov	r2, r4
 800905a:	462b      	mov	r3, r5
 800905c:	1891      	adds	r1, r2, r2
 800905e:	6439      	str	r1, [r7, #64]	; 0x40
 8009060:	415b      	adcs	r3, r3
 8009062:	647b      	str	r3, [r7, #68]	; 0x44
 8009064:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009068:	1912      	adds	r2, r2, r4
 800906a:	eb45 0303 	adc.w	r3, r5, r3
 800906e:	f04f 0000 	mov.w	r0, #0
 8009072:	f04f 0100 	mov.w	r1, #0
 8009076:	00d9      	lsls	r1, r3, #3
 8009078:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800907c:	00d0      	lsls	r0, r2, #3
 800907e:	4602      	mov	r2, r0
 8009080:	460b      	mov	r3, r1
 8009082:	1911      	adds	r1, r2, r4
 8009084:	6639      	str	r1, [r7, #96]	; 0x60
 8009086:	416b      	adcs	r3, r5
 8009088:	667b      	str	r3, [r7, #100]	; 0x64
 800908a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	461a      	mov	r2, r3
 8009090:	f04f 0300 	mov.w	r3, #0
 8009094:	1891      	adds	r1, r2, r2
 8009096:	63b9      	str	r1, [r7, #56]	; 0x38
 8009098:	415b      	adcs	r3, r3
 800909a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800909c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80090a0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80090a4:	f7f7 f8b4 	bl	8000210 <__aeabi_uldivmod>
 80090a8:	4602      	mov	r2, r0
 80090aa:	460b      	mov	r3, r1
 80090ac:	4ba5      	ldr	r3, [pc, #660]	; (8009344 <UART_SetConfig+0x38c>)
 80090ae:	fba3 2302 	umull	r2, r3, r3, r2
 80090b2:	095b      	lsrs	r3, r3, #5
 80090b4:	011e      	lsls	r6, r3, #4
 80090b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090b8:	461c      	mov	r4, r3
 80090ba:	f04f 0500 	mov.w	r5, #0
 80090be:	4622      	mov	r2, r4
 80090c0:	462b      	mov	r3, r5
 80090c2:	1891      	adds	r1, r2, r2
 80090c4:	6339      	str	r1, [r7, #48]	; 0x30
 80090c6:	415b      	adcs	r3, r3
 80090c8:	637b      	str	r3, [r7, #52]	; 0x34
 80090ca:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80090ce:	1912      	adds	r2, r2, r4
 80090d0:	eb45 0303 	adc.w	r3, r5, r3
 80090d4:	f04f 0000 	mov.w	r0, #0
 80090d8:	f04f 0100 	mov.w	r1, #0
 80090dc:	00d9      	lsls	r1, r3, #3
 80090de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80090e2:	00d0      	lsls	r0, r2, #3
 80090e4:	4602      	mov	r2, r0
 80090e6:	460b      	mov	r3, r1
 80090e8:	1911      	adds	r1, r2, r4
 80090ea:	65b9      	str	r1, [r7, #88]	; 0x58
 80090ec:	416b      	adcs	r3, r5
 80090ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80090f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090f2:	685b      	ldr	r3, [r3, #4]
 80090f4:	461a      	mov	r2, r3
 80090f6:	f04f 0300 	mov.w	r3, #0
 80090fa:	1891      	adds	r1, r2, r2
 80090fc:	62b9      	str	r1, [r7, #40]	; 0x28
 80090fe:	415b      	adcs	r3, r3
 8009100:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009102:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009106:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800910a:	f7f7 f881 	bl	8000210 <__aeabi_uldivmod>
 800910e:	4602      	mov	r2, r0
 8009110:	460b      	mov	r3, r1
 8009112:	4b8c      	ldr	r3, [pc, #560]	; (8009344 <UART_SetConfig+0x38c>)
 8009114:	fba3 1302 	umull	r1, r3, r3, r2
 8009118:	095b      	lsrs	r3, r3, #5
 800911a:	2164      	movs	r1, #100	; 0x64
 800911c:	fb01 f303 	mul.w	r3, r1, r3
 8009120:	1ad3      	subs	r3, r2, r3
 8009122:	00db      	lsls	r3, r3, #3
 8009124:	3332      	adds	r3, #50	; 0x32
 8009126:	4a87      	ldr	r2, [pc, #540]	; (8009344 <UART_SetConfig+0x38c>)
 8009128:	fba2 2303 	umull	r2, r3, r2, r3
 800912c:	095b      	lsrs	r3, r3, #5
 800912e:	005b      	lsls	r3, r3, #1
 8009130:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009134:	441e      	add	r6, r3
 8009136:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009138:	4618      	mov	r0, r3
 800913a:	f04f 0100 	mov.w	r1, #0
 800913e:	4602      	mov	r2, r0
 8009140:	460b      	mov	r3, r1
 8009142:	1894      	adds	r4, r2, r2
 8009144:	623c      	str	r4, [r7, #32]
 8009146:	415b      	adcs	r3, r3
 8009148:	627b      	str	r3, [r7, #36]	; 0x24
 800914a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800914e:	1812      	adds	r2, r2, r0
 8009150:	eb41 0303 	adc.w	r3, r1, r3
 8009154:	f04f 0400 	mov.w	r4, #0
 8009158:	f04f 0500 	mov.w	r5, #0
 800915c:	00dd      	lsls	r5, r3, #3
 800915e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009162:	00d4      	lsls	r4, r2, #3
 8009164:	4622      	mov	r2, r4
 8009166:	462b      	mov	r3, r5
 8009168:	1814      	adds	r4, r2, r0
 800916a:	653c      	str	r4, [r7, #80]	; 0x50
 800916c:	414b      	adcs	r3, r1
 800916e:	657b      	str	r3, [r7, #84]	; 0x54
 8009170:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	461a      	mov	r2, r3
 8009176:	f04f 0300 	mov.w	r3, #0
 800917a:	1891      	adds	r1, r2, r2
 800917c:	61b9      	str	r1, [r7, #24]
 800917e:	415b      	adcs	r3, r3
 8009180:	61fb      	str	r3, [r7, #28]
 8009182:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009186:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800918a:	f7f7 f841 	bl	8000210 <__aeabi_uldivmod>
 800918e:	4602      	mov	r2, r0
 8009190:	460b      	mov	r3, r1
 8009192:	4b6c      	ldr	r3, [pc, #432]	; (8009344 <UART_SetConfig+0x38c>)
 8009194:	fba3 1302 	umull	r1, r3, r3, r2
 8009198:	095b      	lsrs	r3, r3, #5
 800919a:	2164      	movs	r1, #100	; 0x64
 800919c:	fb01 f303 	mul.w	r3, r1, r3
 80091a0:	1ad3      	subs	r3, r2, r3
 80091a2:	00db      	lsls	r3, r3, #3
 80091a4:	3332      	adds	r3, #50	; 0x32
 80091a6:	4a67      	ldr	r2, [pc, #412]	; (8009344 <UART_SetConfig+0x38c>)
 80091a8:	fba2 2303 	umull	r2, r3, r2, r3
 80091ac:	095b      	lsrs	r3, r3, #5
 80091ae:	f003 0207 	and.w	r2, r3, #7
 80091b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	4432      	add	r2, r6
 80091b8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80091ba:	e0b9      	b.n	8009330 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80091bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091be:	461c      	mov	r4, r3
 80091c0:	f04f 0500 	mov.w	r5, #0
 80091c4:	4622      	mov	r2, r4
 80091c6:	462b      	mov	r3, r5
 80091c8:	1891      	adds	r1, r2, r2
 80091ca:	6139      	str	r1, [r7, #16]
 80091cc:	415b      	adcs	r3, r3
 80091ce:	617b      	str	r3, [r7, #20]
 80091d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80091d4:	1912      	adds	r2, r2, r4
 80091d6:	eb45 0303 	adc.w	r3, r5, r3
 80091da:	f04f 0000 	mov.w	r0, #0
 80091de:	f04f 0100 	mov.w	r1, #0
 80091e2:	00d9      	lsls	r1, r3, #3
 80091e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80091e8:	00d0      	lsls	r0, r2, #3
 80091ea:	4602      	mov	r2, r0
 80091ec:	460b      	mov	r3, r1
 80091ee:	eb12 0804 	adds.w	r8, r2, r4
 80091f2:	eb43 0905 	adc.w	r9, r3, r5
 80091f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091f8:	685b      	ldr	r3, [r3, #4]
 80091fa:	4618      	mov	r0, r3
 80091fc:	f04f 0100 	mov.w	r1, #0
 8009200:	f04f 0200 	mov.w	r2, #0
 8009204:	f04f 0300 	mov.w	r3, #0
 8009208:	008b      	lsls	r3, r1, #2
 800920a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800920e:	0082      	lsls	r2, r0, #2
 8009210:	4640      	mov	r0, r8
 8009212:	4649      	mov	r1, r9
 8009214:	f7f6 fffc 	bl	8000210 <__aeabi_uldivmod>
 8009218:	4602      	mov	r2, r0
 800921a:	460b      	mov	r3, r1
 800921c:	4b49      	ldr	r3, [pc, #292]	; (8009344 <UART_SetConfig+0x38c>)
 800921e:	fba3 2302 	umull	r2, r3, r3, r2
 8009222:	095b      	lsrs	r3, r3, #5
 8009224:	011e      	lsls	r6, r3, #4
 8009226:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009228:	4618      	mov	r0, r3
 800922a:	f04f 0100 	mov.w	r1, #0
 800922e:	4602      	mov	r2, r0
 8009230:	460b      	mov	r3, r1
 8009232:	1894      	adds	r4, r2, r2
 8009234:	60bc      	str	r4, [r7, #8]
 8009236:	415b      	adcs	r3, r3
 8009238:	60fb      	str	r3, [r7, #12]
 800923a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800923e:	1812      	adds	r2, r2, r0
 8009240:	eb41 0303 	adc.w	r3, r1, r3
 8009244:	f04f 0400 	mov.w	r4, #0
 8009248:	f04f 0500 	mov.w	r5, #0
 800924c:	00dd      	lsls	r5, r3, #3
 800924e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009252:	00d4      	lsls	r4, r2, #3
 8009254:	4622      	mov	r2, r4
 8009256:	462b      	mov	r3, r5
 8009258:	1814      	adds	r4, r2, r0
 800925a:	64bc      	str	r4, [r7, #72]	; 0x48
 800925c:	414b      	adcs	r3, r1
 800925e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009260:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	4618      	mov	r0, r3
 8009266:	f04f 0100 	mov.w	r1, #0
 800926a:	f04f 0200 	mov.w	r2, #0
 800926e:	f04f 0300 	mov.w	r3, #0
 8009272:	008b      	lsls	r3, r1, #2
 8009274:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009278:	0082      	lsls	r2, r0, #2
 800927a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800927e:	f7f6 ffc7 	bl	8000210 <__aeabi_uldivmod>
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	4b2f      	ldr	r3, [pc, #188]	; (8009344 <UART_SetConfig+0x38c>)
 8009288:	fba3 1302 	umull	r1, r3, r3, r2
 800928c:	095b      	lsrs	r3, r3, #5
 800928e:	2164      	movs	r1, #100	; 0x64
 8009290:	fb01 f303 	mul.w	r3, r1, r3
 8009294:	1ad3      	subs	r3, r2, r3
 8009296:	011b      	lsls	r3, r3, #4
 8009298:	3332      	adds	r3, #50	; 0x32
 800929a:	4a2a      	ldr	r2, [pc, #168]	; (8009344 <UART_SetConfig+0x38c>)
 800929c:	fba2 2303 	umull	r2, r3, r2, r3
 80092a0:	095b      	lsrs	r3, r3, #5
 80092a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80092a6:	441e      	add	r6, r3
 80092a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80092aa:	4618      	mov	r0, r3
 80092ac:	f04f 0100 	mov.w	r1, #0
 80092b0:	4602      	mov	r2, r0
 80092b2:	460b      	mov	r3, r1
 80092b4:	1894      	adds	r4, r2, r2
 80092b6:	603c      	str	r4, [r7, #0]
 80092b8:	415b      	adcs	r3, r3
 80092ba:	607b      	str	r3, [r7, #4]
 80092bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092c0:	1812      	adds	r2, r2, r0
 80092c2:	eb41 0303 	adc.w	r3, r1, r3
 80092c6:	f04f 0400 	mov.w	r4, #0
 80092ca:	f04f 0500 	mov.w	r5, #0
 80092ce:	00dd      	lsls	r5, r3, #3
 80092d0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80092d4:	00d4      	lsls	r4, r2, #3
 80092d6:	4622      	mov	r2, r4
 80092d8:	462b      	mov	r3, r5
 80092da:	eb12 0a00 	adds.w	sl, r2, r0
 80092de:	eb43 0b01 	adc.w	fp, r3, r1
 80092e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	4618      	mov	r0, r3
 80092e8:	f04f 0100 	mov.w	r1, #0
 80092ec:	f04f 0200 	mov.w	r2, #0
 80092f0:	f04f 0300 	mov.w	r3, #0
 80092f4:	008b      	lsls	r3, r1, #2
 80092f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80092fa:	0082      	lsls	r2, r0, #2
 80092fc:	4650      	mov	r0, sl
 80092fe:	4659      	mov	r1, fp
 8009300:	f7f6 ff86 	bl	8000210 <__aeabi_uldivmod>
 8009304:	4602      	mov	r2, r0
 8009306:	460b      	mov	r3, r1
 8009308:	4b0e      	ldr	r3, [pc, #56]	; (8009344 <UART_SetConfig+0x38c>)
 800930a:	fba3 1302 	umull	r1, r3, r3, r2
 800930e:	095b      	lsrs	r3, r3, #5
 8009310:	2164      	movs	r1, #100	; 0x64
 8009312:	fb01 f303 	mul.w	r3, r1, r3
 8009316:	1ad3      	subs	r3, r2, r3
 8009318:	011b      	lsls	r3, r3, #4
 800931a:	3332      	adds	r3, #50	; 0x32
 800931c:	4a09      	ldr	r2, [pc, #36]	; (8009344 <UART_SetConfig+0x38c>)
 800931e:	fba2 2303 	umull	r2, r3, r2, r3
 8009322:	095b      	lsrs	r3, r3, #5
 8009324:	f003 020f 	and.w	r2, r3, #15
 8009328:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4432      	add	r2, r6
 800932e:	609a      	str	r2, [r3, #8]
}
 8009330:	bf00      	nop
 8009332:	377c      	adds	r7, #124	; 0x7c
 8009334:	46bd      	mov	sp, r7
 8009336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800933a:	bf00      	nop
 800933c:	40011000 	.word	0x40011000
 8009340:	40011400 	.word	0x40011400
 8009344:	51eb851f 	.word	0x51eb851f

08009348 <__read_flags>:


/*
 * Reads the flag status register and returns the value of the 8-bits register
 */
uint8_t __read_flags() {
 8009348:	b580      	push	{r7, lr}
 800934a:	b090      	sub	sp, #64	; 0x40
 800934c:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 800934e:	f107 0308 	add.w	r3, r7, #8
 8009352:	4618      	mov	r0, r3
 8009354:	f000 f988 	bl	8009668 <get_default_command>
	with_data(&cmd, 1);
 8009358:	f107 0308 	add.w	r3, r7, #8
 800935c:	2101      	movs	r1, #1
 800935e:	4618      	mov	r0, r3
 8009360:	f000 f9b8 	bl	80096d4 <with_data>

	if(!qspi_run(&cmd, READ_FLAG_STATUS_REGISTER)) {
 8009364:	f107 0308 	add.w	r3, r7, #8
 8009368:	2170      	movs	r1, #112	; 0x70
 800936a:	4618      	mov	r0, r3
 800936c:	f000 f9c4 	bl	80096f8 <qspi_run>

	}

	uint8_t flags;

	if(!qspi_receive(&flags)) {
 8009370:	1dfb      	adds	r3, r7, #7
 8009372:	4618      	mov	r0, r3
 8009374:	f000 fa28 	bl	80097c8 <qspi_receive>

	}

	return flags;
 8009378:	79fb      	ldrb	r3, [r7, #7]
}
 800937a:	4618      	mov	r0, r3
 800937c:	3740      	adds	r7, #64	; 0x40
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}

08009382 <__write_enable_latch>:

/*
 * Enables the write latch.
 * This function must be called before each PROGRAM or ERASE operation.
 */
bool __write_enable_latch() {
 8009382:	b5b0      	push	{r4, r5, r7, lr}
 8009384:	b09c      	sub	sp, #112	; 0x70
 8009386:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 8009388:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800938c:	4618      	mov	r0, r3
 800938e:	f000 f96b 	bl	8009668 <get_default_command>

	if(qspi_run(&cmd, WRITE_ENABLE_LATCH)) {
 8009392:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009396:	2106      	movs	r1, #6
 8009398:	4618      	mov	r0, r3
 800939a:	f000 f9ad 	bl	80096f8 <qspi_run>
 800939e:	4603      	mov	r3, r0
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d022      	beq.n	80093ea <__write_enable_latch+0x68>
		cmd = get_default_command();
 80093a4:	463b      	mov	r3, r7
 80093a6:	4618      	mov	r0, r3
 80093a8:	f000 f95e 	bl	8009668 <get_default_command>
 80093ac:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80093b0:	463d      	mov	r5, r7
 80093b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80093b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80093b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80093b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80093ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80093bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80093be:	e895 0003 	ldmia.w	r5, {r0, r1}
 80093c2:	e884 0003 	stmia.w	r4, {r0, r1}

		with_data(&cmd, 1);
 80093c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80093ca:	2101      	movs	r1, #1
 80093cc:	4618      	mov	r0, r3
 80093ce:	f000 f981 	bl	80096d4 <with_data>

		if(qspi_poll(&cmd, READ_STATUS_REGISTER, 1, true)) {
 80093d2:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80093d6:	2301      	movs	r3, #1
 80093d8:	2201      	movs	r2, #1
 80093da:	2105      	movs	r1, #5
 80093dc:	f000 f9a8 	bl	8009730 <qspi_poll>
 80093e0:	4603      	mov	r3, r0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d001      	beq.n	80093ea <__write_enable_latch+0x68>
			return true;
 80093e6:	2301      	movs	r3, #1
 80093e8:	e000      	b.n	80093ec <__write_enable_latch+0x6a>
		}
	}

	return false;
 80093ea:	2300      	movs	r3, #0
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	3770      	adds	r7, #112	; 0x70
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bdb0      	pop	{r4, r5, r7, pc}

080093f4 <__write_disable_latch>:

/*
 * Call this function to prevent data corruption when a hardware fault (e.g. protection fault) occurs.
 * Please refer to the documentation for details.
 */
bool __write_disable_latch() {
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b08e      	sub	sp, #56	; 0x38
 80093f8:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 80093fa:	463b      	mov	r3, r7
 80093fc:	4618      	mov	r0, r3
 80093fe:	f000 f933 	bl	8009668 <get_default_command>
	return qspi_run(&cmd, WRITE_ENABLE_LATCH);
 8009402:	463b      	mov	r3, r7
 8009404:	2106      	movs	r1, #6
 8009406:	4618      	mov	r0, r3
 8009408:	f000 f976 	bl	80096f8 <qspi_run>
 800940c:	4603      	mov	r3, r0
}
 800940e:	4618      	mov	r0, r3
 8009410:	3738      	adds	r7, #56	; 0x38
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <flash_init>:

/*
 * Initialises the flash driver
 */
void flash_init() {
 8009416:	b580      	push	{r7, lr}
 8009418:	b090      	sub	sp, #64	; 0x40
 800941a:	af00      	add	r7, sp, #0
	uint8_t configuration = 0b00011011; // 1 Dummy cycle
 800941c:	231b      	movs	r3, #27
 800941e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	Command cmd = get_default_command();
 8009422:	1d3b      	adds	r3, r7, #4
 8009424:	4618      	mov	r0, r3
 8009426:	f000 f91f 	bl	8009668 <get_default_command>
	with_data(&cmd, 1);
 800942a:	1d3b      	adds	r3, r7, #4
 800942c:	2101      	movs	r1, #1
 800942e:	4618      	mov	r0, r3
 8009430:	f000 f950 	bl	80096d4 <with_data>

	__write_enable_latch();
 8009434:	f7ff ffa5 	bl	8009382 <__write_enable_latch>

	if(!qspi_run(&cmd, 0x81)) { // Write volatile configuration register
 8009438:	1d3b      	adds	r3, r7, #4
 800943a:	2181      	movs	r1, #129	; 0x81
 800943c:	4618      	mov	r0, r3
 800943e:	f000 f95b 	bl	80096f8 <qspi_run>

	}

	if(!qspi_transmit(&configuration)) {
 8009442:	f107 033f 	add.w	r3, r7, #63	; 0x3f
 8009446:	4618      	mov	r0, r3
 8009448:	f000 f9a8 	bl	800979c <qspi_transmit>

	}

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 800944c:	1d38      	adds	r0, r7, #4
 800944e:	2301      	movs	r3, #1
 8009450:	2207      	movs	r2, #7
 8009452:	2170      	movs	r1, #112	; 0x70
 8009454:	f000 f96c 	bl	8009730 <qspi_poll>

	}
}
 8009458:	bf00      	nop
 800945a:	3740      	adds	r7, #64	; 0x40
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <flash_read>:
 * Test providers:
 * 	 - read_ut.c
 *
 */

void flash_read(uint32_t address, uint8_t* buffer, uint32_t length) {
 8009460:	b580      	push	{r7, lr}
 8009462:	b084      	sub	sp, #16
 8009464:	af00      	add	r7, sp, #0
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	607a      	str	r2, [r7, #4]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 800946c:	bf00      	nop
 800946e:	4b12      	ldr	r3, [pc, #72]	; (80094b8 <flash_read+0x58>)
 8009470:	689b      	ldr	r3, [r3, #8]
 8009472:	f003 0320 	and.w	r3, r3, #32
 8009476:	2b00      	cmp	r3, #0
 8009478:	d1f9      	bne.n	800946e <flash_read+0xe>
	QUADSPI->CCR = (uint32_t) (FREAD_SINGLE) | (0b00000001 << 24) | (0b00000100 << 16) | (0b00100101 << 8);
 800947a:	4b0f      	ldr	r3, [pc, #60]	; (80094b8 <flash_read+0x58>)
 800947c:	4a0f      	ldr	r2, [pc, #60]	; (80094bc <flash_read+0x5c>)
 800947e:	615a      	str	r2, [r3, #20]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8009480:	bf00      	nop
 8009482:	4b0d      	ldr	r3, [pc, #52]	; (80094b8 <flash_read+0x58>)
 8009484:	689b      	ldr	r3, [r3, #8]
 8009486:	f003 0320 	and.w	r3, r3, #32
 800948a:	2b00      	cmp	r3, #0
 800948c:	d1f9      	bne.n	8009482 <flash_read+0x22>
	QUADSPI->AR = address;
 800948e:	4a0a      	ldr	r2, [pc, #40]	; (80094b8 <flash_read+0x58>)
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	6193      	str	r3, [r2, #24]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8009494:	bf00      	nop
 8009496:	4b08      	ldr	r3, [pc, #32]	; (80094b8 <flash_read+0x58>)
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	f003 0320 	and.w	r3, r3, #32
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d1f9      	bne.n	8009496 <flash_read+0x36>
	QUADSPI->DLR = length;
 80094a2:	4a05      	ldr	r2, [pc, #20]	; (80094b8 <flash_read+0x58>)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6113      	str	r3, [r2, #16]

	if(!qspi_receive(buffer)) {
 80094a8:	68b8      	ldr	r0, [r7, #8]
 80094aa:	f000 f98d 	bl	80097c8 <qspi_receive>

	}
}
 80094ae:	bf00      	nop
 80094b0:	3710      	adds	r7, #16
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}
 80094b6:	bf00      	nop
 80094b8:	a0001000 	.word	0xa0001000
 80094bc:	0104250b 	.word	0x0104250b

080094c0 <__flash_write_page>:
 * Test providers:
 * 	 - write_ut.c
 *
 */

void __flash_write_page(uint32_t address, uint8_t* buffer, uint32_t length) {
 80094c0:	b5b0      	push	{r4, r5, r7, lr}
 80094c2:	b0a2      	sub	sp, #136	; 0x88
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6478      	str	r0, [r7, #68]	; 0x44
 80094c8:	6439      	str	r1, [r7, #64]	; 0x40
 80094ca:	63fa      	str	r2, [r7, #60]	; 0x3c
	__write_enable_latch();
 80094cc:	f7ff ff59 	bl	8009382 <__write_enable_latch>

	Command cmd = get_default_command();
 80094d0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80094d4:	4618      	mov	r0, r3
 80094d6:	f000 f8c7 	bl	8009668 <get_default_command>

	with_address(&cmd, address);
 80094da:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80094de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80094e0:	4618      	mov	r0, r3
 80094e2:	f000 f8e1 	bl	80096a8 <with_address>
	with_data(&cmd, length);
 80094e6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80094ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80094ec:	4618      	mov	r0, r3
 80094ee:	f000 f8f1 	bl	80096d4 <with_data>

	if(!qspi_run(&cmd, WRITE_SINGLE)) {
 80094f2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80094f6:	2102      	movs	r1, #2
 80094f8:	4618      	mov	r0, r3
 80094fa:	f000 f8fd 	bl	80096f8 <qspi_run>

	}

	if(!qspi_transmit(buffer)) {
 80094fe:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8009500:	f000 f94c 	bl	800979c <qspi_transmit>

	/*
	 * Checks if the controller is ready to proceed to the next command
	 */

	cmd = get_default_command();
 8009504:	463b      	mov	r3, r7
 8009506:	4618      	mov	r0, r3
 8009508:	f000 f8ae 	bl	8009668 <get_default_command>
 800950c:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8009510:	463d      	mov	r5, r7
 8009512:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009514:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009516:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009518:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800951a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800951c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800951e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009522:	e884 0003 	stmia.w	r4, {r0, r1}
	with_data(&cmd, 1);
 8009526:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800952a:	2101      	movs	r1, #1
 800952c:	4618      	mov	r0, r3
 800952e:	f000 f8d1 	bl	80096d4 <with_data>

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8009532:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8009536:	2301      	movs	r3, #1
 8009538:	2207      	movs	r2, #7
 800953a:	2170      	movs	r1, #112	; 0x70
 800953c:	f000 f8f8 	bl	8009730 <qspi_poll>

	}

	uint8_t flags = __read_flags();
 8009540:	f7ff ff02 	bl	8009348 <__read_flags>
 8009544:	4603      	mov	r3, r0
 8009546:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	// Checks if the protection fault flag is set
	if(flags & (1 << 4)) {
 800954a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800954e:	f003 0310 	and.w	r3, r3, #16
 8009552:	2b00      	cmp	r3, #0
 8009554:	d001      	beq.n	800955a <__flash_write_page+0x9a>
		__write_disable_latch(); // Manually reset the latch
 8009556:	f7ff ff4d 	bl	80093f4 <__write_disable_latch>


	}
}
 800955a:	bf00      	nop
 800955c:	3788      	adds	r7, #136	; 0x88
 800955e:	46bd      	mov	sp, r7
 8009560:	bdb0      	pop	{r4, r5, r7, pc}

08009562 <flash_write>:

void flash_write(uint32_t address, uint8_t* buffer, uint32_t length) {
 8009562:	b580      	push	{r7, lr}
 8009564:	b086      	sub	sp, #24
 8009566:	af00      	add	r7, sp, #0
 8009568:	60f8      	str	r0, [r7, #12]
 800956a:	60b9      	str	r1, [r7, #8]
 800956c:	607a      	str	r2, [r7, #4]
	uint32_t internal_address = address % PAGE_SIZE;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	b2db      	uxtb	r3, r3
 8009572:	617b      	str	r3, [r7, #20]

	while(internal_address + length > PAGE_SIZE) {
 8009574:	e016      	b.n	80095a4 <flash_write+0x42>
		uint32_t write_length = PAGE_SIZE - internal_address;
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800957c:	613b      	str	r3, [r7, #16]

		__flash_write_page(address, buffer, write_length);
 800957e:	693a      	ldr	r2, [r7, #16]
 8009580:	68b9      	ldr	r1, [r7, #8]
 8009582:	68f8      	ldr	r0, [r7, #12]
 8009584:	f7ff ff9c 	bl	80094c0 <__flash_write_page>
		buffer += write_length;
 8009588:	68ba      	ldr	r2, [r7, #8]
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	4413      	add	r3, r2
 800958e:	60bb      	str	r3, [r7, #8]
		address += write_length;
 8009590:	68fa      	ldr	r2, [r7, #12]
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	4413      	add	r3, r2
 8009596:	60fb      	str	r3, [r7, #12]
		length -= write_length;
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	1ad3      	subs	r3, r2, r3
 800959e:	607b      	str	r3, [r7, #4]

		internal_address = 0;
 80095a0:	2300      	movs	r3, #0
 80095a2:	617b      	str	r3, [r7, #20]
	while(internal_address + length > PAGE_SIZE) {
 80095a4:	697a      	ldr	r2, [r7, #20]
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	4413      	add	r3, r2
 80095aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095ae:	d8e2      	bhi.n	8009576 <flash_write+0x14>
	}

	__flash_write_page(address, buffer, length);
 80095b0:	687a      	ldr	r2, [r7, #4]
 80095b2:	68b9      	ldr	r1, [r7, #8]
 80095b4:	68f8      	ldr	r0, [r7, #12]
 80095b6:	f7ff ff83 	bl	80094c0 <__flash_write_page>
}
 80095ba:	bf00      	nop
 80095bc:	3718      	adds	r7, #24
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}

080095c2 <__flash_erase>:


   }
}

void __flash_erase(uint32_t instruction, uint32_t address) {
 80095c2:	b5b0      	push	{r4, r5, r7, lr}
 80095c4:	b0a0      	sub	sp, #128	; 0x80
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	63f8      	str	r0, [r7, #60]	; 0x3c
 80095ca:	63b9      	str	r1, [r7, #56]	; 0x38

	__write_enable_latch();
 80095cc:	f7ff fed9 	bl	8009382 <__write_enable_latch>


	Command cmd = get_default_command();
 80095d0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80095d4:	4618      	mov	r0, r3
 80095d6:	f000 f847 	bl	8009668 <get_default_command>
	with_address(&cmd, address);
 80095da:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80095de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80095e0:	4618      	mov	r0, r3
 80095e2:	f000 f861 	bl	80096a8 <with_address>


	if(!qspi_run(&cmd, instruction)) {
 80095e6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80095ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80095ec:	4618      	mov	r0, r3
 80095ee:	f000 f883 	bl	80096f8 <qspi_run>
	}

	/*
	 * Checks if the controller is ready to proceed to the next command
	 */
	cmd = get_default_command();
 80095f2:	463b      	mov	r3, r7
 80095f4:	4618      	mov	r0, r3
 80095f6:	f000 f837 	bl	8009668 <get_default_command>
 80095fa:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80095fe:	463d      	mov	r5, r7
 8009600:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009602:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009604:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009606:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009608:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800960a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800960c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009610:	e884 0003 	stmia.w	r4, {r0, r1}
	with_data(&cmd, 1);
 8009614:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8009618:	2101      	movs	r1, #1
 800961a:	4618      	mov	r0, r3
 800961c:	f000 f85a 	bl	80096d4 <with_data>

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8009620:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8009624:	2301      	movs	r3, #1
 8009626:	2207      	movs	r2, #7
 8009628:	2170      	movs	r1, #112	; 0x70
 800962a:	f000 f881 	bl	8009730 <qspi_poll>
	}

	/*
	 * Checks if the protection fault flag is set
	 */
	uint8_t flags = __read_flags();
 800962e:	f7ff fe8b 	bl	8009348 <__read_flags>
 8009632:	4603      	mov	r3, r0
 8009634:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

	if(flags & (1 << 5)) {
 8009638:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800963c:	f003 0320 	and.w	r3, r3, #32
 8009640:	2b00      	cmp	r3, #0
 8009642:	d001      	beq.n	8009648 <__flash_erase+0x86>
		__write_disable_latch(); // Manually reset the latch
 8009644:	f7ff fed6 	bl	80093f4 <__write_disable_latch>


	}
}
 8009648:	bf00      	nop
 800964a:	3780      	adds	r7, #128	; 0x80
 800964c:	46bd      	mov	sp, r7
 800964e:	bdb0      	pop	{r4, r5, r7, pc}

08009650 <flash_erase_subsector>:

/*
 * Erases the whole sub-sector represented by the provided address.
 * The address may be any of those within the sub-sector.
 */
void flash_erase_subsector(uint32_t address) {
 8009650:	b580      	push	{r7, lr}
 8009652:	b082      	sub	sp, #8
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
	__flash_erase(ERASE_SUBSECTOR, address);
 8009658:	6879      	ldr	r1, [r7, #4]
 800965a:	2020      	movs	r0, #32
 800965c:	f7ff ffb1 	bl	80095c2 <__flash_erase>
}
 8009660:	bf00      	nop
 8009662:	3708      	adds	r7, #8
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}

08009668 <get_default_command>:
#include "io_driver.h"




Command get_default_command() {
 8009668:	b5b0      	push	{r4, r5, r7, lr}
 800966a:	b090      	sub	sp, #64	; 0x40
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
	Command command = {
 8009670:	f107 0308 	add.w	r3, r7, #8
 8009674:	2238      	movs	r2, #56	; 0x38
 8009676:	2100      	movs	r1, #0
 8009678:	4618      	mov	r0, r3
 800967a:	f002 f937 	bl	800b8ec <memset>
 800967e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009682:	623b      	str	r3, [r7, #32]
			.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY,
			.SIOOMode = QSPI_SIOO_INST_EVERY_CMD
		}
	};

	return command;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	461d      	mov	r5, r3
 8009688:	f107 0408 	add.w	r4, r7, #8
 800968c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800968e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009690:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009692:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009694:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009696:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009698:	e894 0003 	ldmia.w	r4, {r0, r1}
 800969c:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	3740      	adds	r7, #64	; 0x40
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bdb0      	pop	{r4, r5, r7, pc}

080096a8 <with_address>:

/*
 * The two following functions enable the programmer to build a QSPI command very easily.
 */
void with_address(Command* cmd, uint32_t address) {
 80096a8:	b480      	push	{r7}
 80096aa:	b083      	sub	sp, #12
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.AddressMode = QSPI_ADDRESS_1_LINE;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80096b8:	61da      	str	r2, [r3, #28]
	cmd->qspi_command.AddressSize = QSPI_ADDRESS_24_BITS;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80096c0:	60da      	str	r2, [r3, #12]
	cmd->qspi_command.Address = address;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	683a      	ldr	r2, [r7, #0]
 80096c6:	605a      	str	r2, [r3, #4]
}
 80096c8:	bf00      	nop
 80096ca:	370c      	adds	r7, #12
 80096cc:	46bd      	mov	sp, r7
 80096ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d2:	4770      	bx	lr

080096d4 <with_data>:

void with_data(Command* cmd, uint32_t length) {
 80096d4:	b480      	push	{r7}
 80096d6:	b083      	sub	sp, #12
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.DataMode = QSPI_DATA_1_LINE;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80096e4:	625a      	str	r2, [r3, #36]	; 0x24
	cmd->qspi_command.NbData = length;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	683a      	ldr	r2, [r7, #0]
 80096ea:	629a      	str	r2, [r3, #40]	; 0x28
}
 80096ec:	bf00      	nop
 80096ee:	370c      	adds	r7, #12
 80096f0:	46bd      	mov	sp, r7
 80096f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f6:	4770      	bx	lr

080096f8 <qspi_run>:


/*
 * Higher-level abstraction layer for the QSPI interface.
 */
bool qspi_run(Command* cmd, uint32_t instruction) {
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b082      	sub	sp, #8
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
 8009700:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.Instruction = instruction;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	683a      	ldr	r2, [r7, #0]
 8009706:	601a      	str	r2, [r3, #0]
	return HAL_QSPI_Command(&hqspi, &(cmd->qspi_command), IO_TIMEOUT) == HAL_OK;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800970e:	4619      	mov	r1, r3
 8009710:	4806      	ldr	r0, [pc, #24]	; (800972c <qspi_run+0x34>)
 8009712:	f7fc fbb7 	bl	8005e84 <HAL_QSPI_Command>
 8009716:	4603      	mov	r3, r0
 8009718:	2b00      	cmp	r3, #0
 800971a:	bf0c      	ite	eq
 800971c:	2301      	moveq	r3, #1
 800971e:	2300      	movne	r3, #0
 8009720:	b2db      	uxtb	r3, r3
}
 8009722:	4618      	mov	r0, r3
 8009724:	3708      	adds	r7, #8
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}
 800972a:	bf00      	nop
 800972c:	20007bfc 	.word	0x20007bfc

08009730 <qspi_poll>:

bool qspi_poll(Command* cmd, uint32_t instruction, uint8_t bit, bool value) {
 8009730:	b580      	push	{r7, lr}
 8009732:	b08a      	sub	sp, #40	; 0x28
 8009734:	af00      	add	r7, sp, #0
 8009736:	60f8      	str	r0, [r7, #12]
 8009738:	60b9      	str	r1, [r7, #8]
 800973a:	4611      	mov	r1, r2
 800973c:	461a      	mov	r2, r3
 800973e:	460b      	mov	r3, r1
 8009740:	71fb      	strb	r3, [r7, #7]
 8009742:	4613      	mov	r3, r2
 8009744:	71bb      	strb	r3, [r7, #6]
	QSPI_AutoPollingTypeDef poller;

	poller.MatchMode = QSPI_MATCH_MODE_AND;
 8009746:	2300      	movs	r3, #0
 8009748:	623b      	str	r3, [r7, #32]
	poller.StatusBytesSize = 1;
 800974a:	2301      	movs	r3, #1
 800974c:	61fb      	str	r3, [r7, #28]
	poller.Interval = 0x10;
 800974e:	2310      	movs	r3, #16
 8009750:	61bb      	str	r3, [r7, #24]
	poller.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8009752:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009756:	627b      	str	r3, [r7, #36]	; 0x24
	poller.Match = value << bit;
 8009758:	79ba      	ldrb	r2, [r7, #6]
 800975a:	79fb      	ldrb	r3, [r7, #7]
 800975c:	fa02 f303 	lsl.w	r3, r2, r3
 8009760:	613b      	str	r3, [r7, #16]
	poller.Mask = 1 << bit;
 8009762:	79fb      	ldrb	r3, [r7, #7]
 8009764:	2201      	movs	r2, #1
 8009766:	fa02 f303 	lsl.w	r3, r2, r3
 800976a:	617b      	str	r3, [r7, #20]

	cmd->qspi_command.Instruction = instruction;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	68ba      	ldr	r2, [r7, #8]
 8009770:	601a      	str	r2, [r3, #0]

	return HAL_QSPI_AutoPolling(&hqspi, &(cmd->qspi_command), &poller, IO_TIMEOUT) == HAL_OK;
 8009772:	68f9      	ldr	r1, [r7, #12]
 8009774:	f107 0210 	add.w	r2, r7, #16
 8009778:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800977c:	4806      	ldr	r0, [pc, #24]	; (8009798 <qspi_poll+0x68>)
 800977e:	f7fc fd18 	bl	80061b2 <HAL_QSPI_AutoPolling>
 8009782:	4603      	mov	r3, r0
 8009784:	2b00      	cmp	r3, #0
 8009786:	bf0c      	ite	eq
 8009788:	2301      	moveq	r3, #1
 800978a:	2300      	movne	r3, #0
 800978c:	b2db      	uxtb	r3, r3
}
 800978e:	4618      	mov	r0, r3
 8009790:	3728      	adds	r7, #40	; 0x28
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop
 8009798:	20007bfc 	.word	0x20007bfc

0800979c <qspi_transmit>:

bool qspi_transmit(uint8_t* buffer) {
 800979c:	b580      	push	{r7, lr}
 800979e:	b082      	sub	sp, #8
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
	return HAL_QSPI_Transmit(&hqspi, buffer, IO_TIMEOUT) == HAL_OK;
 80097a4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80097a8:	6879      	ldr	r1, [r7, #4]
 80097aa:	4806      	ldr	r0, [pc, #24]	; (80097c4 <qspi_transmit+0x28>)
 80097ac:	f7fc fbc8 	bl	8005f40 <HAL_QSPI_Transmit>
 80097b0:	4603      	mov	r3, r0
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	bf0c      	ite	eq
 80097b6:	2301      	moveq	r3, #1
 80097b8:	2300      	movne	r3, #0
 80097ba:	b2db      	uxtb	r3, r3
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3708      	adds	r7, #8
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	20007bfc 	.word	0x20007bfc

080097c8 <qspi_receive>:

bool qspi_receive(uint8_t* buffer) {
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b082      	sub	sp, #8
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
	return HAL_QSPI_Receive(&hqspi, buffer, IO_TIMEOUT) == HAL_OK;
 80097d0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80097d4:	6879      	ldr	r1, [r7, #4]
 80097d6:	4806      	ldr	r0, [pc, #24]	; (80097f0 <qspi_receive+0x28>)
 80097d8:	f7fc fc49 	bl	800606e <HAL_QSPI_Receive>
 80097dc:	4603      	mov	r3, r0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	bf0c      	ite	eq
 80097e2:	2301      	moveq	r3, #1
 80097e4:	2300      	movne	r3, #0
 80097e6:	b2db      	uxtb	r3, r3
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3708      	adds	r7, #8
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}
 80097f0:	20007bfc 	.word	0x20007bfc

080097f4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b085      	sub	sp, #20
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	4603      	mov	r3, r0
 80097fc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80097fe:	2300      	movs	r3, #0
 8009800:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009802:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009806:	2b84      	cmp	r3, #132	; 0x84
 8009808:	d005      	beq.n	8009816 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800980a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	4413      	add	r3, r2
 8009812:	3303      	adds	r3, #3
 8009814:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009816:	68fb      	ldr	r3, [r7, #12]
}
 8009818:	4618      	mov	r0, r3
 800981a:	3714      	adds	r7, #20
 800981c:	46bd      	mov	sp, r7
 800981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009822:	4770      	bx	lr

08009824 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009828:	f000 ffba 	bl	800a7a0 <vTaskStartScheduler>
  
  return osOK;
 800982c:	2300      	movs	r3, #0
}
 800982e:	4618      	mov	r0, r3
 8009830:	bd80      	pop	{r7, pc}

08009832 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009832:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009834:	b089      	sub	sp, #36	; 0x24
 8009836:	af04      	add	r7, sp, #16
 8009838:	6078      	str	r0, [r7, #4]
 800983a:	6039      	str	r1, [r7, #0]
      return NULL;
    } 
  }
#elif( configSUPPORT_STATIC_ALLOCATION == 1 )

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	685c      	ldr	r4, [r3, #4]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681d      	ldr	r5, [r3, #0]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	691e      	ldr	r6, [r3, #16]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800984e:	4618      	mov	r0, r3
 8009850:	f7ff ffd0 	bl	80097f4 <makeFreeRtosPriority>
 8009854:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	695b      	ldr	r3, [r3, #20]
 800985a:	687a      	ldr	r2, [r7, #4]
 800985c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800985e:	9202      	str	r2, [sp, #8]
 8009860:	9301      	str	r3, [sp, #4]
 8009862:	9100      	str	r1, [sp, #0]
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	4632      	mov	r2, r6
 8009868:	4629      	mov	r1, r5
 800986a:	4620      	mov	r0, r4
 800986c:	f000 fd98 	bl	800a3a0 <xTaskCreateStatic>
 8009870:	60f8      	str	r0, [r7, #12]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009872:	68fb      	ldr	r3, [r7, #12]
}
 8009874:	4618      	mov	r0, r3
 8009876:	3714      	adds	r7, #20
 8009878:	46bd      	mov	sp, r7
 800987a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800987c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b084      	sub	sp, #16
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d001      	beq.n	8009892 <osDelay+0x16>
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	e000      	b.n	8009894 <osDelay+0x18>
 8009892:	2301      	movs	r3, #1
 8009894:	4618      	mov	r0, r3
 8009896:	f000 ff4f 	bl	800a738 <vTaskDelay>
  
  return osOK;
 800989a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800989c:	4618      	mov	r0, r3
 800989e:	3710      	adds	r7, #16
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80098a4:	b480      	push	{r7}
 80098a6:	b083      	sub	sp, #12
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f103 0208 	add.w	r2, r3, #8
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f103 0208 	add.w	r2, r3, #8
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f103 0208 	add.w	r2, r3, #8
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2200      	movs	r2, #0
 80098d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80098d8:	bf00      	nop
 80098da:	370c      	adds	r7, #12
 80098dc:	46bd      	mov	sp, r7
 80098de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e2:	4770      	bx	lr

080098e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80098e4:	b480      	push	{r7}
 80098e6:	b083      	sub	sp, #12
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2200      	movs	r2, #0
 80098f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80098f2:	bf00      	nop
 80098f4:	370c      	adds	r7, #12
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr

080098fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098fe:	b480      	push	{r7}
 8009900:	b085      	sub	sp, #20
 8009902:	af00      	add	r7, sp, #0
 8009904:	6078      	str	r0, [r7, #4]
 8009906:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	689a      	ldr	r2, [r3, #8]
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	683a      	ldr	r2, [r7, #0]
 8009922:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	683a      	ldr	r2, [r7, #0]
 8009928:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	687a      	ldr	r2, [r7, #4]
 800992e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	1c5a      	adds	r2, r3, #1
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	601a      	str	r2, [r3, #0]
}
 800993a:	bf00      	nop
 800993c:	3714      	adds	r7, #20
 800993e:	46bd      	mov	sp, r7
 8009940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009944:	4770      	bx	lr

08009946 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009946:	b480      	push	{r7}
 8009948:	b085      	sub	sp, #20
 800994a:	af00      	add	r7, sp, #0
 800994c:	6078      	str	r0, [r7, #4]
 800994e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800995c:	d103      	bne.n	8009966 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	691b      	ldr	r3, [r3, #16]
 8009962:	60fb      	str	r3, [r7, #12]
 8009964:	e00c      	b.n	8009980 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	3308      	adds	r3, #8
 800996a:	60fb      	str	r3, [r7, #12]
 800996c:	e002      	b.n	8009974 <vListInsert+0x2e>
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	60fb      	str	r3, [r7, #12]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	685b      	ldr	r3, [r3, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	68ba      	ldr	r2, [r7, #8]
 800997c:	429a      	cmp	r2, r3
 800997e:	d2f6      	bcs.n	800996e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	685a      	ldr	r2, [r3, #4]
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	683a      	ldr	r2, [r7, #0]
 800998e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	68fa      	ldr	r2, [r7, #12]
 8009994:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	683a      	ldr	r2, [r7, #0]
 800999a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	687a      	ldr	r2, [r7, #4]
 80099a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	1c5a      	adds	r2, r3, #1
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	601a      	str	r2, [r3, #0]
}
 80099ac:	bf00      	nop
 80099ae:	3714      	adds	r7, #20
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr

080099b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80099b8:	b480      	push	{r7}
 80099ba:	b085      	sub	sp, #20
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	685b      	ldr	r3, [r3, #4]
 80099ca:	687a      	ldr	r2, [r7, #4]
 80099cc:	6892      	ldr	r2, [r2, #8]
 80099ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	689b      	ldr	r3, [r3, #8]
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	6852      	ldr	r2, [r2, #4]
 80099d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	429a      	cmp	r2, r3
 80099e2:	d103      	bne.n	80099ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	689a      	ldr	r2, [r3, #8]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2200      	movs	r2, #0
 80099f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	1e5a      	subs	r2, r3, #1
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3714      	adds	r7, #20
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b084      	sub	sp, #16
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
 8009a14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d10a      	bne.n	8009a36 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a24:	f383 8811 	msr	BASEPRI, r3
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	f3bf 8f4f 	dsb	sy
 8009a30:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009a32:	bf00      	nop
 8009a34:	e7fe      	b.n	8009a34 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009a36:	f001 fe05 	bl	800b644 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a42:	68f9      	ldr	r1, [r7, #12]
 8009a44:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009a46:	fb01 f303 	mul.w	r3, r1, r3
 8009a4a:	441a      	add	r2, r3
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	2200      	movs	r2, #0
 8009a54:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	681a      	ldr	r2, [r3, #0]
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681a      	ldr	r2, [r3, #0]
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a66:	3b01      	subs	r3, #1
 8009a68:	68f9      	ldr	r1, [r7, #12]
 8009a6a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009a6c:	fb01 f303 	mul.w	r3, r1, r3
 8009a70:	441a      	add	r2, r3
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	22ff      	movs	r2, #255	; 0xff
 8009a7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	22ff      	movs	r2, #255	; 0xff
 8009a82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d114      	bne.n	8009ab6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	691b      	ldr	r3, [r3, #16]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d01a      	beq.n	8009aca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	3310      	adds	r3, #16
 8009a98:	4618      	mov	r0, r3
 8009a9a:	f001 f8ef 	bl	800ac7c <xTaskRemoveFromEventList>
 8009a9e:	4603      	mov	r3, r0
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d012      	beq.n	8009aca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009aa4:	4b0c      	ldr	r3, [pc, #48]	; (8009ad8 <xQueueGenericReset+0xcc>)
 8009aa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009aaa:	601a      	str	r2, [r3, #0]
 8009aac:	f3bf 8f4f 	dsb	sy
 8009ab0:	f3bf 8f6f 	isb	sy
 8009ab4:	e009      	b.n	8009aca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	3310      	adds	r3, #16
 8009aba:	4618      	mov	r0, r3
 8009abc:	f7ff fef2 	bl	80098a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	3324      	adds	r3, #36	; 0x24
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f7ff feed 	bl	80098a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009aca:	f001 fdeb 	bl	800b6a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009ace:	2301      	movs	r3, #1
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	3710      	adds	r7, #16
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}
 8009ad8:	e000ed04 	.word	0xe000ed04

08009adc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b08e      	sub	sp, #56	; 0x38
 8009ae0:	af02      	add	r7, sp, #8
 8009ae2:	60f8      	str	r0, [r7, #12]
 8009ae4:	60b9      	str	r1, [r7, #8]
 8009ae6:	607a      	str	r2, [r7, #4]
 8009ae8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d10a      	bne.n	8009b06 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009b02:	bf00      	nop
 8009b04:	e7fe      	b.n	8009b04 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d10a      	bne.n	8009b22 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b10:	f383 8811 	msr	BASEPRI, r3
 8009b14:	f3bf 8f6f 	isb	sy
 8009b18:	f3bf 8f4f 	dsb	sy
 8009b1c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009b1e:	bf00      	nop
 8009b20:	e7fe      	b.n	8009b20 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d002      	beq.n	8009b2e <xQueueGenericCreateStatic+0x52>
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d001      	beq.n	8009b32 <xQueueGenericCreateStatic+0x56>
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e000      	b.n	8009b34 <xQueueGenericCreateStatic+0x58>
 8009b32:	2300      	movs	r3, #0
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d10a      	bne.n	8009b4e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b3c:	f383 8811 	msr	BASEPRI, r3
 8009b40:	f3bf 8f6f 	isb	sy
 8009b44:	f3bf 8f4f 	dsb	sy
 8009b48:	623b      	str	r3, [r7, #32]
}
 8009b4a:	bf00      	nop
 8009b4c:	e7fe      	b.n	8009b4c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d102      	bne.n	8009b5a <xQueueGenericCreateStatic+0x7e>
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d101      	bne.n	8009b5e <xQueueGenericCreateStatic+0x82>
 8009b5a:	2301      	movs	r3, #1
 8009b5c:	e000      	b.n	8009b60 <xQueueGenericCreateStatic+0x84>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d10a      	bne.n	8009b7a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b68:	f383 8811 	msr	BASEPRI, r3
 8009b6c:	f3bf 8f6f 	isb	sy
 8009b70:	f3bf 8f4f 	dsb	sy
 8009b74:	61fb      	str	r3, [r7, #28]
}
 8009b76:	bf00      	nop
 8009b78:	e7fe      	b.n	8009b78 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009b7a:	2348      	movs	r3, #72	; 0x48
 8009b7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009b7e:	697b      	ldr	r3, [r7, #20]
 8009b80:	2b48      	cmp	r3, #72	; 0x48
 8009b82:	d00a      	beq.n	8009b9a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b88:	f383 8811 	msr	BASEPRI, r3
 8009b8c:	f3bf 8f6f 	isb	sy
 8009b90:	f3bf 8f4f 	dsb	sy
 8009b94:	61bb      	str	r3, [r7, #24]
}
 8009b96:	bf00      	nop
 8009b98:	e7fe      	b.n	8009b98 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009b9a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d009      	beq.n	8009bba <xQueueGenericCreateStatic+0xde>
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009ba6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bac:	9300      	str	r3, [sp, #0]
 8009bae:	4613      	mov	r3, r2
 8009bb0:	687a      	ldr	r2, [r7, #4]
 8009bb2:	68b9      	ldr	r1, [r7, #8]
 8009bb4:	68f8      	ldr	r0, [r7, #12]
 8009bb6:	f000 f805 	bl	8009bc4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3730      	adds	r7, #48	; 0x30
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}

08009bc4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b084      	sub	sp, #16
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	60f8      	str	r0, [r7, #12]
 8009bcc:	60b9      	str	r1, [r7, #8]
 8009bce:	607a      	str	r2, [r7, #4]
 8009bd0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d103      	bne.n	8009be0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009bd8:	69bb      	ldr	r3, [r7, #24]
 8009bda:	69ba      	ldr	r2, [r7, #24]
 8009bdc:	601a      	str	r2, [r3, #0]
 8009bde:	e002      	b.n	8009be6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009be0:	69bb      	ldr	r3, [r7, #24]
 8009be2:	687a      	ldr	r2, [r7, #4]
 8009be4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009be6:	69bb      	ldr	r3, [r7, #24]
 8009be8:	68fa      	ldr	r2, [r7, #12]
 8009bea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009bec:	69bb      	ldr	r3, [r7, #24]
 8009bee:	68ba      	ldr	r2, [r7, #8]
 8009bf0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009bf2:	2101      	movs	r1, #1
 8009bf4:	69b8      	ldr	r0, [r7, #24]
 8009bf6:	f7ff ff09 	bl	8009a0c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009bfa:	bf00      	nop
 8009bfc:	3710      	adds	r7, #16
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b082      	sub	sp, #8
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d00e      	beq.n	8009c2e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2200      	movs	r2, #0
 8009c14:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009c22:	2300      	movs	r3, #0
 8009c24:	2200      	movs	r2, #0
 8009c26:	2100      	movs	r1, #0
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f000 f81f 	bl	8009c6c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009c2e:	bf00      	nop
 8009c30:	3708      	adds	r7, #8
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}

08009c36 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009c36:	b580      	push	{r7, lr}
 8009c38:	b088      	sub	sp, #32
 8009c3a:	af02      	add	r7, sp, #8
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	6039      	str	r1, [r7, #0]
 8009c40:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009c42:	2301      	movs	r3, #1
 8009c44:	617b      	str	r3, [r7, #20]
 8009c46:	2300      	movs	r3, #0
 8009c48:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009c4a:	79fb      	ldrb	r3, [r7, #7]
 8009c4c:	9300      	str	r3, [sp, #0]
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	2200      	movs	r2, #0
 8009c52:	6939      	ldr	r1, [r7, #16]
 8009c54:	6978      	ldr	r0, [r7, #20]
 8009c56:	f7ff ff41 	bl	8009adc <xQueueGenericCreateStatic>
 8009c5a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009c5c:	68f8      	ldr	r0, [r7, #12]
 8009c5e:	f7ff ffd0 	bl	8009c02 <prvInitialiseMutex>

		return xNewQueue;
 8009c62:	68fb      	ldr	r3, [r7, #12]
	}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3718      	adds	r7, #24
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b08e      	sub	sp, #56	; 0x38
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	60f8      	str	r0, [r7, #12]
 8009c74:	60b9      	str	r1, [r7, #8]
 8009c76:	607a      	str	r2, [r7, #4]
 8009c78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d10a      	bne.n	8009c9e <xQueueGenericSend+0x32>
	__asm volatile
 8009c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c8c:	f383 8811 	msr	BASEPRI, r3
 8009c90:	f3bf 8f6f 	isb	sy
 8009c94:	f3bf 8f4f 	dsb	sy
 8009c98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009c9a:	bf00      	nop
 8009c9c:	e7fe      	b.n	8009c9c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d103      	bne.n	8009cac <xQueueGenericSend+0x40>
 8009ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d101      	bne.n	8009cb0 <xQueueGenericSend+0x44>
 8009cac:	2301      	movs	r3, #1
 8009cae:	e000      	b.n	8009cb2 <xQueueGenericSend+0x46>
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d10a      	bne.n	8009ccc <xQueueGenericSend+0x60>
	__asm volatile
 8009cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cba:	f383 8811 	msr	BASEPRI, r3
 8009cbe:	f3bf 8f6f 	isb	sy
 8009cc2:	f3bf 8f4f 	dsb	sy
 8009cc6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009cc8:	bf00      	nop
 8009cca:	e7fe      	b.n	8009cca <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	2b02      	cmp	r3, #2
 8009cd0:	d103      	bne.n	8009cda <xQueueGenericSend+0x6e>
 8009cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cd6:	2b01      	cmp	r3, #1
 8009cd8:	d101      	bne.n	8009cde <xQueueGenericSend+0x72>
 8009cda:	2301      	movs	r3, #1
 8009cdc:	e000      	b.n	8009ce0 <xQueueGenericSend+0x74>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d10a      	bne.n	8009cfa <xQueueGenericSend+0x8e>
	__asm volatile
 8009ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ce8:	f383 8811 	msr	BASEPRI, r3
 8009cec:	f3bf 8f6f 	isb	sy
 8009cf0:	f3bf 8f4f 	dsb	sy
 8009cf4:	623b      	str	r3, [r7, #32]
}
 8009cf6:	bf00      	nop
 8009cf8:	e7fe      	b.n	8009cf8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009cfa:	f001 f955 	bl	800afa8 <xTaskGetSchedulerState>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d102      	bne.n	8009d0a <xQueueGenericSend+0x9e>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d101      	bne.n	8009d0e <xQueueGenericSend+0xa2>
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	e000      	b.n	8009d10 <xQueueGenericSend+0xa4>
 8009d0e:	2300      	movs	r3, #0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d10a      	bne.n	8009d2a <xQueueGenericSend+0xbe>
	__asm volatile
 8009d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d18:	f383 8811 	msr	BASEPRI, r3
 8009d1c:	f3bf 8f6f 	isb	sy
 8009d20:	f3bf 8f4f 	dsb	sy
 8009d24:	61fb      	str	r3, [r7, #28]
}
 8009d26:	bf00      	nop
 8009d28:	e7fe      	b.n	8009d28 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009d2a:	f001 fc8b 	bl	800b644 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d36:	429a      	cmp	r2, r3
 8009d38:	d302      	bcc.n	8009d40 <xQueueGenericSend+0xd4>
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	2b02      	cmp	r3, #2
 8009d3e:	d129      	bne.n	8009d94 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d40:	683a      	ldr	r2, [r7, #0]
 8009d42:	68b9      	ldr	r1, [r7, #8]
 8009d44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d46:	f000 fa41 	bl	800a1cc <prvCopyDataToQueue>
 8009d4a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d010      	beq.n	8009d76 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d56:	3324      	adds	r3, #36	; 0x24
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f000 ff8f 	bl	800ac7c <xTaskRemoveFromEventList>
 8009d5e:	4603      	mov	r3, r0
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d013      	beq.n	8009d8c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009d64:	4b3f      	ldr	r3, [pc, #252]	; (8009e64 <xQueueGenericSend+0x1f8>)
 8009d66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d6a:	601a      	str	r2, [r3, #0]
 8009d6c:	f3bf 8f4f 	dsb	sy
 8009d70:	f3bf 8f6f 	isb	sy
 8009d74:	e00a      	b.n	8009d8c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d007      	beq.n	8009d8c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009d7c:	4b39      	ldr	r3, [pc, #228]	; (8009e64 <xQueueGenericSend+0x1f8>)
 8009d7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d82:	601a      	str	r2, [r3, #0]
 8009d84:	f3bf 8f4f 	dsb	sy
 8009d88:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009d8c:	f001 fc8a 	bl	800b6a4 <vPortExitCritical>
				return pdPASS;
 8009d90:	2301      	movs	r3, #1
 8009d92:	e063      	b.n	8009e5c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d103      	bne.n	8009da2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d9a:	f001 fc83 	bl	800b6a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	e05c      	b.n	8009e5c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009da2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d106      	bne.n	8009db6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009da8:	f107 0314 	add.w	r3, r7, #20
 8009dac:	4618      	mov	r0, r3
 8009dae:	f000 ffc7 	bl	800ad40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009db2:	2301      	movs	r3, #1
 8009db4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009db6:	f001 fc75 	bl	800b6a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009dba:	f000 fd53 	bl	800a864 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009dbe:	f001 fc41 	bl	800b644 <vPortEnterCritical>
 8009dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dc4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009dc8:	b25b      	sxtb	r3, r3
 8009dca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009dce:	d103      	bne.n	8009dd8 <xQueueGenericSend+0x16c>
 8009dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009dde:	b25b      	sxtb	r3, r3
 8009de0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009de4:	d103      	bne.n	8009dee <xQueueGenericSend+0x182>
 8009de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009de8:	2200      	movs	r2, #0
 8009dea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009dee:	f001 fc59 	bl	800b6a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009df2:	1d3a      	adds	r2, r7, #4
 8009df4:	f107 0314 	add.w	r3, r7, #20
 8009df8:	4611      	mov	r1, r2
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f000 ffb6 	bl	800ad6c <xTaskCheckForTimeOut>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d124      	bne.n	8009e50 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009e06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e08:	f000 fab2 	bl	800a370 <prvIsQueueFull>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d018      	beq.n	8009e44 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e14:	3310      	adds	r3, #16
 8009e16:	687a      	ldr	r2, [r7, #4]
 8009e18:	4611      	mov	r1, r2
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f000 ff0a 	bl	800ac34 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009e20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e22:	f000 fa3d 	bl	800a2a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009e26:	f000 fd2b 	bl	800a880 <xTaskResumeAll>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	f47f af7c 	bne.w	8009d2a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009e32:	4b0c      	ldr	r3, [pc, #48]	; (8009e64 <xQueueGenericSend+0x1f8>)
 8009e34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e38:	601a      	str	r2, [r3, #0]
 8009e3a:	f3bf 8f4f 	dsb	sy
 8009e3e:	f3bf 8f6f 	isb	sy
 8009e42:	e772      	b.n	8009d2a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009e44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e46:	f000 fa2b 	bl	800a2a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009e4a:	f000 fd19 	bl	800a880 <xTaskResumeAll>
 8009e4e:	e76c      	b.n	8009d2a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009e50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e52:	f000 fa25 	bl	800a2a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009e56:	f000 fd13 	bl	800a880 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009e5a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	3738      	adds	r7, #56	; 0x38
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd80      	pop	{r7, pc}
 8009e64:	e000ed04 	.word	0xe000ed04

08009e68 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b08e      	sub	sp, #56	; 0x38
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d10a      	bne.n	8009e92 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e80:	f383 8811 	msr	BASEPRI, r3
 8009e84:	f3bf 8f6f 	isb	sy
 8009e88:	f3bf 8f4f 	dsb	sy
 8009e8c:	623b      	str	r3, [r7, #32]
}
 8009e8e:	bf00      	nop
 8009e90:	e7fe      	b.n	8009e90 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d00a      	beq.n	8009eb0 <xQueueGiveFromISR+0x48>
	__asm volatile
 8009e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e9e:	f383 8811 	msr	BASEPRI, r3
 8009ea2:	f3bf 8f6f 	isb	sy
 8009ea6:	f3bf 8f4f 	dsb	sy
 8009eaa:	61fb      	str	r3, [r7, #28]
}
 8009eac:	bf00      	nop
 8009eae:	e7fe      	b.n	8009eae <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d103      	bne.n	8009ec0 <xQueueGiveFromISR+0x58>
 8009eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d101      	bne.n	8009ec4 <xQueueGiveFromISR+0x5c>
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	e000      	b.n	8009ec6 <xQueueGiveFromISR+0x5e>
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d10a      	bne.n	8009ee0 <xQueueGiveFromISR+0x78>
	__asm volatile
 8009eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ece:	f383 8811 	msr	BASEPRI, r3
 8009ed2:	f3bf 8f6f 	isb	sy
 8009ed6:	f3bf 8f4f 	dsb	sy
 8009eda:	61bb      	str	r3, [r7, #24]
}
 8009edc:	bf00      	nop
 8009ede:	e7fe      	b.n	8009ede <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009ee0:	f001 fc92 	bl	800b808 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009ee4:	f3ef 8211 	mrs	r2, BASEPRI
 8009ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eec:	f383 8811 	msr	BASEPRI, r3
 8009ef0:	f3bf 8f6f 	isb	sy
 8009ef4:	f3bf 8f4f 	dsb	sy
 8009ef8:	617a      	str	r2, [r7, #20]
 8009efa:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009efc:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009efe:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f04:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d22b      	bcs.n	8009f68 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f1c:	1c5a      	adds	r2, r3, #1
 8009f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f20:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009f22:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009f26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f2a:	d112      	bne.n	8009f52 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d016      	beq.n	8009f62 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f36:	3324      	adds	r3, #36	; 0x24
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f000 fe9f 	bl	800ac7c <xTaskRemoveFromEventList>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d00e      	beq.n	8009f62 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d00b      	beq.n	8009f62 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	601a      	str	r2, [r3, #0]
 8009f50:	e007      	b.n	8009f62 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009f52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f56:	3301      	adds	r3, #1
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	b25a      	sxtb	r2, r3
 8009f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009f62:	2301      	movs	r3, #1
 8009f64:	637b      	str	r3, [r7, #52]	; 0x34
 8009f66:	e001      	b.n	8009f6c <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009f68:	2300      	movs	r3, #0
 8009f6a:	637b      	str	r3, [r7, #52]	; 0x34
 8009f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f6e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009f76:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009f78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3738      	adds	r7, #56	; 0x38
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd80      	pop	{r7, pc}
	...

08009f84 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b08e      	sub	sp, #56	; 0x38
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009f8e:	2300      	movs	r3, #0
 8009f90:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009f96:	2300      	movs	r3, #0
 8009f98:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d10a      	bne.n	8009fb6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8009fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fa4:	f383 8811 	msr	BASEPRI, r3
 8009fa8:	f3bf 8f6f 	isb	sy
 8009fac:	f3bf 8f4f 	dsb	sy
 8009fb0:	623b      	str	r3, [r7, #32]
}
 8009fb2:	bf00      	nop
 8009fb4:	e7fe      	b.n	8009fb4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d00a      	beq.n	8009fd4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8009fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fc2:	f383 8811 	msr	BASEPRI, r3
 8009fc6:	f3bf 8f6f 	isb	sy
 8009fca:	f3bf 8f4f 	dsb	sy
 8009fce:	61fb      	str	r3, [r7, #28]
}
 8009fd0:	bf00      	nop
 8009fd2:	e7fe      	b.n	8009fd2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009fd4:	f000 ffe8 	bl	800afa8 <xTaskGetSchedulerState>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d102      	bne.n	8009fe4 <xQueueSemaphoreTake+0x60>
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d101      	bne.n	8009fe8 <xQueueSemaphoreTake+0x64>
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	e000      	b.n	8009fea <xQueueSemaphoreTake+0x66>
 8009fe8:	2300      	movs	r3, #0
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d10a      	bne.n	800a004 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8009fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ff2:	f383 8811 	msr	BASEPRI, r3
 8009ff6:	f3bf 8f6f 	isb	sy
 8009ffa:	f3bf 8f4f 	dsb	sy
 8009ffe:	61bb      	str	r3, [r7, #24]
}
 800a000:	bf00      	nop
 800a002:	e7fe      	b.n	800a002 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a004:	f001 fb1e 	bl	800b644 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a00a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a00c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a00e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a010:	2b00      	cmp	r3, #0
 800a012:	d024      	beq.n	800a05e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a016:	1e5a      	subs	r2, r3, #1
 800a018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a01a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a01c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d104      	bne.n	800a02e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a024:	f001 f968 	bl	800b2f8 <pvTaskIncrementMutexHeldCount>
 800a028:	4602      	mov	r2, r0
 800a02a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a02c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a02e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a030:	691b      	ldr	r3, [r3, #16]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d00f      	beq.n	800a056 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a038:	3310      	adds	r3, #16
 800a03a:	4618      	mov	r0, r3
 800a03c:	f000 fe1e 	bl	800ac7c <xTaskRemoveFromEventList>
 800a040:	4603      	mov	r3, r0
 800a042:	2b00      	cmp	r3, #0
 800a044:	d007      	beq.n	800a056 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a046:	4b54      	ldr	r3, [pc, #336]	; (800a198 <xQueueSemaphoreTake+0x214>)
 800a048:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a04c:	601a      	str	r2, [r3, #0]
 800a04e:	f3bf 8f4f 	dsb	sy
 800a052:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a056:	f001 fb25 	bl	800b6a4 <vPortExitCritical>
				return pdPASS;
 800a05a:	2301      	movs	r3, #1
 800a05c:	e097      	b.n	800a18e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d111      	bne.n	800a088 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a066:	2b00      	cmp	r3, #0
 800a068:	d00a      	beq.n	800a080 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a06a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a06e:	f383 8811 	msr	BASEPRI, r3
 800a072:	f3bf 8f6f 	isb	sy
 800a076:	f3bf 8f4f 	dsb	sy
 800a07a:	617b      	str	r3, [r7, #20]
}
 800a07c:	bf00      	nop
 800a07e:	e7fe      	b.n	800a07e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a080:	f001 fb10 	bl	800b6a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a084:	2300      	movs	r3, #0
 800a086:	e082      	b.n	800a18e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a088:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d106      	bne.n	800a09c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a08e:	f107 030c 	add.w	r3, r7, #12
 800a092:	4618      	mov	r0, r3
 800a094:	f000 fe54 	bl	800ad40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a098:	2301      	movs	r3, #1
 800a09a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a09c:	f001 fb02 	bl	800b6a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a0a0:	f000 fbe0 	bl	800a864 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a0a4:	f001 face 	bl	800b644 <vPortEnterCritical>
 800a0a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a0ae:	b25b      	sxtb	r3, r3
 800a0b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a0b4:	d103      	bne.n	800a0be <xQueueSemaphoreTake+0x13a>
 800a0b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a0be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a0c4:	b25b      	sxtb	r3, r3
 800a0c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a0ca:	d103      	bne.n	800a0d4 <xQueueSemaphoreTake+0x150>
 800a0cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a0d4:	f001 fae6 	bl	800b6a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a0d8:	463a      	mov	r2, r7
 800a0da:	f107 030c 	add.w	r3, r7, #12
 800a0de:	4611      	mov	r1, r2
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f000 fe43 	bl	800ad6c <xTaskCheckForTimeOut>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d132      	bne.n	800a152 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a0ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a0ee:	f000 f929 	bl	800a344 <prvIsQueueEmpty>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d026      	beq.n	800a146 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a0f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d109      	bne.n	800a114 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800a100:	f001 faa0 	bl	800b644 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a106:	689b      	ldr	r3, [r3, #8]
 800a108:	4618      	mov	r0, r3
 800a10a:	f000 ff6b 	bl	800afe4 <xTaskPriorityInherit>
 800a10e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a110:	f001 fac8 	bl	800b6a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a116:	3324      	adds	r3, #36	; 0x24
 800a118:	683a      	ldr	r2, [r7, #0]
 800a11a:	4611      	mov	r1, r2
 800a11c:	4618      	mov	r0, r3
 800a11e:	f000 fd89 	bl	800ac34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a122:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a124:	f000 f8bc 	bl	800a2a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a128:	f000 fbaa 	bl	800a880 <xTaskResumeAll>
 800a12c:	4603      	mov	r3, r0
 800a12e:	2b00      	cmp	r3, #0
 800a130:	f47f af68 	bne.w	800a004 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800a134:	4b18      	ldr	r3, [pc, #96]	; (800a198 <xQueueSemaphoreTake+0x214>)
 800a136:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a13a:	601a      	str	r2, [r3, #0]
 800a13c:	f3bf 8f4f 	dsb	sy
 800a140:	f3bf 8f6f 	isb	sy
 800a144:	e75e      	b.n	800a004 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a146:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a148:	f000 f8aa 	bl	800a2a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a14c:	f000 fb98 	bl	800a880 <xTaskResumeAll>
 800a150:	e758      	b.n	800a004 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a152:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a154:	f000 f8a4 	bl	800a2a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a158:	f000 fb92 	bl	800a880 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a15c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a15e:	f000 f8f1 	bl	800a344 <prvIsQueueEmpty>
 800a162:	4603      	mov	r3, r0
 800a164:	2b00      	cmp	r3, #0
 800a166:	f43f af4d 	beq.w	800a004 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a16a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d00d      	beq.n	800a18c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800a170:	f001 fa68 	bl	800b644 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a174:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a176:	f000 f811 	bl	800a19c <prvGetDisinheritPriorityAfterTimeout>
 800a17a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a17c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a182:	4618      	mov	r0, r3
 800a184:	f001 f82a 	bl	800b1dc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a188:	f001 fa8c 	bl	800b6a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a18c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a18e:	4618      	mov	r0, r3
 800a190:	3738      	adds	r7, #56	; 0x38
 800a192:	46bd      	mov	sp, r7
 800a194:	bd80      	pop	{r7, pc}
 800a196:	bf00      	nop
 800a198:	e000ed04 	.word	0xe000ed04

0800a19c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a19c:	b480      	push	{r7}
 800a19e:	b085      	sub	sp, #20
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d006      	beq.n	800a1ba <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f1c3 0307 	rsb	r3, r3, #7
 800a1b6:	60fb      	str	r3, [r7, #12]
 800a1b8:	e001      	b.n	800a1be <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a1be:	68fb      	ldr	r3, [r7, #12]
	}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3714      	adds	r7, #20
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ca:	4770      	bx	lr

0800a1cc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b086      	sub	sp, #24
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	60f8      	str	r0, [r7, #12]
 800a1d4:	60b9      	str	r1, [r7, #8]
 800a1d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a1d8:	2300      	movs	r3, #0
 800a1da:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1e0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d10d      	bne.n	800a206 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d14d      	bne.n	800a28e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	689b      	ldr	r3, [r3, #8]
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f000 ff6a 	bl	800b0d0 <xTaskPriorityDisinherit>
 800a1fc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	2200      	movs	r2, #0
 800a202:	609a      	str	r2, [r3, #8]
 800a204:	e043      	b.n	800a28e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d119      	bne.n	800a240 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	6858      	ldr	r0, [r3, #4]
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a214:	461a      	mov	r2, r3
 800a216:	68b9      	ldr	r1, [r7, #8]
 800a218:	f001 fb5a 	bl	800b8d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	685a      	ldr	r2, [r3, #4]
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a224:	441a      	add	r2, r3
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	685a      	ldr	r2, [r3, #4]
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	429a      	cmp	r2, r3
 800a234:	d32b      	bcc.n	800a28e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	681a      	ldr	r2, [r3, #0]
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	605a      	str	r2, [r3, #4]
 800a23e:	e026      	b.n	800a28e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	68d8      	ldr	r0, [r3, #12]
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a248:	461a      	mov	r2, r3
 800a24a:	68b9      	ldr	r1, [r7, #8]
 800a24c:	f001 fb40 	bl	800b8d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	68da      	ldr	r2, [r3, #12]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a258:	425b      	negs	r3, r3
 800a25a:	441a      	add	r2, r3
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	68da      	ldr	r2, [r3, #12]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	429a      	cmp	r2, r3
 800a26a:	d207      	bcs.n	800a27c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	689a      	ldr	r2, [r3, #8]
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a274:	425b      	negs	r3, r3
 800a276:	441a      	add	r2, r3
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2b02      	cmp	r3, #2
 800a280:	d105      	bne.n	800a28e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d002      	beq.n	800a28e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a288:	693b      	ldr	r3, [r7, #16]
 800a28a:	3b01      	subs	r3, #1
 800a28c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	1c5a      	adds	r2, r3, #1
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a296:	697b      	ldr	r3, [r7, #20]
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3718      	adds	r7, #24
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a2a8:	f001 f9cc 	bl	800b644 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a2b2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a2b4:	e011      	b.n	800a2da <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d012      	beq.n	800a2e4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	3324      	adds	r3, #36	; 0x24
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f000 fcda 	bl	800ac7c <xTaskRemoveFromEventList>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d001      	beq.n	800a2d2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a2ce:	f000 fdaf 	bl	800ae30 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a2d2:	7bfb      	ldrb	r3, [r7, #15]
 800a2d4:	3b01      	subs	r3, #1
 800a2d6:	b2db      	uxtb	r3, r3
 800a2d8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a2da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	dce9      	bgt.n	800a2b6 <prvUnlockQueue+0x16>
 800a2e2:	e000      	b.n	800a2e6 <prvUnlockQueue+0x46>
					break;
 800a2e4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	22ff      	movs	r2, #255	; 0xff
 800a2ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a2ee:	f001 f9d9 	bl	800b6a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a2f2:	f001 f9a7 	bl	800b644 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a2fc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a2fe:	e011      	b.n	800a324 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	691b      	ldr	r3, [r3, #16]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d012      	beq.n	800a32e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	3310      	adds	r3, #16
 800a30c:	4618      	mov	r0, r3
 800a30e:	f000 fcb5 	bl	800ac7c <xTaskRemoveFromEventList>
 800a312:	4603      	mov	r3, r0
 800a314:	2b00      	cmp	r3, #0
 800a316:	d001      	beq.n	800a31c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a318:	f000 fd8a 	bl	800ae30 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a31c:	7bbb      	ldrb	r3, [r7, #14]
 800a31e:	3b01      	subs	r3, #1
 800a320:	b2db      	uxtb	r3, r3
 800a322:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a324:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	dce9      	bgt.n	800a300 <prvUnlockQueue+0x60>
 800a32c:	e000      	b.n	800a330 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a32e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	22ff      	movs	r2, #255	; 0xff
 800a334:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a338:	f001 f9b4 	bl	800b6a4 <vPortExitCritical>
}
 800a33c:	bf00      	nop
 800a33e:	3710      	adds	r7, #16
 800a340:	46bd      	mov	sp, r7
 800a342:	bd80      	pop	{r7, pc}

0800a344 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b084      	sub	sp, #16
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a34c:	f001 f97a 	bl	800b644 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a354:	2b00      	cmp	r3, #0
 800a356:	d102      	bne.n	800a35e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a358:	2301      	movs	r3, #1
 800a35a:	60fb      	str	r3, [r7, #12]
 800a35c:	e001      	b.n	800a362 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a35e:	2300      	movs	r3, #0
 800a360:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a362:	f001 f99f 	bl	800b6a4 <vPortExitCritical>

	return xReturn;
 800a366:	68fb      	ldr	r3, [r7, #12]
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3710      	adds	r7, #16
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}

0800a370 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b084      	sub	sp, #16
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a378:	f001 f964 	bl	800b644 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a384:	429a      	cmp	r2, r3
 800a386:	d102      	bne.n	800a38e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a388:	2301      	movs	r3, #1
 800a38a:	60fb      	str	r3, [r7, #12]
 800a38c:	e001      	b.n	800a392 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a38e:	2300      	movs	r3, #0
 800a390:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a392:	f001 f987 	bl	800b6a4 <vPortExitCritical>

	return xReturn;
 800a396:	68fb      	ldr	r3, [r7, #12]
}
 800a398:	4618      	mov	r0, r3
 800a39a:	3710      	adds	r7, #16
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}

0800a3a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b08e      	sub	sp, #56	; 0x38
 800a3a4:	af04      	add	r7, sp, #16
 800a3a6:	60f8      	str	r0, [r7, #12]
 800a3a8:	60b9      	str	r1, [r7, #8]
 800a3aa:	607a      	str	r2, [r7, #4]
 800a3ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a3ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d10a      	bne.n	800a3ca <xTaskCreateStatic+0x2a>
	__asm volatile
 800a3b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b8:	f383 8811 	msr	BASEPRI, r3
 800a3bc:	f3bf 8f6f 	isb	sy
 800a3c0:	f3bf 8f4f 	dsb	sy
 800a3c4:	623b      	str	r3, [r7, #32]
}
 800a3c6:	bf00      	nop
 800a3c8:	e7fe      	b.n	800a3c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a3ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d10a      	bne.n	800a3e6 <xTaskCreateStatic+0x46>
	__asm volatile
 800a3d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3d4:	f383 8811 	msr	BASEPRI, r3
 800a3d8:	f3bf 8f6f 	isb	sy
 800a3dc:	f3bf 8f4f 	dsb	sy
 800a3e0:	61fb      	str	r3, [r7, #28]
}
 800a3e2:	bf00      	nop
 800a3e4:	e7fe      	b.n	800a3e4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a3e6:	2358      	movs	r3, #88	; 0x58
 800a3e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a3ea:	693b      	ldr	r3, [r7, #16]
 800a3ec:	2b58      	cmp	r3, #88	; 0x58
 800a3ee:	d00a      	beq.n	800a406 <xTaskCreateStatic+0x66>
	__asm volatile
 800a3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3f4:	f383 8811 	msr	BASEPRI, r3
 800a3f8:	f3bf 8f6f 	isb	sy
 800a3fc:	f3bf 8f4f 	dsb	sy
 800a400:	61bb      	str	r3, [r7, #24]
}
 800a402:	bf00      	nop
 800a404:	e7fe      	b.n	800a404 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a406:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d01a      	beq.n	800a444 <xTaskCreateStatic+0xa4>
 800a40e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a410:	2b00      	cmp	r3, #0
 800a412:	d017      	beq.n	800a444 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a416:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a41a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a41c:	631a      	str	r2, [r3, #48]	; 0x30
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a41e:	2300      	movs	r3, #0
 800a420:	9303      	str	r3, [sp, #12]
 800a422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a424:	9302      	str	r3, [sp, #8]
 800a426:	f107 0314 	add.w	r3, r7, #20
 800a42a:	9301      	str	r3, [sp, #4]
 800a42c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a42e:	9300      	str	r3, [sp, #0]
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	687a      	ldr	r2, [r7, #4]
 800a434:	68b9      	ldr	r1, [r7, #8]
 800a436:	68f8      	ldr	r0, [r7, #12]
 800a438:	f000 f80b 	bl	800a452 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a43c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a43e:	f000 f893 	bl	800a568 <prvAddNewTaskToReadyList>
 800a442:	e001      	b.n	800a448 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800a444:	2300      	movs	r3, #0
 800a446:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a448:	697b      	ldr	r3, [r7, #20]
	}
 800a44a:	4618      	mov	r0, r3
 800a44c:	3728      	adds	r7, #40	; 0x28
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}

0800a452 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a452:	b580      	push	{r7, lr}
 800a454:	b088      	sub	sp, #32
 800a456:	af00      	add	r7, sp, #0
 800a458:	60f8      	str	r0, [r7, #12]
 800a45a:	60b9      	str	r1, [r7, #8]
 800a45c:	607a      	str	r2, [r7, #4]
 800a45e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a462:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a46a:	3b01      	subs	r3, #1
 800a46c:	009b      	lsls	r3, r3, #2
 800a46e:	4413      	add	r3, r2
 800a470:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a472:	69bb      	ldr	r3, [r7, #24]
 800a474:	f023 0307 	bic.w	r3, r3, #7
 800a478:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a47a:	69bb      	ldr	r3, [r7, #24]
 800a47c:	f003 0307 	and.w	r3, r3, #7
 800a480:	2b00      	cmp	r3, #0
 800a482:	d00a      	beq.n	800a49a <prvInitialiseNewTask+0x48>
	__asm volatile
 800a484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a488:	f383 8811 	msr	BASEPRI, r3
 800a48c:	f3bf 8f6f 	isb	sy
 800a490:	f3bf 8f4f 	dsb	sy
 800a494:	617b      	str	r3, [r7, #20]
}
 800a496:	bf00      	nop
 800a498:	e7fe      	b.n	800a498 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d01f      	beq.n	800a4e0 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	61fb      	str	r3, [r7, #28]
 800a4a4:	e012      	b.n	800a4cc <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a4a6:	68ba      	ldr	r2, [r7, #8]
 800a4a8:	69fb      	ldr	r3, [r7, #28]
 800a4aa:	4413      	add	r3, r2
 800a4ac:	7819      	ldrb	r1, [r3, #0]
 800a4ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a4b0:	69fb      	ldr	r3, [r7, #28]
 800a4b2:	4413      	add	r3, r2
 800a4b4:	3334      	adds	r3, #52	; 0x34
 800a4b6:	460a      	mov	r2, r1
 800a4b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a4ba:	68ba      	ldr	r2, [r7, #8]
 800a4bc:	69fb      	ldr	r3, [r7, #28]
 800a4be:	4413      	add	r3, r2
 800a4c0:	781b      	ldrb	r3, [r3, #0]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d006      	beq.n	800a4d4 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a4c6:	69fb      	ldr	r3, [r7, #28]
 800a4c8:	3301      	adds	r3, #1
 800a4ca:	61fb      	str	r3, [r7, #28]
 800a4cc:	69fb      	ldr	r3, [r7, #28]
 800a4ce:	2b0f      	cmp	r3, #15
 800a4d0:	d9e9      	bls.n	800a4a6 <prvInitialiseNewTask+0x54>
 800a4d2:	e000      	b.n	800a4d6 <prvInitialiseNewTask+0x84>
			{
				break;
 800a4d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4d8:	2200      	movs	r2, #0
 800a4da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a4de:	e003      	b.n	800a4e8 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a4e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a4e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4ea:	2b06      	cmp	r3, #6
 800a4ec:	d901      	bls.n	800a4f2 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a4ee:	2306      	movs	r3, #6
 800a4f0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a4f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a4f6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a4f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a4fc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a500:	2200      	movs	r2, #0
 800a502:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a506:	3304      	adds	r3, #4
 800a508:	4618      	mov	r0, r3
 800a50a:	f7ff f9eb 	bl	80098e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a50e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a510:	3318      	adds	r3, #24
 800a512:	4618      	mov	r0, r3
 800a514:	f7ff f9e6 	bl	80098e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a51a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a51c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a51e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a520:	f1c3 0207 	rsb	r2, r3, #7
 800a524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a526:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a52a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a52c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a530:	2200      	movs	r2, #0
 800a532:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a536:	2200      	movs	r2, #0
 800a538:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a53a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a53c:	2200      	movs	r2, #0
 800a53e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a542:	683a      	ldr	r2, [r7, #0]
 800a544:	68f9      	ldr	r1, [r7, #12]
 800a546:	69b8      	ldr	r0, [r7, #24]
 800a548:	f000 ff50 	bl	800b3ec <pxPortInitialiseStack>
 800a54c:	4602      	mov	r2, r0
 800a54e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a550:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a554:	2b00      	cmp	r3, #0
 800a556:	d002      	beq.n	800a55e <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a55a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a55c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a55e:	bf00      	nop
 800a560:	3720      	adds	r7, #32
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}
	...

0800a568 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a570:	f001 f868 	bl	800b644 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a574:	4b2a      	ldr	r3, [pc, #168]	; (800a620 <prvAddNewTaskToReadyList+0xb8>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	3301      	adds	r3, #1
 800a57a:	4a29      	ldr	r2, [pc, #164]	; (800a620 <prvAddNewTaskToReadyList+0xb8>)
 800a57c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a57e:	4b29      	ldr	r3, [pc, #164]	; (800a624 <prvAddNewTaskToReadyList+0xbc>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d109      	bne.n	800a59a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a586:	4a27      	ldr	r2, [pc, #156]	; (800a624 <prvAddNewTaskToReadyList+0xbc>)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a58c:	4b24      	ldr	r3, [pc, #144]	; (800a620 <prvAddNewTaskToReadyList+0xb8>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	2b01      	cmp	r3, #1
 800a592:	d110      	bne.n	800a5b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a594:	f000 fc70 	bl	800ae78 <prvInitialiseTaskLists>
 800a598:	e00d      	b.n	800a5b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a59a:	4b23      	ldr	r3, [pc, #140]	; (800a628 <prvAddNewTaskToReadyList+0xc0>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d109      	bne.n	800a5b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a5a2:	4b20      	ldr	r3, [pc, #128]	; (800a624 <prvAddNewTaskToReadyList+0xbc>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ac:	429a      	cmp	r2, r3
 800a5ae:	d802      	bhi.n	800a5b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a5b0:	4a1c      	ldr	r2, [pc, #112]	; (800a624 <prvAddNewTaskToReadyList+0xbc>)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a5b6:	4b1d      	ldr	r3, [pc, #116]	; (800a62c <prvAddNewTaskToReadyList+0xc4>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	3301      	adds	r3, #1
 800a5bc:	4a1b      	ldr	r2, [pc, #108]	; (800a62c <prvAddNewTaskToReadyList+0xc4>)
 800a5be:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	409a      	lsls	r2, r3
 800a5c8:	4b19      	ldr	r3, [pc, #100]	; (800a630 <prvAddNewTaskToReadyList+0xc8>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4313      	orrs	r3, r2
 800a5ce:	4a18      	ldr	r2, [pc, #96]	; (800a630 <prvAddNewTaskToReadyList+0xc8>)
 800a5d0:	6013      	str	r3, [r2, #0]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5d6:	4613      	mov	r3, r2
 800a5d8:	009b      	lsls	r3, r3, #2
 800a5da:	4413      	add	r3, r2
 800a5dc:	009b      	lsls	r3, r3, #2
 800a5de:	4a15      	ldr	r2, [pc, #84]	; (800a634 <prvAddNewTaskToReadyList+0xcc>)
 800a5e0:	441a      	add	r2, r3
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	3304      	adds	r3, #4
 800a5e6:	4619      	mov	r1, r3
 800a5e8:	4610      	mov	r0, r2
 800a5ea:	f7ff f988 	bl	80098fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a5ee:	f001 f859 	bl	800b6a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a5f2:	4b0d      	ldr	r3, [pc, #52]	; (800a628 <prvAddNewTaskToReadyList+0xc0>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d00e      	beq.n	800a618 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a5fa:	4b0a      	ldr	r3, [pc, #40]	; (800a624 <prvAddNewTaskToReadyList+0xbc>)
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a604:	429a      	cmp	r2, r3
 800a606:	d207      	bcs.n	800a618 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a608:	4b0b      	ldr	r3, [pc, #44]	; (800a638 <prvAddNewTaskToReadyList+0xd0>)
 800a60a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a60e:	601a      	str	r2, [r3, #0]
 800a610:	f3bf 8f4f 	dsb	sy
 800a614:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a618:	bf00      	nop
 800a61a:	3708      	adds	r7, #8
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bd80      	pop	{r7, pc}
 800a620:	200074ec 	.word	0x200074ec
 800a624:	200073ec 	.word	0x200073ec
 800a628:	200074f8 	.word	0x200074f8
 800a62c:	20007508 	.word	0x20007508
 800a630:	200074f4 	.word	0x200074f4
 800a634:	200073f0 	.word	0x200073f0
 800a638:	e000ed04 	.word	0xe000ed04

0800a63c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b08a      	sub	sp, #40	; 0x28
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
 800a644:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a646:	2300      	movs	r3, #0
 800a648:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d10a      	bne.n	800a666 <vTaskDelayUntil+0x2a>
	__asm volatile
 800a650:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a654:	f383 8811 	msr	BASEPRI, r3
 800a658:	f3bf 8f6f 	isb	sy
 800a65c:	f3bf 8f4f 	dsb	sy
 800a660:	617b      	str	r3, [r7, #20]
}
 800a662:	bf00      	nop
 800a664:	e7fe      	b.n	800a664 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d10a      	bne.n	800a682 <vTaskDelayUntil+0x46>
	__asm volatile
 800a66c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a670:	f383 8811 	msr	BASEPRI, r3
 800a674:	f3bf 8f6f 	isb	sy
 800a678:	f3bf 8f4f 	dsb	sy
 800a67c:	613b      	str	r3, [r7, #16]
}
 800a67e:	bf00      	nop
 800a680:	e7fe      	b.n	800a680 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800a682:	4b2a      	ldr	r3, [pc, #168]	; (800a72c <vTaskDelayUntil+0xf0>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d00a      	beq.n	800a6a0 <vTaskDelayUntil+0x64>
	__asm volatile
 800a68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a68e:	f383 8811 	msr	BASEPRI, r3
 800a692:	f3bf 8f6f 	isb	sy
 800a696:	f3bf 8f4f 	dsb	sy
 800a69a:	60fb      	str	r3, [r7, #12]
}
 800a69c:	bf00      	nop
 800a69e:	e7fe      	b.n	800a69e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800a6a0:	f000 f8e0 	bl	800a864 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a6a4:	4b22      	ldr	r3, [pc, #136]	; (800a730 <vTaskDelayUntil+0xf4>)
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	683a      	ldr	r2, [r7, #0]
 800a6b0:	4413      	add	r3, r2
 800a6b2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	6a3a      	ldr	r2, [r7, #32]
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	d20b      	bcs.n	800a6d6 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	69fa      	ldr	r2, [r7, #28]
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	d211      	bcs.n	800a6ec <vTaskDelayUntil+0xb0>
 800a6c8:	69fa      	ldr	r2, [r7, #28]
 800a6ca:	6a3b      	ldr	r3, [r7, #32]
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d90d      	bls.n	800a6ec <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	627b      	str	r3, [r7, #36]	; 0x24
 800a6d4:	e00a      	b.n	800a6ec <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	69fa      	ldr	r2, [r7, #28]
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	d303      	bcc.n	800a6e8 <vTaskDelayUntil+0xac>
 800a6e0:	69fa      	ldr	r2, [r7, #28]
 800a6e2:	6a3b      	ldr	r3, [r7, #32]
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d901      	bls.n	800a6ec <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	69fa      	ldr	r2, [r7, #28]
 800a6f0:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a6f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d006      	beq.n	800a706 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a6f8:	69fa      	ldr	r2, [r7, #28]
 800a6fa:	6a3b      	ldr	r3, [r7, #32]
 800a6fc:	1ad3      	subs	r3, r2, r3
 800a6fe:	2100      	movs	r1, #0
 800a700:	4618      	mov	r0, r3
 800a702:	f000 fe0d 	bl	800b320 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a706:	f000 f8bb 	bl	800a880 <xTaskResumeAll>
 800a70a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a70c:	69bb      	ldr	r3, [r7, #24]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d107      	bne.n	800a722 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800a712:	4b08      	ldr	r3, [pc, #32]	; (800a734 <vTaskDelayUntil+0xf8>)
 800a714:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a718:	601a      	str	r2, [r3, #0]
 800a71a:	f3bf 8f4f 	dsb	sy
 800a71e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a722:	bf00      	nop
 800a724:	3728      	adds	r7, #40	; 0x28
 800a726:	46bd      	mov	sp, r7
 800a728:	bd80      	pop	{r7, pc}
 800a72a:	bf00      	nop
 800a72c:	20007514 	.word	0x20007514
 800a730:	200074f0 	.word	0x200074f0
 800a734:	e000ed04 	.word	0xe000ed04

0800a738 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b084      	sub	sp, #16
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a740:	2300      	movs	r3, #0
 800a742:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d017      	beq.n	800a77a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a74a:	4b13      	ldr	r3, [pc, #76]	; (800a798 <vTaskDelay+0x60>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d00a      	beq.n	800a768 <vTaskDelay+0x30>
	__asm volatile
 800a752:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a756:	f383 8811 	msr	BASEPRI, r3
 800a75a:	f3bf 8f6f 	isb	sy
 800a75e:	f3bf 8f4f 	dsb	sy
 800a762:	60bb      	str	r3, [r7, #8]
}
 800a764:	bf00      	nop
 800a766:	e7fe      	b.n	800a766 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a768:	f000 f87c 	bl	800a864 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a76c:	2100      	movs	r1, #0
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f000 fdd6 	bl	800b320 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a774:	f000 f884 	bl	800a880 <xTaskResumeAll>
 800a778:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d107      	bne.n	800a790 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a780:	4b06      	ldr	r3, [pc, #24]	; (800a79c <vTaskDelay+0x64>)
 800a782:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a786:	601a      	str	r2, [r3, #0]
 800a788:	f3bf 8f4f 	dsb	sy
 800a78c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a790:	bf00      	nop
 800a792:	3710      	adds	r7, #16
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}
 800a798:	20007514 	.word	0x20007514
 800a79c:	e000ed04 	.word	0xe000ed04

0800a7a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b08a      	sub	sp, #40	; 0x28
 800a7a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a7ae:	463a      	mov	r2, r7
 800a7b0:	1d39      	adds	r1, r7, #4
 800a7b2:	f107 0308 	add.w	r3, r7, #8
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f7f8 fb28 	bl	8002e0c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a7bc:	6839      	ldr	r1, [r7, #0]
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	68ba      	ldr	r2, [r7, #8]
 800a7c2:	9202      	str	r2, [sp, #8]
 800a7c4:	9301      	str	r3, [sp, #4]
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	9300      	str	r3, [sp, #0]
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	460a      	mov	r2, r1
 800a7ce:	491f      	ldr	r1, [pc, #124]	; (800a84c <vTaskStartScheduler+0xac>)
 800a7d0:	481f      	ldr	r0, [pc, #124]	; (800a850 <vTaskStartScheduler+0xb0>)
 800a7d2:	f7ff fde5 	bl	800a3a0 <xTaskCreateStatic>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	4a1e      	ldr	r2, [pc, #120]	; (800a854 <vTaskStartScheduler+0xb4>)
 800a7da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a7dc:	4b1d      	ldr	r3, [pc, #116]	; (800a854 <vTaskStartScheduler+0xb4>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d002      	beq.n	800a7ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	617b      	str	r3, [r7, #20]
 800a7e8:	e001      	b.n	800a7ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	2b01      	cmp	r3, #1
 800a7f2:	d118      	bne.n	800a826 <vTaskStartScheduler+0x86>
	__asm volatile
 800a7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7f8:	f383 8811 	msr	BASEPRI, r3
 800a7fc:	f3bf 8f6f 	isb	sy
 800a800:	f3bf 8f4f 	dsb	sy
 800a804:	613b      	str	r3, [r7, #16]
}
 800a806:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a808:	4b13      	ldr	r3, [pc, #76]	; (800a858 <vTaskStartScheduler+0xb8>)
 800a80a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a80e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a810:	4b12      	ldr	r3, [pc, #72]	; (800a85c <vTaskStartScheduler+0xbc>)
 800a812:	2201      	movs	r2, #1
 800a814:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a816:	4b12      	ldr	r3, [pc, #72]	; (800a860 <vTaskStartScheduler+0xc0>)
 800a818:	2200      	movs	r2, #0
 800a81a:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800a81c:	f7f8 fade 	bl	8002ddc <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a820:	f000 fe6e 	bl	800b500 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a824:	e00e      	b.n	800a844 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a82c:	d10a      	bne.n	800a844 <vTaskStartScheduler+0xa4>
	__asm volatile
 800a82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a832:	f383 8811 	msr	BASEPRI, r3
 800a836:	f3bf 8f6f 	isb	sy
 800a83a:	f3bf 8f4f 	dsb	sy
 800a83e:	60fb      	str	r3, [r7, #12]
}
 800a840:	bf00      	nop
 800a842:	e7fe      	b.n	800a842 <vTaskStartScheduler+0xa2>
}
 800a844:	bf00      	nop
 800a846:	3718      	adds	r7, #24
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}
 800a84c:	0800b960 	.word	0x0800b960
 800a850:	0800ae49 	.word	0x0800ae49
 800a854:	20007510 	.word	0x20007510
 800a858:	2000750c 	.word	0x2000750c
 800a85c:	200074f8 	.word	0x200074f8
 800a860:	200074f0 	.word	0x200074f0

0800a864 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a864:	b480      	push	{r7}
 800a866:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a868:	4b04      	ldr	r3, [pc, #16]	; (800a87c <vTaskSuspendAll+0x18>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	3301      	adds	r3, #1
 800a86e:	4a03      	ldr	r2, [pc, #12]	; (800a87c <vTaskSuspendAll+0x18>)
 800a870:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a872:	bf00      	nop
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr
 800a87c:	20007514 	.word	0x20007514

0800a880 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b084      	sub	sp, #16
 800a884:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a886:	2300      	movs	r3, #0
 800a888:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a88a:	2300      	movs	r3, #0
 800a88c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a88e:	4b41      	ldr	r3, [pc, #260]	; (800a994 <xTaskResumeAll+0x114>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d10a      	bne.n	800a8ac <xTaskResumeAll+0x2c>
	__asm volatile
 800a896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a89a:	f383 8811 	msr	BASEPRI, r3
 800a89e:	f3bf 8f6f 	isb	sy
 800a8a2:	f3bf 8f4f 	dsb	sy
 800a8a6:	603b      	str	r3, [r7, #0]
}
 800a8a8:	bf00      	nop
 800a8aa:	e7fe      	b.n	800a8aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a8ac:	f000 feca 	bl	800b644 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a8b0:	4b38      	ldr	r3, [pc, #224]	; (800a994 <xTaskResumeAll+0x114>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	3b01      	subs	r3, #1
 800a8b6:	4a37      	ldr	r2, [pc, #220]	; (800a994 <xTaskResumeAll+0x114>)
 800a8b8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a8ba:	4b36      	ldr	r3, [pc, #216]	; (800a994 <xTaskResumeAll+0x114>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d161      	bne.n	800a986 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a8c2:	4b35      	ldr	r3, [pc, #212]	; (800a998 <xTaskResumeAll+0x118>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d05d      	beq.n	800a986 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a8ca:	e02e      	b.n	800a92a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8cc:	4b33      	ldr	r3, [pc, #204]	; (800a99c <xTaskResumeAll+0x11c>)
 800a8ce:	68db      	ldr	r3, [r3, #12]
 800a8d0:	68db      	ldr	r3, [r3, #12]
 800a8d2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	3318      	adds	r3, #24
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f7ff f86d 	bl	80099b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f7ff f868 	bl	80099b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8ec:	2201      	movs	r2, #1
 800a8ee:	409a      	lsls	r2, r3
 800a8f0:	4b2b      	ldr	r3, [pc, #172]	; (800a9a0 <xTaskResumeAll+0x120>)
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	4a2a      	ldr	r2, [pc, #168]	; (800a9a0 <xTaskResumeAll+0x120>)
 800a8f8:	6013      	str	r3, [r2, #0]
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8fe:	4613      	mov	r3, r2
 800a900:	009b      	lsls	r3, r3, #2
 800a902:	4413      	add	r3, r2
 800a904:	009b      	lsls	r3, r3, #2
 800a906:	4a27      	ldr	r2, [pc, #156]	; (800a9a4 <xTaskResumeAll+0x124>)
 800a908:	441a      	add	r2, r3
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	3304      	adds	r3, #4
 800a90e:	4619      	mov	r1, r3
 800a910:	4610      	mov	r0, r2
 800a912:	f7fe fff4 	bl	80098fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a91a:	4b23      	ldr	r3, [pc, #140]	; (800a9a8 <xTaskResumeAll+0x128>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a920:	429a      	cmp	r2, r3
 800a922:	d302      	bcc.n	800a92a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800a924:	4b21      	ldr	r3, [pc, #132]	; (800a9ac <xTaskResumeAll+0x12c>)
 800a926:	2201      	movs	r2, #1
 800a928:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a92a:	4b1c      	ldr	r3, [pc, #112]	; (800a99c <xTaskResumeAll+0x11c>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d1cc      	bne.n	800a8cc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d001      	beq.n	800a93c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a938:	f000 fb16 	bl	800af68 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a93c:	4b1c      	ldr	r3, [pc, #112]	; (800a9b0 <xTaskResumeAll+0x130>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d010      	beq.n	800a96a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a948:	f000 f846 	bl	800a9d8 <xTaskIncrementTick>
 800a94c:	4603      	mov	r3, r0
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d002      	beq.n	800a958 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800a952:	4b16      	ldr	r3, [pc, #88]	; (800a9ac <xTaskResumeAll+0x12c>)
 800a954:	2201      	movs	r2, #1
 800a956:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	3b01      	subs	r3, #1
 800a95c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d1f1      	bne.n	800a948 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800a964:	4b12      	ldr	r3, [pc, #72]	; (800a9b0 <xTaskResumeAll+0x130>)
 800a966:	2200      	movs	r2, #0
 800a968:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a96a:	4b10      	ldr	r3, [pc, #64]	; (800a9ac <xTaskResumeAll+0x12c>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d009      	beq.n	800a986 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a972:	2301      	movs	r3, #1
 800a974:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a976:	4b0f      	ldr	r3, [pc, #60]	; (800a9b4 <xTaskResumeAll+0x134>)
 800a978:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a97c:	601a      	str	r2, [r3, #0]
 800a97e:	f3bf 8f4f 	dsb	sy
 800a982:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a986:	f000 fe8d 	bl	800b6a4 <vPortExitCritical>

	return xAlreadyYielded;
 800a98a:	68bb      	ldr	r3, [r7, #8]
}
 800a98c:	4618      	mov	r0, r3
 800a98e:	3710      	adds	r7, #16
 800a990:	46bd      	mov	sp, r7
 800a992:	bd80      	pop	{r7, pc}
 800a994:	20007514 	.word	0x20007514
 800a998:	200074ec 	.word	0x200074ec
 800a99c:	200074ac 	.word	0x200074ac
 800a9a0:	200074f4 	.word	0x200074f4
 800a9a4:	200073f0 	.word	0x200073f0
 800a9a8:	200073ec 	.word	0x200073ec
 800a9ac:	20007500 	.word	0x20007500
 800a9b0:	200074fc 	.word	0x200074fc
 800a9b4:	e000ed04 	.word	0xe000ed04

0800a9b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b083      	sub	sp, #12
 800a9bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a9be:	4b05      	ldr	r3, [pc, #20]	; (800a9d4 <xTaskGetTickCount+0x1c>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a9c4:	687b      	ldr	r3, [r7, #4]
}
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	370c      	adds	r7, #12
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d0:	4770      	bx	lr
 800a9d2:	bf00      	nop
 800a9d4:	200074f0 	.word	0x200074f0

0800a9d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b086      	sub	sp, #24
 800a9dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9e2:	4b4e      	ldr	r3, [pc, #312]	; (800ab1c <xTaskIncrementTick+0x144>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	f040 808e 	bne.w	800ab08 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a9ec:	4b4c      	ldr	r3, [pc, #304]	; (800ab20 <xTaskIncrementTick+0x148>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	3301      	adds	r3, #1
 800a9f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a9f4:	4a4a      	ldr	r2, [pc, #296]	; (800ab20 <xTaskIncrementTick+0x148>)
 800a9f6:	693b      	ldr	r3, [r7, #16]
 800a9f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d120      	bne.n	800aa42 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800aa00:	4b48      	ldr	r3, [pc, #288]	; (800ab24 <xTaskIncrementTick+0x14c>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d00a      	beq.n	800aa20 <xTaskIncrementTick+0x48>
	__asm volatile
 800aa0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa0e:	f383 8811 	msr	BASEPRI, r3
 800aa12:	f3bf 8f6f 	isb	sy
 800aa16:	f3bf 8f4f 	dsb	sy
 800aa1a:	603b      	str	r3, [r7, #0]
}
 800aa1c:	bf00      	nop
 800aa1e:	e7fe      	b.n	800aa1e <xTaskIncrementTick+0x46>
 800aa20:	4b40      	ldr	r3, [pc, #256]	; (800ab24 <xTaskIncrementTick+0x14c>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	60fb      	str	r3, [r7, #12]
 800aa26:	4b40      	ldr	r3, [pc, #256]	; (800ab28 <xTaskIncrementTick+0x150>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	4a3e      	ldr	r2, [pc, #248]	; (800ab24 <xTaskIncrementTick+0x14c>)
 800aa2c:	6013      	str	r3, [r2, #0]
 800aa2e:	4a3e      	ldr	r2, [pc, #248]	; (800ab28 <xTaskIncrementTick+0x150>)
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	6013      	str	r3, [r2, #0]
 800aa34:	4b3d      	ldr	r3, [pc, #244]	; (800ab2c <xTaskIncrementTick+0x154>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	3301      	adds	r3, #1
 800aa3a:	4a3c      	ldr	r2, [pc, #240]	; (800ab2c <xTaskIncrementTick+0x154>)
 800aa3c:	6013      	str	r3, [r2, #0]
 800aa3e:	f000 fa93 	bl	800af68 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aa42:	4b3b      	ldr	r3, [pc, #236]	; (800ab30 <xTaskIncrementTick+0x158>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	693a      	ldr	r2, [r7, #16]
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	d348      	bcc.n	800aade <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa4c:	4b35      	ldr	r3, [pc, #212]	; (800ab24 <xTaskIncrementTick+0x14c>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d104      	bne.n	800aa60 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa56:	4b36      	ldr	r3, [pc, #216]	; (800ab30 <xTaskIncrementTick+0x158>)
 800aa58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aa5c:	601a      	str	r2, [r3, #0]
					break;
 800aa5e:	e03e      	b.n	800aade <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa60:	4b30      	ldr	r3, [pc, #192]	; (800ab24 <xTaskIncrementTick+0x14c>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	68db      	ldr	r3, [r3, #12]
 800aa66:	68db      	ldr	r3, [r3, #12]
 800aa68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800aa70:	693a      	ldr	r2, [r7, #16]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	429a      	cmp	r2, r3
 800aa76:	d203      	bcs.n	800aa80 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800aa78:	4a2d      	ldr	r2, [pc, #180]	; (800ab30 <xTaskIncrementTick+0x158>)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800aa7e:	e02e      	b.n	800aade <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	3304      	adds	r3, #4
 800aa84:	4618      	mov	r0, r3
 800aa86:	f7fe ff97 	bl	80099b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d004      	beq.n	800aa9c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	3318      	adds	r3, #24
 800aa96:	4618      	mov	r0, r3
 800aa98:	f7fe ff8e 	bl	80099b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaa0:	2201      	movs	r2, #1
 800aaa2:	409a      	lsls	r2, r3
 800aaa4:	4b23      	ldr	r3, [pc, #140]	; (800ab34 <xTaskIncrementTick+0x15c>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	4313      	orrs	r3, r2
 800aaaa:	4a22      	ldr	r2, [pc, #136]	; (800ab34 <xTaskIncrementTick+0x15c>)
 800aaac:	6013      	str	r3, [r2, #0]
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aab2:	4613      	mov	r3, r2
 800aab4:	009b      	lsls	r3, r3, #2
 800aab6:	4413      	add	r3, r2
 800aab8:	009b      	lsls	r3, r3, #2
 800aaba:	4a1f      	ldr	r2, [pc, #124]	; (800ab38 <xTaskIncrementTick+0x160>)
 800aabc:	441a      	add	r2, r3
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	3304      	adds	r3, #4
 800aac2:	4619      	mov	r1, r3
 800aac4:	4610      	mov	r0, r2
 800aac6:	f7fe ff1a 	bl	80098fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aace:	4b1b      	ldr	r3, [pc, #108]	; (800ab3c <xTaskIncrementTick+0x164>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aad4:	429a      	cmp	r2, r3
 800aad6:	d3b9      	bcc.n	800aa4c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800aad8:	2301      	movs	r3, #1
 800aada:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aadc:	e7b6      	b.n	800aa4c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aade:	4b17      	ldr	r3, [pc, #92]	; (800ab3c <xTaskIncrementTick+0x164>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aae4:	4914      	ldr	r1, [pc, #80]	; (800ab38 <xTaskIncrementTick+0x160>)
 800aae6:	4613      	mov	r3, r2
 800aae8:	009b      	lsls	r3, r3, #2
 800aaea:	4413      	add	r3, r2
 800aaec:	009b      	lsls	r3, r3, #2
 800aaee:	440b      	add	r3, r1
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d901      	bls.n	800aafa <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800aafa:	4b11      	ldr	r3, [pc, #68]	; (800ab40 <xTaskIncrementTick+0x168>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d007      	beq.n	800ab12 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800ab02:	2301      	movs	r3, #1
 800ab04:	617b      	str	r3, [r7, #20]
 800ab06:	e004      	b.n	800ab12 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ab08:	4b0e      	ldr	r3, [pc, #56]	; (800ab44 <xTaskIncrementTick+0x16c>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	3301      	adds	r3, #1
 800ab0e:	4a0d      	ldr	r2, [pc, #52]	; (800ab44 <xTaskIncrementTick+0x16c>)
 800ab10:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ab12:	697b      	ldr	r3, [r7, #20]
}
 800ab14:	4618      	mov	r0, r3
 800ab16:	3718      	adds	r7, #24
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}
 800ab1c:	20007514 	.word	0x20007514
 800ab20:	200074f0 	.word	0x200074f0
 800ab24:	200074a4 	.word	0x200074a4
 800ab28:	200074a8 	.word	0x200074a8
 800ab2c:	20007504 	.word	0x20007504
 800ab30:	2000750c 	.word	0x2000750c
 800ab34:	200074f4 	.word	0x200074f4
 800ab38:	200073f0 	.word	0x200073f0
 800ab3c:	200073ec 	.word	0x200073ec
 800ab40:	20007500 	.word	0x20007500
 800ab44:	200074fc 	.word	0x200074fc

0800ab48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b086      	sub	sp, #24
 800ab4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ab4e:	4b32      	ldr	r3, [pc, #200]	; (800ac18 <vTaskSwitchContext+0xd0>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d003      	beq.n	800ab5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ab56:	4b31      	ldr	r3, [pc, #196]	; (800ac1c <vTaskSwitchContext+0xd4>)
 800ab58:	2201      	movs	r2, #1
 800ab5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ab5c:	e058      	b.n	800ac10 <vTaskSwitchContext+0xc8>
		xYieldPending = pdFALSE;
 800ab5e:	4b2f      	ldr	r3, [pc, #188]	; (800ac1c <vTaskSwitchContext+0xd4>)
 800ab60:	2200      	movs	r2, #0
 800ab62:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800ab64:	f7f8 f946 	bl	8002df4 <getRunTimeCounterValue>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	4a2d      	ldr	r2, [pc, #180]	; (800ac20 <vTaskSwitchContext+0xd8>)
 800ab6c:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800ab6e:	4b2c      	ldr	r3, [pc, #176]	; (800ac20 <vTaskSwitchContext+0xd8>)
 800ab70:	681a      	ldr	r2, [r3, #0]
 800ab72:	4b2c      	ldr	r3, [pc, #176]	; (800ac24 <vTaskSwitchContext+0xdc>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d909      	bls.n	800ab8e <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800ab7a:	4b2b      	ldr	r3, [pc, #172]	; (800ac28 <vTaskSwitchContext+0xe0>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800ab80:	4a27      	ldr	r2, [pc, #156]	; (800ac20 <vTaskSwitchContext+0xd8>)
 800ab82:	6810      	ldr	r0, [r2, #0]
 800ab84:	4a27      	ldr	r2, [pc, #156]	; (800ac24 <vTaskSwitchContext+0xdc>)
 800ab86:	6812      	ldr	r2, [r2, #0]
 800ab88:	1a82      	subs	r2, r0, r2
 800ab8a:	440a      	add	r2, r1
 800ab8c:	64da      	str	r2, [r3, #76]	; 0x4c
			ulTaskSwitchedInTime = ulTotalRunTime;
 800ab8e:	4b24      	ldr	r3, [pc, #144]	; (800ac20 <vTaskSwitchContext+0xd8>)
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	4a24      	ldr	r2, [pc, #144]	; (800ac24 <vTaskSwitchContext+0xdc>)
 800ab94:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab96:	4b25      	ldr	r3, [pc, #148]	; (800ac2c <vTaskSwitchContext+0xe4>)
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	fab3 f383 	clz	r3, r3
 800aba2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800aba4:	7afb      	ldrb	r3, [r7, #11]
 800aba6:	f1c3 031f 	rsb	r3, r3, #31
 800abaa:	617b      	str	r3, [r7, #20]
 800abac:	4920      	ldr	r1, [pc, #128]	; (800ac30 <vTaskSwitchContext+0xe8>)
 800abae:	697a      	ldr	r2, [r7, #20]
 800abb0:	4613      	mov	r3, r2
 800abb2:	009b      	lsls	r3, r3, #2
 800abb4:	4413      	add	r3, r2
 800abb6:	009b      	lsls	r3, r3, #2
 800abb8:	440b      	add	r3, r1
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d10a      	bne.n	800abd6 <vTaskSwitchContext+0x8e>
	__asm volatile
 800abc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abc4:	f383 8811 	msr	BASEPRI, r3
 800abc8:	f3bf 8f6f 	isb	sy
 800abcc:	f3bf 8f4f 	dsb	sy
 800abd0:	607b      	str	r3, [r7, #4]
}
 800abd2:	bf00      	nop
 800abd4:	e7fe      	b.n	800abd4 <vTaskSwitchContext+0x8c>
 800abd6:	697a      	ldr	r2, [r7, #20]
 800abd8:	4613      	mov	r3, r2
 800abda:	009b      	lsls	r3, r3, #2
 800abdc:	4413      	add	r3, r2
 800abde:	009b      	lsls	r3, r3, #2
 800abe0:	4a13      	ldr	r2, [pc, #76]	; (800ac30 <vTaskSwitchContext+0xe8>)
 800abe2:	4413      	add	r3, r2
 800abe4:	613b      	str	r3, [r7, #16]
 800abe6:	693b      	ldr	r3, [r7, #16]
 800abe8:	685b      	ldr	r3, [r3, #4]
 800abea:	685a      	ldr	r2, [r3, #4]
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	605a      	str	r2, [r3, #4]
 800abf0:	693b      	ldr	r3, [r7, #16]
 800abf2:	685a      	ldr	r2, [r3, #4]
 800abf4:	693b      	ldr	r3, [r7, #16]
 800abf6:	3308      	adds	r3, #8
 800abf8:	429a      	cmp	r2, r3
 800abfa:	d104      	bne.n	800ac06 <vTaskSwitchContext+0xbe>
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	685a      	ldr	r2, [r3, #4]
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	605a      	str	r2, [r3, #4]
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	685b      	ldr	r3, [r3, #4]
 800ac0a:	68db      	ldr	r3, [r3, #12]
 800ac0c:	4a06      	ldr	r2, [pc, #24]	; (800ac28 <vTaskSwitchContext+0xe0>)
 800ac0e:	6013      	str	r3, [r2, #0]
}
 800ac10:	bf00      	nop
 800ac12:	3718      	adds	r7, #24
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}
 800ac18:	20007514 	.word	0x20007514
 800ac1c:	20007500 	.word	0x20007500
 800ac20:	2000751c 	.word	0x2000751c
 800ac24:	20007518 	.word	0x20007518
 800ac28:	200073ec 	.word	0x200073ec
 800ac2c:	200074f4 	.word	0x200074f4
 800ac30:	200073f0 	.word	0x200073f0

0800ac34 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b084      	sub	sp, #16
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
 800ac3c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d10a      	bne.n	800ac5a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800ac44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac48:	f383 8811 	msr	BASEPRI, r3
 800ac4c:	f3bf 8f6f 	isb	sy
 800ac50:	f3bf 8f4f 	dsb	sy
 800ac54:	60fb      	str	r3, [r7, #12]
}
 800ac56:	bf00      	nop
 800ac58:	e7fe      	b.n	800ac58 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ac5a:	4b07      	ldr	r3, [pc, #28]	; (800ac78 <vTaskPlaceOnEventList+0x44>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	3318      	adds	r3, #24
 800ac60:	4619      	mov	r1, r3
 800ac62:	6878      	ldr	r0, [r7, #4]
 800ac64:	f7fe fe6f 	bl	8009946 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ac68:	2101      	movs	r1, #1
 800ac6a:	6838      	ldr	r0, [r7, #0]
 800ac6c:	f000 fb58 	bl	800b320 <prvAddCurrentTaskToDelayedList>
}
 800ac70:	bf00      	nop
 800ac72:	3710      	adds	r7, #16
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}
 800ac78:	200073ec 	.word	0x200073ec

0800ac7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b086      	sub	sp, #24
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	68db      	ldr	r3, [r3, #12]
 800ac88:	68db      	ldr	r3, [r3, #12]
 800ac8a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ac8c:	693b      	ldr	r3, [r7, #16]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d10a      	bne.n	800aca8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ac92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac96:	f383 8811 	msr	BASEPRI, r3
 800ac9a:	f3bf 8f6f 	isb	sy
 800ac9e:	f3bf 8f4f 	dsb	sy
 800aca2:	60fb      	str	r3, [r7, #12]
}
 800aca4:	bf00      	nop
 800aca6:	e7fe      	b.n	800aca6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	3318      	adds	r3, #24
 800acac:	4618      	mov	r0, r3
 800acae:	f7fe fe83 	bl	80099b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acb2:	4b1d      	ldr	r3, [pc, #116]	; (800ad28 <xTaskRemoveFromEventList+0xac>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d11c      	bne.n	800acf4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800acba:	693b      	ldr	r3, [r7, #16]
 800acbc:	3304      	adds	r3, #4
 800acbe:	4618      	mov	r0, r3
 800acc0:	f7fe fe7a 	bl	80099b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800acc4:	693b      	ldr	r3, [r7, #16]
 800acc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acc8:	2201      	movs	r2, #1
 800acca:	409a      	lsls	r2, r3
 800accc:	4b17      	ldr	r3, [pc, #92]	; (800ad2c <xTaskRemoveFromEventList+0xb0>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4313      	orrs	r3, r2
 800acd2:	4a16      	ldr	r2, [pc, #88]	; (800ad2c <xTaskRemoveFromEventList+0xb0>)
 800acd4:	6013      	str	r3, [r2, #0]
 800acd6:	693b      	ldr	r3, [r7, #16]
 800acd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acda:	4613      	mov	r3, r2
 800acdc:	009b      	lsls	r3, r3, #2
 800acde:	4413      	add	r3, r2
 800ace0:	009b      	lsls	r3, r3, #2
 800ace2:	4a13      	ldr	r2, [pc, #76]	; (800ad30 <xTaskRemoveFromEventList+0xb4>)
 800ace4:	441a      	add	r2, r3
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	3304      	adds	r3, #4
 800acea:	4619      	mov	r1, r3
 800acec:	4610      	mov	r0, r2
 800acee:	f7fe fe06 	bl	80098fe <vListInsertEnd>
 800acf2:	e005      	b.n	800ad00 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	3318      	adds	r3, #24
 800acf8:	4619      	mov	r1, r3
 800acfa:	480e      	ldr	r0, [pc, #56]	; (800ad34 <xTaskRemoveFromEventList+0xb8>)
 800acfc:	f7fe fdff 	bl	80098fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad04:	4b0c      	ldr	r3, [pc, #48]	; (800ad38 <xTaskRemoveFromEventList+0xbc>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad0a:	429a      	cmp	r2, r3
 800ad0c:	d905      	bls.n	800ad1a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ad0e:	2301      	movs	r3, #1
 800ad10:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ad12:	4b0a      	ldr	r3, [pc, #40]	; (800ad3c <xTaskRemoveFromEventList+0xc0>)
 800ad14:	2201      	movs	r2, #1
 800ad16:	601a      	str	r2, [r3, #0]
 800ad18:	e001      	b.n	800ad1e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ad1e:	697b      	ldr	r3, [r7, #20]
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3718      	adds	r7, #24
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}
 800ad28:	20007514 	.word	0x20007514
 800ad2c:	200074f4 	.word	0x200074f4
 800ad30:	200073f0 	.word	0x200073f0
 800ad34:	200074ac 	.word	0x200074ac
 800ad38:	200073ec 	.word	0x200073ec
 800ad3c:	20007500 	.word	0x20007500

0800ad40 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ad40:	b480      	push	{r7}
 800ad42:	b083      	sub	sp, #12
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ad48:	4b06      	ldr	r3, [pc, #24]	; (800ad64 <vTaskInternalSetTimeOutState+0x24>)
 800ad4a:	681a      	ldr	r2, [r3, #0]
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ad50:	4b05      	ldr	r3, [pc, #20]	; (800ad68 <vTaskInternalSetTimeOutState+0x28>)
 800ad52:	681a      	ldr	r2, [r3, #0]
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	605a      	str	r2, [r3, #4]
}
 800ad58:	bf00      	nop
 800ad5a:	370c      	adds	r7, #12
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad62:	4770      	bx	lr
 800ad64:	20007504 	.word	0x20007504
 800ad68:	200074f0 	.word	0x200074f0

0800ad6c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b088      	sub	sp, #32
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d10a      	bne.n	800ad92 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ad7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad80:	f383 8811 	msr	BASEPRI, r3
 800ad84:	f3bf 8f6f 	isb	sy
 800ad88:	f3bf 8f4f 	dsb	sy
 800ad8c:	613b      	str	r3, [r7, #16]
}
 800ad8e:	bf00      	nop
 800ad90:	e7fe      	b.n	800ad90 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d10a      	bne.n	800adae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ad98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad9c:	f383 8811 	msr	BASEPRI, r3
 800ada0:	f3bf 8f6f 	isb	sy
 800ada4:	f3bf 8f4f 	dsb	sy
 800ada8:	60fb      	str	r3, [r7, #12]
}
 800adaa:	bf00      	nop
 800adac:	e7fe      	b.n	800adac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800adae:	f000 fc49 	bl	800b644 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800adb2:	4b1d      	ldr	r3, [pc, #116]	; (800ae28 <xTaskCheckForTimeOut+0xbc>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	685b      	ldr	r3, [r3, #4]
 800adbc:	69ba      	ldr	r2, [r7, #24]
 800adbe:	1ad3      	subs	r3, r2, r3
 800adc0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800adc2:	683b      	ldr	r3, [r7, #0]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800adca:	d102      	bne.n	800add2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800adcc:	2300      	movs	r3, #0
 800adce:	61fb      	str	r3, [r7, #28]
 800add0:	e023      	b.n	800ae1a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681a      	ldr	r2, [r3, #0]
 800add6:	4b15      	ldr	r3, [pc, #84]	; (800ae2c <xTaskCheckForTimeOut+0xc0>)
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	429a      	cmp	r2, r3
 800addc:	d007      	beq.n	800adee <xTaskCheckForTimeOut+0x82>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	685b      	ldr	r3, [r3, #4]
 800ade2:	69ba      	ldr	r2, [r7, #24]
 800ade4:	429a      	cmp	r2, r3
 800ade6:	d302      	bcc.n	800adee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ade8:	2301      	movs	r3, #1
 800adea:	61fb      	str	r3, [r7, #28]
 800adec:	e015      	b.n	800ae1a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	697a      	ldr	r2, [r7, #20]
 800adf4:	429a      	cmp	r2, r3
 800adf6:	d20b      	bcs.n	800ae10 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	681a      	ldr	r2, [r3, #0]
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	1ad2      	subs	r2, r2, r3
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f7ff ff9b 	bl	800ad40 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	61fb      	str	r3, [r7, #28]
 800ae0e:	e004      	b.n	800ae1a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	2200      	movs	r2, #0
 800ae14:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ae16:	2301      	movs	r3, #1
 800ae18:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ae1a:	f000 fc43 	bl	800b6a4 <vPortExitCritical>

	return xReturn;
 800ae1e:	69fb      	ldr	r3, [r7, #28]
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3720      	adds	r7, #32
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}
 800ae28:	200074f0 	.word	0x200074f0
 800ae2c:	20007504 	.word	0x20007504

0800ae30 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ae30:	b480      	push	{r7}
 800ae32:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ae34:	4b03      	ldr	r3, [pc, #12]	; (800ae44 <vTaskMissedYield+0x14>)
 800ae36:	2201      	movs	r2, #1
 800ae38:	601a      	str	r2, [r3, #0]
}
 800ae3a:	bf00      	nop
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae42:	4770      	bx	lr
 800ae44:	20007500 	.word	0x20007500

0800ae48 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b082      	sub	sp, #8
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ae50:	f000 f852 	bl	800aef8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ae54:	4b06      	ldr	r3, [pc, #24]	; (800ae70 <prvIdleTask+0x28>)
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	2b01      	cmp	r3, #1
 800ae5a:	d9f9      	bls.n	800ae50 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ae5c:	4b05      	ldr	r3, [pc, #20]	; (800ae74 <prvIdleTask+0x2c>)
 800ae5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae62:	601a      	str	r2, [r3, #0]
 800ae64:	f3bf 8f4f 	dsb	sy
 800ae68:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ae6c:	e7f0      	b.n	800ae50 <prvIdleTask+0x8>
 800ae6e:	bf00      	nop
 800ae70:	200073f0 	.word	0x200073f0
 800ae74:	e000ed04 	.word	0xe000ed04

0800ae78 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b082      	sub	sp, #8
 800ae7c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae7e:	2300      	movs	r3, #0
 800ae80:	607b      	str	r3, [r7, #4]
 800ae82:	e00c      	b.n	800ae9e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ae84:	687a      	ldr	r2, [r7, #4]
 800ae86:	4613      	mov	r3, r2
 800ae88:	009b      	lsls	r3, r3, #2
 800ae8a:	4413      	add	r3, r2
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	4a12      	ldr	r2, [pc, #72]	; (800aed8 <prvInitialiseTaskLists+0x60>)
 800ae90:	4413      	add	r3, r2
 800ae92:	4618      	mov	r0, r3
 800ae94:	f7fe fd06 	bl	80098a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	3301      	adds	r3, #1
 800ae9c:	607b      	str	r3, [r7, #4]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2b06      	cmp	r3, #6
 800aea2:	d9ef      	bls.n	800ae84 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800aea4:	480d      	ldr	r0, [pc, #52]	; (800aedc <prvInitialiseTaskLists+0x64>)
 800aea6:	f7fe fcfd 	bl	80098a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800aeaa:	480d      	ldr	r0, [pc, #52]	; (800aee0 <prvInitialiseTaskLists+0x68>)
 800aeac:	f7fe fcfa 	bl	80098a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800aeb0:	480c      	ldr	r0, [pc, #48]	; (800aee4 <prvInitialiseTaskLists+0x6c>)
 800aeb2:	f7fe fcf7 	bl	80098a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800aeb6:	480c      	ldr	r0, [pc, #48]	; (800aee8 <prvInitialiseTaskLists+0x70>)
 800aeb8:	f7fe fcf4 	bl	80098a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aebc:	480b      	ldr	r0, [pc, #44]	; (800aeec <prvInitialiseTaskLists+0x74>)
 800aebe:	f7fe fcf1 	bl	80098a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800aec2:	4b0b      	ldr	r3, [pc, #44]	; (800aef0 <prvInitialiseTaskLists+0x78>)
 800aec4:	4a05      	ldr	r2, [pc, #20]	; (800aedc <prvInitialiseTaskLists+0x64>)
 800aec6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800aec8:	4b0a      	ldr	r3, [pc, #40]	; (800aef4 <prvInitialiseTaskLists+0x7c>)
 800aeca:	4a05      	ldr	r2, [pc, #20]	; (800aee0 <prvInitialiseTaskLists+0x68>)
 800aecc:	601a      	str	r2, [r3, #0]
}
 800aece:	bf00      	nop
 800aed0:	3708      	adds	r7, #8
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	bf00      	nop
 800aed8:	200073f0 	.word	0x200073f0
 800aedc:	2000747c 	.word	0x2000747c
 800aee0:	20007490 	.word	0x20007490
 800aee4:	200074ac 	.word	0x200074ac
 800aee8:	200074c0 	.word	0x200074c0
 800aeec:	200074d8 	.word	0x200074d8
 800aef0:	200074a4 	.word	0x200074a4
 800aef4:	200074a8 	.word	0x200074a8

0800aef8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aefe:	e019      	b.n	800af34 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800af00:	f000 fba0 	bl	800b644 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af04:	4b10      	ldr	r3, [pc, #64]	; (800af48 <prvCheckTasksWaitingTermination+0x50>)
 800af06:	68db      	ldr	r3, [r3, #12]
 800af08:	68db      	ldr	r3, [r3, #12]
 800af0a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	3304      	adds	r3, #4
 800af10:	4618      	mov	r0, r3
 800af12:	f7fe fd51 	bl	80099b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800af16:	4b0d      	ldr	r3, [pc, #52]	; (800af4c <prvCheckTasksWaitingTermination+0x54>)
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	3b01      	subs	r3, #1
 800af1c:	4a0b      	ldr	r2, [pc, #44]	; (800af4c <prvCheckTasksWaitingTermination+0x54>)
 800af1e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800af20:	4b0b      	ldr	r3, [pc, #44]	; (800af50 <prvCheckTasksWaitingTermination+0x58>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	3b01      	subs	r3, #1
 800af26:	4a0a      	ldr	r2, [pc, #40]	; (800af50 <prvCheckTasksWaitingTermination+0x58>)
 800af28:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800af2a:	f000 fbbb 	bl	800b6a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800af2e:	6878      	ldr	r0, [r7, #4]
 800af30:	f000 f810 	bl	800af54 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af34:	4b06      	ldr	r3, [pc, #24]	; (800af50 <prvCheckTasksWaitingTermination+0x58>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d1e1      	bne.n	800af00 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800af3c:	bf00      	nop
 800af3e:	bf00      	nop
 800af40:	3708      	adds	r7, #8
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
 800af46:	bf00      	nop
 800af48:	200074c0 	.word	0x200074c0
 800af4c:	200074ec 	.word	0x200074ec
 800af50:	200074d4 	.word	0x200074d4

0800af54 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800af54:	b480      	push	{r7}
 800af56:	b083      	sub	sp, #12
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800af5c:	bf00      	nop
 800af5e:	370c      	adds	r7, #12
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800af68:	b480      	push	{r7}
 800af6a:	b083      	sub	sp, #12
 800af6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af6e:	4b0c      	ldr	r3, [pc, #48]	; (800afa0 <prvResetNextTaskUnblockTime+0x38>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d104      	bne.n	800af82 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800af78:	4b0a      	ldr	r3, [pc, #40]	; (800afa4 <prvResetNextTaskUnblockTime+0x3c>)
 800af7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800af7e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800af80:	e008      	b.n	800af94 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af82:	4b07      	ldr	r3, [pc, #28]	; (800afa0 <prvResetNextTaskUnblockTime+0x38>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	68db      	ldr	r3, [r3, #12]
 800af88:	68db      	ldr	r3, [r3, #12]
 800af8a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	685b      	ldr	r3, [r3, #4]
 800af90:	4a04      	ldr	r2, [pc, #16]	; (800afa4 <prvResetNextTaskUnblockTime+0x3c>)
 800af92:	6013      	str	r3, [r2, #0]
}
 800af94:	bf00      	nop
 800af96:	370c      	adds	r7, #12
 800af98:	46bd      	mov	sp, r7
 800af9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9e:	4770      	bx	lr
 800afa0:	200074a4 	.word	0x200074a4
 800afa4:	2000750c 	.word	0x2000750c

0800afa8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800afa8:	b480      	push	{r7}
 800afaa:	b083      	sub	sp, #12
 800afac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800afae:	4b0b      	ldr	r3, [pc, #44]	; (800afdc <xTaskGetSchedulerState+0x34>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d102      	bne.n	800afbc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800afb6:	2301      	movs	r3, #1
 800afb8:	607b      	str	r3, [r7, #4]
 800afba:	e008      	b.n	800afce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800afbc:	4b08      	ldr	r3, [pc, #32]	; (800afe0 <xTaskGetSchedulerState+0x38>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d102      	bne.n	800afca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800afc4:	2302      	movs	r3, #2
 800afc6:	607b      	str	r3, [r7, #4]
 800afc8:	e001      	b.n	800afce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800afca:	2300      	movs	r3, #0
 800afcc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800afce:	687b      	ldr	r3, [r7, #4]
	}
 800afd0:	4618      	mov	r0, r3
 800afd2:	370c      	adds	r7, #12
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr
 800afdc:	200074f8 	.word	0x200074f8
 800afe0:	20007514 	.word	0x20007514

0800afe4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b084      	sub	sp, #16
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800aff0:	2300      	movs	r3, #0
 800aff2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d05e      	beq.n	800b0b8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800affe:	4b31      	ldr	r3, [pc, #196]	; (800b0c4 <xTaskPriorityInherit+0xe0>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b004:	429a      	cmp	r2, r3
 800b006:	d24e      	bcs.n	800b0a6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	699b      	ldr	r3, [r3, #24]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	db06      	blt.n	800b01e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b010:	4b2c      	ldr	r3, [pc, #176]	; (800b0c4 <xTaskPriorityInherit+0xe0>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b016:	f1c3 0207 	rsb	r2, r3, #7
 800b01a:	68bb      	ldr	r3, [r7, #8]
 800b01c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	6959      	ldr	r1, [r3, #20]
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b026:	4613      	mov	r3, r2
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	4413      	add	r3, r2
 800b02c:	009b      	lsls	r3, r3, #2
 800b02e:	4a26      	ldr	r2, [pc, #152]	; (800b0c8 <xTaskPriorityInherit+0xe4>)
 800b030:	4413      	add	r3, r2
 800b032:	4299      	cmp	r1, r3
 800b034:	d12f      	bne.n	800b096 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	3304      	adds	r3, #4
 800b03a:	4618      	mov	r0, r3
 800b03c:	f7fe fcbc 	bl	80099b8 <uxListRemove>
 800b040:	4603      	mov	r3, r0
 800b042:	2b00      	cmp	r3, #0
 800b044:	d10a      	bne.n	800b05c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b04a:	2201      	movs	r2, #1
 800b04c:	fa02 f303 	lsl.w	r3, r2, r3
 800b050:	43da      	mvns	r2, r3
 800b052:	4b1e      	ldr	r3, [pc, #120]	; (800b0cc <xTaskPriorityInherit+0xe8>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	4013      	ands	r3, r2
 800b058:	4a1c      	ldr	r2, [pc, #112]	; (800b0cc <xTaskPriorityInherit+0xe8>)
 800b05a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b05c:	4b19      	ldr	r3, [pc, #100]	; (800b0c4 <xTaskPriorityInherit+0xe0>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b06a:	2201      	movs	r2, #1
 800b06c:	409a      	lsls	r2, r3
 800b06e:	4b17      	ldr	r3, [pc, #92]	; (800b0cc <xTaskPriorityInherit+0xe8>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	4313      	orrs	r3, r2
 800b074:	4a15      	ldr	r2, [pc, #84]	; (800b0cc <xTaskPriorityInherit+0xe8>)
 800b076:	6013      	str	r3, [r2, #0]
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b07c:	4613      	mov	r3, r2
 800b07e:	009b      	lsls	r3, r3, #2
 800b080:	4413      	add	r3, r2
 800b082:	009b      	lsls	r3, r3, #2
 800b084:	4a10      	ldr	r2, [pc, #64]	; (800b0c8 <xTaskPriorityInherit+0xe4>)
 800b086:	441a      	add	r2, r3
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	3304      	adds	r3, #4
 800b08c:	4619      	mov	r1, r3
 800b08e:	4610      	mov	r0, r2
 800b090:	f7fe fc35 	bl	80098fe <vListInsertEnd>
 800b094:	e004      	b.n	800b0a0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b096:	4b0b      	ldr	r3, [pc, #44]	; (800b0c4 <xTaskPriorityInherit+0xe0>)
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b09c:	68bb      	ldr	r3, [r7, #8]
 800b09e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	60fb      	str	r3, [r7, #12]
 800b0a4:	e008      	b.n	800b0b8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b0aa:	4b06      	ldr	r3, [pc, #24]	; (800b0c4 <xTaskPriorityInherit+0xe0>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d201      	bcs.n	800b0b8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
	}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3710      	adds	r7, #16
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}
 800b0c2:	bf00      	nop
 800b0c4:	200073ec 	.word	0x200073ec
 800b0c8:	200073f0 	.word	0x200073f0
 800b0cc:	200074f4 	.word	0x200074f4

0800b0d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b086      	sub	sp, #24
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d06e      	beq.n	800b1c4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b0e6:	4b3a      	ldr	r3, [pc, #232]	; (800b1d0 <xTaskPriorityDisinherit+0x100>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	693a      	ldr	r2, [r7, #16]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d00a      	beq.n	800b106 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b0f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0f4:	f383 8811 	msr	BASEPRI, r3
 800b0f8:	f3bf 8f6f 	isb	sy
 800b0fc:	f3bf 8f4f 	dsb	sy
 800b100:	60fb      	str	r3, [r7, #12]
}
 800b102:	bf00      	nop
 800b104:	e7fe      	b.n	800b104 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b106:	693b      	ldr	r3, [r7, #16]
 800b108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d10a      	bne.n	800b124 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b10e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b112:	f383 8811 	msr	BASEPRI, r3
 800b116:	f3bf 8f6f 	isb	sy
 800b11a:	f3bf 8f4f 	dsb	sy
 800b11e:	60bb      	str	r3, [r7, #8]
}
 800b120:	bf00      	nop
 800b122:	e7fe      	b.n	800b122 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b128:	1e5a      	subs	r2, r3, #1
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b12e:	693b      	ldr	r3, [r7, #16]
 800b130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b136:	429a      	cmp	r2, r3
 800b138:	d044      	beq.n	800b1c4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b13a:	693b      	ldr	r3, [r7, #16]
 800b13c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d140      	bne.n	800b1c4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	3304      	adds	r3, #4
 800b146:	4618      	mov	r0, r3
 800b148:	f7fe fc36 	bl	80099b8 <uxListRemove>
 800b14c:	4603      	mov	r3, r0
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d115      	bne.n	800b17e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b152:	693b      	ldr	r3, [r7, #16]
 800b154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b156:	491f      	ldr	r1, [pc, #124]	; (800b1d4 <xTaskPriorityDisinherit+0x104>)
 800b158:	4613      	mov	r3, r2
 800b15a:	009b      	lsls	r3, r3, #2
 800b15c:	4413      	add	r3, r2
 800b15e:	009b      	lsls	r3, r3, #2
 800b160:	440b      	add	r3, r1
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d10a      	bne.n	800b17e <xTaskPriorityDisinherit+0xae>
 800b168:	693b      	ldr	r3, [r7, #16]
 800b16a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b16c:	2201      	movs	r2, #1
 800b16e:	fa02 f303 	lsl.w	r3, r2, r3
 800b172:	43da      	mvns	r2, r3
 800b174:	4b18      	ldr	r3, [pc, #96]	; (800b1d8 <xTaskPriorityDisinherit+0x108>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	4013      	ands	r3, r2
 800b17a:	4a17      	ldr	r2, [pc, #92]	; (800b1d8 <xTaskPriorityDisinherit+0x108>)
 800b17c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b182:	693b      	ldr	r3, [r7, #16]
 800b184:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b18a:	f1c3 0207 	rsb	r2, r3, #7
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b192:	693b      	ldr	r3, [r7, #16]
 800b194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b196:	2201      	movs	r2, #1
 800b198:	409a      	lsls	r2, r3
 800b19a:	4b0f      	ldr	r3, [pc, #60]	; (800b1d8 <xTaskPriorityDisinherit+0x108>)
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	4a0d      	ldr	r2, [pc, #52]	; (800b1d8 <xTaskPriorityDisinherit+0x108>)
 800b1a2:	6013      	str	r3, [r2, #0]
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1a8:	4613      	mov	r3, r2
 800b1aa:	009b      	lsls	r3, r3, #2
 800b1ac:	4413      	add	r3, r2
 800b1ae:	009b      	lsls	r3, r3, #2
 800b1b0:	4a08      	ldr	r2, [pc, #32]	; (800b1d4 <xTaskPriorityDisinherit+0x104>)
 800b1b2:	441a      	add	r2, r3
 800b1b4:	693b      	ldr	r3, [r7, #16]
 800b1b6:	3304      	adds	r3, #4
 800b1b8:	4619      	mov	r1, r3
 800b1ba:	4610      	mov	r0, r2
 800b1bc:	f7fe fb9f 	bl	80098fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b1c4:	697b      	ldr	r3, [r7, #20]
	}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3718      	adds	r7, #24
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
 800b1ce:	bf00      	nop
 800b1d0:	200073ec 	.word	0x200073ec
 800b1d4:	200073f0 	.word	0x200073f0
 800b1d8:	200074f4 	.word	0x200074f4

0800b1dc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b088      	sub	sp, #32
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
 800b1e4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d077      	beq.n	800b2e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b1f4:	69bb      	ldr	r3, [r7, #24]
 800b1f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d10a      	bne.n	800b212 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800b1fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b200:	f383 8811 	msr	BASEPRI, r3
 800b204:	f3bf 8f6f 	isb	sy
 800b208:	f3bf 8f4f 	dsb	sy
 800b20c:	60fb      	str	r3, [r7, #12]
}
 800b20e:	bf00      	nop
 800b210:	e7fe      	b.n	800b210 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b212:	69bb      	ldr	r3, [r7, #24]
 800b214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b216:	683a      	ldr	r2, [r7, #0]
 800b218:	429a      	cmp	r2, r3
 800b21a:	d902      	bls.n	800b222 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	61fb      	str	r3, [r7, #28]
 800b220:	e002      	b.n	800b228 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b222:	69bb      	ldr	r3, [r7, #24]
 800b224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b226:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b228:	69bb      	ldr	r3, [r7, #24]
 800b22a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b22c:	69fa      	ldr	r2, [r7, #28]
 800b22e:	429a      	cmp	r2, r3
 800b230:	d058      	beq.n	800b2e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b232:	69bb      	ldr	r3, [r7, #24]
 800b234:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b236:	697a      	ldr	r2, [r7, #20]
 800b238:	429a      	cmp	r2, r3
 800b23a:	d153      	bne.n	800b2e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b23c:	4b2b      	ldr	r3, [pc, #172]	; (800b2ec <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	69ba      	ldr	r2, [r7, #24]
 800b242:	429a      	cmp	r2, r3
 800b244:	d10a      	bne.n	800b25c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800b246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b24a:	f383 8811 	msr	BASEPRI, r3
 800b24e:	f3bf 8f6f 	isb	sy
 800b252:	f3bf 8f4f 	dsb	sy
 800b256:	60bb      	str	r3, [r7, #8]
}
 800b258:	bf00      	nop
 800b25a:	e7fe      	b.n	800b25a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b25c:	69bb      	ldr	r3, [r7, #24]
 800b25e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b260:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b262:	69bb      	ldr	r3, [r7, #24]
 800b264:	69fa      	ldr	r2, [r7, #28]
 800b266:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b268:	69bb      	ldr	r3, [r7, #24]
 800b26a:	699b      	ldr	r3, [r3, #24]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	db04      	blt.n	800b27a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b270:	69fb      	ldr	r3, [r7, #28]
 800b272:	f1c3 0207 	rsb	r2, r3, #7
 800b276:	69bb      	ldr	r3, [r7, #24]
 800b278:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b27a:	69bb      	ldr	r3, [r7, #24]
 800b27c:	6959      	ldr	r1, [r3, #20]
 800b27e:	693a      	ldr	r2, [r7, #16]
 800b280:	4613      	mov	r3, r2
 800b282:	009b      	lsls	r3, r3, #2
 800b284:	4413      	add	r3, r2
 800b286:	009b      	lsls	r3, r3, #2
 800b288:	4a19      	ldr	r2, [pc, #100]	; (800b2f0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b28a:	4413      	add	r3, r2
 800b28c:	4299      	cmp	r1, r3
 800b28e:	d129      	bne.n	800b2e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b290:	69bb      	ldr	r3, [r7, #24]
 800b292:	3304      	adds	r3, #4
 800b294:	4618      	mov	r0, r3
 800b296:	f7fe fb8f 	bl	80099b8 <uxListRemove>
 800b29a:	4603      	mov	r3, r0
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d10a      	bne.n	800b2b6 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b2a0:	69bb      	ldr	r3, [r7, #24]
 800b2a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2a4:	2201      	movs	r2, #1
 800b2a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b2aa:	43da      	mvns	r2, r3
 800b2ac:	4b11      	ldr	r3, [pc, #68]	; (800b2f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	4013      	ands	r3, r2
 800b2b2:	4a10      	ldr	r2, [pc, #64]	; (800b2f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b2b4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b2b6:	69bb      	ldr	r3, [r7, #24]
 800b2b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	409a      	lsls	r2, r3
 800b2be:	4b0d      	ldr	r3, [pc, #52]	; (800b2f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	4a0b      	ldr	r2, [pc, #44]	; (800b2f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b2c6:	6013      	str	r3, [r2, #0]
 800b2c8:	69bb      	ldr	r3, [r7, #24]
 800b2ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2cc:	4613      	mov	r3, r2
 800b2ce:	009b      	lsls	r3, r3, #2
 800b2d0:	4413      	add	r3, r2
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	4a06      	ldr	r2, [pc, #24]	; (800b2f0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b2d6:	441a      	add	r2, r3
 800b2d8:	69bb      	ldr	r3, [r7, #24]
 800b2da:	3304      	adds	r3, #4
 800b2dc:	4619      	mov	r1, r3
 800b2de:	4610      	mov	r0, r2
 800b2e0:	f7fe fb0d 	bl	80098fe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b2e4:	bf00      	nop
 800b2e6:	3720      	adds	r7, #32
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	bd80      	pop	{r7, pc}
 800b2ec:	200073ec 	.word	0x200073ec
 800b2f0:	200073f0 	.word	0x200073f0
 800b2f4:	200074f4 	.word	0x200074f4

0800b2f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b2f8:	b480      	push	{r7}
 800b2fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b2fc:	4b07      	ldr	r3, [pc, #28]	; (800b31c <pvTaskIncrementMutexHeldCount+0x24>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d004      	beq.n	800b30e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b304:	4b05      	ldr	r3, [pc, #20]	; (800b31c <pvTaskIncrementMutexHeldCount+0x24>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b30a:	3201      	adds	r2, #1
 800b30c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800b30e:	4b03      	ldr	r3, [pc, #12]	; (800b31c <pvTaskIncrementMutexHeldCount+0x24>)
 800b310:	681b      	ldr	r3, [r3, #0]
	}
 800b312:	4618      	mov	r0, r3
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr
 800b31c:	200073ec 	.word	0x200073ec

0800b320 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b084      	sub	sp, #16
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
 800b328:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b32a:	4b29      	ldr	r3, [pc, #164]	; (800b3d0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b330:	4b28      	ldr	r3, [pc, #160]	; (800b3d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	3304      	adds	r3, #4
 800b336:	4618      	mov	r0, r3
 800b338:	f7fe fb3e 	bl	80099b8 <uxListRemove>
 800b33c:	4603      	mov	r3, r0
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d10b      	bne.n	800b35a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b342:	4b24      	ldr	r3, [pc, #144]	; (800b3d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b348:	2201      	movs	r2, #1
 800b34a:	fa02 f303 	lsl.w	r3, r2, r3
 800b34e:	43da      	mvns	r2, r3
 800b350:	4b21      	ldr	r3, [pc, #132]	; (800b3d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	4013      	ands	r3, r2
 800b356:	4a20      	ldr	r2, [pc, #128]	; (800b3d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b358:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b360:	d10a      	bne.n	800b378 <prvAddCurrentTaskToDelayedList+0x58>
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d007      	beq.n	800b378 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b368:	4b1a      	ldr	r3, [pc, #104]	; (800b3d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	3304      	adds	r3, #4
 800b36e:	4619      	mov	r1, r3
 800b370:	481a      	ldr	r0, [pc, #104]	; (800b3dc <prvAddCurrentTaskToDelayedList+0xbc>)
 800b372:	f7fe fac4 	bl	80098fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b376:	e026      	b.n	800b3c6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b378:	68fa      	ldr	r2, [r7, #12]
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	4413      	add	r3, r2
 800b37e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b380:	4b14      	ldr	r3, [pc, #80]	; (800b3d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	68ba      	ldr	r2, [r7, #8]
 800b386:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b388:	68ba      	ldr	r2, [r7, #8]
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d209      	bcs.n	800b3a4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b390:	4b13      	ldr	r3, [pc, #76]	; (800b3e0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b392:	681a      	ldr	r2, [r3, #0]
 800b394:	4b0f      	ldr	r3, [pc, #60]	; (800b3d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	3304      	adds	r3, #4
 800b39a:	4619      	mov	r1, r3
 800b39c:	4610      	mov	r0, r2
 800b39e:	f7fe fad2 	bl	8009946 <vListInsert>
}
 800b3a2:	e010      	b.n	800b3c6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b3a4:	4b0f      	ldr	r3, [pc, #60]	; (800b3e4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b3a6:	681a      	ldr	r2, [r3, #0]
 800b3a8:	4b0a      	ldr	r3, [pc, #40]	; (800b3d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	3304      	adds	r3, #4
 800b3ae:	4619      	mov	r1, r3
 800b3b0:	4610      	mov	r0, r2
 800b3b2:	f7fe fac8 	bl	8009946 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b3b6:	4b0c      	ldr	r3, [pc, #48]	; (800b3e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	68ba      	ldr	r2, [r7, #8]
 800b3bc:	429a      	cmp	r2, r3
 800b3be:	d202      	bcs.n	800b3c6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b3c0:	4a09      	ldr	r2, [pc, #36]	; (800b3e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b3c2:	68bb      	ldr	r3, [r7, #8]
 800b3c4:	6013      	str	r3, [r2, #0]
}
 800b3c6:	bf00      	nop
 800b3c8:	3710      	adds	r7, #16
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}
 800b3ce:	bf00      	nop
 800b3d0:	200074f0 	.word	0x200074f0
 800b3d4:	200073ec 	.word	0x200073ec
 800b3d8:	200074f4 	.word	0x200074f4
 800b3dc:	200074d8 	.word	0x200074d8
 800b3e0:	200074a8 	.word	0x200074a8
 800b3e4:	200074a4 	.word	0x200074a4
 800b3e8:	2000750c 	.word	0x2000750c

0800b3ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	b085      	sub	sp, #20
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	60f8      	str	r0, [r7, #12]
 800b3f4:	60b9      	str	r1, [r7, #8]
 800b3f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	3b04      	subs	r3, #4
 800b3fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b404:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	3b04      	subs	r3, #4
 800b40a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b40c:	68bb      	ldr	r3, [r7, #8]
 800b40e:	f023 0201 	bic.w	r2, r3, #1
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	3b04      	subs	r3, #4
 800b41a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b41c:	4a0c      	ldr	r2, [pc, #48]	; (800b450 <pxPortInitialiseStack+0x64>)
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	3b14      	subs	r3, #20
 800b426:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b428:	687a      	ldr	r2, [r7, #4]
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	3b04      	subs	r3, #4
 800b432:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	f06f 0202 	mvn.w	r2, #2
 800b43a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	3b20      	subs	r3, #32
 800b440:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b442:	68fb      	ldr	r3, [r7, #12]
}
 800b444:	4618      	mov	r0, r3
 800b446:	3714      	adds	r7, #20
 800b448:	46bd      	mov	sp, r7
 800b44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44e:	4770      	bx	lr
 800b450:	0800b455 	.word	0x0800b455

0800b454 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b454:	b480      	push	{r7}
 800b456:	b085      	sub	sp, #20
 800b458:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b45a:	2300      	movs	r3, #0
 800b45c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b45e:	4b12      	ldr	r3, [pc, #72]	; (800b4a8 <prvTaskExitError+0x54>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b466:	d00a      	beq.n	800b47e <prvTaskExitError+0x2a>
	__asm volatile
 800b468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b46c:	f383 8811 	msr	BASEPRI, r3
 800b470:	f3bf 8f6f 	isb	sy
 800b474:	f3bf 8f4f 	dsb	sy
 800b478:	60fb      	str	r3, [r7, #12]
}
 800b47a:	bf00      	nop
 800b47c:	e7fe      	b.n	800b47c <prvTaskExitError+0x28>
	__asm volatile
 800b47e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b482:	f383 8811 	msr	BASEPRI, r3
 800b486:	f3bf 8f6f 	isb	sy
 800b48a:	f3bf 8f4f 	dsb	sy
 800b48e:	60bb      	str	r3, [r7, #8]
}
 800b490:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b492:	bf00      	nop
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d0fc      	beq.n	800b494 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b49a:	bf00      	nop
 800b49c:	bf00      	nop
 800b49e:	3714      	adds	r7, #20
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a6:	4770      	bx	lr
 800b4a8:	20000080 	.word	0x20000080
 800b4ac:	00000000 	.word	0x00000000

0800b4b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b4b0:	4b07      	ldr	r3, [pc, #28]	; (800b4d0 <pxCurrentTCBConst2>)
 800b4b2:	6819      	ldr	r1, [r3, #0]
 800b4b4:	6808      	ldr	r0, [r1, #0]
 800b4b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ba:	f380 8809 	msr	PSP, r0
 800b4be:	f3bf 8f6f 	isb	sy
 800b4c2:	f04f 0000 	mov.w	r0, #0
 800b4c6:	f380 8811 	msr	BASEPRI, r0
 800b4ca:	4770      	bx	lr
 800b4cc:	f3af 8000 	nop.w

0800b4d0 <pxCurrentTCBConst2>:
 800b4d0:	200073ec 	.word	0x200073ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b4d4:	bf00      	nop
 800b4d6:	bf00      	nop

0800b4d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b4d8:	4808      	ldr	r0, [pc, #32]	; (800b4fc <prvPortStartFirstTask+0x24>)
 800b4da:	6800      	ldr	r0, [r0, #0]
 800b4dc:	6800      	ldr	r0, [r0, #0]
 800b4de:	f380 8808 	msr	MSP, r0
 800b4e2:	f04f 0000 	mov.w	r0, #0
 800b4e6:	f380 8814 	msr	CONTROL, r0
 800b4ea:	b662      	cpsie	i
 800b4ec:	b661      	cpsie	f
 800b4ee:	f3bf 8f4f 	dsb	sy
 800b4f2:	f3bf 8f6f 	isb	sy
 800b4f6:	df00      	svc	0
 800b4f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b4fa:	bf00      	nop
 800b4fc:	e000ed08 	.word	0xe000ed08

0800b500 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b086      	sub	sp, #24
 800b504:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b506:	4b46      	ldr	r3, [pc, #280]	; (800b620 <xPortStartScheduler+0x120>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	4a46      	ldr	r2, [pc, #280]	; (800b624 <xPortStartScheduler+0x124>)
 800b50c:	4293      	cmp	r3, r2
 800b50e:	d10a      	bne.n	800b526 <xPortStartScheduler+0x26>
	__asm volatile
 800b510:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b514:	f383 8811 	msr	BASEPRI, r3
 800b518:	f3bf 8f6f 	isb	sy
 800b51c:	f3bf 8f4f 	dsb	sy
 800b520:	613b      	str	r3, [r7, #16]
}
 800b522:	bf00      	nop
 800b524:	e7fe      	b.n	800b524 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b526:	4b3e      	ldr	r3, [pc, #248]	; (800b620 <xPortStartScheduler+0x120>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	4a3f      	ldr	r2, [pc, #252]	; (800b628 <xPortStartScheduler+0x128>)
 800b52c:	4293      	cmp	r3, r2
 800b52e:	d10a      	bne.n	800b546 <xPortStartScheduler+0x46>
	__asm volatile
 800b530:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b534:	f383 8811 	msr	BASEPRI, r3
 800b538:	f3bf 8f6f 	isb	sy
 800b53c:	f3bf 8f4f 	dsb	sy
 800b540:	60fb      	str	r3, [r7, #12]
}
 800b542:	bf00      	nop
 800b544:	e7fe      	b.n	800b544 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b546:	4b39      	ldr	r3, [pc, #228]	; (800b62c <xPortStartScheduler+0x12c>)
 800b548:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b54a:	697b      	ldr	r3, [r7, #20]
 800b54c:	781b      	ldrb	r3, [r3, #0]
 800b54e:	b2db      	uxtb	r3, r3
 800b550:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b552:	697b      	ldr	r3, [r7, #20]
 800b554:	22ff      	movs	r2, #255	; 0xff
 800b556:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b558:	697b      	ldr	r3, [r7, #20]
 800b55a:	781b      	ldrb	r3, [r3, #0]
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b560:	78fb      	ldrb	r3, [r7, #3]
 800b562:	b2db      	uxtb	r3, r3
 800b564:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b568:	b2da      	uxtb	r2, r3
 800b56a:	4b31      	ldr	r3, [pc, #196]	; (800b630 <xPortStartScheduler+0x130>)
 800b56c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b56e:	4b31      	ldr	r3, [pc, #196]	; (800b634 <xPortStartScheduler+0x134>)
 800b570:	2207      	movs	r2, #7
 800b572:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b574:	e009      	b.n	800b58a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b576:	4b2f      	ldr	r3, [pc, #188]	; (800b634 <xPortStartScheduler+0x134>)
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	3b01      	subs	r3, #1
 800b57c:	4a2d      	ldr	r2, [pc, #180]	; (800b634 <xPortStartScheduler+0x134>)
 800b57e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b580:	78fb      	ldrb	r3, [r7, #3]
 800b582:	b2db      	uxtb	r3, r3
 800b584:	005b      	lsls	r3, r3, #1
 800b586:	b2db      	uxtb	r3, r3
 800b588:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b58a:	78fb      	ldrb	r3, [r7, #3]
 800b58c:	b2db      	uxtb	r3, r3
 800b58e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b592:	2b80      	cmp	r3, #128	; 0x80
 800b594:	d0ef      	beq.n	800b576 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b596:	4b27      	ldr	r3, [pc, #156]	; (800b634 <xPortStartScheduler+0x134>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f1c3 0307 	rsb	r3, r3, #7
 800b59e:	2b04      	cmp	r3, #4
 800b5a0:	d00a      	beq.n	800b5b8 <xPortStartScheduler+0xb8>
	__asm volatile
 800b5a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5a6:	f383 8811 	msr	BASEPRI, r3
 800b5aa:	f3bf 8f6f 	isb	sy
 800b5ae:	f3bf 8f4f 	dsb	sy
 800b5b2:	60bb      	str	r3, [r7, #8]
}
 800b5b4:	bf00      	nop
 800b5b6:	e7fe      	b.n	800b5b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b5b8:	4b1e      	ldr	r3, [pc, #120]	; (800b634 <xPortStartScheduler+0x134>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	021b      	lsls	r3, r3, #8
 800b5be:	4a1d      	ldr	r2, [pc, #116]	; (800b634 <xPortStartScheduler+0x134>)
 800b5c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b5c2:	4b1c      	ldr	r3, [pc, #112]	; (800b634 <xPortStartScheduler+0x134>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b5ca:	4a1a      	ldr	r2, [pc, #104]	; (800b634 <xPortStartScheduler+0x134>)
 800b5cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	b2da      	uxtb	r2, r3
 800b5d2:	697b      	ldr	r3, [r7, #20]
 800b5d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b5d6:	4b18      	ldr	r3, [pc, #96]	; (800b638 <xPortStartScheduler+0x138>)
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	4a17      	ldr	r2, [pc, #92]	; (800b638 <xPortStartScheduler+0x138>)
 800b5dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b5e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b5e2:	4b15      	ldr	r3, [pc, #84]	; (800b638 <xPortStartScheduler+0x138>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	4a14      	ldr	r2, [pc, #80]	; (800b638 <xPortStartScheduler+0x138>)
 800b5e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b5ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b5ee:	f000 f8dd 	bl	800b7ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b5f2:	4b12      	ldr	r3, [pc, #72]	; (800b63c <xPortStartScheduler+0x13c>)
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b5f8:	f000 f8fc 	bl	800b7f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b5fc:	4b10      	ldr	r3, [pc, #64]	; (800b640 <xPortStartScheduler+0x140>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	4a0f      	ldr	r2, [pc, #60]	; (800b640 <xPortStartScheduler+0x140>)
 800b602:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b606:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b608:	f7ff ff66 	bl	800b4d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b60c:	f7ff fa9c 	bl	800ab48 <vTaskSwitchContext>
	prvTaskExitError();
 800b610:	f7ff ff20 	bl	800b454 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b614:	2300      	movs	r3, #0
}
 800b616:	4618      	mov	r0, r3
 800b618:	3718      	adds	r7, #24
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	e000ed00 	.word	0xe000ed00
 800b624:	410fc271 	.word	0x410fc271
 800b628:	410fc270 	.word	0x410fc270
 800b62c:	e000e400 	.word	0xe000e400
 800b630:	20007520 	.word	0x20007520
 800b634:	20007524 	.word	0x20007524
 800b638:	e000ed20 	.word	0xe000ed20
 800b63c:	20000080 	.word	0x20000080
 800b640:	e000ef34 	.word	0xe000ef34

0800b644 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b644:	b480      	push	{r7}
 800b646:	b083      	sub	sp, #12
 800b648:	af00      	add	r7, sp, #0
	__asm volatile
 800b64a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b64e:	f383 8811 	msr	BASEPRI, r3
 800b652:	f3bf 8f6f 	isb	sy
 800b656:	f3bf 8f4f 	dsb	sy
 800b65a:	607b      	str	r3, [r7, #4]
}
 800b65c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b65e:	4b0f      	ldr	r3, [pc, #60]	; (800b69c <vPortEnterCritical+0x58>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	3301      	adds	r3, #1
 800b664:	4a0d      	ldr	r2, [pc, #52]	; (800b69c <vPortEnterCritical+0x58>)
 800b666:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b668:	4b0c      	ldr	r3, [pc, #48]	; (800b69c <vPortEnterCritical+0x58>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	2b01      	cmp	r3, #1
 800b66e:	d10f      	bne.n	800b690 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b670:	4b0b      	ldr	r3, [pc, #44]	; (800b6a0 <vPortEnterCritical+0x5c>)
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	b2db      	uxtb	r3, r3
 800b676:	2b00      	cmp	r3, #0
 800b678:	d00a      	beq.n	800b690 <vPortEnterCritical+0x4c>
	__asm volatile
 800b67a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b67e:	f383 8811 	msr	BASEPRI, r3
 800b682:	f3bf 8f6f 	isb	sy
 800b686:	f3bf 8f4f 	dsb	sy
 800b68a:	603b      	str	r3, [r7, #0]
}
 800b68c:	bf00      	nop
 800b68e:	e7fe      	b.n	800b68e <vPortEnterCritical+0x4a>
	}
}
 800b690:	bf00      	nop
 800b692:	370c      	adds	r7, #12
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr
 800b69c:	20000080 	.word	0x20000080
 800b6a0:	e000ed04 	.word	0xe000ed04

0800b6a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b6a4:	b480      	push	{r7}
 800b6a6:	b083      	sub	sp, #12
 800b6a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b6aa:	4b12      	ldr	r3, [pc, #72]	; (800b6f4 <vPortExitCritical+0x50>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d10a      	bne.n	800b6c8 <vPortExitCritical+0x24>
	__asm volatile
 800b6b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6b6:	f383 8811 	msr	BASEPRI, r3
 800b6ba:	f3bf 8f6f 	isb	sy
 800b6be:	f3bf 8f4f 	dsb	sy
 800b6c2:	607b      	str	r3, [r7, #4]
}
 800b6c4:	bf00      	nop
 800b6c6:	e7fe      	b.n	800b6c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b6c8:	4b0a      	ldr	r3, [pc, #40]	; (800b6f4 <vPortExitCritical+0x50>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	3b01      	subs	r3, #1
 800b6ce:	4a09      	ldr	r2, [pc, #36]	; (800b6f4 <vPortExitCritical+0x50>)
 800b6d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b6d2:	4b08      	ldr	r3, [pc, #32]	; (800b6f4 <vPortExitCritical+0x50>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d105      	bne.n	800b6e6 <vPortExitCritical+0x42>
 800b6da:	2300      	movs	r3, #0
 800b6dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	f383 8811 	msr	BASEPRI, r3
}
 800b6e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b6e6:	bf00      	nop
 800b6e8:	370c      	adds	r7, #12
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f0:	4770      	bx	lr
 800b6f2:	bf00      	nop
 800b6f4:	20000080 	.word	0x20000080
	...

0800b700 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b700:	f3ef 8009 	mrs	r0, PSP
 800b704:	f3bf 8f6f 	isb	sy
 800b708:	4b15      	ldr	r3, [pc, #84]	; (800b760 <pxCurrentTCBConst>)
 800b70a:	681a      	ldr	r2, [r3, #0]
 800b70c:	f01e 0f10 	tst.w	lr, #16
 800b710:	bf08      	it	eq
 800b712:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b716:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b71a:	6010      	str	r0, [r2, #0]
 800b71c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b720:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b724:	f380 8811 	msr	BASEPRI, r0
 800b728:	f3bf 8f4f 	dsb	sy
 800b72c:	f3bf 8f6f 	isb	sy
 800b730:	f7ff fa0a 	bl	800ab48 <vTaskSwitchContext>
 800b734:	f04f 0000 	mov.w	r0, #0
 800b738:	f380 8811 	msr	BASEPRI, r0
 800b73c:	bc09      	pop	{r0, r3}
 800b73e:	6819      	ldr	r1, [r3, #0]
 800b740:	6808      	ldr	r0, [r1, #0]
 800b742:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b746:	f01e 0f10 	tst.w	lr, #16
 800b74a:	bf08      	it	eq
 800b74c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b750:	f380 8809 	msr	PSP, r0
 800b754:	f3bf 8f6f 	isb	sy
 800b758:	4770      	bx	lr
 800b75a:	bf00      	nop
 800b75c:	f3af 8000 	nop.w

0800b760 <pxCurrentTCBConst>:
 800b760:	200073ec 	.word	0x200073ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b764:	bf00      	nop
 800b766:	bf00      	nop

0800b768 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b082      	sub	sp, #8
 800b76c:	af00      	add	r7, sp, #0
	__asm volatile
 800b76e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b772:	f383 8811 	msr	BASEPRI, r3
 800b776:	f3bf 8f6f 	isb	sy
 800b77a:	f3bf 8f4f 	dsb	sy
 800b77e:	607b      	str	r3, [r7, #4]
}
 800b780:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b782:	f7ff f929 	bl	800a9d8 <xTaskIncrementTick>
 800b786:	4603      	mov	r3, r0
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d003      	beq.n	800b794 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b78c:	4b06      	ldr	r3, [pc, #24]	; (800b7a8 <SysTick_Handler+0x40>)
 800b78e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b792:	601a      	str	r2, [r3, #0]
 800b794:	2300      	movs	r3, #0
 800b796:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	f383 8811 	msr	BASEPRI, r3
}
 800b79e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b7a0:	bf00      	nop
 800b7a2:	3708      	adds	r7, #8
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}
 800b7a8:	e000ed04 	.word	0xe000ed04

0800b7ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b7ac:	b480      	push	{r7}
 800b7ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b7b0:	4b0b      	ldr	r3, [pc, #44]	; (800b7e0 <vPortSetupTimerInterrupt+0x34>)
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b7b6:	4b0b      	ldr	r3, [pc, #44]	; (800b7e4 <vPortSetupTimerInterrupt+0x38>)
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b7bc:	4b0a      	ldr	r3, [pc, #40]	; (800b7e8 <vPortSetupTimerInterrupt+0x3c>)
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	4a0a      	ldr	r2, [pc, #40]	; (800b7ec <vPortSetupTimerInterrupt+0x40>)
 800b7c2:	fba2 2303 	umull	r2, r3, r2, r3
 800b7c6:	099b      	lsrs	r3, r3, #6
 800b7c8:	4a09      	ldr	r2, [pc, #36]	; (800b7f0 <vPortSetupTimerInterrupt+0x44>)
 800b7ca:	3b01      	subs	r3, #1
 800b7cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b7ce:	4b04      	ldr	r3, [pc, #16]	; (800b7e0 <vPortSetupTimerInterrupt+0x34>)
 800b7d0:	2207      	movs	r2, #7
 800b7d2:	601a      	str	r2, [r3, #0]
}
 800b7d4:	bf00      	nop
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7dc:	4770      	bx	lr
 800b7de:	bf00      	nop
 800b7e0:	e000e010 	.word	0xe000e010
 800b7e4:	e000e018 	.word	0xe000e018
 800b7e8:	20000074 	.word	0x20000074
 800b7ec:	10624dd3 	.word	0x10624dd3
 800b7f0:	e000e014 	.word	0xe000e014

0800b7f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b7f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b804 <vPortEnableVFP+0x10>
 800b7f8:	6801      	ldr	r1, [r0, #0]
 800b7fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b7fe:	6001      	str	r1, [r0, #0]
 800b800:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b802:	bf00      	nop
 800b804:	e000ed88 	.word	0xe000ed88

0800b808 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b808:	b480      	push	{r7}
 800b80a:	b085      	sub	sp, #20
 800b80c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b80e:	f3ef 8305 	mrs	r3, IPSR
 800b812:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	2b0f      	cmp	r3, #15
 800b818:	d914      	bls.n	800b844 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b81a:	4a17      	ldr	r2, [pc, #92]	; (800b878 <vPortValidateInterruptPriority+0x70>)
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	4413      	add	r3, r2
 800b820:	781b      	ldrb	r3, [r3, #0]
 800b822:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b824:	4b15      	ldr	r3, [pc, #84]	; (800b87c <vPortValidateInterruptPriority+0x74>)
 800b826:	781b      	ldrb	r3, [r3, #0]
 800b828:	7afa      	ldrb	r2, [r7, #11]
 800b82a:	429a      	cmp	r2, r3
 800b82c:	d20a      	bcs.n	800b844 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b832:	f383 8811 	msr	BASEPRI, r3
 800b836:	f3bf 8f6f 	isb	sy
 800b83a:	f3bf 8f4f 	dsb	sy
 800b83e:	607b      	str	r3, [r7, #4]
}
 800b840:	bf00      	nop
 800b842:	e7fe      	b.n	800b842 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b844:	4b0e      	ldr	r3, [pc, #56]	; (800b880 <vPortValidateInterruptPriority+0x78>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b84c:	4b0d      	ldr	r3, [pc, #52]	; (800b884 <vPortValidateInterruptPriority+0x7c>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	429a      	cmp	r2, r3
 800b852:	d90a      	bls.n	800b86a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b854:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b858:	f383 8811 	msr	BASEPRI, r3
 800b85c:	f3bf 8f6f 	isb	sy
 800b860:	f3bf 8f4f 	dsb	sy
 800b864:	603b      	str	r3, [r7, #0]
}
 800b866:	bf00      	nop
 800b868:	e7fe      	b.n	800b868 <vPortValidateInterruptPriority+0x60>
	}
 800b86a:	bf00      	nop
 800b86c:	3714      	adds	r7, #20
 800b86e:	46bd      	mov	sp, r7
 800b870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b874:	4770      	bx	lr
 800b876:	bf00      	nop
 800b878:	e000e3f0 	.word	0xe000e3f0
 800b87c:	20007520 	.word	0x20007520
 800b880:	e000ed0c 	.word	0xe000ed0c
 800b884:	20007524 	.word	0x20007524

0800b888 <__libc_init_array>:
 800b888:	b570      	push	{r4, r5, r6, lr}
 800b88a:	4d0d      	ldr	r5, [pc, #52]	; (800b8c0 <__libc_init_array+0x38>)
 800b88c:	4c0d      	ldr	r4, [pc, #52]	; (800b8c4 <__libc_init_array+0x3c>)
 800b88e:	1b64      	subs	r4, r4, r5
 800b890:	10a4      	asrs	r4, r4, #2
 800b892:	2600      	movs	r6, #0
 800b894:	42a6      	cmp	r6, r4
 800b896:	d109      	bne.n	800b8ac <__libc_init_array+0x24>
 800b898:	4d0b      	ldr	r5, [pc, #44]	; (800b8c8 <__libc_init_array+0x40>)
 800b89a:	4c0c      	ldr	r4, [pc, #48]	; (800b8cc <__libc_init_array+0x44>)
 800b89c:	f000 f82e 	bl	800b8fc <_init>
 800b8a0:	1b64      	subs	r4, r4, r5
 800b8a2:	10a4      	asrs	r4, r4, #2
 800b8a4:	2600      	movs	r6, #0
 800b8a6:	42a6      	cmp	r6, r4
 800b8a8:	d105      	bne.n	800b8b6 <__libc_init_array+0x2e>
 800b8aa:	bd70      	pop	{r4, r5, r6, pc}
 800b8ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8b0:	4798      	blx	r3
 800b8b2:	3601      	adds	r6, #1
 800b8b4:	e7ee      	b.n	800b894 <__libc_init_array+0xc>
 800b8b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8ba:	4798      	blx	r3
 800b8bc:	3601      	adds	r6, #1
 800b8be:	e7f2      	b.n	800b8a6 <__libc_init_array+0x1e>
 800b8c0:	0800b998 	.word	0x0800b998
 800b8c4:	0800b998 	.word	0x0800b998
 800b8c8:	0800b998 	.word	0x0800b998
 800b8cc:	0800b99c 	.word	0x0800b99c

0800b8d0 <memcpy>:
 800b8d0:	440a      	add	r2, r1
 800b8d2:	4291      	cmp	r1, r2
 800b8d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b8d8:	d100      	bne.n	800b8dc <memcpy+0xc>
 800b8da:	4770      	bx	lr
 800b8dc:	b510      	push	{r4, lr}
 800b8de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b8e6:	4291      	cmp	r1, r2
 800b8e8:	d1f9      	bne.n	800b8de <memcpy+0xe>
 800b8ea:	bd10      	pop	{r4, pc}

0800b8ec <memset>:
 800b8ec:	4402      	add	r2, r0
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	d100      	bne.n	800b8f6 <memset+0xa>
 800b8f4:	4770      	bx	lr
 800b8f6:	f803 1b01 	strb.w	r1, [r3], #1
 800b8fa:	e7f9      	b.n	800b8f0 <memset+0x4>

0800b8fc <_init>:
 800b8fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8fe:	bf00      	nop
 800b900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b902:	bc08      	pop	{r3}
 800b904:	469e      	mov	lr, r3
 800b906:	4770      	bx	lr

0800b908 <_fini>:
 800b908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b90a:	bf00      	nop
 800b90c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b90e:	bc08      	pop	{r3}
 800b910:	469e      	mov	lr, r3
 800b912:	4770      	bx	lr
