INFO: [HLS 200-2005] Using work_dir /primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-3-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q.cpp' from /primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q.hpp' from /primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q_Test.cpp' from /primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q_Test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=delete_top' from /primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcu50-fsvh2104-3-e' from /primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from /primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/hls_config.cfg(5)
WARNING: [COSIM 212-382] This design has top-level non-blocking FIFO/Stream accesses with ap_ctrl_none control interface, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/work/Xilinx/Vitis/2024.2/vcxx/libexec//clang++"
   Compiling apatb_delete_top.cpp
   Compiling apatb_delete_top_util.cpp
   Compiling DELETE_Q.cpp_pre.cpp.tb.cpp
   Compiling DELETE_Q_Test.cpp_pre.cpp.tb.cpp
   Compiling apatb_delete_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Writing test data into streams...
Running delete_q_top...

Verifying outputs...
Records after deletion (excluding records where col1 = 116):
Hash	Col1	Col2	Col3	Payload
----------------------------------------
20		58		58		58		370
30		465		465		465		227
40		391		391		391		374
50		226		226		226		409
60		198		198		198		375
80		268		268		268		18
90		262		262		262		99
100		235		235		235		304
10		141		141		141		198
20		420		420		420		238
30		461		461		461		161
50		297		297		297		416
70		33		33		33		50
80		98		98		98		68
100		367		367		367		237
Warning: One or more output streams are empty. Breaking loop.

Test Summary:
Total input records: 20
Records after deletion: 15
Records deleted: 5

Test PASSED!
WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>1' contains leftover data, which may result in RTL simulation hanging.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 21
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /work/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_delete_top_top glbl -Oenable_linking_all_libraries -prj delete_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s delete_top 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_i_d_key1_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_i_d_key1_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_o_payload_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_o_payload_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/delete_top_delete_top_Pipeline_VITIS_LOOP_24_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delete_top_delete_top_Pipeline_VITIS_LOOP_24_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/delete_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delete_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_o_col1_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_o_col1_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_o_col2_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_o_col2_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_o_e_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_o_e_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_i_col2_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_i_col2_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/delete_top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delete_top_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_i_hash_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_i_hash_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_o_col3_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_o_col3_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/delete_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delete_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_i_e_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_i_e_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_o_hash_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_o_hash_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_i_payload_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_i_payload_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_i_col3_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_i_col3_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/delete_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_delete_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/AESL_axi_s_i_col1_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_i_col1_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.delete_top_flow_control_loop_pip...
Compiling module xil_defaultlib.delete_top_delete_top_Pipeline_V...
Compiling module xil_defaultlib.delete_top_regslice_both(DataWid...
Compiling module xil_defaultlib.delete_top_regslice_both(DataWid...
Compiling module xil_defaultlib.delete_top_regslice_both
Compiling module xil_defaultlib.delete_top
Compiling module xil_defaultlib.fifo(DEPTH=20,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_i_hash_strm
Compiling module xil_defaultlib.AESL_axi_s_i_col1_strm
Compiling module xil_defaultlib.AESL_axi_s_i_col2_strm
Compiling module xil_defaultlib.AESL_axi_s_i_col3_strm
Compiling module xil_defaultlib.fifo(DEPTH=20,WIDTH=128)
Compiling module xil_defaultlib.AESL_axi_s_i_payload_strm
Compiling module xil_defaultlib.fifo(DEPTH=21)
Compiling module xil_defaultlib.AESL_axi_s_i_e_strm
Compiling module xil_defaultlib.AESL_axi_s_i_d_key1_strm
Compiling module xil_defaultlib.fifo(DEPTH=15,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_o_hash_strm
Compiling module xil_defaultlib.AESL_axi_s_o_col1_strm
Compiling module xil_defaultlib.AESL_axi_s_o_col2_strm
Compiling module xil_defaultlib.AESL_axi_s_o_col3_strm
Compiling module xil_defaultlib.fifo(DEPTH=15,WIDTH=128)
Compiling module xil_defaultlib.AESL_axi_s_o_payload_strm
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.AESL_axi_s_o_e_strm
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_delete_top_top
Compiling module work.glbl
Built simulation snapshot delete_top

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jan 29 19:20:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/delete_top/xsim_script.tcl
# xsim {delete_top} -autoloadwcfg -tclbatch {delete_top.tcl}
Time resolution is 1 ps
source delete_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "155000"
// RTL Simulation : 1 / 1 [n/a] @ "435000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 495 ns : File "/primary/PGSQL_Vitis/DELETE_Q/DELETE_Q/DELETE_Q/hls/sim/verilog/delete_top.autotb.v" Line 526
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan 29 19:20:32 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Writing test data into streams...
Running delete_q_top...

Verifying outputs...
Records after deletion (excluding records where col1 = 116):
Hash	Col1	Col2	Col3	Payload
----------------------------------------
20		58		58		58		370
30		465		465		465		227
40		391		391		391		374
50		226		226		226		409
60		198		198		198		375
80		268		268		268		18
90		262		262		262		99
100		235		235		235		304
10		141		141		141		198
20		420		420		420		238
30		461		461		461		161
50		297		297		297		416
70		33		33		33		50
80		98		98		98		68
100		367		367		367		237
Warning: One or more output streams are empty. Breaking loop.

Test Summary:
Total input records: 20
Records after deletion: 15
Records deleted: 5

Test PASSED!
WARNING [HLS SIM]: hls::stream 'hls::stream<bool, 0>1' contains leftover data, which may result in RTL simulation hanging.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 21
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 90.41 seconds. Total CPU system time: 10.95 seconds. Total elapsed time: 93.03 seconds; peak allocated memory: 400.844 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 44s
