

================================================================
== Vivado HLS Report for 'Load_W_ALL'
================================================================
* Date:           Sun Feb 28 10:35:19 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.856 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       21|    13421| 0.210 us | 0.134 ms |   21|  13421|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                             |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |          Loop Name          |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Load_W_Out                 |       20|    13420| 20 ~ 1342 |          -|          -| 1 ~ 10 |    no    |
        | + Load_W_Out.1              |       18|     1340|  18 ~ 134 |          -|          -| 1 ~ 10 |    no    |
        |  ++ Load_W_Out.1.1          |       16|      132|  16 ~ 44  |          -|          -|  1 ~ 3 |    no    |
        |   +++ Load_W_Out.1.1.1      |       14|       42|         14|          -|          -|  1 ~ 3 |    no    |
        |    ++++ Load_W_Out.1.1.1.1  |       12|       12|          3|          -|          -|       4|    no    |
        +-----------------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_next_0_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_next_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_next_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_next_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cho, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%cho_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cho)" [conv_v1.cpp:68]   --->   Operation 17 'read' 'cho_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%p_c_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_c_s)" [conv_v1.cpp:69]   --->   Operation 18 'read' 'p_c_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "%p_chin_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_chin_s)" [conv_v1.cpp:71]   --->   Operation 19 'read' 'p_chin_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%p_k_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_k_s)" [conv_v1.cpp:73]   --->   Operation 20 'read' 'p_k_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %p_k_read to i10" [conv_v1.cpp:78]   --->   Operation 21 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.42ns)   --->   "%mul_ln78_3 = mul i32 %p_chin_read, %p_k_read" [conv_v1.cpp:78]   --->   Operation 22 'mul' 'mul_ln78_3' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "br label %0" [conv_v1.cpp:69]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%col_0_i_i = phi i31 [ 0, %entry ], [ %col, %Load_W_Out_end ]"   --->   Operation 24 'phi' 'col_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i31 %col_0_i_i to i32" [conv_v1.cpp:69]   --->   Operation 25 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.99ns)   --->   "%icmp_ln69 = icmp slt i32 %zext_ln69, %p_c_read" [conv_v1.cpp:69]   --->   Operation 26 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.00ns)   --->   "%col = add i31 %col_0_i_i, 1" [conv_v1.cpp:69]   --->   Operation 27 'add' 'col' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %Load_W_Out_begin, label %.exit" [conv_v1.cpp:69]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_v1.cpp:69]   --->   Operation 29 'specloopname' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_106_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)" [conv_v1.cpp:69]   --->   Operation 30 'specregionbegin' 'tmp_106_i_i' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:70]   --->   Operation 31 'speclooptripcount' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:71]   --->   Operation 32 'br' <Predicate = (icmp_ln69)> <Delay = 0.65>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 33 'ret' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.84>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%chi_0_i_i = phi i31 [ 0, %Load_W_Out_begin ], [ %chi, %hls_label_3_end ]"   --->   Operation 34 'phi' 'chi_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i31 %chi_0_i_i to i32" [conv_v1.cpp:71]   --->   Operation 35 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.99ns)   --->   "%icmp_ln71 = icmp slt i32 %zext_ln71, %p_chin_read" [conv_v1.cpp:71]   --->   Operation 36 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.00ns)   --->   "%chi = add i31 %chi_0_i_i, 1" [conv_v1.cpp:71]   --->   Operation 37 'add' 'chi' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %hls_label_3_begin, label %Load_W_Out_end" [conv_v1.cpp:71]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_107_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [conv_v1.cpp:71]   --->   Operation 39 'specregionbegin' 'tmp_107_i_i' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:72]   --->   Operation 40 'speclooptripcount' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.42ns)   --->   "%mul_ln78 = mul i32 %p_k_read, %zext_ln71" [conv_v1.cpp:78]   --->   Operation 41 'mul' 'mul_ln78' <Predicate = (icmp_ln71)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (3.42ns)   --->   "%mul_ln78_1 = mul i32 %mul_ln78, %p_k_read" [conv_v1.cpp:78]   --->   Operation 42 'mul' 'mul_ln78_1' <Predicate = (icmp_ln71)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i32 %mul_ln78_1 to i10" [conv_v1.cpp:78]   --->   Operation 43 'trunc' 'trunc_ln78_1' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.65ns)   --->   "br label %2" [conv_v1.cpp:73]   --->   Operation 44 'br' <Predicate = (icmp_ln71)> <Delay = 0.65>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_272 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_106_i_i)" [conv_v1.cpp:85]   --->   Operation 45 'specregionend' 'empty_272' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %0" [conv_v1.cpp:69]   --->   Operation 46 'br' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.11>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%kr_0_i_i = phi i31 [ 0, %hls_label_3_begin ], [ %kr, %hls_label_4_end ]"   --->   Operation 47 'phi' 'kr_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i31 %kr_0_i_i to i32" [conv_v1.cpp:73]   --->   Operation 48 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.99ns)   --->   "%icmp_ln73 = icmp slt i32 %zext_ln73, %p_k_read" [conv_v1.cpp:73]   --->   Operation 49 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.00ns)   --->   "%kr = add i31 %kr_0_i_i, 1" [conv_v1.cpp:73]   --->   Operation 50 'add' 'kr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %hls_label_4_begin, label %hls_label_3_end" [conv_v1.cpp:73]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_108_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [conv_v1.cpp:73]   --->   Operation 52 'specregionbegin' 'tmp_108_i_i' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:74]   --->   Operation 53 'speclooptripcount' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = trunc i31 %kr_0_i_i to i10" [conv_v1.cpp:78]   --->   Operation 54 'trunc' 'trunc_ln78_2' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.11ns)   --->   "%mul_ln78_2 = mul i10 %trunc_ln78_2, %trunc_ln78" [conv_v1.cpp:78]   --->   Operation 55 'mul' 'mul_ln78_2' <Predicate = (icmp_ln73)> <Delay = 2.11> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.65ns)   --->   "br label %3" [conv_v1.cpp:75]   --->   Operation 56 'br' <Predicate = (icmp_ln73)> <Delay = 0.65>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_271 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_107_i_i)" [conv_v1.cpp:84]   --->   Operation 57 'specregionend' 'empty_271' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:71]   --->   Operation 58 'br' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.01>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%kc_0_i_i = phi i32 [ 0, %hls_label_4_begin ], [ %kc, %hls_label_5_end ]"   --->   Operation 59 'phi' 'kc_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.99ns)   --->   "%icmp_ln75 = icmp eq i32 %kc_0_i_i, %p_k_read" [conv_v1.cpp:75]   --->   Operation 60 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.01ns)   --->   "%kc = add nsw i32 %kc_0_i_i, 1" [conv_v1.cpp:75]   --->   Operation 61 'add' 'kc' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %hls_label_4_end, label %hls_label_5_begin" [conv_v1.cpp:75]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_109_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [conv_v1.cpp:75]   --->   Operation 63 'specregionbegin' 'tmp_109_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:76]   --->   Operation 64 'speclooptripcount' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %kc_0_i_i to i10" [conv_v1.cpp:77]   --->   Operation 65 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln78_1 = add i10 %trunc_ln77, %mul_ln78_2" [conv_v1.cpp:78]   --->   Operation 66 'add' 'add_ln78_1' <Predicate = (!icmp_ln75)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.65ns)   --->   "br label %4" [conv_v1.cpp:77]   --->   Operation 67 'br' <Predicate = (!icmp_ln75)> <Delay = 0.65>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_270 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_108_i_i)" [conv_v1.cpp:83]   --->   Operation 68 'specregionend' 'empty_270' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [conv_v1.cpp:73]   --->   Operation 69 'br' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.85>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%o_0_i_i = phi i3 [ 0, %hls_label_5_begin ], [ %o, %6 ]"   --->   Operation 70 'phi' 'o_0_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i3 %o_0_i_i to i32" [conv_v1.cpp:77]   --->   Operation 71 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.58ns)   --->   "%icmp_ln77 = icmp eq i3 %o_0_i_i, -4" [conv_v1.cpp:77]   --->   Operation 72 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 73 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.67ns)   --->   "%o = add i3 %o_0_i_i, 1" [conv_v1.cpp:77]   --->   Operation 74 'add' 'o' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %hls_label_5_end, label %5" [conv_v1.cpp:77]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.01ns)   --->   "%add_ln78 = add nsw i32 %cho_read, %zext_ln77" [conv_v1.cpp:78]   --->   Operation 76 'add' 'add_ln78' <Predicate = (!icmp_ln77)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (3.42ns)   --->   "%mul_ln78_4 = mul i32 %p_k_read, %add_ln78" [conv_v1.cpp:78]   --->   Operation 77 'mul' 'mul_ln78_4' <Predicate = (!icmp_ln77)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (3.42ns)   --->   "%mul_ln78_5 = mul i32 %mul_ln78_4, %mul_ln78_3" [conv_v1.cpp:78]   --->   Operation 78 'mul' 'mul_ln78_5' <Predicate = (!icmp_ln77)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = trunc i32 %mul_ln78_5 to i10" [conv_v1.cpp:78]   --->   Operation 79 'trunc' 'trunc_ln78_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i3 %o_0_i_i to i2" [conv_v1.cpp:78]   --->   Operation 80 'trunc' 'trunc_ln182' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_109_i_i)" [conv_v1.cpp:82]   --->   Operation 81 'specregionend' 'empty' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br label %3" [conv_v1.cpp:75]   --->   Operation 82 'br' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78_2 = add i10 %trunc_ln78_3, %trunc_ln78_1" [conv_v1.cpp:78]   --->   Operation 83 'add' 'add_ln78_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln78_3 = add i10 %add_ln78_2, %add_ln78_1" [conv_v1.cpp:78]   --->   Operation 84 'add' 'add_ln78_3' <Predicate = true> <Delay = 0.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i10 %add_ln78_3 to i64" [conv_v1.cpp:78]   --->   Operation 85 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%W_buf_addr = getelementptr [500 x float]* %W_buf, i64 0, i64 %sext_ln78" [conv_v1.cpp:78]   --->   Operation 86 'getelementptr' 'W_buf_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (1.23ns)   --->   "%tmp = load float* %W_buf_addr, align 4" [conv_v1.cpp:78]   --->   Operation 87 'load' 'tmp' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 8 <SV = 7> <Delay = 3.07>
ST_8 : Operation 88 [1/2] (1.23ns)   --->   "%tmp = load float* %W_buf_addr, align 4" [conv_v1.cpp:78]   --->   Operation 88 'load' 'tmp' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_8 : Operation 89 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln182, label %branch3.i.i [
    i2 0, label %branch0.i.i
    i2 1, label %branch1.i.i
    i2 -2, label %branch2.i.i
  ]" [conv_v1.cpp:78]   --->   Operation 89 'switch' <Predicate = true> <Delay = 0.72>
ST_8 : Operation 90 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %W_next_0_2_V, float %tmp)" [conv_v1.cpp:78]   --->   Operation 90 'write' <Predicate = (trunc_ln182 == 2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br label %6" [conv_v1.cpp:78]   --->   Operation 91 'br' <Predicate = (trunc_ln182 == 2)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %W_next_0_1_V, float %tmp)" [conv_v1.cpp:78]   --->   Operation 92 'write' <Predicate = (trunc_ln182 == 1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br label %6" [conv_v1.cpp:78]   --->   Operation 93 'br' <Predicate = (trunc_ln182 == 1)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %W_next_0_0_V, float %tmp)" [conv_v1.cpp:78]   --->   Operation 94 'write' <Predicate = (trunc_ln182 == 0)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br label %6" [conv_v1.cpp:78]   --->   Operation 95 'br' <Predicate = (trunc_ln182 == 0)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %W_next_0_3_V, float %tmp)" [conv_v1.cpp:78]   --->   Operation 96 'write' <Predicate = (trunc_ln182 == 3)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br label %6" [conv_v1.cpp:78]   --->   Operation 97 'br' <Predicate = (trunc_ln182 == 3)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "br label %4" [conv_v1.cpp:77]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ W_next_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_next_0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_next_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_next_0_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chin_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_k_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
cho_read               (read             ) [ 001111111]
p_c_read               (read             ) [ 001111111]
p_chin_read            (read             ) [ 001111111]
p_k_read               (read             ) [ 001111111]
trunc_ln78             (trunc            ) [ 001111111]
mul_ln78_3             (mul              ) [ 001111111]
br_ln69                (br               ) [ 011111111]
col_0_i_i              (phi              ) [ 001000000]
zext_ln69              (zext             ) [ 000000000]
icmp_ln69              (icmp             ) [ 001111111]
col                    (add              ) [ 011111111]
br_ln69                (br               ) [ 000000000]
specloopname_ln69      (specloopname     ) [ 000000000]
tmp_106_i_i            (specregionbegin  ) [ 000111111]
speclooptripcount_ln70 (speclooptripcount) [ 000000000]
br_ln71                (br               ) [ 001111111]
ret_ln0                (ret              ) [ 000000000]
chi_0_i_i              (phi              ) [ 000100000]
zext_ln71              (zext             ) [ 000000000]
icmp_ln71              (icmp             ) [ 001111111]
chi                    (add              ) [ 001111111]
br_ln71                (br               ) [ 000000000]
tmp_107_i_i            (specregionbegin  ) [ 000011111]
speclooptripcount_ln72 (speclooptripcount) [ 000000000]
mul_ln78               (mul              ) [ 000000000]
mul_ln78_1             (mul              ) [ 000000000]
trunc_ln78_1           (trunc            ) [ 000011111]
br_ln73                (br               ) [ 001111111]
empty_272              (specregionend    ) [ 000000000]
br_ln69                (br               ) [ 011111111]
kr_0_i_i               (phi              ) [ 000010000]
zext_ln73              (zext             ) [ 000000000]
icmp_ln73              (icmp             ) [ 001111111]
kr                     (add              ) [ 001111111]
br_ln73                (br               ) [ 000000000]
tmp_108_i_i            (specregionbegin  ) [ 000001111]
speclooptripcount_ln74 (speclooptripcount) [ 000000000]
trunc_ln78_2           (trunc            ) [ 000000000]
mul_ln78_2             (mul              ) [ 000001111]
br_ln75                (br               ) [ 001111111]
empty_271              (specregionend    ) [ 000000000]
br_ln71                (br               ) [ 001111111]
kc_0_i_i               (phi              ) [ 000001000]
icmp_ln75              (icmp             ) [ 001111111]
kc                     (add              ) [ 001111111]
br_ln75                (br               ) [ 000000000]
tmp_109_i_i            (specregionbegin  ) [ 000000111]
speclooptripcount_ln76 (speclooptripcount) [ 000000000]
trunc_ln77             (trunc            ) [ 000000000]
add_ln78_1             (add              ) [ 000000111]
br_ln77                (br               ) [ 001111111]
empty_270              (specregionend    ) [ 000000000]
br_ln73                (br               ) [ 001111111]
o_0_i_i                (phi              ) [ 000000100]
zext_ln77              (zext             ) [ 000000000]
icmp_ln77              (icmp             ) [ 001111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000]
o                      (add              ) [ 001111111]
br_ln77                (br               ) [ 000000000]
add_ln78               (add              ) [ 000000000]
mul_ln78_4             (mul              ) [ 000000000]
mul_ln78_5             (mul              ) [ 000000000]
trunc_ln78_3           (trunc            ) [ 000000010]
trunc_ln182            (trunc            ) [ 000000011]
empty                  (specregionend    ) [ 000000000]
br_ln75                (br               ) [ 001111111]
add_ln78_2             (add              ) [ 000000000]
add_ln78_3             (add              ) [ 000000000]
sext_ln78              (sext             ) [ 000000000]
W_buf_addr             (getelementptr    ) [ 000000001]
tmp                    (load             ) [ 000000000]
switch_ln78            (switch           ) [ 000000000]
write_ln78             (write            ) [ 000000000]
br_ln78                (br               ) [ 000000000]
write_ln78             (write            ) [ 000000000]
br_ln78                (br               ) [ 000000000]
write_ln78             (write            ) [ 000000000]
br_ln78                (br               ) [ 000000000]
write_ln78             (write            ) [ 000000000]
br_ln78                (br               ) [ 000000000]
br_ln77                (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cho">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cho"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_next_0_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_next_0_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="W_next_0_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_next_0_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_next_0_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_next_0_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_next_0_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_next_0_3_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_c_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_s"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_chin_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chin_s"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_k_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_k_s"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="cho_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cho_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_c_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_c_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_chin_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_chin_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_k_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_k_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln78_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln78_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/8 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln78_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln78_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/8 "/>
</bind>
</comp>

<comp id="132" class="1004" name="W_buf_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="col_0_i_i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="1"/>
<pin id="151" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="col_0_i_i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="31" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0_i_i/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="chi_0_i_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="1"/>
<pin id="162" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="chi_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="chi_0_i_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="31" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="chi_0_i_i/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="kr_0_i_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="31" slack="1"/>
<pin id="173" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="kr_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="kr_0_i_i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="31" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kr_0_i_i/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="kc_0_i_i_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kc_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="kc_0_i_i_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kc_0_i_i/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="o_0_i_i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="1"/>
<pin id="195" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="o_0_i_i_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_0_i_i/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln78_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mul_ln78_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln69_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln69_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="col_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="31" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln71_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="31" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln71_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="2"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="chi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="chi/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="mul_ln78_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2"/>
<pin id="246" dir="0" index="1" bw="31" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="mul_ln78_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="2"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln78_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln73_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln73_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="31" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="3"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="kr_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="31" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kr/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln78_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="0"/>
<pin id="275" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_2/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="mul_ln78_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="3"/>
<pin id="280" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_2/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln75_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="4"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="kc_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kc/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln77_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln78_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="1"/>
<pin id="300" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln77_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln77_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="o_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln78_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="5"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="mul_ln78_4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="5"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_4/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mul_ln78_5_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="5"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_5/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln78_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_3/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln182_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln182/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln78_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="1"/>
<pin id="343" dir="0" index="1" bw="10" slack="4"/>
<pin id="344" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_2/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln78_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="10" slack="2"/>
<pin id="348" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_3/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln78_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/7 "/>
</bind>
</comp>

<comp id="355" class="1005" name="cho_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="5"/>
<pin id="357" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="cho_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="p_c_read_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_c_read "/>
</bind>
</comp>

<comp id="365" class="1005" name="p_chin_read_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="2"/>
<pin id="367" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_chin_read "/>
</bind>
</comp>

<comp id="370" class="1005" name="p_k_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="2"/>
<pin id="372" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_k_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="trunc_ln78_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="3"/>
<pin id="381" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln78 "/>
</bind>
</comp>

<comp id="384" class="1005" name="mul_ln78_3_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="5"/>
<pin id="386" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln78_3 "/>
</bind>
</comp>

<comp id="392" class="1005" name="col_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="31" slack="0"/>
<pin id="394" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="400" class="1005" name="chi_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="0"/>
<pin id="402" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="chi "/>
</bind>
</comp>

<comp id="405" class="1005" name="trunc_ln78_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="4"/>
<pin id="407" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln78_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="kr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="31" slack="0"/>
<pin id="415" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="kr "/>
</bind>
</comp>

<comp id="418" class="1005" name="mul_ln78_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="1"/>
<pin id="420" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln78_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="kc_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="kc "/>
</bind>
</comp>

<comp id="431" class="1005" name="add_ln78_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="2"/>
<pin id="433" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln78_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="o_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="444" class="1005" name="trunc_ln78_3_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="1"/>
<pin id="446" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_3 "/>
</bind>
</comp>

<comp id="449" class="1005" name="trunc_ln182_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="2"/>
<pin id="451" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln182 "/>
</bind>
</comp>

<comp id="453" class="1005" name="W_buf_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="9" slack="1"/>
<pin id="455" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="78" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="78" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="78" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="78" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="70" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="139" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="145"><net_src comp="139" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="148"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="98" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="92" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="98" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="153" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="153" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="164" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="164" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="229" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="175" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="175" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="175" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="186" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="186" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="186" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="197" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="197" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="197" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="68" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="302" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="318" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="197" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="349"><net_src comp="341" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="358"><net_src comp="80" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="363"><net_src comp="86" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="368"><net_src comp="92" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="373"><net_src comp="98" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="382"><net_src comp="204" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="387"><net_src comp="208" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="395"><net_src comp="223" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="403"><net_src comp="238" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="408"><net_src comp="254" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="416"><net_src comp="267" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="421"><net_src comp="277" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="429"><net_src comp="287" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="434"><net_src comp="297" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="442"><net_src comp="312" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="447"><net_src comp="333" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="452"><net_src comp="337" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="132" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W_next_0_0_V | {8 }
	Port: W_next_0_1_V | {8 }
	Port: W_next_0_2_V | {8 }
	Port: W_next_0_3_V | {8 }
 - Input state : 
	Port: Load_W_ALL : cho | {1 }
	Port: Load_W_ALL : W_buf | {7 8 }
	Port: Load_W_ALL : p_c_s | {1 }
	Port: Load_W_ALL : p_chin_s | {1 }
	Port: Load_W_ALL : p_k_s | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln69 : 1
		icmp_ln69 : 2
		col : 1
		br_ln69 : 3
	State 3
		zext_ln71 : 1
		icmp_ln71 : 2
		chi : 1
		br_ln71 : 3
		mul_ln78 : 2
		mul_ln78_1 : 3
		trunc_ln78_1 : 4
	State 4
		zext_ln73 : 1
		icmp_ln73 : 2
		kr : 1
		br_ln73 : 3
		trunc_ln78_2 : 1
		mul_ln78_2 : 2
	State 5
		icmp_ln75 : 1
		kc : 1
		br_ln75 : 2
		trunc_ln77 : 1
		add_ln78_1 : 2
	State 6
		zext_ln77 : 1
		icmp_ln77 : 1
		o : 1
		br_ln77 : 2
		add_ln78 : 2
		mul_ln78_4 : 3
		mul_ln78_5 : 4
		trunc_ln78_3 : 5
		trunc_ln182 : 1
	State 7
		add_ln78_3 : 1
		sext_ln78 : 2
		W_buf_addr : 3
		tmp : 4
	State 8
		write_ln78 : 1
		write_ln78 : 1
		write_ln78 : 1
		write_ln78 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        col_fu_223       |    0    |    0    |    38   |
|          |        chi_fu_238       |    0    |    0    |    38   |
|          |        kr_fu_267        |    0    |    0    |    38   |
|          |        kc_fu_287        |    0    |    0    |    39   |
|    add   |    add_ln78_1_fu_297    |    0    |    0    |    17   |
|          |         o_fu_312        |    0    |    0    |    11   |
|          |     add_ln78_fu_318     |    0    |    0    |    39   |
|          |    add_ln78_2_fu_341    |    0    |    0    |    22   |
|          |    add_ln78_3_fu_345    |    0    |    0    |    22   |
|----------|-------------------------|---------|---------|---------|
|          |    mul_ln78_3_fu_208    |    3    |    0    |    20   |
|          |     mul_ln78_fu_244     |    3    |    0    |    20   |
|    mul   |    mul_ln78_1_fu_249    |    3    |    0    |    20   |
|          |    mul_ln78_2_fu_277    |    0    |    0    |    62   |
|          |    mul_ln78_4_fu_323    |    3    |    0    |    20   |
|          |    mul_ln78_5_fu_328    |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln69_fu_218    |    0    |    0    |    20   |
|          |     icmp_ln71_fu_233    |    0    |    0    |    20   |
|   icmp   |     icmp_ln73_fu_262    |    0    |    0    |    20   |
|          |     icmp_ln75_fu_282    |    0    |    0    |    20   |
|          |     icmp_ln77_fu_306    |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |   cho_read_read_fu_80   |    0    |    0    |    0    |
|   read   |   p_c_read_read_fu_86   |    0    |    0    |    0    |
|          |  p_chin_read_read_fu_92 |    0    |    0    |    0    |
|          |   p_k_read_read_fu_98   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln78_write_fu_104 |    0    |    0    |    0    |
|   write  | write_ln78_write_fu_111 |    0    |    0    |    0    |
|          | write_ln78_write_fu_118 |    0    |    0    |    0    |
|          | write_ln78_write_fu_125 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln78_fu_204    |    0    |    0    |    0    |
|          |   trunc_ln78_1_fu_254   |    0    |    0    |    0    |
|   trunc  |   trunc_ln78_2_fu_273   |    0    |    0    |    0    |
|          |    trunc_ln77_fu_293    |    0    |    0    |    0    |
|          |   trunc_ln78_3_fu_333   |    0    |    0    |    0    |
|          |    trunc_ln182_fu_337   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln69_fu_214    |    0    |    0    |    0    |
|   zext   |     zext_ln71_fu_229    |    0    |    0    |    0    |
|          |     zext_ln73_fu_258    |    0    |    0    |    0    |
|          |     zext_ln77_fu_302    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |     sext_ln78_fu_350    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    15   |    0    |   515   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| W_buf_addr_reg_453 |    9   |
| add_ln78_1_reg_431 |   10   |
|  chi_0_i_i_reg_160 |   31   |
|     chi_reg_400    |   31   |
|  cho_read_reg_355  |   32   |
|  col_0_i_i_reg_149 |   31   |
|     col_reg_392    |   31   |
|  kc_0_i_i_reg_182  |   32   |
|     kc_reg_426     |   32   |
|  kr_0_i_i_reg_171  |   31   |
|     kr_reg_413     |   31   |
| mul_ln78_2_reg_418 |   10   |
| mul_ln78_3_reg_384 |   32   |
|   o_0_i_i_reg_193  |    3   |
|      o_reg_439     |    3   |
|  p_c_read_reg_360  |   32   |
| p_chin_read_reg_365|   32   |
|  p_k_read_reg_370  |   32   |
| trunc_ln182_reg_449|    2   |
|trunc_ln78_1_reg_405|   10   |
|trunc_ln78_3_reg_444|   10   |
| trunc_ln78_reg_379 |   10   |
+--------------------+--------+
|        Total       |   477  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_139 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  0.656  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |    0   |   515  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   477  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |    0   |   477  |   524  |
+-----------+--------+--------+--------+--------+
