
============ disassembled file-format ==================
// Move bytecode v7
module 42.vector {
use 0000000000000000000000000000000000000000000000000000000000000001::vector as 1vector;




public remove<Ty0>(Arg0: &mut vector<Ty0>, Arg1: u64): Ty0 /* def_idx: 0 */ {
L2:	loc0: u64
L3:	loc1: u64
L4:	loc2: &mut vector<Ty0>
L5:	loc3: u64
L6:	loc4: u64
L7:	loc5: u64
B0:
	0: CopyLoc[0](Arg0: &mut vector<Ty0>)
	1: FreezeRef
	2: VecLen(1)
	3: StLoc[2](loc0: u64)
	4: CopyLoc[1](Arg1: u64)
	5: CopyLoc[2](loc0: u64)
	6: Ge
	7: BrFalse(13)
B1:
	8: MoveLoc[0](Arg0: &mut vector<Ty0>)
	9: Pop
	10: LdU64(1)
	11: Abort
B2:
	12: Branch(13)
B3:
	13: LdU64(1)
	14: StLoc[3](loc1: u64)
	15: MoveLoc[2](loc0: u64)
	16: MoveLoc[3](loc1: u64)
	17: Sub
	18: StLoc[2](loc0: u64)
B4:
	19: CopyLoc[1](Arg1: u64)
	20: CopyLoc[2](loc0: u64)
	21: Lt
	22: BrFalse(40)
B5:
	23: CopyLoc[0](Arg0: &mut vector<Ty0>)
	24: StLoc[4](loc2: &mut vector<Ty0>)
	25: CopyLoc[1](Arg1: u64)
	26: StLoc[5](loc3: u64)
	27: LdU64(1)
	28: StLoc[6](loc4: u64)
	29: MoveLoc[1](Arg1: u64)
	30: MoveLoc[6](loc4: u64)
	31: Add
	32: StLoc[1](Arg1: u64)
	33: CopyLoc[1](Arg1: u64)
	34: StLoc[7](loc5: u64)
	35: MoveLoc[4](loc2: &mut vector<Ty0>)
	36: MoveLoc[5](loc3: u64)
	37: MoveLoc[7](loc5: u64)
	38: VecSwap(1)
	39: Branch(41)
B6:
	40: Branch(42)
B7:
	41: Branch(19)
B8:
	42: MoveLoc[0](Arg0: &mut vector<Ty0>)
	43: VecPopBack(1)
	44: Ret
}
create(): vector<u64> /* def_idx: 1 */ {
B0:
	0: LdConst[0](Vector(U64): [3, 1, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0])
	1: Ret
}
test_fold() /* def_idx: 2 */ {
L0:	loc0: vector<u64>
L1:	loc1: u64
L2:	loc2: u64
L3:	loc3: u64
L4:	loc4: u64
B0:
	0: LdU64(0)
	1: LdConst[1](Vector(U64): [1, 1, 0, 0, 0, 0, 0, 0, 0])
	2: StLoc[0](loc0: vector<u64>)
	3: MutBorrowLoc[0](loc0: vector<u64>)
	4: Call 1vector::reverse<u64>(&mut vector<u64>)
	5: StLoc[1](loc1: u64)
B1:
	6: ImmBorrowLoc[0](loc0: vector<u64>)
	7: Call 1vector::is_empty<u64>(&vector<u64>): bool
	8: Not
	9: BrFalse(16)
B2:
	10: MutBorrowLoc[0](loc0: vector<u64>)
	11: VecPopBack(5)
	12: StLoc[2](loc2: u64)
	13: LdU64(0)
	14: StLoc[1](loc1: u64)
	15: Branch(17)
B3:
	16: Branch(18)
B4:
	17: Branch(6)
B5:
	18: MoveLoc[1](loc1: u64)
	19: StLoc[3](loc3: u64)
	20: LdU64(0)
	21: StLoc[4](loc4: u64)
	22: MoveLoc[3](loc3: u64)
	23: MoveLoc[4](loc4: u64)
	24: Eq
	25: BrFalse(27)
B6:
	26: Branch(29)
B7:
	27: LdU64(0)
	28: Abort
B8:
	29: Ret
}
}
============ bytecode verification succeeded ========
