{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602067635119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602067635119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 07 17:47:14 2020 " "Processing started: Wed Oct 07 17:47:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602067635119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602067635119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MealyFSM -c MealyFSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MealyFSM -c MealyFSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602067635119 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1602067635442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/lab1/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/lab1/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../Lab1/register.v" "" { Text "F:/VerilogHDL/Lab1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602067635483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602067635483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextState " "Found entity 1: NextState" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Lab2/Mealy2/NextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602067635485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602067635485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outport.v 1 1 " "Found 1 design units, including 1 entities, in source file outport.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutPort " "Found entity 1: OutPort" {  } { { "OutPort.v" "" { Text "F:/VerilogHDL/Lab2/Mealy2/OutPort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602067635487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602067635487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealyfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file mealyfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MealyFSM " "Found entity 1: MealyFSM" {  } { { "MealyFSM.v" "" { Text "F:/VerilogHDL/Lab2/Mealy2/MealyFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602067635489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602067635489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MealyFSM " "Elaborating entity \"MealyFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1602067635515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextState NextState:NextState_inst0 " "Elaborating entity \"NextState\" for hierarchy \"NextState:NextState_inst0\"" {  } { { "MealyFSM.v" "NextState_inst0" { Text "F:/VerilogHDL/Lab2/Mealy2/MealyFSM.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602067635531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register_inst1 " "Elaborating entity \"register\" for hierarchy \"register:register_inst1\"" {  } { { "MealyFSM.v" "register_inst1" { Text "F:/VerilogHDL/Lab2/Mealy2/MealyFSM.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602067635534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutPort OutPort:OutPort_inst2 " "Elaborating entity \"OutPort\" for hierarchy \"OutPort:OutPort_inst2\"" {  } { { "MealyFSM.v" "OutPort_inst2" { Text "F:/VerilogHDL/Lab2/Mealy2/MealyFSM.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602067635536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MealyFSM_o GND " "Pin \"MealyFSM_o\" is stuck at GND" {  } { { "MealyFSM.v" "" { Text "F:/VerilogHDL/Lab2/Mealy2/MealyFSM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602067635829 "|MealyFSM|MealyFSM_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1602067635829 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1602067635970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602067635970 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MealyFSM_i\[0\] " "No output dependent on input pin \"MealyFSM_i\[0\]\"" {  } { { "MealyFSM.v" "" { Text "F:/VerilogHDL/Lab2/Mealy2/MealyFSM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602067636016 "|MealyFSM|MealyFSM_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MealyFSM_i\[1\] " "No output dependent on input pin \"MealyFSM_i\[1\]\"" {  } { { "MealyFSM.v" "" { Text "F:/VerilogHDL/Lab2/Mealy2/MealyFSM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602067636016 "|MealyFSM|MealyFSM_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MealyFSM_i\[2\] " "No output dependent on input pin \"MealyFSM_i\[2\]\"" {  } { { "MealyFSM.v" "" { Text "F:/VerilogHDL/Lab2/Mealy2/MealyFSM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602067636016 "|MealyFSM|MealyFSM_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MealyFSM_i\[3\] " "No output dependent on input pin \"MealyFSM_i\[3\]\"" {  } { { "MealyFSM.v" "" { Text "F:/VerilogHDL/Lab2/Mealy2/MealyFSM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602067636016 "|MealyFSM|MealyFSM_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MealyFSM.v" "" { Text "F:/VerilogHDL/Lab2/Mealy2/MealyFSM.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602067636016 "|MealyFSM|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1602067636016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1602067636016 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1602067636016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1602067636016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602067636054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 07 17:47:16 2020 " "Processing ended: Wed Oct 07 17:47:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602067636054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602067636054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602067636054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602067636054 ""}
