-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_C is
port (
    in_stream_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_V_empty_n : IN STD_LOGIC;
    in_stream_V_read : OUT STD_LOGIC;
    out_stream_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_V_full_n : IN STD_LOGIC;
    out_stream_V_write : OUT STD_LOGIC;
    ctrl1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of FFT_C is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "FFT_C_FFT_C,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7cg-fbvb900-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.614000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=1267,HLS_SYN_LUT=2348,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal Loop_VITIS_LOOP_131_1_proc3_U0_ap_start : STD_LOGIC;
    signal Loop_VITIS_LOOP_131_1_proc3_U0_ap_done : STD_LOGIC;
    signal Loop_VITIS_LOOP_131_1_proc3_U0_ap_continue : STD_LOGIC;
    signal Loop_VITIS_LOOP_131_1_proc3_U0_ap_idle : STD_LOGIC;
    signal Loop_VITIS_LOOP_131_1_proc3_U0_ap_ready : STD_LOGIC;
    signal Loop_VITIS_LOOP_131_1_proc3_U0_in_stream_V_read : STD_LOGIC;
    signal Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_write : STD_LOGIC;

    component FFT_C_Loop_VITIS_LOOP_131_1_proc3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ctrl1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_V_empty_n : IN STD_LOGIC;
        in_stream_V_read : OUT STD_LOGIC;
        out_stream_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_stream_V_full_n : IN STD_LOGIC;
        out_stream_V_write : OUT STD_LOGIC );
    end component;



begin
    Loop_VITIS_LOOP_131_1_proc3_U0 : component FFT_C_Loop_VITIS_LOOP_131_1_proc3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Loop_VITIS_LOOP_131_1_proc3_U0_ap_start,
        ap_done => Loop_VITIS_LOOP_131_1_proc3_U0_ap_done,
        ap_continue => Loop_VITIS_LOOP_131_1_proc3_U0_ap_continue,
        ap_idle => Loop_VITIS_LOOP_131_1_proc3_U0_ap_idle,
        ap_ready => Loop_VITIS_LOOP_131_1_proc3_U0_ap_ready,
        ctrl1_reg => ctrl1_reg,
        in_stream_V_dout => in_stream_V_dout,
        in_stream_V_empty_n => in_stream_V_empty_n,
        in_stream_V_read => Loop_VITIS_LOOP_131_1_proc3_U0_in_stream_V_read,
        out_stream_V_din => Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_din,
        out_stream_V_full_n => out_stream_V_full_n,
        out_stream_V_write => Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_write);




    Loop_VITIS_LOOP_131_1_proc3_U0_ap_continue <= ap_const_logic_1;
    Loop_VITIS_LOOP_131_1_proc3_U0_ap_start <= ap_start;
    ap_done <= Loop_VITIS_LOOP_131_1_proc3_U0_ap_done;
    ap_idle <= Loop_VITIS_LOOP_131_1_proc3_U0_ap_idle;
    ap_ready <= Loop_VITIS_LOOP_131_1_proc3_U0_ap_ready;
    in_stream_V_read <= Loop_VITIS_LOOP_131_1_proc3_U0_in_stream_V_read;
    out_stream_V_din <= Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_din;
    out_stream_V_write <= Loop_VITIS_LOOP_131_1_proc3_U0_out_stream_V_write;
end behav;
