

================================================================
== Synthesis Summary Report of 'two_complement_adder'
================================================================
+ General Information: 
    * Date:           Mon Apr  1 07:18:04 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        two_complement_adder
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |                      Modules                     | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |                      & Loops                     | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ two_complement_adder                            |     -|  4.75|       25|  250.000|         -|       26|     -|        no|     -|   -|  36 (~0%)|  335 (~0%)|    -|
    | + two_complement_adder_Pipeline_VITIS_LOOP_8_1   |     -|  5.02|       10|  100.000|         -|       10|     -|        no|     -|   -|   7 (~0%)|   92 (~0%)|    -|
    |  o VITIS_LOOP_8_1                                |     -|  7.30|        8|   80.000|         1|        1|     8|       yes|     -|   -|         -|          -|    -|
    | + two_complement_adder_Pipeline_VITIS_LOOP_16_2  |     -|  5.21|       10|  100.000|         -|       10|     -|        no|     -|   -|  18 (~0%)|  129 (~0%)|    -|
    |  o VITIS_LOOP_16_2                               |     -|  7.30|        8|   80.000|         2|        1|     8|       yes|     -|   -|         -|          -|    -|
    +--------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+----------+---------+-----------+----------+
| Port     | Mode    | Direction | Bitwidth |
+----------+---------+-----------+----------+
| a        | ap_none | in        | 8        |
| b        | ap_none | in        | 8        |
| overflow | ap_vld  | out       | 1        |
| s_i      | ap_ovld | in        | 8        |
| s_o      | ap_ovld | out       | 8        |
+----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------+
| Argument | Direction | Datatype               |
+----------+-----------+------------------------+
| a        | in        | array<bool, 8> const & |
| b        | in        | array<bool, 8> const & |
| s        | inout     | array<bool, 8>&        |
| overflow | out       | bool&                  |
+----------+-----------+------------------------+

* SW-to-HW Mapping
+----------+-----------------+---------+
| Argument | HW Interface    | HW Type |
+----------+-----------------+---------+
| a        | a               | port    |
| b        | b               | port    |
| s        | s_i             | port    |
| s        | s_o             | port    |
| s        | s_o_ap_vld      | port    |
| overflow | overflow        | port    |
| overflow | overflow_ap_vld | port    |
+----------+-----------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                             | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + two_complement_adder                           | 0   |        |          |     |        |         |
|  + two_complement_adder_Pipeline_VITIS_LOOP_8_1  | 0   |        |          |     |        |         |
|    add_ln8_fu_169_p2                             |     |        | add_ln8  | add | fabric | 0       |
|  + two_complement_adder_Pipeline_VITIS_LOOP_16_2 | 0   |        |          |     |        |         |
|    add_ln16_fu_93_p2                             |     |        | add_ln16 | add | fabric | 0       |
+--------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+------------------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name                   | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                        |              |      |      |      |        |          |      |         | Banks            |
+------------------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + two_complement_adder |              |      | 0    | 0    |        |          |      |         |                  |
|   temp_sum_U           | ram_1p array |      |      |      |        | temp_sum | auto | 1       | 1, 9, 1          |
+------------------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

